Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Aug 15 13:55:12 2016
| Host         : wintermute running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 2 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                14246        0.023        0.000                      0                14186        0.264        0.000                       0                  7907  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
clk_fpga_0                                                             {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                             {0.000 2.500}        5.000           200.000         
  clk_10                                                               {0.000 50.000}       100.000         10.000          
    gmii_to_rgmii_0_gmii_clk_2_5m_out                                  {0.000 200.000}      400.000         2.500           
  clkfbout                                                             {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                                                    {0.000 4.000}        8.000           125.000         
    rgmii_tx_clk                                                       {0.000 4.000}        8.000           125.000         
  gmii_to_rgmii_0_gmii_clk_25m_out                                     {0.000 20.000}       40.000          25.000          
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
design_1_eth_mac_0_rgmii_rx_clk                                        {0.000 4.000}        8.000           125.000         
  C                                                                    {0.000 4.000}        8.000           125.000         
design_1_eth_mac_1_rgmii_rx_clk                                        {0.000 4.000}        8.000           125.000         
  C_1                                                                  {0.000 4.000}        8.000           125.000         
design_1_gmii_to_rgmii_0_0_rgmii_rx_clk                                {0.000 4.000}        8.000           125.000         
design_1_gmii_to_rgmii_1_0_rgmii_rx_clk                                {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                               7.845        0.000                       0                     1  
clk_fpga_1                                                                   1.667        0.000                      0                  331        0.128        0.000                      0                  331        0.264        0.000                       0                   192  
  clk_10                                                                                                                                                                                                                98.334        0.000                       0                     2  
    gmii_to_rgmii_0_gmii_clk_2_5m_out                                                                                                                                                                                  397.845        0.000                       0                     4  
  clkfbout                                                                                                                                                                                                               3.751        0.000                       0                     2  
  gmii_clk_125m_out                                                          0.863        0.000                      0                 1630        0.058        0.000                      0                 1630        3.020        0.000                       0                  1074  
  gmii_to_rgmii_0_gmii_clk_25m_out                                                                                                                                                                                      37.845        0.000                       0                     5  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           22.310        0.000                      0                  535        0.120        0.000                      0                  535       13.750        0.000                       0                   272  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.031        0.000                      0                    1        0.612        0.000                      0                    1       29.500        0.000                       0                     2  
design_1_eth_mac_0_rgmii_rx_clk                                                                                                                                                                                          4.826        0.000                       0                     1  
  C                                                                          0.845        0.000                      0                11037        0.023        0.000                      0                11037        2.750        0.000                       0                  6126  
design_1_eth_mac_1_rgmii_rx_clk                                                                                                                                                                                          4.826        0.000                       0                     1  
  C_1                                                                        0.794        0.000                      0                  327        0.060        0.000                      0                  327        3.500        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
C                                                                    gmii_clk_125m_out                                                          1.243        0.000                      0                  132        0.249        0.000                      0                  122  
C_1                                                                  gmii_clk_125m_out                                                          1.741        0.000                      0                   74        0.184        0.000                      0                   54  
gmii_clk_125m_out                                                    rgmii_tx_clk                                                               0.357        0.000                      0                   10        0.635        0.000                      0                   10  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         55.873        0.000                      0                   18        0.725        0.000                      0                   18  
gmii_clk_125m_out                                                    C                                                                          6.627        0.000                      0                   10                                                                        
C_1                                                                  C                                                                          4.546        0.000                      0                    1        0.245        0.000                      0                    1  
design_1_gmii_to_rgmii_0_0_rgmii_rx_clk                              C                                                                          0.053        0.000                      0                    5        0.252        0.000                      0                    5  
gmii_clk_125m_out                                                    C_1                                                                        6.683        0.000                      0                   20                                                                        
C                                                                    C_1                                                                        0.731        0.000                      0                   90        0.656        0.000                      0                   90  
design_1_gmii_to_rgmii_1_0_rgmii_rx_clk                              C_1                                                                        0.077        0.000                      0                    5        0.223        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  C                                                                  C                                                                        4.983        0.000                      0                  104        0.378        0.000                      0                  104  
**async_default**                                                  C_1                                                                C_1                                                                      5.801        0.000                      0                   13        0.402        0.000                      0                   13  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.513        0.000                      0                  102        0.361        0.000                      0                  102  
**async_default**                                                  gmii_clk_125m_out                                                  gmii_clk_125m_out                                                        5.252        0.000                      0                   12        0.440        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y28  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.704ns (24.847%)  route 2.129ns (75.153%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 7.857 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.717     5.907    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X109Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.678     7.857    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X109Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/C
                         clock pessimism              0.229     8.086    
                         clock uncertainty           -0.083     8.003    
    SLICE_X109Y64        FDRE (Setup_fdre_C_R)       -0.429     7.574    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.704ns (24.847%)  route 2.129ns (75.153%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 7.857 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.717     5.907    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X109Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.678     7.857    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X109Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/C
                         clock pessimism              0.229     8.086    
                         clock uncertainty           -0.083     8.003    
    SLICE_X109Y64        FDRE (Setup_fdre_C_R)       -0.429     7.574    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.704ns (24.847%)  route 2.129ns (75.153%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 7.857 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.717     5.907    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X109Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.678     7.857    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X109Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/C
                         clock pessimism              0.229     8.086    
                         clock uncertainty           -0.083     8.003    
    SLICE_X109Y64        FDRE (Setup_fdre_C_R)       -0.429     7.574    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.704ns (26.429%)  route 1.960ns (73.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.547     5.738    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.680     7.859    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
                         clock pessimism              0.229     8.088    
                         clock uncertainty           -0.083     8.005    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.524     7.481    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.704ns (26.429%)  route 1.960ns (73.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.547     5.738    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.680     7.859    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                         clock pessimism              0.229     8.088    
                         clock uncertainty           -0.083     8.005    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.524     7.481    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.704ns (26.429%)  route 1.960ns (73.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.547     5.738    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.680     7.859    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/C
                         clock pessimism              0.229     8.088    
                         clock uncertainty           -0.083     8.005    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.524     7.481    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.704ns (26.429%)  route 1.960ns (73.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.547     5.738    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.680     7.859    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/C
                         clock pessimism              0.229     8.088    
                         clock uncertainty           -0.083     8.005    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.524     7.481    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.704ns (26.429%)  route 1.960ns (73.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.547     5.738    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.680     7.859    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/C
                         clock pessimism              0.229     8.088    
                         clock uncertainty           -0.083     8.005    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.524     7.481    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.704ns (26.429%)  route 1.960ns (73.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.547     5.738    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.680     7.859    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y61        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/C
                         clock pessimism              0.229     8.088    
                         clock uncertainty           -0.083     8.005    
    SLICE_X108Y61        FDRE (Setup_fdre_C_R)       -0.524     7.481    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.704ns (26.038%)  route 2.000ns (73.962%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 7.860 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.780     3.074    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.931     4.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X106Y62        LUT2 (Prop_lut2_I0_O)        0.124     4.585 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.482     5.067    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.587     5.778    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X109Y60        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.681     7.860    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X109Y60        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism              0.229     8.089    
                         clock uncertainty           -0.083     8.006    
    SLICE_X109Y60        FDRE (Setup_fdre_C_R)       -0.429     7.577    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  1.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.600     0.936    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X91Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y67         FDRE (Prop_fdre_C_Q)         0.141     1.077 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/Q
                         net (fo=2, routed)           0.123     1.200    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[8]
    SLICE_X92Y67         SRL16E                                       r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.868     1.234    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X92Y67         SRL16E                                       r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
                         clock pessimism             -0.264     0.970    
    SLICE_X92Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.072    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.600     0.936    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X91Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y67         FDRE (Prop_fdre_C_Q)         0.141     1.077 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/Q
                         net (fo=2, routed)           0.121     1.198    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_n_6
    SLICE_X92Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.243 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG[1]_i_1_n_0
    SLICE_X92Y66         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.869     1.235    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X92Y66         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                         clock pessimism             -0.264     0.971    
    SLICE_X92Y66         FDRE (Hold_fdre_C_D)         0.121     1.092    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.631     0.967    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X109Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=9, routed)           0.114     1.222    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X108Y63        LUT6 (Prop_lut6_I1_O)        0.045     1.267 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[2]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.900     1.266    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                         clock pessimism             -0.286     0.980    
    SLICE_X108Y63        FDRE (Hold_fdre_C_D)         0.121     1.101    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.601     0.937    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X94Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164     1.101 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/Q
                         net (fo=2, routed)           0.063     1.164    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.209 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_i_1/O
                         net (fo=1, routed)           0.000     1.209    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT0
    SLICE_X95Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.869     1.235    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X95Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/C
                         clock pessimism             -0.285     0.950    
    SLICE_X95Y67         FDRE (Hold_fdre_C_D)         0.091     1.041    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.600     0.936    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X95Y68         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.141     1.077 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1_reg/Q
                         net (fo=2, routed)           0.111     1.188    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1_0
    SLICE_X96Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.869     1.235    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X96Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/C
                         clock pessimism             -0.284     0.951    
    SLICE_X96Y67         FDRE (Hold_fdre_C_D)         0.059     1.010    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.153%)  route 0.140ns (49.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.601     0.937    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X91Y66         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDRE (Prop_fdre_C_Q)         0.141     1.078 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/Q
                         net (fo=5, routed)           0.140     1.218    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_RD[1]
    SLICE_X93Y66         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.869     1.235    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X93Y66         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[1]/C
                         clock pessimism             -0.264     0.971    
    SLICE_X93Y66         FDRE (Hold_fdre_C_D)         0.066     1.037    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.600     0.936    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X90Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.148     1.084 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.057     1.141    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[4]
    SLICE_X90Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.868     1.234    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X90Y67         FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/C
                         clock pessimism             -0.298     0.936    
    SLICE_X90Y67         FDRE (Hold_fdre_C_D)         0.023     0.959    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.605     0.941    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/ref_clk
    SLICE_X104Y62        FDPE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y62        FDPE (Prop_fdpe_C_Q)         0.148     1.089 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.148    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync_reg1
    SLICE_X104Y62        FDPE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.875     1.241    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/ref_clk
    SLICE_X104Y62        FDPE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
                         clock pessimism             -0.300     0.941    
    SLICE_X104Y62        FDPE (Hold_fdpe_C_D)         0.022     0.963    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.160%)  route 0.128ns (40.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.633     0.969    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X110Y62        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/Q
                         net (fo=2, routed)           0.128     1.238    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X107Y62        LUT2 (Prop_lut2_I1_O)        0.045     1.283 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT0
    SLICE_X107Y62        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.901     1.267    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y62        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/C
                         clock pessimism             -0.264     1.003    
    SLICE_X107Y62        FDRE (Hold_fdre_C_D)         0.091     1.094    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.604     0.940    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.128     1.068 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.054     1.122    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X103Y63        LUT2 (Prop_lut2_I1_O)        0.099     1.221 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.221    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC_n_0
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.873     1.239    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.299     0.940    
    SLICE_X103Y63        FDRE (Hold_fdre_C_D)         0.091     1.031    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y29   design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y74    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/FSM_sequential_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y74    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/FSM_sequential_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y74    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/FSM_sequential_idelay_reset_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y74    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/FSM_sequential_idelay_reset_cnt_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X113Y74    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X113Y74    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X113Y74    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X92Y67     design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X104Y61    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X92Y67     design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X104Y61    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X90Y67     design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X91Y67     design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X91Y67     design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X90Y67     design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X104Y61    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X92Y67     design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X104Y61    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X92Y67     design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y61    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]_i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X105Y60    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X105Y60    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X105Y60    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X0Y0        design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_to_rgmii_0_gmii_clk_2_5m_out
  To Clock:  gmii_to_rgmii_0_gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_to_rgmii_0_gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y1  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y3  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y2  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        0.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.952ns (14.063%)  route 5.817ns (85.937%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.077ns = ( 14.077 - 8.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.710     6.810    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X61Y26         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     7.266 r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]/Q
                         net (fo=19, routed)          1.733     8.999    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/COUNTER_EQ[3]
    SLICE_X87Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/p_34_out/O
                         net (fo=48, routed)          1.486    10.609    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/ADDRB0
    SLICE_X66Y29         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.733 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMB/O
                         net (fo=1, routed)           0.728    11.461    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8_n_1
    SLICE_X77Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.567    12.153    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[1]
    SLICE_X75Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.277 r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          1.303    13.579    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.462    14.077    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X50Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]/C
                         clock pessimism              0.600    14.677    
                         clock uncertainty           -0.066    14.611    
    SLICE_X50Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.442    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.952ns (14.063%)  route 5.817ns (85.937%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.077ns = ( 14.077 - 8.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.710     6.810    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X61Y26         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     7.266 r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]/Q
                         net (fo=19, routed)          1.733     8.999    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/COUNTER_EQ[3]
    SLICE_X87Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.123 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/p_34_out/O
                         net (fo=48, routed)          1.486    10.609    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/ADDRB0
    SLICE_X66Y29         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.733 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMB/O
                         net (fo=1, routed)           0.728    11.461    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8_n_1
    SLICE_X77Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.567    12.153    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[1]
    SLICE_X75Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.277 r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          1.303    13.579    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.462    14.077    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X50Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]/C
                         clock pessimism              0.600    14.677    
                         clock uncertainty           -0.066    14.611    
    SLICE_X50Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.442    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 1.383ns (20.529%)  route 5.354ns (79.471%))
  Logic Levels:           4  (CARRY4=3 SRLC32E=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 14.158 - 8.000 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.716     6.816    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/out
    SLICE_X86Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y24         FDRE (Prop_fdre_C_Q)         0.478     7.294 r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=67, routed)          5.354    12.648    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/I2
    SLICE_X66Y51         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.295    12.943 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.000    12.943    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.319 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.319    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.436 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.436    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.553 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.553    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X66Y53         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.544    14.158    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/SPEED_SELECTION_REG_reg[1]
    SLICE_X66Y53         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.485    14.644    
                         clock uncertainty           -0.066    14.578    
    SLICE_X66Y53         FDRE (Setup_fdre_C_D)       -0.150    14.428    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 1.383ns (20.537%)  route 5.351ns (79.463%))
  Logic Levels:           4  (CARRY4=3 SRLC32E=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 14.157 - 8.000 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.716     6.816    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/out
    SLICE_X86Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y24         FDRE (Prop_fdre_C_Q)         0.478     7.294 r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=67, routed)          5.351    12.645    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/I2
    SLICE_X62Y51         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.295    12.940 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.000    12.940    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.316 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.316    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.433 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.433    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.550 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.550    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X62Y53         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.543    14.157    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/SPEED_SELECTION_REG_reg[1]
    SLICE_X62Y53         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.485    14.643    
                         clock uncertainty           -0.066    14.577    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)       -0.150    14.427    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 1.591ns (23.591%)  route 5.153ns (76.409%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 14.151 - 8.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.729     6.829    design_1_i/both_data/U0/ila_core_inst/u_trig/out
    SLICE_X75Y40         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.419     7.248 r  design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/Q
                         net (fo=1, routed)           1.076     8.324    design_1_i/both_data/U0/ila_core_inst/u_trig/data14
    SLICE_X75Y39         LUT6 (Prop_lut6_I1_O)        0.297     8.621 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     8.621    design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.838 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     8.838    design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     8.932 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.503    10.435    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/ADDRC1
    SLICE_X86Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.316    10.751 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/RAMC/O
                         net (fo=1, routed)           0.716    11.467    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11_n_2
    SLICE_X85Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.591 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.821    12.412    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X79Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.536 r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          1.037    13.573    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.536    14.151    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X59Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/C
                         clock pessimism              0.600    14.751    
                         clock uncertainty           -0.066    14.685    
    SLICE_X59Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.480    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 1.591ns (23.591%)  route 5.153ns (76.409%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 14.151 - 8.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.729     6.829    design_1_i/both_data/U0/ila_core_inst/u_trig/out
    SLICE_X75Y40         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.419     7.248 r  design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/Q
                         net (fo=1, routed)           1.076     8.324    design_1_i/both_data/U0/ila_core_inst/u_trig/data14
    SLICE_X75Y39         LUT6 (Prop_lut6_I1_O)        0.297     8.621 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     8.621    design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.838 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     8.838    design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     8.932 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.503    10.435    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/ADDRC1
    SLICE_X86Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.316    10.751 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/RAMC/O
                         net (fo=1, routed)           0.716    11.467    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11_n_2
    SLICE_X85Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.591 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.821    12.412    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X79Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.536 r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          1.037    13.573    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.536    14.151    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X59Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]/C
                         clock pessimism              0.600    14.751    
                         clock uncertainty           -0.066    14.685    
    SLICE_X59Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.480    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 1.591ns (23.591%)  route 5.153ns (76.409%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 14.151 - 8.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.729     6.829    design_1_i/both_data/U0/ila_core_inst/u_trig/out
    SLICE_X75Y40         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.419     7.248 r  design_1_i/both_data/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[30]/Q
                         net (fo=1, routed)           1.076     8.324    design_1_i/both_data/U0/ila_core_inst/u_trig/data14
    SLICE_X75Y39         LUT6 (Prop_lut6_I1_O)        0.297     8.621 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     8.621    design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.838 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000     8.838    design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     8.932 r  design_1_i/both_data/U0/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.503    10.435    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/ADDRC1
    SLICE_X86Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.316    10.751 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/RAMC/O
                         net (fo=1, routed)           0.716    11.467    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11_n_2
    SLICE_X85Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.591 r  design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.821    12.412    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X79Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.536 r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          1.037    13.573    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.536    14.151    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X59Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/C
                         clock pessimism              0.600    14.751    
                         clock uncertainty           -0.066    14.685    
    SLICE_X59Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.480    design_1_i/both_data/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.383ns (20.675%)  route 5.306ns (79.325%))
  Logic Levels:           4  (CARRY4=3 SRLC32E=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 14.154 - 8.000 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.716     6.816    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/out
    SLICE_X86Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y24         FDRE (Prop_fdre_C_Q)         0.478     7.294 r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=67, routed)          5.306    12.600    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/I2
    SLICE_X58Y52         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.295    12.895 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.000    12.895    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.271 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.271    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.388 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.388    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.505 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.505    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X58Y54         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.540    14.154    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/SPEED_SELECTION_REG_reg[1]
    SLICE_X58Y54         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.485    14.640    
                         clock uncertainty           -0.066    14.574    
    SLICE_X58Y54         FDRE (Setup_fdre_C_D)       -0.150    14.424    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.520ns (22.775%)  route 5.154ns (77.225%))
  Logic Levels:           4  (CARRY4=3 SRLC32E=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 14.153 - 8.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.729     6.829    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/out
    SLICE_X86Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y15         FDRE (Prop_fdre_C_Q)         0.478     7.307 r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=67, routed)          5.154    12.461    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X54Y52         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.295    12.756 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.000    12.756    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.269 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.269    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.386 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.386    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.503 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.503    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X54Y54         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.539    14.153    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/SPEED_SELECTION_REG_reg[1]
    SLICE_X54Y54         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.485    14.639    
                         clock uncertainty           -0.066    14.573    
    SLICE_X54Y54         FDRE (Setup_fdre_C_D)       -0.150    14.423    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.637ns (24.956%)  route 4.923ns (75.044%))
  Logic Levels:           5  (CARRY4=4 SRLC32E=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.786     6.886    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/out
    SLICE_X98Y29         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDRE (Prop_fdre_C_Q)         0.478     7.364 r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=67, routed)          4.923    12.287    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X46Y34         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.295    12.582 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.000    12.582    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/sel[0]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.095 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.095    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.212 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.212    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.329 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.329    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.446 r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    13.446    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X46Y37         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.487    14.102    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/SPEED_SELECTION_REG_reg[1]
    SLICE_X46Y37         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.499    14.601    
                         clock uncertainty           -0.066    14.536    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)       -0.150    14.386    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][55]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.499%)  route 0.209ns (58.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.608     2.117    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y11         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_fdre_C_Q)         0.148     2.265 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][55]/Q
                         net (fo=1, routed)           0.209     2.474    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[1]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.916     2.774    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     2.172    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     2.415    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.835%)  route 0.269ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.611     2.120    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X96Y4          FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y4          FDRE (Prop_fdre_C_Q)         0.164     2.284 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][1]/Q
                         net (fo=1, routed)           0.269     2.553    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[1]
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.921     2.779    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.582     2.197    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.493    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][60]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.186%)  route 0.220ns (59.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.606     2.115    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y13         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y13         FDRE (Prop_fdre_C_Q)         0.148     2.263 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][60]/Q
                         net (fo=1, routed)           0.220     2.483    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[6]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.916     2.774    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     2.172    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     2.415    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.031%)  route 0.279ns (62.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.610     2.119    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X96Y7          FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y7          FDRE (Prop_fdre_C_Q)         0.164     2.283 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=1, routed)           0.279     2.562    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[9]
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.921     2.779    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.582     2.197    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.493    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][28]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.053%)  route 0.241ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.610     2.119    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X94Y9          FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y9          FDRE (Prop_fdre_C_Q)         0.148     2.267 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][28]/Q
                         net (fo=1, routed)           0.241     2.508    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][9]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.920     2.778    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.582     2.196    
    RAMB36_X4Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     2.439    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][34]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.176%)  route 0.289ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.607     2.116    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X94Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y15         FDRE (Prop_fdre_C_Q)         0.164     2.280 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][34]/Q
                         net (fo=1, routed)           0.289     2.569    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][15]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.920     2.778    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.582     2.196    
    RAMB36_X4Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     2.492    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.335%)  route 0.287ns (63.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.610     2.119    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X96Y7          FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y7          FDRE (Prop_fdre_C_Q)         0.164     2.283 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=1, routed)           0.287     2.570    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[8]
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.921     2.779    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.582     2.197    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     2.493    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.232%)  route 0.289ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.610     2.119    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X94Y8          FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDRE (Prop_fdre_C_Q)         0.164     2.283 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=1, routed)           0.289     2.572    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[15]
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.921     2.779    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.582     2.197    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     2.493    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.058%)  route 0.251ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.611     2.120    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X96Y4          FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y4          FDRE (Prop_fdre_C_Q)         0.148     2.268 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=1, routed)           0.251     2.519    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[7]
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.921     2.779    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.582     2.197    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243     2.440    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.531%)  route 0.257ns (63.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.611     2.120    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X96Y4          FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y4          FDRE (Prop_fdre_C_Q)         0.148     2.268 r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[8][6]/Q
                         net (fo=1, routed)           0.257     2.525    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[6]
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.921     2.779    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X4Y0          RAMB18E1                                     r  design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.582     2.197    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     2.440    design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y2      design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y2      design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y13     design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y0      design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y6      design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y1      design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y69     design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y57     design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X96Y4      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X96Y4      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X96Y4      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y15     design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y15     design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y15     design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y15     design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y15     design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y15     design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y15     design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X96Y4      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X96Y4      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y9      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y9      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y9      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y9      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y9      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y9      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X96Y4      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X94Y9      design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gmii_to_rgmii_0_gmii_clk_25m_out
  To Clock:  gmii_to_rgmii_0_gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_to_rgmii_0_gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.102ns (15.250%)  route 6.124ns (84.750%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.817    10.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.150    10.574 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.636    11.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X101Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X101Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X101Y58        FDCE (Setup_fdce_C_CE)      -0.429    33.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         33.520    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 22.310    

Slack (MET) :             22.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.102ns (15.250%)  route 6.124ns (84.750%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.817    10.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.150    10.574 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.636    11.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X101Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X101Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X101Y58        FDCE (Setup_fdce_C_CE)      -0.429    33.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         33.520    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 22.310    

Slack (MET) :             22.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.102ns (15.250%)  route 6.124ns (84.750%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.817    10.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.150    10.574 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.636    11.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X101Y58        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X101Y58        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X101Y58        FDPE (Setup_fdpe_C_CE)      -0.429    33.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         33.520    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 22.310    

Slack (MET) :             22.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.102ns (15.250%)  route 6.124ns (84.750%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.817    10.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.150    10.574 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.636    11.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X101Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X101Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X101Y58        FDCE (Setup_fdce_C_CE)      -0.429    33.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         33.520    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 22.310    

Slack (MET) :             22.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.102ns (15.250%)  route 6.124ns (84.750%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.817    10.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.150    10.574 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.636    11.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X100Y58        FDCE (Setup_fdce_C_CE)      -0.393    33.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         33.556    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 22.346    

Slack (MET) :             22.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.102ns (15.250%)  route 6.124ns (84.750%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.817    10.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.150    10.574 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.636    11.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X100Y58        FDCE (Setup_fdce_C_CE)      -0.393    33.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         33.556    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 22.346    

Slack (MET) :             22.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.102ns (15.250%)  route 6.124ns (84.750%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.817    10.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.150    10.574 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.636    11.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X100Y58        FDCE (Setup_fdce_C_CE)      -0.393    33.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         33.556    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 22.346    

Slack (MET) :             22.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.102ns (15.250%)  route 6.124ns (84.750%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.817    10.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.150    10.574 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.636    11.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X100Y58        FDCE (Setup_fdce_C_CE)      -0.393    33.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         33.556    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 22.346    

Slack (MET) :             22.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 1.076ns (14.237%)  route 6.482ns (85.763%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 33.571 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.024    10.631    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X103Y59        LUT3 (Prop_lut3_I0_O)        0.124    10.755 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.786    11.541    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state[0]
    SLICE_X103Y59        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.610    33.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X103Y59        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.413    33.984    
                         clock uncertainty           -0.035    33.949    
    SLICE_X103Y59        FDCE (Setup_fdce_C_D)       -0.058    33.891    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         33.891    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                 22.350    

Slack (MET) :             22.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.102ns (15.266%)  route 6.117ns (84.734%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.258     7.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.592 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.892     9.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.820    10.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X102Y59        LUT4 (Prop_lut4_I2_O)        0.150    10.577 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.625    11.202    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X102Y56        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X102Y56        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X102Y56        FDRE (Setup_fdre_C_CE)      -0.373    33.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         33.578    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                 22.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.610     1.599    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X103Y53        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y53        FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.112     1.852    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X102Y53        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.880     1.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X102Y53        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.382     1.612    
    SLICE_X102Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.609     1.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X101Y59        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y59        FDCE (Prop_fdce_C_Q)         0.141     1.739 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X101Y59        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.879     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X101Y59        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.395     1.598    
    SLICE_X101Y59        FDCE (Hold_fdce_C_D)         0.075     1.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.610     1.599    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X105Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X105Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.881     1.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X105Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.396     1.599    
    SLICE_X105Y56        FDCE (Hold_fdce_C_D)         0.075     1.674    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.610     1.599    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X105Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X105Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.881     1.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X105Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.396     1.599    
    SLICE_X105Y56        FDCE (Hold_fdce_C_D)         0.071     1.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.637     1.626    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X106Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDCE (Prop_fdce_C_Q)         0.141     1.767 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     1.825    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X106Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.907     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X106Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.395     1.626    
    SLICE_X106Y56        FDCE (Hold_fdce_C_D)         0.071     1.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.643%)  route 0.130ns (50.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.610     1.599    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X105Y55        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.128     1.727 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.130     1.857    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X102Y55        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.880     1.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X102Y55        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.359     1.635    
    SLICE_X102Y55        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     1.726    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.584     1.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X89Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X89Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.854     1.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X89Y57         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.395     1.573    
    SLICE_X89Y57         FDCE (Hold_fdce_C_D)         0.078     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.585     1.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X89Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDCE (Prop_fdce_C_Q)         0.141     1.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=10, routed)          0.068     1.783    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X89Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.855     1.969    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CLK
    SLICE_X89Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                         clock pessimism             -0.395     1.574    
    SLICE_X89Y56         FDCE (Hold_fdce_C_D)         0.078     1.652    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     1.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X106Y59        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDPE (Prop_fdpe_C_Q)         0.141     1.766 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.065     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X106Y59        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.906     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X106Y59        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.395     1.625    
    SLICE_X106Y59        FDPE (Hold_fdpe_C_D)         0.075     1.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.583     1.572    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CLK
    SLICE_X88Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.065     1.778    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X88Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.853     1.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CLK
    SLICE_X88Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.395     1.572    
    SLICE_X88Y61         FDCE (Hold_fdce_C_D)         0.075     1.647    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         30.000      27.845     BUFGCTRL_X0Y4  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X94Y59   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X94Y59   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X94Y59   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X91Y60   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X93Y59   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X93Y59   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X93Y59   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X93Y59   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X91Y60   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y54  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y54  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X102Y55  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.556%)  route 1.382ns (70.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 63.542 - 60.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     5.980    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.907    61.907    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    61.998 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.545    63.542    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.475    64.018    
                         clock uncertainty           -0.035    63.982    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.029    64.011    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         64.011    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                 58.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.443%)  route 0.517ns (73.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.306    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.117     1.117    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.146 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.851     1.997    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.394     1.602    
    SLICE_X87Y62         FDCE (Hold_fdce_C_D)         0.091     1.693    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         60.000      57.845     BUFGCTRL_X0Y5  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X87Y62   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X87Y62   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X87Y62   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X87Y62   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X87Y62   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_eth_mac_0_rgmii_rx_clk
  To Clock:  design_1_eth_mac_0_rgmii_rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_eth_mac_0_rgmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_port_0_rxc }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            3.174         8.000       4.826      BUFR_X1Y4  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 0.718ns (10.395%)  route 6.189ns (89.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 13.103 - 8.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.784     5.667    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X97Y55         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.419     6.086 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=86, routed)          6.189    12.276    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_di_o[14]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.299    12.575 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[14]_i_1__15/O
                         net (fo=1, routed)           0.000    12.575    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[14]_i_1__15_n_0
    SLICE_X64Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.542    13.103    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X64Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.323    13.426    
                         clock uncertainty           -0.035    13.390    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.029    13.419    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.718ns (10.509%)  route 6.114ns (89.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 13.100 - 8.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.784     5.667    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X97Y55         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.419     6.086 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=86, routed)          6.114    12.201    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_di_o[14]
    SLICE_X55Y22         LUT6 (Prop_lut6_I1_O)        0.299    12.500 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow[14]_i_1__66/O
                         net (fo=1, routed)           0.000    12.500    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow[14]_i_1__66_n_0
    SLICE_X55Y22         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.539    13.100    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_o
    SLICE_X55Y22         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.323    13.423    
                         clock uncertainty           -0.035    13.387    
    SLICE_X55Y22         FDRE (Setup_fdre_C_D)        0.029    13.416    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 0.718ns (10.595%)  route 6.059ns (89.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 13.044 - 8.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.784     5.667    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X97Y55         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDRE (Prop_fdre_C_Q)         0.419     6.086 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=86, routed)          6.059    12.145    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/s_di_o[14]
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.299    12.444 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shadow[14]_i_1__44/O
                         net (fo=1, routed)           0.000    12.444    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shadow[14]_i_1__44_n_0
    SLICE_X48Y31         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.483    13.044    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/s_dclk_o
    SLICE_X48Y31         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.323    13.367    
                         clock uncertainty           -0.035    13.331    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.031    13.362    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.580ns (8.516%)  route 6.230ns (91.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 13.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.785     5.668    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X101Y54        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.456     6.124 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=86, routed)          6.230    12.355    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_di_o[1]
    SLICE_X69Y23         LUT6 (Prop_lut6_I1_O)        0.124    12.479 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16/O
                         net (fo=1, routed)           0.000    12.479    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16_n_0
    SLICE_X69Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.543    13.104    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X69Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.323    13.427    
                         clock uncertainty           -0.035    13.391    
    SLICE_X69Y23         FDRE (Setup_fdre_C_D)        0.032    13.423    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 0.715ns (10.550%)  route 6.062ns (89.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 13.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.784     5.667    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y54         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDRE (Prop_fdre_C_Q)         0.419     6.086 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=86, routed)          6.062    12.148    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_di_o[11]
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.296    12.444 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[11]_i_1__16/O
                         net (fo=1, routed)           0.000    12.444    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[11]_i_1__16_n_0
    SLICE_X65Y22         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.543    13.104    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X65Y22         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.323    13.427    
                         clock uncertainty           -0.035    13.391    
    SLICE_X65Y22         FDRE (Setup_fdre_C_D)        0.031    13.422    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.580ns (8.560%)  route 6.195ns (91.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 13.104 - 8.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.785     5.668    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X101Y54        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.456     6.124 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=86, routed)          6.195    12.320    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_di_o[1]
    SLICE_X71Y23         LUT6 (Prop_lut6_I1_O)        0.124    12.444 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[1]_i_1__11/O
                         net (fo=1, routed)           0.000    12.444    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[1]_i_1__11_n_0
    SLICE_X71Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.543    13.104    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X71Y23         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.323    13.427    
                         clock uncertainty           -0.035    13.391    
    SLICE_X71Y23         FDRE (Setup_fdre_C_D)        0.031    13.422    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 0.642ns (9.496%)  route 6.119ns (90.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 13.100 - 8.000 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.783     5.666    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y55         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y55         FDRE (Prop_fdre_C_Q)         0.518     6.184 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=154, routed)         6.119    12.303    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dwe_o
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.427 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state[1]_i_1__40/O
                         net (fo=1, routed)           0.000    12.427    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/next_state[1]
    SLICE_X55Y27         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.539    13.100    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X55Y27         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.323    13.423    
                         clock uncertainty           -0.035    13.387    
    SLICE_X55Y27         FDRE (Setup_fdre_C_D)        0.029    13.416    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 0.580ns (8.572%)  route 6.186ns (91.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 13.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.785     5.668    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X99Y54         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y54         FDRE (Prop_fdre_C_Q)         0.456     6.124 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=86, routed)          6.186    12.311    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_di_o[4]
    SLICE_X70Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.435 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.435    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow[4]_i_1__12_n_0
    SLICE_X70Y19         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.547    13.108    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X70Y19         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.323    13.431    
                         clock uncertainty           -0.035    13.395    
    SLICE_X70Y19         FDRE (Setup_fdre_C_D)        0.031    13.426    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 0.642ns (9.619%)  route 6.032ns (90.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 13.033 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y52        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y52        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=86, routed)          6.032    12.220    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/s_di_o[7]
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.344 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow[7]_i_1__48/O
                         net (fo=1, routed)           0.000    12.344    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow[7]_i_1__48_n_0
    SLICE_X53Y31         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.472    13.033    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/s_dclk_o
    SLICE_X53Y31         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.323    13.356    
                         clock uncertainty           -0.035    13.320    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)        0.031    13.351    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.580ns (8.607%)  route 6.159ns (91.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 13.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.785     5.668    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X101Y54        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.456     6.124 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=86, routed)          6.159    12.283    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_di_o[1]
    SLICE_X76Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.407 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[1]_i_1__14/O
                         net (fo=1, routed)           0.000    12.407    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[1]_i_1__14_n_0
    SLICE_X76Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.544    13.105    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X76Y24         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.323    13.428    
                         clock uncertainty           -0.035    13.392    
    SLICE_X76Y24         FDRE (Setup_fdre_C_D)        0.031    13.423    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  1.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.985%)  route 0.212ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.586     1.755    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X60Y49         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.141     1.896 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.212     2.108    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg_n_0_[0]
    SLICE_X67Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.849     2.653    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X67Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.634     2.019    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.066     2.085    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.660%)  route 0.189ns (50.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.557     1.726    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X49Y34         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.867 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.189     2.056    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.101 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000     2.101    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X53Y35         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.820     2.624    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X53Y35         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.639     1.985    
    SLICE_X53Y35         FDRE (Hold_fdre_C_D)         0.092     2.077    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.264%)  route 0.244ns (56.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.608     1.777    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X101Y54        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=86, routed)          0.244     2.162    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_di_o[1]
    SLICE_X98Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.207 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow[1]_i_1__26/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow[1]_i_1__26_n_0
    SLICE_X98Y47         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.884     2.688    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_dclk_o
    SLICE_X98Y47         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism             -0.634     2.054    
    SLICE_X98Y47         FDRE (Hold_fdre_C_D)         0.121     2.175    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.431%)  route 0.223ns (54.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.607     1.776    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_dclk_o
    SLICE_X91Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDRE (Prop_fdre_C_Q)         0.141     1.917 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[1]/Q
                         net (fo=1, routed)           0.223     2.141    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg_n_0_[1]
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.186 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow[0]_i_1__27/O
                         net (fo=1, routed)           0.000     2.186    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow[0]_i_1__27_n_0
    SLICE_X91Y46         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.881     2.685    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_dclk_o
    SLICE_X91Y46         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism             -0.634     2.051    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.092     2.143    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.922%)  route 0.228ns (55.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.590     1.759    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_dclk_o
    SLICE_X80Y49         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.228     2.128    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state[2]
    SLICE_X80Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.173 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[14]_i_1__65/O
                         net (fo=1, routed)           0.000     2.173    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[14]_i_1__65_n_0
    SLICE_X80Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.853     2.657    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_dclk_o
    SLICE_X80Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.634     2.023    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.092     2.115    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.895%)  route 0.252ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.559     1.728    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/s_dclk_o
    SLICE_X49Y39         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.252     2.121    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shadow_reg_n_0_[0]
    SLICE_X52Y36         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.820     2.624    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/s_dclk_o
    SLICE_X52Y36         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.639     1.985    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.076     2.061    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.525%)  route 0.232ns (55.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.590     1.759    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_dclk_o
    SLICE_X80Y49         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.232     2.132    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state[2]
    SLICE_X80Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[13]_i_1__65/O
                         net (fo=1, routed)           0.000     2.177    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[13]_i_1__65_n_0
    SLICE_X80Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.853     2.657    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_dclk_o
    SLICE_X80Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.634     2.023    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.092     2.115    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.212ns (47.747%)  route 0.232ns (52.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.608     1.777    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_dclk_o
    SLICE_X94Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         FDRE (Prop_fdre_C_Q)         0.164     1.941 f  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.232     2.173    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[1]
    SLICE_X93Y49         LUT4 (Prop_lut4_I0_O)        0.048     2.221 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_i_1__28/O
                         net (fo=1, routed)           0.000     2.221    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_i_1__28_n_0
    SLICE_X93Y49         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.883     2.687    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_dclk_o
    SLICE_X93Y49         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/C
                         clock pessimism             -0.634     2.053    
    SLICE_X93Y49         FDRE (Hold_fdre_C_D)         0.105     2.158    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.370%)  route 0.262ns (55.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y52        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y52        FDRE (Prop_fdre_C_Q)         0.164     1.942 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=86, routed)          0.262     2.204    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/s_di_o[8]
    SLICE_X100Y48        LUT6 (Prop_lut6_I1_O)        0.045     2.249 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow[8]_i_1__29/O
                         net (fo=1, routed)           0.000     2.249    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow[8]_i_1__29_n_0
    SLICE_X100Y48        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.884     2.688    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/s_dclk_o
    SLICE_X100Y48        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism             -0.634     2.054    
    SLICE_X100Y48        FDRE (Hold_fdre_C_D)         0.121     2.175    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.580     1.749    design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/s_dclk_o
    SLICE_X67Y50         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/both_data/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.254     2.144    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X54Y49         SRLC32E                                      r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.851     2.655    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X54Y49         SRLC32E                                      r  design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                         clock pessimism             -0.634     2.021    
    SLICE_X54Y49         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     2.068    design_1_i/both_data/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S1
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y2     design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y0     design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y1     design_1_i/both_data/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y13    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y31  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y73    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y60    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y59    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y68    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y67    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X86Y27    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X86Y27    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y36    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y36    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y36    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y36    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y33    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y33    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y33    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y33    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y36    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y36    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y36    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X90Y36    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X86Y28    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X86Y28    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X86Y28    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X86Y28    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y35    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y35    design_1_i/both_data/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_eth_mac_1_rgmii_rx_clk
  To Clock:  design_1_eth_mac_1_rgmii_rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_eth_mac_1_rgmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_port_1_rxc }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            3.174         8.000       4.826      BUFR_X1Y5  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  C_1
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 1.309ns (20.006%)  route 5.234ns (79.994%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.560    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.684 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.647    12.331    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    13.692    
                         clock uncertainty           -0.035    13.657    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    13.125    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 1.309ns (20.006%)  route 5.234ns (79.994%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.560    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.684 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.647    12.331    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    13.692    
                         clock uncertainty           -0.035    13.657    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    13.125    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 1.309ns (20.006%)  route 5.234ns (79.994%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.560    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.684 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.647    12.331    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    13.692    
                         clock uncertainty           -0.035    13.657    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    13.125    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.309ns (20.010%)  route 5.233ns (79.990%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.560    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.684 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.645    12.329    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    13.692    
                         clock uncertainty           -0.035    13.657    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.125    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.309ns (19.998%)  route 5.237ns (80.002%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.560    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.684 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.649    12.333    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    13.692    
                         clock uncertainty           -0.035    13.657    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.214    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.220ns (33.064%)  route 4.494ns (66.936%))
  Logic Levels:           7  (CARRY4=3 LUT2=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 13.205 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.464    10.651    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y19        LUT2 (Prop_lut2_I0_O)        0.124    10.775 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=34, routed)          0.692    11.467    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X102Y16        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.062 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.062    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X102Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.179 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.179    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X102Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.502 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.502    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1_n_6
    SLICE_X102Y18        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.615    13.205    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X102Y18        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.438    13.643    
                         clock uncertainty           -0.035    13.608    
    SLICE_X102Y18        FDCE (Setup_fdce_C_D)        0.109    13.717    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         13.717    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.309ns (20.229%)  route 5.162ns (79.771%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.508    11.563    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out
    SLICE_X109Y12        LUT6 (Prop_lut6_I0_O)        0.124    11.687 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[9]_i_1/O
                         net (fo=30, routed)          0.571    12.258    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X110Y13        FDSE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.697    13.287    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X110Y13        FDSE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.438    13.725    
                         clock uncertainty           -0.035    13.690    
    SLICE_X110Y13        FDSE (Setup_fdse_C_CE)      -0.205    13.485    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.309ns (20.229%)  route 5.162ns (79.771%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.508    11.563    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out
    SLICE_X109Y12        LUT6 (Prop_lut6_I0_O)        0.124    11.687 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[9]_i_1/O
                         net (fo=30, routed)          0.571    12.258    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.697    13.287    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.438    13.725    
                         clock uncertainty           -0.035    13.690    
    SLICE_X110Y13        FDRE (Setup_fdre_C_CE)      -0.205    13.485    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.309ns (20.229%)  route 5.162ns (79.771%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.508    11.563    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out
    SLICE_X109Y12        LUT6 (Prop_lut6_I0_O)        0.124    11.687 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[9]_i_1/O
                         net (fo=30, routed)          0.571    12.258    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.697    13.287    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.438    13.725    
                         clock uncertainty           -0.035    13.690    
    SLICE_X110Y13        FDRE (Setup_fdre_C_CE)      -0.205    13.485    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.309ns (20.229%)  route 5.162ns (79.771%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.931    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.508    11.563    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out
    SLICE_X109Y12        LUT6 (Prop_lut6_I0_O)        0.124    11.687 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[9]_i_1/O
                         net (fo=30, routed)          0.571    12.258    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.697    13.287    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.438    13.725    
                         clock uncertainty           -0.035    13.690    
    SLICE_X110Y13        FDRE (Setup_fdre_C_CE)      -0.205    13.485    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  1.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.246%)  route 0.178ns (55.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.609     1.808    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y16        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y16        FDCE (Prop_fdce_C_Q)         0.141     1.949 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=5, routed)           0.178     2.127    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][3]
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.917     2.752    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.868     1.884    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.067    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.904ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.637     1.836    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y15        FDCE (Prop_fdce_C_Q)         0.141     1.977 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     2.033    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.906     2.740    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.904     1.836    
    SLICE_X107Y15        FDCE (Hold_fdce_C_D)         0.078     1.914    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.904ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.637     1.836    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y15        FDCE (Prop_fdce_C_Q)         0.141     1.977 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.033    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.906     2.740    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.904     1.836    
    SLICE_X107Y15        FDCE (Hold_fdce_C_D)         0.076     1.912    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.902ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.606     1.805    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDPE (Prop_fdpe_C_Q)         0.141     1.946 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     2.002    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X101Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.873     2.707    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.902     1.805    
    SLICE_X101Y19        FDPE (Hold_fdpe_C_D)         0.075     1.880    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.609     1.808    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X105Y16        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y16        FDCE (Prop_fdce_C_Q)         0.141     1.949 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.005    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X105Y16        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.877     2.711    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X105Y16        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.903     1.808    
    SLICE_X105Y16        FDCE (Hold_fdce_C_D)         0.075     1.883    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.904ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.637     1.836    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y15        FDCE (Prop_fdce_C_Q)         0.141     1.977 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.033    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.906     2.740    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.904     1.836    
    SLICE_X107Y15        FDCE (Hold_fdce_C_D)         0.075     1.911    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.610     1.809    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y14        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y14        FDPE (Prop_fdpe_C_Q)         0.141     1.950 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.006    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X101Y14        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.878     2.712    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y14        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.903     1.809    
    SLICE_X101Y14        FDPE (Hold_fdpe_C_D)         0.075     1.884    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.639     1.838    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X107Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDCE (Prop_fdce_C_Q)         0.141     1.979 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.035    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[0]
    SLICE_X107Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.910     2.744    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X107Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.906     1.838    
    SLICE_X107Y10        FDCE (Hold_fdce_C_D)         0.075     1.913    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.639     1.838    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X109Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y10        FDCE (Prop_fdce_C_Q)         0.141     1.979 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.035    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[5]
    SLICE_X109Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.910     2.744    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X109Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.906     1.838    
    SLICE_X109Y10        FDCE (Hold_fdce_C_D)         0.075     1.913    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.639     1.838    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X107Y11        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y11        FDCE (Prop_fdce_C_Q)         0.141     1.979 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     2.035    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[9]
    SLICE_X107Y11        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.910     2.744    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X107Y11        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.906     1.838    
    SLICE_X107Y11        FDCE (Hold_fdce_C_D)         0.075     1.913    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y2     design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y6     design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y30  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y71    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y80    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y66    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y55    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y65    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X107Y10   design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X107Y10   design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y15   design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y15   design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X109Y15   design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X109Y15   design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X109Y15   design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y15   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y15   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y15   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y15   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X107Y15   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X103Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X103Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X103Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X103Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X104Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X103Y17   design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 1.310ns (19.360%)  route 5.456ns (80.640%))
  Logic Levels:           5  (LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 14.277 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.562    11.726    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_7_out
    SLICE_X108Y11        LUT6 (Prop_lut6_I5_O)        0.124    11.850 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.586    12.436    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.663    14.277    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.277    
                         clock uncertainty           -0.156    14.122    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.679    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X105Y9         FDRE (Setup_fdre_C_CE)      -0.205    13.875    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X105Y9         FDRE (Setup_fdre_C_CE)      -0.205    13.875    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X105Y9         FDRE (Setup_fdre_C_CE)      -0.205    13.875    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X105Y9         FDRE (Setup_fdre_C_CE)      -0.205    13.875    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X105Y9         FDRE (Setup_fdre_C_CE)      -0.205    13.875    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X105Y9         FDRE (Setup_fdre_C_CE)      -0.205    13.875    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X105Y9         FDRE (Setup_fdre_C_CE)      -0.205    13.875    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X105Y9         FDRE (Setup_fdre_C_CE)      -0.205    13.875    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.310ns (18.927%)  route 5.611ns (81.073%))
  Logic Levels:           5  (LUT2=3 LUT5=2)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456     6.125 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           1.722     7.848    design_1_i/mux_and/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  design_1_i/mux_and/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.890     8.862    design_1_i/mux_or/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.150     9.012 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.736     9.748    design_1_i/or_gate_rd_en_fifo_1/Op2[0]
    SLICE_X103Y20        LUT2 (Prop_lut2_I1_O)        0.332    10.080 r  design_1_i/or_gate_rd_en_fifo_1/Res[0]_INST_0/O
                         net (fo=14, routed)          0.959    11.039    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X105Y11        LUT5 (Prop_lut5_I1_O)        0.124    11.163 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.559    11.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.124    11.847 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.744    12.591    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gsafety_ic.rd_en_int_sync_reg[0]
    SLICE_X104Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.621    14.236    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X104Y9         FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    14.236    
                         clock uncertainty           -0.156    14.080    
    SLICE_X104Y9         FDRE (Setup_fdre_C_CE)      -0.169    13.911    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.234ns (16.644%)  route 1.172ns (83.356%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.919 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.530     2.449    design_1_i/mux_and/U0/Op1[0]
    SLICE_X105Y28        LUT2 (Prop_lut2_I0_O)        0.045     2.494 r  design_1_i/mux_and/U0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.081     2.576    design_1_i/mux_or/U0/Op2[0]
    SLICE_X105Y28        LUT2 (Prop_lut2_I1_O)        0.048     2.624 r  design_1_i/mux_or/U0/Res[0]_INST_0/O
                         net (fo=6, routed)           0.561     3.184    design_1_i/both_data/U0/ila_core_inst/probe14[0]
    SLICE_X90Y14         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.874     2.732    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y14         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism              0.000     2.732    
                         clock uncertainty            0.156     2.888    
    SLICE_X90Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.047     2.935    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.234ns (16.636%)  route 1.173ns (83.364%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.919 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.530     2.449    design_1_i/mux_and/U0/Op1[0]
    SLICE_X105Y28        LUT2 (Prop_lut2_I0_O)        0.045     2.494 r  design_1_i/mux_and/U0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.081     2.576    design_1_i/mux_or/U0/Op2[0]
    SLICE_X105Y28        LUT2 (Prop_lut2_I1_O)        0.048     2.624 r  design_1_i/mux_or/U0/Res[0]_INST_0/O
                         net (fo=6, routed)           0.561     3.185    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[0]
    SLICE_X100Y41        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.880     2.738    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X100Y41        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     2.738    
                         clock uncertainty            0.156     2.894    
    SLICE_X100Y41        FDRE (Hold_fdre_C_D)        -0.003     2.891    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.254ns (17.196%)  route 1.223ns (82.804%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[8]/Q
                         net (fo=2, routed)           0.609     2.551    design_1_i/mux_and_2/U0/Op2[8]
    SLICE_X102Y27        LUT2 (Prop_lut2_I1_O)        0.045     2.596 r  design_1_i/mux_and_2/U0/Res[8]_INST_0/O
                         net (fo=1, routed)           0.224     2.820    design_1_i/mux_or/U0/Op1[8]
    SLICE_X102Y27        LUT2 (Prop_lut2_I0_O)        0.045     2.865 r  design_1_i/mux_or/U0/Res[8]_INST_0/O
                         net (fo=6, routed)           0.390     3.255    design_1_i/both_data/U0/ila_core_inst/probe14[8]
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.870     2.728    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.000     2.728    
                         clock uncertainty            0.156     2.884    
    SLICE_X98Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.036     2.920    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.234ns (15.697%)  route 1.257ns (84.303%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.919 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.530     2.449    design_1_i/mux_and/U0/Op1[0]
    SLICE_X105Y28        LUT2 (Prop_lut2_I0_O)        0.045     2.494 r  design_1_i/mux_and/U0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.081     2.576    design_1_i/mux_or/U0/Op2[0]
    SLICE_X105Y28        LUT2 (Prop_lut2_I1_O)        0.048     2.624 r  design_1_i/mux_or/U0/Res[0]_INST_0/O
                         net (fo=6, routed)           0.645     3.269    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd[0]
    SLICE_X108Y54        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.907     2.765    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X108Y54        FDRE                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
                         clock pessimism              0.000     2.765    
                         clock uncertainty            0.156     2.921    
    SLICE_X108Y54        FDRE (Hold_fdre_C_D)        -0.003     2.918    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.231ns (14.507%)  route 1.361ns (85.493%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.919 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=2, routed)           0.617     2.536    design_1_i/mux_and/U0/Op1[1]
    SLICE_X105Y28        LUT2 (Prop_lut2_I0_O)        0.045     2.581 r  design_1_i/mux_and/U0/Res[1]_INST_0/O
                         net (fo=1, routed)           0.135     2.716    design_1_i/mux_or/U0/Op2[1]
    SLICE_X105Y28        LUT2 (Prop_lut2_I1_O)        0.045     2.761 r  design_1_i/mux_or/U0/Res[1]_INST_0/O
                         net (fo=6, routed)           0.610     3.371    design_1_i/both_data/U0/ila_core_inst/probe14[1]
    SLICE_X90Y14         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.874     2.732    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y14         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8/CLK
                         clock pessimism              0.000     2.732    
                         clock uncertainty            0.156     2.888    
    SLICE_X90Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     3.004    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.234ns (15.103%)  route 1.315ns (84.897%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X99Y51         FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y51         FDRE (Prop_fdre_C_Q)         0.141     1.919 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=2, routed)           0.558     2.477    design_1_i/mux_and/U0/Op1[3]
    SLICE_X101Y26        LUT2 (Prop_lut2_I0_O)        0.045     2.522 r  design_1_i/mux_and/U0/Res[3]_INST_0/O
                         net (fo=1, routed)           0.249     2.772    design_1_i/mux_or/U0/Op2[3]
    SLICE_X101Y26        LUT2 (Prop_lut2_I1_O)        0.048     2.820 r  design_1_i/mux_or/U0/Res[3]_INST_0/O
                         net (fo=6, routed)           0.508     3.328    design_1_i/both_data/U0/ila_core_inst/probe14[3]
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.870     2.728    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8/CLK
                         clock pessimism              0.000     2.728    
                         clock uncertainty            0.156     2.884    
    SLICE_X98Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.047     2.931    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.231ns (15.403%)  route 1.269ns (84.597%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.919 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=2, routed)           0.617     2.536    design_1_i/mux_and/U0/Op1[1]
    SLICE_X105Y28        LUT2 (Prop_lut2_I0_O)        0.045     2.581 r  design_1_i/mux_and/U0/Res[1]_INST_0/O
                         net (fo=1, routed)           0.135     2.716    design_1_i/mux_or/U0/Op2[1]
    SLICE_X105Y28        LUT2 (Prop_lut2_I1_O)        0.045     2.761 r  design_1_i/mux_or/U0/Res[1]_INST_0/O
                         net (fo=6, routed)           0.517     3.278    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[1]
    SLICE_X100Y41        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.880     2.738    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X100Y41        FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     2.738    
                         clock uncertainty            0.156     2.894    
    SLICE_X100Y41        FDRE (Hold_fdre_C_D)        -0.015     2.879    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.257ns (16.485%)  route 1.302ns (83.515%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/Q
                         net (fo=2, routed)           0.616     2.559    design_1_i/mux_and/U0/Op1[5]
    SLICE_X102Y27        LUT2 (Prop_lut2_I0_O)        0.045     2.604 r  design_1_i/mux_and/U0/Res[5]_INST_0/O
                         net (fo=1, routed)           0.252     2.856    design_1_i/mux_or/U0/Op2[5]
    SLICE_X102Y27        LUT2 (Prop_lut2_I1_O)        0.048     2.904 r  design_1_i/mux_or/U0/Res[5]_INST_0/O
                         net (fo=6, routed)           0.434     3.337    design_1_i/both_data/U0/ila_core_inst/probe14[5]
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.870     2.728    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/CLK
                         clock pessimism              0.000     2.728    
                         clock uncertainty            0.156     2.884    
    SLICE_X98Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.042     2.926    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.231ns (14.157%)  route 1.401ns (85.843%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X99Y50         FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.141     1.919 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/Q
                         net (fo=2, routed)           0.649     2.569    design_1_i/mux_and_2/U0/Op2[4]
    SLICE_X101Y27        LUT2 (Prop_lut2_I1_O)        0.045     2.614 r  design_1_i/mux_and_2/U0/Res[4]_INST_0/O
                         net (fo=1, routed)           0.182     2.796    design_1_i/mux_or/U0/Op1[4]
    SLICE_X101Y27        LUT2 (Prop_lut2_I0_O)        0.045     2.841 r  design_1_i/mux_or/U0/Res[4]_INST_0/O
                         net (fo=6, routed)           0.570     3.410    design_1_i/both_data/U0/ila_core_inst/probe14[4]
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.870     2.728    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism              0.000     2.728    
                         clock uncertainty            0.156     2.884    
    SLICE_X98Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.978    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.229ns (13.701%)  route 1.442ns (86.299%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X103Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.919 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=2, routed)           0.587     2.506    design_1_i/mux_and_2/U0/Op2[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I1_O)        0.045     2.551 r  design_1_i/mux_and_2/U0/Res[9]_INST_0/O
                         net (fo=1, routed)           0.296     2.848    design_1_i/mux_or/U0/Op1[9]
    SLICE_X103Y27        LUT2 (Prop_lut2_I0_O)        0.043     2.891 r  design_1_i/mux_or/U0/Res[9]_INST_0/O
                         net (fo=7, routed)           0.559     3.450    design_1_i/both_data/U0/ila_core_inst/probe14[9]
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.870     2.728    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X98Y20         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism              0.000     2.728    
                         clock uncertainty            0.156     2.884    
    SLICE_X98Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     3.000    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
From Clock:  C_1
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        1.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.061ns (15.826%)  route 5.643ns (84.174%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 14.229 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           2.304    12.492    design_1_i/both_data/U0/ila_core_inst/probe7[0]
    SLICE_X90Y13         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.614    14.229    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y13         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000    14.229    
                         clock uncertainty           -0.156    14.073    
    SLICE_X90Y13         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    14.232    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -12.492    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 1.061ns (16.572%)  route 5.341ns (83.428%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 14.164 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.860    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327    10.187 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           2.003    12.190    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X88Y20         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.549    14.164    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X88Y20         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    14.164    
                         clock uncertainty           -0.156    14.008    
    SLICE_X88Y20         FDRE (Setup_fdre_C_D)       -0.061    13.947    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.734ns (13.420%)  route 4.735ns (86.580%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 14.230 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 r  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 r  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           2.493    11.257    design_1_i/both_data/U0/ila_core_inst/probe14[10]
    SLICE_X90Y12         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.615    14.230    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y12         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8/CLK
                         clock pessimism              0.000    14.230    
                         clock uncertainty           -0.156    14.074    
    SLICE_X90Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.250    13.824    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8
  -------------------------------------------------------------------
                         required time                         13.824    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.734ns (15.395%)  route 4.034ns (84.605%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 14.175 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 r  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 r  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.791    10.555    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe15[0]
    SLICE_X89Y45         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.560    14.175    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X89Y45         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    14.175    
                         clock uncertainty           -0.156    14.019    
    SLICE_X89Y45         FDRE (Setup_fdre_C_D)       -0.284    13.735    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][81]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.734ns (15.442%)  route 4.019ns (84.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 14.230 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 r  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 r  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.777    10.541    design_1_i/both_data/U0/ila_core_inst/probe15[0]
    SLICE_X90Y12         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][81]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.615    14.230    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y12         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][81]_srl8/CLK
                         clock pessimism              0.000    14.230    
                         clock uncertainty           -0.156    14.074    
    SLICE_X90Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.255    13.819    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][81]_srl8
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.734ns (16.310%)  route 3.766ns (83.690%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 14.237 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           1.434     7.678    design_1_i/mux_and_2/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.802 r  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.808     8.610    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.154     8.764 r  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.524    10.288    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[10]
    SLICE_X99Y45         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.622    14.237    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X99Y45         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.000    14.237    
                         clock uncertainty           -0.156    14.081    
    SLICE_X99Y45         FDRE (Setup_fdre_C_D)       -0.284    13.797    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.745ns (17.629%)  route 3.481ns (82.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 14.221 - 8.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.877     5.790    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/s_aclk
    SLICE_X107Y12        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y12        FDCE (Prop_fdce_C_Q)         0.419     6.209 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/Q
                         net (fo=2, routed)           3.481     9.691    design_1_i/both_data/U0/ila_core_inst/probe1[5]
    SLICE_X97Y26         LUT3 (Prop_lut3_I1_O)        0.326    10.017 r  design_1_i/both_data/U0/ila_core_inst/probeDelay1[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.017    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X97Y26         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.606    14.221    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X97Y26         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    14.221    
                         clock uncertainty           -0.156    14.065    
    SLICE_X97Y26         FDRE (Setup_fdre_C_D)        0.075    14.140    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.456ns (11.550%)  route 3.492ns (88.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.235ns = ( 14.235 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=4, routed)           3.492     9.735    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe12[0]
    SLICE_X97Y42         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.620    14.235    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X97Y42         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    14.235    
                         clock uncertainty           -0.156    14.079    
    SLICE_X97Y42         FDRE (Setup_fdre_C_D)       -0.081    13.998    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.998    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.518ns (13.083%)  route 3.441ns (86.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 14.169 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.798     5.711    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X102Y14        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y14        FDCE (Prop_fdce_C_Q)         0.518     6.229 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=2, routed)           3.441     9.671    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[8]
    SLICE_X87Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.554    14.169    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X87Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000    14.169    
                         clock uncertainty           -0.156    14.013    
    SLICE_X87Y15         FDRE (Setup_fdre_C_D)       -0.067    13.946    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.580ns (14.997%)  route 3.287ns (85.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.232ns = ( 14.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.874     5.787    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDPE (Prop_fdpe_C_Q)         0.456     6.243 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           0.910     7.153    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X110Y14        LUT1 (Prop_lut1_I0_O)        0.124     7.277 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           2.378     9.655    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe11[0]
    SLICE_X95Y37         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.617    14.232    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X95Y37         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    14.232    
                         clock uncertainty           -0.156    14.076    
    SLICE_X95Y37         FDRE (Setup_fdre_C_D)       -0.067    14.009    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  4.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.141ns (11.003%)  route 1.140ns (88.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.638     1.837    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/s_aclk
    SLICE_X107Y12        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y12        FDCE (Prop_fdce_C_Q)         0.141     1.978 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/Q
                         net (fo=2, routed)           1.140     3.119    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[4]
    SLICE_X99Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.875     2.733    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X99Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.000     2.733    
                         clock uncertainty            0.156     2.889    
    SLICE_X99Y15         FDRE (Hold_fdre_C_D)         0.046     2.935    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.141ns (10.971%)  route 1.144ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.638     1.837    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/s_aclk
    SLICE_X107Y12        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y12        FDCE (Prop_fdce_C_Q)         0.141     1.978 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/Q
                         net (fo=2, routed)           1.144     3.122    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[0]
    SLICE_X99Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.875     2.733    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X99Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     2.733    
                         clock uncertainty            0.156     2.889    
    SLICE_X99Y15         FDRE (Hold_fdre_C_D)         0.047     2.936    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.164ns (11.890%)  route 1.215ns (88.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.611     1.810    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X102Y12        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y12        FDCE (Prop_fdce_C_Q)         0.164     1.974 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/Q
                         net (fo=2, routed)           1.215     3.189    design_1_i/both_data/U0/ila_core_inst/probe4[1]
    SLICE_X90Y10         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.877     2.735    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y10         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.000     2.735    
                         clock uncertainty            0.156     2.891    
    SLICE_X90Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.999    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.164ns (12.143%)  route 1.187ns (87.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.610     1.809    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X102Y13        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y13        FDCE (Prop_fdce_C_Q)         0.164     1.973 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=2, routed)           1.187     3.160    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[4]
    SLICE_X91Y14         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.874     2.732    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X91Y14         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     2.732    
                         clock uncertainty            0.156     2.888    
    SLICE_X91Y14         FDRE (Hold_fdre_C_D)         0.075     2.963    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.141ns (10.230%)  route 1.237ns (89.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.638     1.837    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/s_aclk
    SLICE_X107Y12        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y12        FDCE (Prop_fdce_C_Q)         0.141     1.978 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/Q
                         net (fo=2, routed)           1.237     3.215    design_1_i/both_data/U0/ila_core_inst/probe1[10]
    SLICE_X94Y8          SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.880     2.738    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X94Y8          SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000     2.738    
                         clock uncertainty            0.156     2.894    
    SLICE_X94Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.011    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.164ns (12.039%)  route 1.198ns (87.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.610     1.809    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X102Y13        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y13        FDCE (Prop_fdce_C_Q)         0.164     1.973 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/Q
                         net (fo=2, routed)           1.198     3.171    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[7]
    SLICE_X91Y14         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.874     2.732    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X91Y14         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     2.732    
                         clock uncertainty            0.156     2.888    
    SLICE_X91Y14         FDRE (Hold_fdre_C_D)         0.078     2.966    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.128ns (10.177%)  route 1.130ns (89.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.638     1.837    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/s_aclk
    SLICE_X107Y12        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y12        FDCE (Prop_fdce_C_Q)         0.128     1.965 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[8]/Q
                         net (fo=2, routed)           1.130     3.095    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[2]
    SLICE_X99Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.875     2.733    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/SPEED_SELECTION_REG_reg[1]
    SLICE_X99Y15         FDRE                                         r  design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000     2.733    
                         clock uncertainty            0.156     2.889    
    SLICE_X99Y15         FDRE (Hold_fdre_C_D)        -0.006     2.883    design_1_i/both_data/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.164ns (11.662%)  route 1.242ns (88.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.610     1.809    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X102Y13        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y13        FDCE (Prop_fdce_C_Q)         0.164     1.973 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/Q
                         net (fo=2, routed)           1.242     3.215    design_1_i/both_data/U0/ila_core_inst/probe4[6]
    SLICE_X90Y11         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.877     2.735    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y11         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.000     2.735    
                         clock uncertainty            0.156     2.891    
    SLICE_X90Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.993    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.164ns (11.556%)  route 1.255ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.611     1.810    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X102Y12        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y12        FDCE (Prop_fdce_C_Q)         0.164     1.974 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.255     3.229    design_1_i/both_data/U0/ila_core_inst/probe4[3]
    SLICE_X90Y10         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.877     2.735    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X90Y10         SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.000     2.735    
                         clock uncertainty            0.156     2.891    
    SLICE_X90Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.006    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.128ns (9.073%)  route 1.283ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.638     1.837    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/s_aclk
    SLICE_X107Y12        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y12        FDCE (Prop_fdce_C_Q)         0.128     1.965 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/Q
                         net (fo=2, routed)           1.283     3.248    design_1_i/both_data/U0/ila_core_inst/probe1[5]
    SLICE_X96Y7          SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.880     2.738    design_1_i/both_data/U0/ila_core_inst/out
    SLICE_X96Y7          SRL16E                                       r  design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000     2.738    
                         clock uncertainty            0.156     2.894    
    SLICE_X96Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     3.024    design_1_i/both_data/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[3]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.451ns  (logic 3.450ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.988ns = ( 10.988 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.888    10.988    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y58         ODDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         ODDR (Prop_oddr_C_Q)         0.472    11.460 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    T16                  OBUF (Prop_obuf_I_O)         2.978    14.440 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.440    rgmii_port_0_td[3]
    T16                                                               r  rgmii_port_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_tx_ctl
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.445ns  (logic 3.444ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.988ns = ( 10.988 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.888    10.988    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y57         ODDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y57         ODDR (Prop_oddr_C_Q)         0.472    11.460 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.461    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T17                  OBUF (Prop_obuf_I_O)         2.972    14.433 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    14.433    rgmii_port_0_tx_ctl
    T17                                                               r  rgmii_port_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.433    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[2]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.390ns  (logic 3.389ns (99.970%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.983ns = ( 10.983 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.883    10.983    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y83         ODDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y83         ODDR (Prop_oddr_C_Q)         0.472    11.455 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.456    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    J22                  OBUF (Prop_obuf_I_O)         2.917    14.373 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.373    rgmii_port_0_td[2]
    J22                                                               r  rgmii_port_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[1]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.374ns  (logic 3.373ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.983ns = ( 10.983 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.883    10.983    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y84         ODDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.472    11.455 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.456    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    J21                  OBUF (Prop_obuf_I_O)         2.901    14.357 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.357    rgmii_port_0_td[1]
    J21                                                               r  rgmii_port_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[0]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.377ns  (logic 3.376ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.976ns = ( 10.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.876    10.976    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y70         ODDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.472    11.448 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.449    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    M21                  OBUF (Prop_obuf_I_O)         2.904    14.354 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.354    rgmii_port_0_td[0]
    M21                                                               r  rgmii_port_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[1]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.457ns  (logic 3.456ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.987ns = ( 10.987 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.472    11.459 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    N17                  OBUF (Prop_obuf_I_O)         2.984    14.444 r  design_1_i/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.444    rgmii_port_1_td[1]
    N17                                                               r  rgmii_port_1_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_tx_ctl
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.412ns  (logic 3.411ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.990ns = ( 10.990 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.890    10.990    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.472    11.462 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.463    design_1_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    J16                  OBUF (Prop_obuf_I_O)         2.939    14.402 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    14.402    rgmii_port_1_tx_ctl
    J16                                                               r  rgmii_port_1_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[0]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.383ns  (logic 3.382ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.984ns = ( 10.984 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.884    10.984    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y63         ODDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         ODDR (Prop_oddr_C_Q)         0.472    11.456 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.457    design_1_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    P21                  OBUF (Prop_obuf_I_O)         2.910    14.368 r  design_1_i/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.368    rgmii_port_1_td[0]
    P21                                                               r  rgmii_port_1_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[2]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.372ns  (logic 3.371ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.980ns = ( 10.980 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.880    10.980    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y82         ODDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         ODDR (Prop_oddr_C_Q)         0.472    11.452 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.453    design_1_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    J20                  OBUF (Prop_obuf_I_O)         2.899    14.352 r  design_1_i/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.352    rgmii_port_1_td[2]
    J20                                                               r  rgmii_port_1_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[3]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.371ns  (logic 3.370ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.980ns = ( 10.980 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.880    10.980    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y81         ODDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         ODDR (Prop_oddr_C_Q)         0.472    11.452 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.453    design_1_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    K21                  OBUF (Prop_obuf_I_O)         2.898    14.351 r  design_1_i/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.351    rgmii_port_1_td[3]
    K21                                                               r  rgmii_port_1_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  0.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[0]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.145ns  (logic 3.144ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.271ns = ( 14.271 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.656    14.271    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y70         ODDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.411    14.682 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.683    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    M21                  OBUF (Prop_obuf_I_O)         2.733    17.416 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.416    rgmii_port_0_td[0]
    M21                                                               r  rgmii_port_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.416    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[1]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.142ns  (logic 3.141ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.275ns = ( 14.275 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.660    14.275    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y84         ODDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.411    14.686 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.687    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    J21                  OBUF (Prop_obuf_I_O)         2.730    17.416 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.416    rgmii_port_0_td[1]
    J21                                                               r  rgmii_port_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.416    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[2]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.158ns  (logic 3.157ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.275ns = ( 14.275 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.660    14.275    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y83         ODDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y83         ODDR (Prop_oddr_C_Q)         0.411    14.686 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.687    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    J22                  OBUF (Prop_obuf_I_O)         2.746    17.433 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.433    rgmii_port_0_td[2]
    J22                                                               r  rgmii_port_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.433    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_tx_ctl
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.212ns  (logic 3.211ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.280ns = ( 14.280 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.665    14.280    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y57         ODDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y57         ODDR (Prop_oddr_C_Q)         0.411    14.691 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    14.692    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T17                  OBUF (Prop_obuf_I_O)         2.800    17.492 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    17.492    rgmii_port_0_tx_ctl
    T17                                                               r  rgmii_port_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.492    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[3]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.219ns  (logic 3.218ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.280ns = ( 14.280 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.665    14.280    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         ODDR (Prop_oddr_C_Q)         0.411    14.691 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.692    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    T16                  OBUF (Prop_obuf_I_O)         2.807    17.498 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.498    rgmii_port_0_td[3]
    T16                                                               r  rgmii_port_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.498    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[3]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.139ns  (logic 3.138ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.274ns = ( 14.274 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.659    14.274    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y81         ODDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         ODDR (Prop_oddr_C_Q)         0.411    14.685 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.686    design_1_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    K21                  OBUF (Prop_obuf_I_O)         2.727    17.413 r  design_1_i/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.413    rgmii_port_1_td[3]
    K21                                                               r  rgmii_port_1_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.413    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[2]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.140ns  (logic 3.139ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.274ns = ( 14.274 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.659    14.274    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         ODDR (Prop_oddr_C_Q)         0.411    14.685 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.686    design_1_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    J20                  OBUF (Prop_obuf_I_O)         2.728    17.414 r  design_1_i/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.414    rgmii_port_1_td[2]
    J20                                                               r  rgmii_port_1_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.414    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[0]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.151ns  (logic 3.150ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 14.276 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.661    14.276    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y63         ODDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         ODDR (Prop_oddr_C_Q)         0.411    14.687 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.688    design_1_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    P21                  OBUF (Prop_obuf_I_O)         2.739    17.427 r  design_1_i/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.427    rgmii_port_1_td[0]
    P21                                                               r  rgmii_port_1_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.427    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_tx_ctl
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.179ns  (logic 3.178ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.281ns = ( 14.281 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.666    14.281    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.411    14.692 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    14.693    design_1_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    J16                  OBUF (Prop_obuf_I_O)         2.767    17.460 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    17.460    rgmii_port_1_tx_ctl
    J16                                                               r  rgmii_port_1_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.460    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[1]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.224ns  (logic 3.223ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.279ns = ( 14.279 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.664    14.279    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.411    14.690 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.691    design_1_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    N17                  OBUF (Prop_obuf_I_O)         2.812    17.503 r  design_1_i/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.503    rgmii_port_1_td[1]
    N17                                                               r  rgmii_port_1_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.503    
  -------------------------------------------------------------------
                         slack                                  1.071    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       55.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.981%)  route 2.476ns (81.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 33.506 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.093     7.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.545    63.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.506    
                         clock uncertainty           -0.035    63.470    
    SLICE_X86Y62         FDRE (Setup_fdre_C_R)       -0.524    62.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.946    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 55.873    

Slack (MET) :             55.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.981%)  route 2.476ns (81.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 33.506 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.093     7.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.545    63.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.506    
                         clock uncertainty           -0.035    63.470    
    SLICE_X86Y62         FDRE (Setup_fdre_C_R)       -0.524    62.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.946    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 55.873    

Slack (MET) :             55.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.981%)  route 2.476ns (81.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 33.506 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.093     7.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.545    63.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.506    
                         clock uncertainty           -0.035    63.470    
    SLICE_X86Y62         FDRE (Setup_fdre_C_R)       -0.524    62.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.946    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 55.873    

Slack (MET) :             55.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.981%)  route 2.476ns (81.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 33.506 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.093     7.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.545    63.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.506    
                         clock uncertainty           -0.035    63.470    
    SLICE_X86Y62         FDRE (Setup_fdre_C_R)       -0.524    62.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.946    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 55.873    

Slack (MET) :             55.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.981%)  route 2.476ns (81.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 33.506 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.093     7.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.545    63.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.506    
                         clock uncertainty           -0.035    63.470    
    SLICE_X86Y62         FDRE (Setup_fdre_C_R)       -0.524    62.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.946    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 55.873    

Slack (MET) :             55.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.981%)  route 2.476ns (81.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 33.506 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.093     7.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.545    63.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.506    
                         clock uncertainty           -0.035    63.470    
    SLICE_X86Y62         FDRE (Setup_fdre_C_R)       -0.524    62.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.946    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 55.873    

Slack (MET) :             55.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.981%)  route 2.476ns (81.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 33.506 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.093     7.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.545    63.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.506    
                         clock uncertainty           -0.035    63.470    
    SLICE_X86Y62         FDRE (Setup_fdre_C_R)       -0.524    62.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.946    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 55.873    

Slack (MET) :             55.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.981%)  route 2.476ns (81.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 33.506 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.382     5.856    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.980 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.093     7.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.545    63.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.506    
                         clock uncertainty           -0.035    63.470    
    SLICE_X86Y62         FDRE (Setup_fdre_C_R)       -0.524    62.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.946    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 55.873    

Slack (MET) :             56.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.580ns (19.686%)  route 2.366ns (80.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 33.508 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.208     5.682    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.806 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.158     6.964    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X89Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.547    63.508    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X89Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.508    
                         clock uncertainty           -0.035    63.472    
    SLICE_X89Y60         FDCE (Setup_fdce_C_CE)      -0.205    63.267    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         63.267    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                 56.303    

Slack (MET) :             56.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.580ns (19.686%)  route 2.366ns (80.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 33.508 - 30.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196     2.196    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.721     4.018    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.456     4.474 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.208     5.682    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.806 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.158     6.964    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    61.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.547    63.508    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    63.508    
                         clock uncertainty           -0.035    63.472    
    SLICE_X88Y60         FDCE (Setup_fdce_C_CE)      -0.205    63.267    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         63.267    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                 56.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.186ns (16.963%)  route 0.910ns (83.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.444     2.188    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.233 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.466     2.699    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X90Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.876     1.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X90Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     1.990    
    SLICE_X90Y61         FDCE (Hold_fdce_C_CE)       -0.016     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.186ns (16.963%)  route 0.910ns (83.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.444     2.188    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.233 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.466     2.699    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X90Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.876     1.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X90Y61         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     1.990    
    SLICE_X90Y61         FDCE (Hold_fdce_C_CE)       -0.016     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.611%)  route 0.934ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.416     2.722    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.851     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.965    
    SLICE_X86Y62         FDRE (Hold_fdre_C_R)         0.009     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.611%)  route 0.934ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.416     2.722    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.851     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     1.965    
    SLICE_X86Y62         FDRE (Hold_fdre_C_R)         0.009     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.611%)  route 0.934ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.416     2.722    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.851     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     1.965    
    SLICE_X86Y62         FDRE (Hold_fdre_C_R)         0.009     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.611%)  route 0.934ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.416     2.722    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.851     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     1.965    
    SLICE_X86Y62         FDRE (Hold_fdre_C_R)         0.009     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.611%)  route 0.934ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.416     2.722    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.851     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     1.965    
    SLICE_X86Y62         FDRE (Hold_fdre_C_R)         0.009     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.611%)  route 0.934ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.416     2.722    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.851     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     1.965    
    SLICE_X86Y62         FDRE (Hold_fdre_C_R)         0.009     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.611%)  route 0.934ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.416     2.722    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.851     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     1.965    
    SLICE_X86Y62         FDRE (Hold_fdre_C_R)         0.009     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.611%)  route 0.934ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.582     1.602    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.743 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.517     2.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.416     2.722    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.851     1.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X86Y62         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     1.965    
    SLICE_X86Y62         FDRE (Hold_fdre_C_R)         0.009     1.974    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.748    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        6.627ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.105ns  (logic 0.419ns (37.927%)  route 0.686ns (62.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.686     1.105    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X105Y65        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X105Y65        FDCE (Setup_fdce_C_D)       -0.268     7.732    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.967ns  (logic 0.419ns (43.311%)  route 0.548ns (56.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.548     0.967    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X104Y66        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y66        FDCE (Setup_fdce_C_D)       -0.220     7.780    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.967ns  (logic 0.419ns (43.324%)  route 0.548ns (56.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.548     0.967    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X104Y66        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y66        FDCE (Setup_fdce_C_D)       -0.215     7.785    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.144%)  route 0.489ns (53.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.489     0.908    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X106Y68        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y68        FDCE (Setup_fdce_C_D)       -0.268     7.732    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.984%)  route 0.534ns (56.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.534     0.953    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X104Y65        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y65        FDCE (Setup_fdce_C_D)       -0.220     7.780    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.623%)  route 0.566ns (55.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.566     1.022    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X102Y66        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X102Y66        FDCE (Setup_fdce_C_D)       -0.047     7.953    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.008ns  (logic 0.456ns (45.245%)  route 0.552ns (54.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.552     1.008    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X102Y67        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X102Y67        FDCE (Setup_fdce_C_D)       -0.047     7.953    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.708%)  route 0.542ns (54.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.542     0.998    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X104Y66        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y66        FDCE (Setup_fdce_C_D)       -0.047     7.953    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.307%)  route 0.529ns (53.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.529     0.985    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X104Y65        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y65        FDCE (Setup_fdce_C_D)       -0.043     7.957    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.761ns  (logic 0.456ns (59.891%)  route 0.305ns (40.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67                                     0.000     0.000 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.305     0.761    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X106Y68        FDCE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y68        FDCE (Setup_fdce_C_D)       -0.095     7.905    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  7.144    





---------------------------------------------------------------------------------------------------
From Clock:  C_1
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        4.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/link_status_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 0.642ns (13.083%)  route 4.265ns (86.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 13.164 - 8.000 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.885     3.752    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    SLICE_X102Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/link_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y63        FDRE (Prop_fdre_C_Q)         0.518     4.270 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/link_status_reg/Q
                         net (fo=1, routed)           4.265     8.535    design_1_i/link_status_and_gate/Op2[0]
    SLICE_X100Y62        LUT2 (Prop_lut2_I1_O)        0.124     8.659 r  design_1_i/link_status_and_gate/Res[0]_INST_0/O
                         net (fo=1, routed)           0.000     8.659    design_1_i/vio_0/inst/PROBE_IN_INST/probe_in0[0]
    SLICE_X100Y62        FDRE                                         r  design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.604    13.164    design_1_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X100Y62        FDRE                                         r  design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000    13.164    
                         clock uncertainty           -0.035    13.129    
    SLICE_X100Y62        FDRE (Setup_fdre_C_D)        0.077    13.206    design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/link_status_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.209ns (10.920%)  route 1.705ns (89.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.285     1.164    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    SLICE_X102Y63        FDRE                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/link_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y63        FDRE (Prop_fdre_C_Q)         0.164     1.328 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/link_status_reg/Q
                         net (fo=1, routed)           1.705     3.033    design_1_i/link_status_and_gate/Op2[0]
    SLICE_X100Y62        LUT2 (Prop_lut2_I1_O)        0.045     3.078 r  design_1_i/link_status_and_gate/Res[0]_INST_0/O
                         net (fo=1, routed)           0.000     3.078    design_1_i/vio_0/inst/PROBE_IN_INST/probe_in0[0]
    SLICE_X100Y62        FDRE                                         r  design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.874     2.678    design_1_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X100Y62        FDRE                                         r  design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     2.678    
                         clock uncertainty            0.035     2.713    
    SLICE_X100Y62        FDRE (Hold_fdre_C_D)         0.120     2.833    design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[0]
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C fall@4.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.536ns  (logic 2.536ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 13.117 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    P17                                               0.000     2.500 r  rgmii_port_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.760     3.260 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     5.036 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     5.036    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X1Y60         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)          4.000     4.000 f  
    M19                                               0.000     4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     4.374 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     4.850 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.267     5.117    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y60         IDDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty           -0.025     5.092    
    ILOGIC_X1Y60         IDDR (Setup_iddr_C_D)       -0.002     5.090    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.090    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[3]
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 2.508ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 9.112 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    P22                                               0.000    -1.500 r  rgmii_port_0_rd[3] (IN)
                         net (fo=0)                   0.000    -1.500    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    P22                  IBUF (Prop_ibuf_I_O)         0.731    -0.769 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.769    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y67         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     1.008 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     1.008    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X1Y67         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.262     1.112    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y67         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.112    
                         clock uncertainty           -0.025     1.087    
    ILOGIC_X1Y67         IDDR (Setup_iddr_C_D)       -0.002     1.085    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[2]
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 2.507ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 9.112 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    N22                                               0.000    -1.500 r  rgmii_port_0_rd[2] (IN)
                         net (fo=0)                   0.000    -1.500    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    N22                  IBUF (Prop_ibuf_I_O)         0.730    -0.770 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.770    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     1.007 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     1.007    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X1Y68         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.262     1.112    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y68         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.112    
                         clock uncertainty           -0.025     1.087    
    ILOGIC_X1Y68         IDDR (Setup_iddr_C_D)       -0.002     1.085    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[1]
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C fall@4.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.493ns  (logic 2.493ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 13.117 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    P18                                               0.000     2.500 r  rgmii_port_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.716     3.216 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.216    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.993 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.993    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X1Y59         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)          4.000     4.000 f  
    M19                                               0.000     4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     4.374 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     4.850 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.267     5.117    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y59         IDDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty           -0.025     5.092    
    ILOGIC_X1Y59         IDDR (Setup_iddr_C_D)       -0.002     5.090    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.090    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 rgmii_port_0_rx_ctl
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 2.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 9.109 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    M20                                               0.000    -1.500 r  rgmii_port_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.500    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    M20                  IBUF (Prop_ibuf_I_O)         0.706    -0.794 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.794    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y73         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     0.983 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.983    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.259     1.109    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     1.109    
                         clock uncertainty           -0.025     1.084    
    ILOGIC_X1Y73         IDDR (Setup_iddr_C_D)       -0.002     1.082    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.082    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  0.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[1]
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C fall@-4.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 3.011ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 7.743 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    P18                                               0.000    -2.800 r  rgmii_port_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.249    -1.551 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.551    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.211 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.211    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X1Y59         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)         -4.000    -4.000 f  
    M19                                               0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -2.704 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.194    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -1.163 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.905    -0.257    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y59         IDDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.257    
                         clock uncertainty            0.025    -0.232    
    ILOGIC_X1Y59         IDDR (Hold_iddr_C_D)         0.191    -0.041    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgmii_port_0_rx_ctl
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C rise@-8.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.002ns  (logic 3.002ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    M20                                               0.000    -6.800 r  rgmii_port_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    M20                  IBUF (Prop_ibuf_I_O)         1.240    -5.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.560    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y73         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.798 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.798    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         -8.000    -8.000 r  
    M19                                               0.000    -8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -6.704 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.194    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -5.163 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.890    -4.272    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.272    
                         clock uncertainty            0.025    -4.247    
    ILOGIC_X1Y73         IDDR (Hold_iddr_C_D)         0.191    -4.056    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.056    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[2]
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C fall@-4.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 3.025ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 7.733 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    N22                                               0.000    -2.800 r  rgmii_port_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    N22                  IBUF (Prop_ibuf_I_O)         1.263    -1.537 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.537    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.225 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.225    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X1Y68         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)         -4.000    -4.000 f  
    M19                                               0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -2.704 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.194    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -1.163 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.895    -0.267    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y68         IDDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.267    
                         clock uncertainty            0.025    -0.242    
    ILOGIC_X1Y68         IDDR (Hold_iddr_C_D)         0.191    -0.051    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[3]
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C fall@-4.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 3.026ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 7.733 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    P22                                               0.000    -2.800 r  rgmii_port_0_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    P22                  IBUF (Prop_ibuf_I_O)         1.264    -1.536 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.536    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y67         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.226 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.226    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X1Y67         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)         -4.000    -4.000 f  
    M19                                               0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -2.704 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.194    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -1.163 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.895    -0.267    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y67         IDDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.267    
                         clock uncertainty            0.025    -0.242    
    ILOGIC_X1Y67         IDDR (Hold_iddr_C_D)         0.191    -0.051    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[0]
                            (input port clocked by design_1_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C fall@-4.000ns - design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 3.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 7.743 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    P17                                               0.000    -2.800 r  rgmii_port_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.292    -1.508 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.508    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.254 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.254    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X1Y60         IDDR                                         r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)         -4.000    -4.000 f  
    M19                                               0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -2.704 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.194    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -1.163 f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.905    -0.257    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y60         IDDR                                         f  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.257    
                         clock uncertainty            0.025    -0.232    
    ILOGIC_X1Y60         IDDR (Hold_iddr_C_D)         0.191    -0.041    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        6.683ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.098%)  route 0.807ns (63.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y9                                      0.000     0.000 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X106Y9         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.807     1.263    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X108Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y10        FDCE (Setup_fdce_C_D)       -0.054     7.946    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.317%)  route 0.766ns (62.683%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y8                                      0.000     0.000 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X106Y8         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.766     1.222    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X107Y8         FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y8         FDCE (Setup_fdce_C_D)       -0.095     7.905    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.195%)  route 0.623ns (59.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y16                                     0.000     0.000 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X107Y16        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.623     1.042    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y15        FDCE (Setup_fdce_C_D)       -0.266     7.734    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (41.978%)  route 0.579ns (58.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y9                                      0.000     0.000 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X106Y9         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.579     0.998    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X107Y11        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y11        FDCE (Setup_fdce_C_D)       -0.270     7.730    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.994ns  (logic 0.478ns (48.101%)  route 0.516ns (51.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y10                                     0.000     0.000 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X104Y10        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.516     0.994    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X107Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y10        FDCE (Setup_fdce_C_D)       -0.265     7.735    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.275%)  route 0.486ns (53.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y8                                      0.000     0.000 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X106Y8         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.486     0.905    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X107Y8         FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y8         FDCE (Setup_fdce_C_D)       -0.268     7.732    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.100%)  route 0.578ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y9                                      0.000     0.000 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X106Y9         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.578     1.034    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X107Y9         FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y9         FDCE (Setup_fdce_C_D)       -0.093     7.907    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.773%)  route 0.440ns (51.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y16                                     0.000     0.000 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X107Y16        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.440     0.859    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X107Y15        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y15        FDCE (Setup_fdce_C_D)       -0.267     7.733    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (48.986%)  route 0.436ns (51.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y9                                      0.000     0.000 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X106Y9         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.436     0.855    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X109Y10        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y10        FDCE (Setup_fdce_C_D)       -0.267     7.733    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.812ns  (logic 0.419ns (51.598%)  route 0.393ns (48.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y16                                     0.000     0.000 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X107Y16        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.393     0.812    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X105Y16        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X105Y16        FDCE (Setup_fdce_C_D)       -0.270     7.730    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  6.918    





---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.370ns (21.793%)  route 4.917ns (78.207%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.185    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.309 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.647    11.956    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    13.254    
                         clock uncertainty           -0.035    13.219    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    12.687    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.370ns (21.793%)  route 4.917ns (78.207%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.185    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.309 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.647    11.956    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    13.254    
                         clock uncertainty           -0.035    13.219    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    12.687    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.370ns (21.793%)  route 4.917ns (78.207%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.185    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.309 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.647    11.956    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    13.254    
                         clock uncertainty           -0.035    13.219    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    12.687    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 1.370ns (21.797%)  route 4.915ns (78.203%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.185    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.309 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.645    11.955    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    13.254    
                         clock uncertainty           -0.035    13.219    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.687    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.370ns (21.784%)  route 4.919ns (78.216%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.505    11.185    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_18_out
    SLICE_X109Y12        LUT5 (Prop_lut5_I4_O)        0.124    11.309 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=5, routed)           0.649    11.959    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.664    13.254    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    13.254    
                         clock uncertainty           -0.035    13.219    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.776    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.281ns (34.875%)  route 4.260ns (65.125%))
  Logic Levels:           7  (CARRY4=3 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 13.284 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.495    11.175    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/p_18_out
    SLICE_X108Y13        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.770 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.770    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X108Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.887    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X108Y15        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.210 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.210    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1_n_6
    SLICE_X108Y15        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.694    13.284    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X108Y15        FDCE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.000    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X108Y15        FDCE (Setup_fdce_C_D)        0.109    13.358    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 2.281ns (35.322%)  route 4.177ns (64.678%))
  Logic Levels:           7  (CARRY4=3 LUT2=4)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 13.205 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.464    10.276    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y19        LUT2 (Prop_lut2_I0_O)        0.124    10.400 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=34, routed)          0.692    11.092    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X102Y16        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.687 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.687    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X102Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.804 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.804    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X102Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.127 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.127    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1_n_6
    SLICE_X102Y18        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.615    13.205    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X102Y18        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.000    13.205    
                         clock uncertainty           -0.035    13.170    
    SLICE_X102Y18        FDCE (Setup_fdce_C_D)        0.109    13.279    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         13.279    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 1.370ns (22.046%)  route 4.844ns (77.954%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.508    11.188    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out
    SLICE_X109Y12        LUT6 (Prop_lut6_I0_O)        0.124    11.312 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[9]_i_1/O
                         net (fo=30, routed)          0.571    11.884    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X110Y13        FDSE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.697    13.287    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X110Y13        FDSE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X110Y13        FDSE (Setup_fdse_C_CE)      -0.205    13.047    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 1.370ns (22.046%)  route 4.844ns (77.954%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.508    11.188    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out
    SLICE_X109Y12        LUT6 (Prop_lut6_I0_O)        0.124    11.312 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[9]_i_1/O
                         net (fo=30, routed)          0.571    11.884    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.697    13.287    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.000    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X110Y13        FDRE (Setup_fdre_C_CE)      -0.205    13.047    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 1.370ns (22.046%)  route 4.844ns (77.954%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.786     5.669    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.518     6.187 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           1.165     7.353    design_1_i/mux_and/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.124     7.477 f  design_1_i/mux_and/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.760     8.236    design_1_i/mux_or/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.153     8.389 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           1.096     9.485    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.327     9.812 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.744    10.556    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.124    10.680 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.508    11.188    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out
    SLICE_X109Y12        LUT6 (Prop_lut6_I0_O)        0.124    11.312 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[9]_i_1/O
                         net (fo=30, routed)          0.571    11.884    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.697    13.287    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X110Y13        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.000    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X110Y13        FDRE (Setup_fdre_C_CE)      -0.205    13.047    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  1.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.408ns (23.817%)  route 1.305ns (76.183%))
  Logic Levels:           4  (LUT2=3 LUT5=1)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.223     3.446    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/wr_en
    SLICE_X103Y19        LUT5 (Prop_lut5_I1_O)        0.045     3.491 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     3.491    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X103Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.874     2.708    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X103Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     2.708    
                         clock uncertainty            0.035     2.744    
    SLICE_X103Y19        FDPE (Hold_fdpe_C_D)         0.092     2.836    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.408ns (20.323%)  route 1.600ns (79.677%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.189     3.412    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y19        LUT2 (Prop_lut2_I0_O)        0.045     3.457 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=34, routed)          0.328     3.786    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.917     2.752    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.752    
                         clock uncertainty            0.035     2.787    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.883    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.408ns (20.350%)  route 1.597ns (79.650%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.189     3.412    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y19        LUT2 (Prop_lut2_I0_O)        0.045     3.457 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=34, routed)          0.326     3.783    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.917     2.752    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.752    
                         clock uncertainty            0.035     2.787    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.089     2.876    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.408ns (20.350%)  route 1.597ns (79.650%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.189     3.412    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y19        LUT2 (Prop_lut2_I0_O)        0.045     3.457 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=34, routed)          0.326     3.783    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.917     2.752    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y6          RAMB18E1                                     r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.752    
                         clock uncertainty            0.035     2.787    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.089     2.876    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.408ns (20.233%)  route 1.609ns (79.767%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.345     3.569    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/s_axis_tvalid
    SLICE_X109Y14        LUT6 (Prop_lut6_I3_O)        0.045     3.614 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.181     3.795    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_0
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.906     2.740    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     2.740    
                         clock uncertainty            0.035     2.776    
    SLICE_X109Y15        FDPE (Hold_fdpe_C_D)         0.075     2.851    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.408ns (21.498%)  route 1.490ns (78.502%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.189     3.412    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y19        LUT2 (Prop_lut2_I0_O)        0.045     3.457 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=34, routed)          0.219     3.676    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X104Y17        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.876     2.710    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y17        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.000     2.710    
                         clock uncertainty            0.035     2.746    
    SLICE_X104Y17        FDCE (Hold_fdce_C_CE)       -0.016     2.730    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.408ns (21.498%)  route 1.490ns (78.502%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.189     3.412    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y19        LUT2 (Prop_lut2_I0_O)        0.045     3.457 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=34, routed)          0.219     3.676    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X104Y17        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.876     2.710    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y17        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.000     2.710    
                         clock uncertainty            0.035     2.746    
    SLICE_X104Y17        FDCE (Hold_fdce_C_CE)       -0.016     2.730    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.408ns (21.498%)  route 1.490ns (78.502%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.189     3.412    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y19        LUT2 (Prop_lut2_I0_O)        0.045     3.457 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=34, routed)          0.219     3.676    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X104Y17        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.876     2.710    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y17        FDCE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.000     2.710    
                         clock uncertainty            0.035     2.746    
    SLICE_X104Y17        FDCE (Hold_fdce_C_CE)       -0.016     2.730    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.408ns (20.233%)  route 1.609ns (79.767%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.345     3.569    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/s_axis_tvalid
    SLICE_X109Y14        LUT6 (Prop_lut6_I3_O)        0.045     3.614 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.181     3.795    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_0
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.906     2.740    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     2.740    
                         clock uncertainty            0.035     2.776    
    SLICE_X109Y15        FDPE (Hold_fdpe_C_D)         0.066     2.842    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_en_int_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.408ns (20.108%)  route 1.621ns (79.892%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.609     1.778    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X102Y51        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164     1.942 f  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=2, routed)           0.355     2.297    design_1_i/mux_and_2/U0/Op2[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  design_1_i/mux_and_2/U0/Res[10]_INST_0/O
                         net (fo=1, routed)           0.278     2.620    design_1_i/mux_or/U0/Op1[10]
    SLICE_X103Y41        LUT2 (Prop_lut2_I0_O)        0.044     2.664 f  design_1_i/mux_or/U0/Res[10]_INST_0/O
                         net (fo=8, routed)           0.449     3.114    design_1_i/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X105Y19        LUT2 (Prop_lut2_I0_O)        0.110     3.224 r  design_1_i/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=6, routed)           0.345     3.569    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.045     3.614 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.194     3.807    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_18_out
    SLICE_X109Y12        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_en_int_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.908     2.742    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X109Y12        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_en_int_sync_1_reg/C
                         clock pessimism              0.000     2.742    
                         clock uncertainty            0.035     2.778    
    SLICE_X109Y12        FDRE (Hold_fdre_C_D)         0.070     2.848    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_en_int_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.960    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_gmii_to_rgmii_1_0_rgmii_rx_clk
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[1]
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 fall@4.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.540ns  (logic 2.540ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 13.144 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R20                                               0.000     2.500 r  rgmii_port_1_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.763     3.263 r  design_1_i/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.263    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y66         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     5.040 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     5.040    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X1Y66         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)        4.000     4.000 f  
    N19                                               0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     4.403 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     4.879 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.265     5.144    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y66         IDDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.144    
                         clock uncertainty           -0.025     5.119    
    ILOGIC_X1Y66         IDDR (Setup_iddr_C_D)       -0.002     5.117    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[3]
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 fall@4.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.531ns  (logic 2.531ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 13.144 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R21                                               0.000     2.500 r  rgmii_port_1_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    R21                  IBUF (Prop_ibuf_I_O)         0.754     3.254 r  design_1_i/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.254    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y65         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     5.031 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     5.031    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X1Y65         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)        4.000     4.000 f  
    N19                                               0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     4.403 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     4.879 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.265     5.144    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y65         IDDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.144    
                         clock uncertainty           -0.025     5.119    
    ILOGIC_X1Y65         IDDR (Setup_iddr_C_D)       -0.002     5.117    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[2]
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 fall@4.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.511ns  (logic 2.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 13.147 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    T19                                               0.000     2.500 r  rgmii_port_1_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    T19                  IBUF (Prop_ibuf_I_O)         0.734     3.234 r  design_1_i/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.234    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     5.011 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     5.011    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X1Y55         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)        4.000     4.000 f  
    N19                                               0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     4.403 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     4.879 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.268     5.147    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y55         IDDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty           -0.025     5.122    
    ILOGIC_X1Y55         IDDR (Setup_iddr_C_D)       -0.002     5.120    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.120    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 rgmii_port_1_rx_ctl
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 fall@4.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.485ns  (logic 2.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 13.139 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    N20                                               0.000     2.500 r  rgmii_port_1_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    N20                  IBUF (Prop_ibuf_I_O)         0.708     3.208 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.208    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y71         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.985 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.985    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D
    ILOGIC_X1Y71         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)        4.000     4.000 f  
    N19                                               0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     4.403 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     4.879 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.260     5.139    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y71         IDDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.139    
                         clock uncertainty           -0.025     5.114    
    ILOGIC_X1Y71         IDDR (Setup_iddr_C_D)       -0.002     5.112    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[0]
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 2.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 9.140 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    L21                                               0.000    -1.500 r  rgmii_port_1_rd[0] (IN)
                         net (fo=0)                   0.000    -1.500    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    L21                  IBUF (Prop_ibuf_I_O)         0.706    -0.794 r  design_1_i/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.794    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     0.983 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.983    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X1Y80         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.261     1.140    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y80         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.140    
                         clock uncertainty           -0.025     1.115    
    ILOGIC_X1Y80         IDDR (Setup_iddr_C_D)       -0.002     1.113    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.113    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  0.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[0]
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 rise@-8.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    L21                                               0.000    -6.800 r  rgmii_port_1_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    L21                  IBUF (Prop_ibuf_I_O)         1.239    -5.561 r  design_1_i/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.561    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.799 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.799    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X1Y80         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)       -8.000    -8.000 r  
    N19                                               0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -6.674 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.164    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -5.133 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.894    -4.238    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y80         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.238    
                         clock uncertainty            0.025    -4.213    
    ILOGIC_X1Y80         IDDR (Hold_iddr_C_D)         0.191    -4.022    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgmii_port_1_rx_ctl
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 rise@-8.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.004ns  (logic 3.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.760ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    N20                                               0.000    -6.800 r  rgmii_port_1_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    N20                  IBUF (Prop_ibuf_I_O)         1.241    -5.559 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.559    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y71         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.796 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.796    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D
    ILOGIC_X1Y71         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)       -8.000    -8.000 r  
    N19                                               0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -6.674 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.164    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -5.133 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.892    -4.240    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y71         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.240    
                         clock uncertainty            0.025    -4.215    
    ILOGIC_X1Y71         IDDR (Hold_iddr_C_D)         0.191    -4.024    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[2]
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 fall@-4.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 3.029ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 7.776 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    T19                                               0.000    -2.800 r  rgmii_port_1_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    T19                  IBUF (Prop_ibuf_I_O)         1.267    -1.533 r  design_1_i/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.533    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.229 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.229    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X1Y55         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)       -4.000    -4.000 f  
    N19                                               0.000    -4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -2.674 f  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.164    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -1.133 f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.908    -0.224    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y55         IDDR                                         f  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.224    
                         clock uncertainty            0.025    -0.199    
    ILOGIC_X1Y55         IDDR (Hold_iddr_C_D)         0.191    -0.008    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[3]
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 rise@-8.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.049ns  (logic 3.049ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R21                                               0.000    -6.800 r  rgmii_port_1_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    R21                  IBUF (Prop_ibuf_I_O)         1.287    -5.513 r  design_1_i/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.513    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y65         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.751 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.751    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X1Y65         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)       -8.000    -8.000 r  
    N19                                               0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -6.674 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.164    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -5.133 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.901    -4.231    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y65         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.231    
                         clock uncertainty            0.025    -4.206    
    ILOGIC_X1Y65         IDDR (Hold_iddr_C_D)         0.191    -4.015    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[1]
                            (input port clocked by design_1_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 rise@-8.000ns - design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R20                                               0.000    -6.800 r  rgmii_port_1_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    R20                  IBUF (Prop_ibuf_I_O)         1.296    -5.504 r  design_1_i/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.504    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y66         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.742 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.742    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X1Y66         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)       -8.000    -8.000 r  
    N19                                               0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -6.674 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.164    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -5.133 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.901    -4.231    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y66         IDDR                                         r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.231    
                         clock uncertainty            0.025    -4.206    
    ILOGIC_X1Y66         IDDR (Hold_iddr_C_D)         0.191    -4.015    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  0.273    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        4.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.580ns (21.996%)  route 2.057ns (78.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.782     5.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.456     6.121 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         0.718     6.839    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X95Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.963 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.339     8.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X107Y57        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.682    13.242    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y57        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.437    13.679    
                         clock uncertainty           -0.035    13.644    
    SLICE_X107Y57        FDPE (Recov_fdpe_C_PRE)     -0.359    13.285    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.580ns (21.996%)  route 2.057ns (78.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.782     5.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.456     6.121 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         0.718     6.839    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X95Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.963 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.339     8.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X107Y57        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.682    13.242    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y57        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.437    13.679    
                         clock uncertainty           -0.035    13.644    
    SLICE_X107Y57        FDPE (Recov_fdpe_C_PRE)     -0.359    13.285    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.456ns (20.407%)  route 1.779ns (79.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 13.168 - 8.000 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.782     5.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.456     6.121 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.779     7.900    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X99Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.608    13.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.437    13.605    
                         clock uncertainty           -0.035    13.570    
    SLICE_X99Y56         FDCE (Recov_fdce_C_CLR)     -0.405    13.165    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.805%)  route 1.366ns (70.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 13.168 - 8.000 ) 
    Source Clock Delay      (SCD):    5.745ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.862     5.745    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X109Y57        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.456     6.201 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     6.858    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.124     6.982 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.710     7.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X105Y58        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.608    13.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X105Y58        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.437    13.605    
                         clock uncertainty           -0.035    13.570    
    SLICE_X105Y58        FDPE (Recov_fdpe_C_PRE)     -0.359    13.211    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.805%)  route 1.366ns (70.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 13.168 - 8.000 ) 
    Source Clock Delay      (SCD):    5.745ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.862     5.745    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X109Y57        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.456     6.201 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     6.858    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.124     6.982 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.710     7.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X105Y58        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.608    13.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X105Y58        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.437    13.605    
                         clock uncertainty           -0.035    13.570    
    SLICE_X105Y58        FDPE (Recov_fdpe_C_PRE)     -0.359    13.211    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.580ns (30.143%)  route 1.344ns (69.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.782     5.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.456     6.121 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         0.718     6.839    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X95Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.963 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.626     7.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X100Y60        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.606    13.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y60        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.437    13.603    
                         clock uncertainty           -0.035    13.568    
    SLICE_X100Y60        FDPE (Recov_fdpe_C_PRE)     -0.361    13.207    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.580ns (30.143%)  route 1.344ns (69.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.782     5.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.456     6.121 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         0.718     6.839    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X95Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.963 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.626     7.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X100Y60        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.606    13.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y60        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.437    13.603    
                         clock uncertainty           -0.035    13.568    
    SLICE_X100Y60        FDPE (Recov_fdpe_C_PRE)     -0.319    13.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.456ns (25.450%)  route 1.336ns (74.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.782     5.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.456     6.121 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.336     7.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X92Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.606    13.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.437    13.603    
                         clock uncertainty           -0.035    13.568    
    SLICE_X92Y56         FDCE (Recov_fdce_C_CLR)     -0.319    13.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.456ns (25.450%)  route 1.336ns (74.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.782     5.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.456     6.121 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.336     7.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X92Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.606    13.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.437    13.603    
                         clock uncertainty           -0.035    13.568    
    SLICE_X92Y56         FDCE (Recov_fdce_C_CLR)     -0.319    13.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.456ns (25.450%)  route 1.336ns (74.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.782     5.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y59         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.456     6.121 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.336     7.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X92Y56         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        1.606    13.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y56         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.437    13.603    
                         clock uncertainty           -0.035    13.568    
    SLICE_X92Y56         FDCE (Recov_fdce_C_CLR)     -0.319    13.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  5.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.245%)  route 0.183ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.606     1.775    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y60         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.939 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X96Y58         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.876     2.680    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X96Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.869     1.811    
    SLICE_X96Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.245%)  route 0.183ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.606     1.775    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y60         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.939 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X96Y58         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.876     2.680    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X96Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.869     1.811    
    SLICE_X96Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.245%)  route 0.183ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.606     1.775    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y60         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.939 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X96Y58         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.876     2.680    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X96Y58         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.869     1.811    
    SLICE_X96Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.245%)  route 0.183ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.606     1.775    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y60         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.939 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X96Y58         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.876     2.680    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X96Y58         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.869     1.811    
    SLICE_X96Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.245%)  route 0.183ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.606     1.775    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y60         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.939 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X96Y58         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.876     2.680    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X96Y58         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.869     1.811    
    SLICE_X96Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.320%)  route 0.192ns (57.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.890ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.607     1.776    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X105Y58        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDPE (Prop_fdpe_C_Q)         0.141     1.917 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     2.110    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X104Y56        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.879     2.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/clk
    SLICE_X104Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.890     1.793    
    SLICE_X104Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.726    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.320%)  route 0.192ns (57.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.890ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.607     1.776    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X105Y58        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDPE (Prop_fdpe_C_Q)         0.141     1.917 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     2.110    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X104Y56        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.879     2.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/clk
    SLICE_X104Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.890     1.793    
    SLICE_X104Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.726    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.001%)  route 0.187ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.607     1.776    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X105Y58        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDPE (Prop_fdpe_C_Q)         0.141     1.917 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     2.104    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X103Y56        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.878     2.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X103Y56        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.869     1.813    
    SLICE_X103Y56        FDPE (Remov_fdpe_C_PRE)     -0.095     1.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.001%)  route 0.187ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.607     1.776    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X105Y58        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDPE (Prop_fdpe_C_Q)         0.141     1.917 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     2.104    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X103Y56        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.878     2.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X103Y56        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.869     1.813    
    SLICE_X103Y56        FDPE (Remov_fdpe_C_PRE)     -0.095     1.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.634     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y57        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDPE (Prop_fdpe_C_Q)         0.128     1.931 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.163     2.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X108Y57        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=6113, routed)        0.904     2.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X108Y57        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.889     1.819    
    SLICE_X108Y57        FDPE (Remov_fdpe_C_PRE)     -0.125     1.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C_1
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        5.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.580ns (33.279%)  route 1.163ns (66.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 13.210 - 8.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.797     5.710    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y13        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y13        FDPE (Prop_fdpe_C_Q)         0.456     6.166 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     6.687    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X101Y13        LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.643     7.453    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X103Y13        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.620    13.210    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y13        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.438    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X103Y13        FDPE (Recov_fdpe_C_PRE)     -0.359    13.254    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.580ns (33.279%)  route 1.163ns (66.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 13.210 - 8.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.797     5.710    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y13        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y13        FDPE (Prop_fdpe_C_Q)         0.456     6.166 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     6.687    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X101Y13        LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.643     7.453    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X103Y13        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.620    13.210    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y13        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.438    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X103Y13        FDPE (Recov_fdpe_C_PRE)     -0.359    13.254    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.580ns (33.279%)  route 1.163ns (66.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 13.210 - 8.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.797     5.710    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y13        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y13        FDPE (Prop_fdpe_C_Q)         0.456     6.166 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     6.687    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X101Y13        LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.643     7.453    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X103Y13        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.620    13.210    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y13        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.438    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X103Y13        FDPE (Recov_fdpe_C_PRE)     -0.359    13.254    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.642ns (40.804%)  route 0.931ns (59.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 13.285 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.871     5.784    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y18        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y18        FDPE (Prop_fdpe_C_Q)         0.518     6.302 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     6.844    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X112Y18        LUT2 (Prop_lut2_I0_O)        0.124     6.968 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.390     7.358    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X109Y14        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.695    13.285    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X109Y14        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.438    13.723    
                         clock uncertainty           -0.035    13.688    
    SLICE_X109Y14        FDPE (Recov_fdpe_C_PRE)     -0.359    13.329    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.642ns (40.804%)  route 0.931ns (59.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 13.285 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.871     5.784    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y18        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y18        FDPE (Prop_fdpe_C_Q)         0.518     6.302 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     6.844    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X112Y18        LUT2 (Prop_lut2_I0_O)        0.124     6.968 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.390     7.358    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X109Y14        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.695    13.285    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X109Y14        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.438    13.723    
                         clock uncertainty           -0.035    13.688    
    SLICE_X109Y14        FDPE (Recov_fdpe_C_PRE)     -0.359    13.329    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.642ns (40.804%)  route 0.931ns (59.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 13.285 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.871     5.784    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y18        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y18        FDPE (Prop_fdpe_C_Q)         0.518     6.302 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     6.844    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X112Y18        LUT2 (Prop_lut2_I0_O)        0.124     6.968 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.390     7.358    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X109Y14        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.695    13.285    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X109Y14        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.438    13.723    
                         clock uncertainty           -0.035    13.688    
    SLICE_X109Y14        FDPE (Recov_fdpe_C_PRE)     -0.359    13.329    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.043%)  route 0.532ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 13.284 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.875     5.788    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y15        FDPE (Prop_fdpe_C_Q)         0.419     6.207 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.532     6.740    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X109Y15        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.694    13.284    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.438    13.722    
                         clock uncertainty           -0.035    13.687    
    SLICE_X109Y15        FDPE (Recov_fdpe_C_PRE)     -0.534    13.153    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.153    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.043%)  route 0.532ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 13.284 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.875     5.788    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y15        FDPE (Prop_fdpe_C_Q)         0.419     6.207 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.532     6.740    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y15        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.694    13.284    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.438    13.722    
                         clock uncertainty           -0.035    13.687    
    SLICE_X109Y15        FDPE (Recov_fdpe_C_PRE)     -0.534    13.153    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.153    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.043%)  route 0.532ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 13.284 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.875     5.788    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y15        FDPE (Prop_fdpe_C_Q)         0.419     6.207 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.532     6.740    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y15        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.694    13.284    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.438    13.722    
                         clock uncertainty           -0.035    13.687    
    SLICE_X109Y15        FDPE (Recov_fdpe_C_PRE)     -0.534    13.153    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.153    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.419ns (45.339%)  route 0.505ns (54.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 13.204 - 8.000 ) 
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.790     5.703    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDPE (Prop_fdpe_C_Q)         0.419     6.122 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.505     6.628    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X103Y19        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         1.614    13.204    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X103Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.438    13.642    
                         clock uncertainty           -0.035    13.607    
    SLICE_X103Y19        FDPE (Recov_fdpe_C_PRE)     -0.534    13.073    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  6.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.890ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.635     1.834    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X111Y18        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y18        FDPE (Prop_fdpe_C_Q)         0.128     1.962 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     2.125    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y18        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.904     2.738    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y18        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.890     1.848    
    SLICE_X112Y18        FDPE (Remov_fdpe_C_PRE)     -0.125     1.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.106%)  route 0.191ns (59.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.606     1.805    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDPE (Prop_fdpe_C_Q)         0.128     1.933 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     2.124    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X103Y19        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.874     2.708    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X103Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.868     1.840    
    SLICE_X103Y19        FDPE (Remov_fdpe_C_PRE)     -0.149     1.691    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.106%)  route 0.191ns (59.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.606     1.805    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDPE (Prop_fdpe_C_Q)         0.128     1.933 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     2.124    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X103Y19        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.874     2.708    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X103Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.868     1.840    
    SLICE_X103Y19        FDPE (Remov_fdpe_C_PRE)     -0.149     1.691    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.638     1.837    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y15        FDPE (Prop_fdpe_C_Q)         0.128     1.965 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.195     2.160    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X109Y15        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.906     2.740    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.868     1.872    
    SLICE_X109Y15        FDPE (Remov_fdpe_C_PRE)     -0.149     1.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.638     1.837    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y15        FDPE (Prop_fdpe_C_Q)         0.128     1.965 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.195     2.160    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y15        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.906     2.740    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.868     1.872    
    SLICE_X109Y15        FDPE (Remov_fdpe_C_PRE)     -0.149     1.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.638     1.837    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y15        FDPE (Prop_fdpe_C_Q)         0.128     1.965 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.195     2.160    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y15        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.906     2.740    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X109Y15        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.868     1.872    
    SLICE_X109Y15        FDPE (Remov_fdpe_C_PRE)     -0.149     1.723    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.610     1.809    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y14        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y14        FDPE (Prop_fdpe_C_Q)         0.128     1.937 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     2.115    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y13        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.878     2.712    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y13        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.888     1.824    
    SLICE_X101Y13        FDPE (Remov_fdpe_C_PRE)     -0.149     1.675    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.140%)  route 0.277ns (59.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.635     1.834    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y18        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y18        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.114    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X112Y18        LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.138     2.297    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X109Y14        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.907     2.741    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X109Y14        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.868     1.873    
    SLICE_X109Y14        FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.140%)  route 0.277ns (59.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.635     1.834    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y18        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y18        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.114    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X112Y18        LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.138     2.297    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X109Y14        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.907     2.741    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X109Y14        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.868     1.873    
    SLICE_X109Y14        FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.140%)  route 0.277ns (59.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.635     1.834    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y18        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y18        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.114    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X112Y18        LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.138     2.297    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X109Y14        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=214, routed)         0.907     2.741    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X109Y14        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.868     1.873    
    SLICE_X109Y14        FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.178ns (19.201%)  route 4.957ns (80.799%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.538    10.118    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X104Y54        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X104Y54        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X104Y54        FDCE (Recov_fdce_C_CLR)     -0.319    33.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.632    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 23.513    

Slack (MET) :             23.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.178ns (19.201%)  route 4.957ns (80.799%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.538    10.118    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X104Y54        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X104Y54        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X104Y54        FDCE (Recov_fdce_C_CLR)     -0.319    33.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         33.632    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 23.513    

Slack (MET) :             23.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.178ns (19.201%)  route 4.957ns (80.799%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.538    10.118    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X104Y54        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X104Y54        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X104Y54        FDCE (Recov_fdce_C_CLR)     -0.319    33.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         33.632    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 23.513    

Slack (MET) :             23.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.178ns (19.201%)  route 4.957ns (80.799%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.538    10.118    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X104Y54        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X104Y54        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X104Y54        FDCE (Recov_fdce_C_CLR)     -0.319    33.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         33.632    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 23.513    

Slack (MET) :             23.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.178ns (19.493%)  route 4.865ns (80.507%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.446    10.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X105Y55        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X105Y55        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X105Y55        FDCE (Recov_fdce_C_CLR)     -0.405    33.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.546    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 23.520    

Slack (MET) :             23.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.178ns (19.493%)  route 4.865ns (80.507%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.446    10.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X105Y55        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X105Y55        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X105Y55        FDCE (Recov_fdce_C_CLR)     -0.405    33.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         33.546    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 23.520    

Slack (MET) :             23.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.178ns (19.493%)  route 4.865ns (80.507%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.446    10.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X105Y55        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X105Y55        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X105Y55        FDCE (Recov_fdce_C_CLR)     -0.405    33.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         33.546    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 23.520    

Slack (MET) :             23.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.178ns (19.493%)  route 4.865ns (80.507%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.446    10.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X105Y55        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X105Y55        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X105Y55        FDCE (Recov_fdce_C_CLR)     -0.405    33.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         33.546    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 23.520    

Slack (MET) :             23.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.178ns (19.493%)  route 4.865ns (80.507%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.446    10.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X105Y55        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X105Y55        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X105Y55        FDCE (Recov_fdce_C_CLR)     -0.405    33.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         33.546    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 23.520    

Slack (MET) :             23.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.178ns (19.493%)  route 4.865ns (80.507%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 33.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.159     2.159    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.260 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.723     3.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X88Y60         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456     4.439 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.107     5.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.670 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.416     6.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.210 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.869     7.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.027     8.225    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X95Y59         LUT2 (Prop_lut2_I0_O)        0.355     8.580 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.446    10.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X105Y55        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.870    31.870    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    31.961 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.612    33.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X105Y55        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.413    33.986    
                         clock uncertainty           -0.035    33.951    
    SLICE_X105Y55        FDCE (Recov_fdce_C_CLR)     -0.405    33.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         33.546    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 23.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.539%)  route 0.190ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.608     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X101Y60        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDPE (Prop_fdpe_C_Q)         0.141     1.738 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.190     1.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X102Y59        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.879     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X102Y59        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.359     1.634    
    SLICE_X102Y59        FDCE (Remov_fdce_C_CLR)     -0.067     1.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.539%)  route 0.190ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.608     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X101Y60        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDPE (Prop_fdpe_C_Q)         0.141     1.738 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.190     1.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X102Y59        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.879     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CLK
    SLICE_X102Y59        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.359     1.634    
    SLICE_X102Y59        FDPE (Remov_fdpe_C_PRE)     -0.071     1.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.539%)  route 0.190ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.608     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X101Y60        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDPE (Prop_fdpe_C_Q)         0.141     1.738 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.190     1.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X103Y59        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.879     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X103Y59        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.359     1.634    
    SLICE_X103Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.539%)  route 0.190ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.608     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X101Y60        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDPE (Prop_fdpe_C_Q)         0.141     1.738 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.190     1.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X103Y59        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.879     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X103Y59        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.359     1.634    
    SLICE_X103Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.539%)  route 0.190ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.608     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X101Y60        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDPE (Prop_fdpe_C_Q)         0.141     1.738 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.190     1.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X103Y59        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.879     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X103Y59        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.359     1.634    
    SLICE_X103Y59        FDPE (Remov_fdpe_C_PRE)     -0.095     1.539    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.539%)  route 0.190ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.608     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X101Y60        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDPE (Prop_fdpe_C_Q)         0.141     1.738 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.190     1.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X103Y59        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.879     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X103Y59        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.359     1.634    
    SLICE_X103Y59        FDPE (Remov_fdpe_C_PRE)     -0.095     1.539    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.859%)  route 0.196ns (58.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     1.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X106Y57        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.962    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X107Y54        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.907     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X107Y54        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.379     1.642    
    SLICE_X107Y54        FDCE (Remov_fdce_C_CLR)     -0.092     1.550    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.859%)  route 0.196ns (58.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     1.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X106Y57        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.962    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X107Y54        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.907     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X107Y54        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.379     1.642    
    SLICE_X107Y54        FDCE (Remov_fdce_C_CLR)     -0.092     1.550    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.859%)  route 0.196ns (58.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     1.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X106Y57        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     1.962    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X107Y54        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.907     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X107Y54        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.379     1.642    
    SLICE_X107Y54        FDCE (Remov_fdce_C_CLR)     -0.092     1.550    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.392%)  route 0.200ns (58.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.989 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     1.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X106Y57        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDPE (Prop_fdpe_C_Q)         0.141     1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.200     1.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X106Y56        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.085     1.085    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.114 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.907     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X106Y56        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.379     1.642    
    SLICE_X106Y56        FDCE (Remov_fdce_C_CLR)     -0.092     1.550    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        5.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.580ns (25.224%)  route 1.719ns (74.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.312ns = ( 14.312 - 8.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.876     6.976    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y11        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDPE (Prop_fdpe_C_Q)         0.456     7.432 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.966     8.398    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.124     8.522 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.754     9.275    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X110Y10        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.697    14.312    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y10        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.640    14.952    
                         clock uncertainty           -0.066    14.886    
    SLICE_X110Y10        FDPE (Recov_fdpe_C_PRE)     -0.359    14.527    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.580ns (25.224%)  route 1.719ns (74.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.312ns = ( 14.312 - 8.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.876     6.976    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y11        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDPE (Prop_fdpe_C_Q)         0.456     7.432 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.966     8.398    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.124     8.522 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.754     9.275    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X110Y10        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.697    14.312    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y10        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.640    14.952    
                         clock uncertainty           -0.066    14.886    
    SLICE_X110Y10        FDPE (Recov_fdpe_C_PRE)     -0.359    14.527    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.642ns (28.655%)  route 1.598ns (71.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns = ( 14.301 - 8.000 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.865     6.965    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y20        FDRE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y20        FDRE (Prop_fdre_C_Q)         0.518     7.483 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     8.144    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X108Y20        LUT2 (Prop_lut2_I1_O)        0.124     8.268 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.937     9.205    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y19        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.686    14.301    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.641    14.942    
                         clock uncertainty           -0.066    14.876    
    SLICE_X109Y19        FDPE (Recov_fdpe_C_PRE)     -0.359    14.517    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.642ns (28.655%)  route 1.598ns (71.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns = ( 14.301 - 8.000 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.865     6.965    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y20        FDRE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y20        FDRE (Prop_fdre_C_Q)         0.518     7.483 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     8.144    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X108Y20        LUT2 (Prop_lut2_I1_O)        0.124     8.268 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.937     9.205    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y19        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.686    14.301    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.641    14.942    
                         clock uncertainty           -0.066    14.876    
    SLICE_X109Y19        FDPE (Recov_fdpe_C_PRE)     -0.359    14.517    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.642ns (28.655%)  route 1.598ns (71.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns = ( 14.301 - 8.000 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.865     6.965    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y20        FDRE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y20        FDRE (Prop_fdre_C_Q)         0.518     7.483 r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     8.144    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X108Y20        LUT2 (Prop_lut2_I1_O)        0.124     8.268 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.937     9.205    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y19        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.686    14.301    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.641    14.942    
                         clock uncertainty           -0.066    14.876    
    SLICE_X109Y19        FDPE (Recov_fdpe_C_PRE)     -0.359    14.517    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.140%)  route 1.481ns (71.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 14.311 - 8.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.876     6.976    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y11        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDPE (Prop_fdpe_C_Q)         0.456     7.432 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.966     8.398    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.124     8.522 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.516     9.037    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X110Y11        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.696    14.311    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y11        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.643    14.954    
                         clock uncertainty           -0.066    14.888    
    SLICE_X110Y11        FDPE (Recov_fdpe_C_PRE)     -0.359    14.529    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.590%)  route 1.147ns (66.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 14.292 - 8.000 ) 
    Source Clock Delay      (SCD):    6.954ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.854     6.954    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y69        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDPE (Prop_fdpe_C_Q)         0.456     7.410 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.521     7.931    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X109Y69        LUT2 (Prop_lut2_I0_O)        0.124     8.055 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.625     8.681    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X108Y67        FDPE                                         f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.678    14.292    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y67        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.641    14.933    
                         clock uncertainty           -0.066    14.867    
    SLICE_X108Y67        FDPE (Recov_fdpe_C_PRE)     -0.361    14.506    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.590%)  route 1.147ns (66.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 14.292 - 8.000 ) 
    Source Clock Delay      (SCD):    6.954ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.854     6.954    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y69        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDPE (Prop_fdpe_C_Q)         0.456     7.410 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.521     7.931    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X109Y69        LUT2 (Prop_lut2_I0_O)        0.124     8.055 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.625     8.681    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X108Y67        FDPE                                         f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.678    14.292    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y67        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.641    14.933    
                         clock uncertainty           -0.066    14.867    
    SLICE_X108Y67        FDPE (Recov_fdpe_C_PRE)     -0.361    14.506    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.580ns (39.678%)  route 0.882ns (60.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.290ns = ( 14.290 - 8.000 ) 
    Source Clock Delay      (SCD):    6.954ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.854     6.954    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y69        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDPE (Prop_fdpe_C_Q)         0.456     7.410 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.521     7.931    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X109Y69        LUT2 (Prop_lut2_I0_O)        0.124     8.055 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.360     8.416    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X108Y68        FDPE                                         f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         1.676    14.290    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y68        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.641    14.931    
                         clock uncertainty           -0.066    14.865    
    SLICE_X108Y68        FDPE (Recov_fdpe_C_PRE)     -0.361    14.504    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.419ns (38.365%)  route 0.673ns (61.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 14.311 - 8.000 ) 
    Source Clock Delay      (SCD):    6.974ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.874     6.974    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y14        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDPE (Prop_fdpe_C_Q)         0.419     7.393 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.673     8.066    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y11        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         1.696    14.311    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y11        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.640    14.951    
                         clock uncertainty           -0.066    14.885    
    SLICE_X111Y11        FDPE (Recov_fdpe_C_PRE)     -0.534    14.351    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         0.628     2.137    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y70        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.128     2.265 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     2.443    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X109Y69        FDPE                                         f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         0.897     2.755    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y69        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.603     2.152    
    SLICE_X109Y69        FDPE (Remov_fdpe_C_PRE)     -0.149     2.003    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.630     2.139    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y20        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y20        FDPE (Prop_fdpe_C_Q)         0.128     2.267 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     2.450    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X107Y20        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.899     2.757    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y20        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.605     2.152    
    SLICE_X107Y20        FDPE (Remov_fdpe_C_PRE)     -0.149     2.003    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.152%)  route 0.236ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.636     2.145    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y14        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDPE (Prop_fdpe_C_Q)         0.128     2.273 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.236     2.509    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y11        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.909     2.767    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y11        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.604     2.163    
    SLICE_X111Y11        FDPE (Remov_fdpe_C_PRE)     -0.149     2.014    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.854%)  route 0.246ns (52.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         0.630     2.139    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y69        FDRE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.128     2.267 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.118     2.385    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X109Y69        LUT2 (Prop_lut2_I1_O)        0.098     2.483 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.128     2.611    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X108Y68        FDPE                                         f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         0.898     2.756    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y68        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.583     2.173    
    SLICE_X108Y68        FDPE (Remov_fdpe_C_PRE)     -0.071     2.102    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.226ns (40.486%)  route 0.332ns (59.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         0.630     2.139    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y69        FDRE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.128     2.267 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.118     2.385    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X109Y69        LUT2 (Prop_lut2_I1_O)        0.098     2.483 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.214     2.697    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X108Y67        FDPE                                         f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         0.899     2.757    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y67        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.583     2.174    
    SLICE_X108Y67        FDPE (Remov_fdpe_C_PRE)     -0.071     2.103    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.226ns (40.486%)  route 0.332ns (59.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         0.630     2.139    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y69        FDRE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.128     2.267 r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.118     2.385    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X109Y69        LUT2 (Prop_lut2_I1_O)        0.098     2.483 f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.214     2.697    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X108Y67        FDPE                                         f  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=121, routed)         0.899     2.757    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y67        FDPE                                         r  design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.583     2.174    
    SLICE_X108Y67        FDPE (Remov_fdpe_C_PRE)     -0.071     2.103    design_1_i/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.410%)  route 0.350ns (62.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.637     2.146    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y11        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y11        FDRE (Prop_fdre_C_Q)         0.164     2.310 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.162     2.472    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I1_O)        0.045     2.517 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.188     2.705    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X110Y11        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.909     2.767    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y11        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.582     2.185    
    SLICE_X110Y11        FDPE (Remov_fdpe_C_PRE)     -0.095     2.090    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.497%)  route 0.415ns (66.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.637     2.146    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y11        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y11        FDRE (Prop_fdre_C_Q)         0.164     2.310 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.162     2.472    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I1_O)        0.045     2.517 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.253     2.770    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X110Y10        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.909     2.767    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y10        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.582     2.185    
    SLICE_X110Y10        FDPE (Remov_fdpe_C_PRE)     -0.095     2.090    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.497%)  route 0.415ns (66.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.637     2.146    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y11        FDRE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y11        FDRE (Prop_fdre_C_Q)         0.164     2.310 r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.162     2.472    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I1_O)        0.045     2.517 f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.253     2.770    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X110Y10        FDPE                                         f  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.909     2.767    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y10        FDPE                                         r  design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.582     2.185    
    SLICE_X110Y10        FDPE (Remov_fdpe_C_PRE)     -0.095     2.090    design_1_i/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.183%)  route 0.652ns (77.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.630     2.139    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y20        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y20        FDPE (Prop_fdpe_C_Q)         0.141     2.280 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.206     2.486    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X108Y20        LUT2 (Prop_lut2_I0_O)        0.045     2.531 f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.446     2.977    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y19        FDPE                                         f  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=191, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=950, routed)         0.900     2.758    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y19        FDPE                                         r  design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.604     2.154    
    SLICE_X109Y19        FDPE (Remov_fdpe_C_PRE)     -0.095     2.059    design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.918    





