{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@year": "2020", "@timestamp": "2020-01-07T05:25:15.000015-05:00", "@month": "01"}, "ait:date-sort": {"@day": "07", "@year": "2017", "@month": "06"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-acronym": "H2020", "xocs:funding-agency": "Horizon 2020 Framework Programme", "xocs:funding-id": "692152", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100010661", "xocs:funding-agency-country": "http://sws.geonames.org/6695072/"}, "xocs:funding-addon-generated-timestamp": "2021-02-01T19:49:48.508524Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Computer Engineering Department"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}, {"ce:given-name": "Margus", "preferred-name": {"ce:given-name": "Margus", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "@type": "auth", "ce:surname": "Kruus", "@auid": "21743125900", "ce:indexed-name": "Kruus M."}]}], "citation-title": "Reconfigurable systems in engineering education: Best practices and future trends", "abstracts": "\u00a9 2017 IEEE.Advantages of reconfigurable systems and their importance for engineering education are reported in many publications. The paper presents recent results in this area that are achieved within long-term collaboration of two Universities: University of Aveiro in Portugal and Tallinn University of Technology in Estonia. Many alternative curricula have been analyzed and tested, and finally the following two-level strategy has been chosen: 1) an introductive segment on FPGA technology is given within the disciplines on digital design for the first year students; 2) a number of advanced courses, one of which is obligatory and the other optional, are given for the fourth and fifth year students. The paper discusses the methodology that has been developed and successfully realized. We also demonstrate advantages of both the proposed course structure and continuous evaluation with the main objective to disseminate the results.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Engineering education", "@xml:lang": "eng"}, {"$": "FPGA/PSoC design", "@xml:lang": "eng"}, {"$": "Reconfigurable systems", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6196361", "@type": "email"}}, "translated-sourcetitle": {"$": "IEEE Global Engineering Education Conference, EDUCON", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "1084", "@last": "1088"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781509054671", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1 of 1"}, "confevent": {"confname": "8th IEEE Global Engineering Education Conference, EDUCON 2017", "confsponsors": {"confsponsor": null, "@complete": "n"}, "confnumber": "8", "conforganization": "Region 8 Branch (Europe, Middle East and Africa) of the IEEE Education Society and University of Piraeus", "confcatnumber": "CFP17EDU-ART", "confseriestitle": "IEEE Global Engineering Education Conference", "conflocation": {"@country": "grc", "city": "Athens"}, "confcode": "128153", "confdate": {"enddate": {"@day": "28", "@year": "2017", "@month": "04"}, "startdate": {"@day": "25", "@year": "2017", "@month": "04"}}, "conftheme": "Challenging the Transition from the Classic to the Emerging in Engineering Education"}}}, "sourcetitle": "IEEE Global Engineering Education Conference, EDUCON", "publicationdate": {"month": "06", "year": "2017", "date-text": {"@xfab-added": "true", "$": "7 June 2017"}, "day": "07"}, "sourcetitle-abbrev": "IEEE Global Eng. Edu. Conf., EDUCON", "@country": "usa", "issuetitle": "Proceedings of 2017 IEEE Global Engineering Education Conference, EDUCON 2017", "issn": [{"$": "21659567", "@type": "electronic"}, {"$": "21659559", "@type": "print"}], "publicationyear": {"@first": "2017"}, "publisher": {"publishername": "IEEE Computer Society", "ce:e-address": {"$": "help@computer.org", "@type": "email"}}, "article-number": "7942983", "@srcid": "21100206205"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "2200"}, {"$": "1802"}, {"$": "3304"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "408.1", "classification-description": "Structural Design, General"}, {"classification-code": "901.2", "classification-description": "Education"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "ENGI"}, {"$": "DECI"}, {"$": "SOCI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "18", "@year": "2017", "@timestamp": "BST 13:00:50", "@month": "07"}}, "itemidlist": {"itemid": [{"$": "617325976", "@idtype": "PUI"}, {"$": "666683967", "@idtype": "CAR-ID"}, {"$": "20172903950789", "@idtype": "CPX"}, {"$": "20171260967", "@idtype": "REAXYSCAR"}, {"$": "85023622828", "@idtype": "SCP"}, {"$": "85023622828", "@idtype": "SGR"}], "ce:doi": "10.1109/EDUCON.2017.7942983"}}, "tail": {"bibliography": {"@refcount": "5", "reference": [{"ref-fulltext": "J. F. Wakerly, Digital Design Principles and Practices, Fourth edition. Prentice Hall, 2006.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "refd-itemidlist": {"itemid": {"$": "0003782833", "@idtype": "SGR"}}, "ref-text": "Fourth edition. Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.F.", "@_fa": "true", "ce:surname": "Wakerly", "ce:indexed-name": "Wakerly J.F."}]}, "ref-sourcetitle": "Digital Design Principles and Practices"}}, {"ref-fulltext": "P. J. Ashenden, Digital Design. An Embedded Systems Approach Using VHDL, Morgan Kaufmann Publishers, 2008.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "77951112227", "@idtype": "SGR"}}, "ref-text": "Morgan Kaufmann Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.J.", "@_fa": "true", "ce:surname": "Ashenden", "ce:indexed-name": "Ashenden P.J."}]}, "ref-sourcetitle": "Digital Design. An Embedded Systems Approach Using VHDL"}}, {"ref-fulltext": "M. Santarini, \"Xilinx 16nm UltraScale+ Devices Yield 2-5X Performance/Watt Advantage, \" XCell Journal, vol. 90, pp. 8-15, 2015.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Xilinx 16nm ultrascale+ devices yield 2-5x performance/watt advantage"}, "refd-itemidlist": {"itemid": {"$": "84957075131", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "90"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, and L. Titarenko, Synthesis and Optimization of FPGA-based Systems, Springer, 2014.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, A. Sudnitson, M. Kruus, \"Teaching FPGAbased systems\", EDUCON, Istanbul, Turkey, 2014, pp. 460-469.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Teaching FPGAbased systems"}, "refd-itemidlist": {"itemid": {"$": "84903436966", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "460", "@last": "469"}}, "ref-text": "Istanbul, Turkey", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}]}, "ref-sourcetitle": "EDUCON"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-85023622828", "dc:description": "\u00a9 2017 IEEE.Advantages of reconfigurable systems and their importance for engineering education are reported in many publications. The paper presents recent results in this area that are achieved within long-term collaboration of two Universities: University of Aveiro in Portugal and Tallinn University of Technology in Estonia. Many alternative curricula have been analyzed and tested, and finally the following two-level strategy has been chosen: 1) an introductive segment on FPGA technology is given within the disciplines on digital design for the first year students; 2) a number of advanced courses, one of which is obligatory and the other optional, are given for the fourth and fifth year students. The paper discusses the methodology that has been developed and successfully realized. We also demonstrate advantages of both the proposed course structure and continuous evaluation with the main objective to disseminate the results.", "prism:coverDate": "2017-06-07", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85023622828", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85023622828"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85023622828&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85023622828&origin=inward"}], "prism:isbn": "9781509054671", "source-id": "21100206205", "citedby-count": "1", "subtype": "cp", "dc:title": "Reconfigurable systems in engineering education: Best practices and future trends", "openaccess": "0", "prism:issn": "21659567 21659559", "article-number": "7942983", "subtypeDescription": "Conference Paper", "prism:publicationName": "IEEE Global Engineering Education Conference, EDUCON", "prism:pageRange": "1084-1088", "prism:endingPage": "1088", "openaccessFlag": "false", "prism:doi": "10.1109/EDUCON.2017.7942983", "prism:startingPage": "1084", "dc:identifier": "SCOPUS_ID:85023622828", "dc:publisher": "IEEE Computer Societyhelp@computer.org"}, "idxterms": {"mainterm": [{"$": "Best practices", "@weight": "b", "@candidate": "n"}, {"$": "Course structure", "@weight": "b", "@candidate": "n"}, {"$": "Digital designs", "@weight": "b", "@candidate": "n"}, {"$": "First year students", "@weight": "b", "@candidate": "n"}, {"$": "FPGA technology", "@weight": "b", "@candidate": "n"}, {"$": "Future trends", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable systems", "@weight": "b", "@candidate": "n"}, {"$": "Two-level strategies", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Engineering education"}, {"@_fa": "true", "$": "FPGA/PSoC design"}, {"@_fa": "true", "$": "Reconfigurable systems"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Information Systems and Management", "@code": "1802", "@abbrev": "DECI"}, {"@_fa": "true", "$": "Education", "@code": "3304", "@abbrev": "SOCI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}, {"ce:given-name": "Margus", "preferred-name": {"ce:given-name": "Margus", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Kruus", "@auid": "21743125900", "author-url": "https://api.elsevier.com/content/author/author_id/21743125900", "ce:indexed-name": "Kruus M."}]}}