;redcode
;assert 1
	SPL -9, #-12
	MOV -1, <-26
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SPL 0, <-54
	MOV -9, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-54
	MOV -9, <-20
	SUB -12, @10
	SUB -7, <-122
	SUB 1, <-1
	SUB -12, @10
	ADD @-127, 100
	SUB -12, @10
	JMZ 3, 60
	SUB 601, @0
	SUB 601, @0
	JMP @12, #100
	JMP @12, #100
	MOV 121, 0
	SLT 121, 0
	SPL -9, @-12
	ADD @-127, 100
	SUB #12, @100
	SLT 121, 0
	SUB #12, @100
	ADD @-127, 100
	ADD @-127, 100
	SUB #12, @100
	SUB 41, 0
	DJN @100, 10
	SUB @3, 4
	SUB @3, 4
	SUB 1, 0
	SUB -12, @10
	SUB 1, 0
	SPL 901, 30
	SPL 901, 30
	MOV -1, <-26
	SUB #121, 100
	JMP @12, #100
	JMP @12, #100
	SUB -7, <-122
	SUB -7, <-122
	MOV -1, <-26
	SPL 0, <-742
	MOV -1, <-26
