** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=11e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=9e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=14e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=16e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=52e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=6e-6 W=600e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=123e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=21e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=123e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=52e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=77e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=499e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=3e-6 W=74e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=19e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=3e-6 W=74e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=5e-6 W=42e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=5e-6 W=42e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 4.60001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 96 dB
** Power consumption: 3.46201 mW
** Area: 9729 (mu_m)^2
** Transit frequency: 10.6881 MHz
** Transit frequency with error factor: 10.682 MHz
** Slew rate: 10.0731 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 101 dB
** negPSRR: 112 dB
** posPSRR: 101 dB
** VoutMax: 4.65001 V
** VoutMin: 0.25 V
** VcmMax: 5.01001 V
** VcmMin: 1.47001 V


** Expected Currents: 
** NormalTransistorNmos: 18.7771 muA
** NormalTransistorNmos: 47.3811 muA
** NormalTransistorPmos: -21.9789 muA
** NormalTransistorPmos: -23.4279 muA
** NormalTransistorPmos: -23.4289 muA
** NormalTransistorPmos: -23.4279 muA
** NormalTransistorPmos: -23.4289 muA
** NormalTransistorNmos: 46.8531 muA
** NormalTransistorNmos: 46.8521 muA
** NormalTransistorNmos: 23.4271 muA
** NormalTransistorNmos: 23.4271 muA
** NormalTransistorNmos: 547.31 muA
** NormalTransistorPmos: -547.309 muA
** DiodeTransistorNmos: 21.9781 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -18.7779 muA
** DiodeTransistorPmos: -47.3819 muA


** Expected Voltages: 
** ibias: 0.658001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 4.08401  V
** outVoltageBiasXXnXX1: 0.912001  V
** outVoltageBiasXXpXX0: 3.86501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.04201  V
** innerStageBias: 0.253001  V
** innerTransistorStack1Load1: 4.48001  V
** innerTransistorStack2Load1: 4.48001  V
** sourceTransconductance: 1.94501  V


.END