{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 20:05:46 2020 " "Info: Processing started: Sun Mar 08 20:05:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_zongxian -c zjw_zongxian --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_zongxian -c zjw_zongxian --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -56 -128 40 -40 "CLK" "" } { -64 40 96 -48 "CLK" "" } { 376 176 226 392 "CLK" "" } { 376 416 466 392 "CLK" "" } { 376 672 722 392 "CLK" "" } } } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[1\] " "Info: Assuming node \"LDDR\[1\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 40 -128 40 56 "LDDR\[3..1\]" "" } { 376 96 160 392 "LDDR\[1\]" "" } { 376 336 400 392 "LDDR\[2\]" "" } { 376 592 656 392 "LDDR\[3\]" "" } { 32 40 104 48 "LDDR\[3..1\]" "" } } } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[2\] " "Info: Assuming node \"LDDR\[2\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 40 -128 40 56 "LDDR\[3..1\]" "" } { 376 96 160 392 "LDDR\[1\]" "" } { 376 336 400 392 "LDDR\[2\]" "" } { 376 592 656 392 "LDDR\[3\]" "" } { 32 40 104 48 "LDDR\[3..1\]" "" } } } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[3\] " "Info: Assuming node \"LDDR\[3\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 40 -128 40 56 "LDDR\[3..1\]" "" } { 376 96 160 392 "LDDR\[1\]" "" } { 376 336 400 392 "LDDR\[2\]" "" } { 376 592 656 392 "LDDR\[3\]" "" } { 32 40 104 48 "LDDR\[3..1\]" "" } } } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 640 688 368 "inst15" "" } } } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 384 432 368 "inst14" "" } } } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 144 192 368 "inst13" "" } } } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDDR\[1\] " "Info: No valid register-to-register data paths exist for clock \"LDDR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDDR\[2\] " "Info: No valid register-to-register data paths exist for clock \"LDDR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDDR\[3\] " "Info: No valid register-to-register data paths exist for clock \"LDDR\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74374:inst2\|13 L\[7\] CLK 3.942 ns register " "Info: tsu for register \"74374:inst2\|13\" (data pin = \"L\[7\]\", clock pin = \"CLK\") is 3.942 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.645 ns + Longest pin register " "Info: + Longest pin to register delay is 8.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L\[7\] 1 PIN PIN_53 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'L\[7\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[7] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -64 272 448 -48 "L\[7..0\]" "" } { -72 216 272 -56 "L\[7..0\]" "" } { 104 48 88 120 "L\[7\]" "" } { 120 48 88 136 "L\[6\]" "" } { 136 48 88 152 "L\[5\]" "" } { 152 48 88 168 "L\[4\]" "" } { 184 48 88 200 "L\[3\]" "" } { 200 48 88 216 "L\[2\]" "" } { 216 48 88 232 "L\[1\]" "" } { 232 48 88 248 "L\[0\]" "" } { 88 160 200 104 "L\[7\]" "" } { 104 160 200 120 "L\[6\]" "" } { 120 160 200 136 "L\[5\]" "" } { 136 160 200 152 "L\[4\]" "" } { 152 160 200 168 "L\[3\]" "" } { 168 160 200 184 "L\[2\]" "" } { 184 160 200 200 "L\[1\]" "" } { 200 160 200 216 "L\[0\]" "" } { 88 320 360 104 "L\[7\]" "" } { 104 320 360 120 "L\[6\]" "" } { 120 320 360 136 "L\[5\]" "" } { 136 320 360 152 "L\[4\]" "" } { 152 320 360 168 "L\[3\]" "" } { 168 320 360 184 "L\[2\]" "" } { 184 320 360 200 "L\[1\]" "" } { 200 320 360 216 "L\[0\]" "" } { 88 408 440 104 "L\[7\]" "" } { 104 408 440 120 "L\[6\]" "" } { 120 408 440 136 "L\[5\]" "" } { 136 408 440 152 "L\[4\]" "" } { 152 408 440 168 "L\[3\]" "" } { 168 408 440 184 "L\[2\]" "" } { 184 408 440 200 "L\[1\]" "" } { 200 408 440 216 "L\[0\]" "" } { 88 560 600 104 "L\[7\]" "" } { 104 560 600 120 "L\[6\]" "" } { 120 560 600 136 "L\[5\]" "" } { 136 560 600 152 "L\[4\]" "" } { 152 560 600 168 "L\[3\]" "" } { 168 560 600 184 "L\[2\]" "" } { 184 560 600 200 "L\[1\]" "" } { 200 560 600 216 "L\[0\]" "" } { 88 656 688 104 "L\[7\]" "" } { 104 656 688 120 "L\[6\]" "" } { 120 656 688 136 "L\[5\]" "" } { 136 656 688 152 "L\[4\]" "" } { 152 656 688 168 "L\[3\]" "" } { 168 656 688 184 "L\[2\]" "" } { 184 656 688 200 "L\[1\]" "" } { 200 656 688 216 "L\[0\]" "" } { 88 808 848 104 "L\[7\]" "" } { 104 808 848 120 "L\[6\]" "" } { 120 808 848 136 "L\[5\]" "" } { 136 808 848 152 "L\[4\]" "" } { 152 808 848 168 "L\[3\]" "" } { 168 808 848 184 "L\[2\]" "" } { 184 808 848 200 "L\[1\]" "" } { 200 808 848 216 "L\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns L~0 2 COMB IOC_X9_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X9_Y0_N1; Fanout = 3; COMB Node = 'L~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { L[7] L~0 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -64 272 448 -48 "L\[7..0\]" "" } { -72 216 272 -56 "L\[7..0\]" "" } { 104 48 88 120 "L\[7\]" "" } { 120 48 88 136 "L\[6\]" "" } { 136 48 88 152 "L\[5\]" "" } { 152 48 88 168 "L\[4\]" "" } { 184 48 88 200 "L\[3\]" "" } { 200 48 88 216 "L\[2\]" "" } { 216 48 88 232 "L\[1\]" "" } { 232 48 88 248 "L\[0\]" "" } { 88 160 200 104 "L\[7\]" "" } { 104 160 200 120 "L\[6\]" "" } { 120 160 200 136 "L\[5\]" "" } { 136 160 200 152 "L\[4\]" "" } { 152 160 200 168 "L\[3\]" "" } { 168 160 200 184 "L\[2\]" "" } { 184 160 200 200 "L\[1\]" "" } { 200 160 200 216 "L\[0\]" "" } { 88 320 360 104 "L\[7\]" "" } { 104 320 360 120 "L\[6\]" "" } { 120 320 360 136 "L\[5\]" "" } { 136 320 360 152 "L\[4\]" "" } { 152 320 360 168 "L\[3\]" "" } { 168 320 360 184 "L\[2\]" "" } { 184 320 360 200 "L\[1\]" "" } { 200 320 360 216 "L\[0\]" "" } { 88 408 440 104 "L\[7\]" "" } { 104 408 440 120 "L\[6\]" "" } { 120 408 440 136 "L\[5\]" "" } { 136 408 440 152 "L\[4\]" "" } { 152 408 440 168 "L\[3\]" "" } { 168 408 440 184 "L\[2\]" "" } { 184 408 440 200 "L\[1\]" "" } { 200 408 440 216 "L\[0\]" "" } { 88 560 600 104 "L\[7\]" "" } { 104 560 600 120 "L\[6\]" "" } { 120 560 600 136 "L\[5\]" "" } { 136 560 600 152 "L\[4\]" "" } { 152 560 600 168 "L\[3\]" "" } { 168 560 600 184 "L\[2\]" "" } { 184 560 600 200 "L\[1\]" "" } { 200 560 600 216 "L\[0\]" "" } { 88 656 688 104 "L\[7\]" "" } { 104 656 688 120 "L\[6\]" "" } { 120 656 688 136 "L\[5\]" "" } { 136 656 688 152 "L\[4\]" "" } { 152 656 688 168 "L\[3\]" "" } { 168 656 688 184 "L\[2\]" "" } { 184 656 688 200 "L\[1\]" "" } { 200 656 688 216 "L\[0\]" "" } { 88 808 848 104 "L\[7\]" "" } { 104 808 848 120 "L\[6\]" "" } { 120 808 848 136 "L\[5\]" "" } { 136 808 848 152 "L\[4\]" "" } { 152 808 848 168 "L\[3\]" "" } { 168 808 848 184 "L\[2\]" "" } { 184 808 848 200 "L\[1\]" "" } { 200 808 848 216 "L\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.241 ns) + CELL(0.460 ns) 8.645 ns 74374:inst2\|13 3 REG LCFF_X21_Y5_N19 1 " "Info: 3: + IC(7.241 ns) + CELL(0.460 ns) = 8.645 ns; Loc. = LCFF_X21_Y5_N19; Fanout = 1; REG Node = '74374:inst2\|13'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "7.701 ns" { L~0 74374:inst2|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 16.24 % ) " "Info: Total cell delay = 1.404 ns ( 16.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.241 ns ( 83.76 % ) " "Info: Total interconnect delay = 7.241 ns ( 83.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "8.645 ns" { L[7] L~0 74374:inst2|13 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "8.645 ns" { L[7] {} L~0 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 7.241ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.663 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns CLK 1 CLK PIN_79 3 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 3; CLK Node = 'CLK'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -56 -128 40 -40 "CLK" "" } { -64 40 96 -48 "CLK" "" } { 376 176 226 392 "CLK" "" } { 376 416 466 392 "CLK" "" } { 376 672 722 392 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.206 ns) 2.048 ns inst14 2 COMB LCCOMB_X27_Y5_N0 1 " "Info: 2: + IC(0.897 ns) + CELL(0.206 ns) = 2.048 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { CLK inst14 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 384 432 368 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.000 ns) 3.158 ns inst14~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.110 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 384 432 368 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 4.663 ns 74374:inst2\|13 4 REG LCFF_X21_Y5_N19 1 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 4.663 ns; Loc. = LCFF_X21_Y5_N19; Fanout = 1; REG Node = '74374:inst2\|13'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst14~clkctrl 74374:inst2|13 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 96 256 320 176 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 38.97 % ) " "Info: Total cell delay = 1.817 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.846 ns ( 61.03 % ) " "Info: Total interconnect delay = 2.846 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { CLK inst14 inst14~clkctrl 74374:inst2|13 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { CLK {} CLK~combout {} inst14 {} inst14~clkctrl {} 74374:inst2|13 {} } { 0.000ns 0.000ns 0.897ns 1.110ns 0.839ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "8.645 ns" { L[7] L~0 74374:inst2|13 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "8.645 ns" { L[7] {} L~0 {} 74374:inst2|13 {} } { 0.000ns 0.000ns 7.241ns } { 0.000ns 0.944ns 0.460ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { CLK inst14 inst14~clkctrl 74374:inst2|13 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { CLK {} CLK~combout {} inst14 {} inst14~clkctrl {} 74374:inst2|13 {} } { 0.000ns 0.000ns 0.897ns 1.110ns 0.839ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "LDDR\[3\] L\[6\] 74374:inst3\|14 13.469 ns register " "Info: tco from clock \"LDDR\[3\]\" to destination pin \"L\[6\]\" through register \"74374:inst3\|14\" is 13.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[3\] source 5.394 ns + Longest register " "Info: + Longest clock path from clock \"LDDR\[3\]\" to source register is 5.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns LDDR\[3\] 1 CLK PIN_75 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 1; CLK Node = 'LDDR\[3\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[3] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 40 -128 40 56 "LDDR\[3..1\]" "" } { 376 96 160 392 "LDDR\[1\]" "" } { 376 336 400 392 "LDDR\[2\]" "" } { 376 592 656 392 "LDDR\[3\]" "" } { 32 40 104 48 "LDDR\[3..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.366 ns) 2.732 ns inst15 2 COMB LCCOMB_X27_Y5_N4 1 " "Info: 2: + IC(1.401 ns) + CELL(0.366 ns) = 2.732 ns; Loc. = LCCOMB_X27_Y5_N4; Fanout = 1; COMB Node = 'inst15'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { LDDR[3] inst15 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 640 688 368 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 3.901 ns inst15~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.169 ns) + CELL(0.000 ns) = 3.901 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst15~clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { inst15 inst15~clkctrl } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 640 688 368 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 5.394 ns 74374:inst3\|14 4 REG LCFF_X22_Y6_N19 1 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 5.394 ns; Loc. = LCFF_X22_Y6_N19; Fanout = 1; REG Node = '74374:inst3\|14'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { inst15~clkctrl 74374:inst3|14 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.997 ns ( 37.02 % ) " "Info: Total cell delay = 1.997 ns ( 37.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.397 ns ( 62.98 % ) " "Info: Total interconnect delay = 3.397 ns ( 62.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { LDDR[3] inst15 inst15~clkctrl 74374:inst3|14 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { LDDR[3] {} LDDR[3]~combout {} inst15 {} inst15~clkctrl {} 74374:inst3|14 {} } { 0.000ns 0.000ns 1.401ns 1.169ns 0.827ns } { 0.000ns 0.965ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.771 ns + Longest register pin " "Info: + Longest register to pin delay is 7.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst3\|14 1 REG LCFF_X22_Y6_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N19; Fanout = 1; REG Node = '74374:inst3\|14'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst3|14 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 200 256 320 280 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns 74374:inst3\|41~1 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = '74374:inst3\|41~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 74374:inst3|14 74374:inst3|41~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 1.672 ns 74374:inst3\|41~2 3 COMB LCCOMB_X21_Y5_N24 1 " "Info: 3: + IC(1.073 ns) + CELL(0.206 ns) = 1.672 ns; Loc. = LCCOMB_X21_Y5_N24; Fanout = 1; COMB Node = '74374:inst3\|41~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { 74374:inst3|41~1 74374:inst3|41~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.869 ns) + CELL(3.230 ns) 7.771 ns L\[6\] 4 PIN PIN_32 0 " "Info: 4: + IC(2.869 ns) + CELL(3.230 ns) = 7.771 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'L\[6\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { 74374:inst3|41~2 L[6] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -64 272 448 -48 "L\[7..0\]" "" } { -72 216 272 -56 "L\[7..0\]" "" } { 104 48 88 120 "L\[7\]" "" } { 120 48 88 136 "L\[6\]" "" } { 136 48 88 152 "L\[5\]" "" } { 152 48 88 168 "L\[4\]" "" } { 184 48 88 200 "L\[3\]" "" } { 200 48 88 216 "L\[2\]" "" } { 216 48 88 232 "L\[1\]" "" } { 232 48 88 248 "L\[0\]" "" } { 88 160 200 104 "L\[7\]" "" } { 104 160 200 120 "L\[6\]" "" } { 120 160 200 136 "L\[5\]" "" } { 136 160 200 152 "L\[4\]" "" } { 152 160 200 168 "L\[3\]" "" } { 168 160 200 184 "L\[2\]" "" } { 184 160 200 200 "L\[1\]" "" } { 200 160 200 216 "L\[0\]" "" } { 88 320 360 104 "L\[7\]" "" } { 104 320 360 120 "L\[6\]" "" } { 120 320 360 136 "L\[5\]" "" } { 136 320 360 152 "L\[4\]" "" } { 152 320 360 168 "L\[3\]" "" } { 168 320 360 184 "L\[2\]" "" } { 184 320 360 200 "L\[1\]" "" } { 200 320 360 216 "L\[0\]" "" } { 88 408 440 104 "L\[7\]" "" } { 104 408 440 120 "L\[6\]" "" } { 120 408 440 136 "L\[5\]" "" } { 136 408 440 152 "L\[4\]" "" } { 152 408 440 168 "L\[3\]" "" } { 168 408 440 184 "L\[2\]" "" } { 184 408 440 200 "L\[1\]" "" } { 200 408 440 216 "L\[0\]" "" } { 88 560 600 104 "L\[7\]" "" } { 104 560 600 120 "L\[6\]" "" } { 120 560 600 136 "L\[5\]" "" } { 136 560 600 152 "L\[4\]" "" } { 152 560 600 168 "L\[3\]" "" } { 168 560 600 184 "L\[2\]" "" } { 184 560 600 200 "L\[1\]" "" } { 200 560 600 216 "L\[0\]" "" } { 88 656 688 104 "L\[7\]" "" } { 104 656 688 120 "L\[6\]" "" } { 120 656 688 136 "L\[5\]" "" } { 136 656 688 152 "L\[4\]" "" } { 152 656 688 168 "L\[3\]" "" } { 168 656 688 184 "L\[2\]" "" } { 184 656 688 200 "L\[1\]" "" } { 200 656 688 216 "L\[0\]" "" } { 88 808 848 104 "L\[7\]" "" } { 104 808 848 120 "L\[6\]" "" } { 120 808 848 136 "L\[5\]" "" } { 136 808 848 152 "L\[4\]" "" } { 152 808 848 168 "L\[3\]" "" } { 168 808 848 184 "L\[2\]" "" } { 184 808 848 200 "L\[1\]" "" } { 200 808 848 216 "L\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.829 ns ( 49.27 % ) " "Info: Total cell delay = 3.829 ns ( 49.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.942 ns ( 50.73 % ) " "Info: Total interconnect delay = 3.942 ns ( 50.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "7.771 ns" { 74374:inst3|14 74374:inst3|41~1 74374:inst3|41~2 L[6] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "7.771 ns" { 74374:inst3|14 {} 74374:inst3|41~1 {} 74374:inst3|41~2 {} L[6] {} } { 0.000ns 0.000ns 1.073ns 2.869ns } { 0.000ns 0.393ns 0.206ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { LDDR[3] inst15 inst15~clkctrl 74374:inst3|14 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { LDDR[3] {} LDDR[3]~combout {} inst15 {} inst15~clkctrl {} 74374:inst3|14 {} } { 0.000ns 0.000ns 1.401ns 1.169ns 0.827ns } { 0.000ns 0.965ns 0.366ns 0.000ns 0.666ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "7.771 ns" { 74374:inst3|14 74374:inst3|41~1 74374:inst3|41~2 L[6] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "7.771 ns" { 74374:inst3|14 {} 74374:inst3|41~1 {} 74374:inst3|41~2 {} L[6] {} } { 0.000ns 0.000ns 1.073ns 2.869ns } { 0.000ns 0.393ns 0.206ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "K\[5\] L\[5\] 15.574 ns Longest " "Info: Longest tpd from source pin \"K\[5\]\" to destination pin \"L\[5\]\" is 15.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns K\[5\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'K\[5\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[5] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -40 -128 40 -24 "K\[7..0\]" "" } { -48 40 96 -32 "K\[7..0\]" "" } { 104 -152 -56 120 "K\[7\]" "" } { 120 -152 -56 136 "K\[6\]" "" } { 136 -152 -56 152 "K\[5\]" "" } { 152 -152 -56 168 "K\[4\]" "" } { 184 -152 -56 200 "K\[3\]" "" } { 200 -152 -56 216 "K\[2\]" "" } { 216 -152 -56 232 "K\[1\]" "" } { 232 -152 -56 248 "K\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.819 ns) + CELL(0.624 ns) 8.387 ns 74374:inst3\|42~1 2 COMB LCCOMB_X22_Y6_N20 1 " "Info: 2: + IC(6.819 ns) + CELL(0.624 ns) = 8.387 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 1; COMB Node = '74374:inst3\|42~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { K[5] 74374:inst3|42~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.206 ns) 9.661 ns 74374:inst3\|42~2 3 COMB LCCOMB_X21_Y5_N20 1 " "Info: 3: + IC(1.068 ns) + CELL(0.206 ns) = 9.661 ns; Loc. = LCCOMB_X21_Y5_N20; Fanout = 1; COMB Node = '74374:inst3\|42~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { 74374:inst3|42~1 74374:inst3|42~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.847 ns) + CELL(3.066 ns) 15.574 ns L\[5\] 4 PIN PIN_28 0 " "Info: 4: + IC(2.847 ns) + CELL(3.066 ns) = 15.574 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'L\[5\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { 74374:inst3|42~2 L[5] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -64 272 448 -48 "L\[7..0\]" "" } { -72 216 272 -56 "L\[7..0\]" "" } { 104 48 88 120 "L\[7\]" "" } { 120 48 88 136 "L\[6\]" "" } { 136 48 88 152 "L\[5\]" "" } { 152 48 88 168 "L\[4\]" "" } { 184 48 88 200 "L\[3\]" "" } { 200 48 88 216 "L\[2\]" "" } { 216 48 88 232 "L\[1\]" "" } { 232 48 88 248 "L\[0\]" "" } { 88 160 200 104 "L\[7\]" "" } { 104 160 200 120 "L\[6\]" "" } { 120 160 200 136 "L\[5\]" "" } { 136 160 200 152 "L\[4\]" "" } { 152 160 200 168 "L\[3\]" "" } { 168 160 200 184 "L\[2\]" "" } { 184 160 200 200 "L\[1\]" "" } { 200 160 200 216 "L\[0\]" "" } { 88 320 360 104 "L\[7\]" "" } { 104 320 360 120 "L\[6\]" "" } { 120 320 360 136 "L\[5\]" "" } { 136 320 360 152 "L\[4\]" "" } { 152 320 360 168 "L\[3\]" "" } { 168 320 360 184 "L\[2\]" "" } { 184 320 360 200 "L\[1\]" "" } { 200 320 360 216 "L\[0\]" "" } { 88 408 440 104 "L\[7\]" "" } { 104 408 440 120 "L\[6\]" "" } { 120 408 440 136 "L\[5\]" "" } { 136 408 440 152 "L\[4\]" "" } { 152 408 440 168 "L\[3\]" "" } { 168 408 440 184 "L\[2\]" "" } { 184 408 440 200 "L\[1\]" "" } { 200 408 440 216 "L\[0\]" "" } { 88 560 600 104 "L\[7\]" "" } { 104 560 600 120 "L\[6\]" "" } { 120 560 600 136 "L\[5\]" "" } { 136 560 600 152 "L\[4\]" "" } { 152 560 600 168 "L\[3\]" "" } { 168 560 600 184 "L\[2\]" "" } { 184 560 600 200 "L\[1\]" "" } { 200 560 600 216 "L\[0\]" "" } { 88 656 688 104 "L\[7\]" "" } { 104 656 688 120 "L\[6\]" "" } { 120 656 688 136 "L\[5\]" "" } { 136 656 688 152 "L\[4\]" "" } { 152 656 688 168 "L\[3\]" "" } { 168 656 688 184 "L\[2\]" "" } { 184 656 688 200 "L\[1\]" "" } { 200 656 688 216 "L\[0\]" "" } { 88 808 848 104 "L\[7\]" "" } { 104 808 848 120 "L\[6\]" "" } { 120 808 848 136 "L\[5\]" "" } { 136 808 848 152 "L\[4\]" "" } { 152 808 848 168 "L\[3\]" "" } { 168 808 848 184 "L\[2\]" "" } { 184 808 848 200 "L\[1\]" "" } { 200 808 848 216 "L\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.840 ns ( 31.08 % ) " "Info: Total cell delay = 4.840 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.734 ns ( 68.92 % ) " "Info: Total interconnect delay = 10.734 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "15.574 ns" { K[5] 74374:inst3|42~1 74374:inst3|42~2 L[5] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "15.574 ns" { K[5] {} K[5]~combout {} 74374:inst3|42~1 {} 74374:inst3|42~2 {} L[5] {} } { 0.000ns 0.000ns 6.819ns 1.068ns 2.847ns } { 0.000ns 0.944ns 0.624ns 0.206ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74374:inst2\|18 L\[2\] LDDR\[2\] -1.764 ns register " "Info: th for register \"74374:inst2\|18\" (data pin = \"L\[2\]\", clock pin = \"LDDR\[2\]\") is -1.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[2\] destination 5.571 ns + Longest register " "Info: + Longest clock path from clock \"LDDR\[2\]\" to destination register is 5.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns LDDR\[2\] 1 CLK PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 1; CLK Node = 'LDDR\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[2] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 40 -128 40 56 "LDDR\[3..1\]" "" } { 376 96 160 392 "LDDR\[1\]" "" } { 376 336 400 392 "LDDR\[2\]" "" } { 376 592 656 392 "LDDR\[3\]" "" } { 32 40 104 48 "LDDR\[3..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.366 ns) 2.956 ns inst14 2 COMB LCCOMB_X27_Y5_N0 1 " "Info: 2: + IC(1.645 ns) + CELL(0.366 ns) = 2.956 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.011 ns" { LDDR[2] inst14 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 384 432 368 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.000 ns) 4.066 ns inst14~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.110 ns) + CELL(0.000 ns) = 4.066 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 304 384 432 368 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 5.571 ns 74374:inst2\|18 4 REG LCFF_X21_Y5_N9 1 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 5.571 ns; Loc. = LCFF_X21_Y5_N9; Fanout = 1; REG Node = '74374:inst2\|18'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst14~clkctrl 74374:inst2|18 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.977 ns ( 35.49 % ) " "Info: Total cell delay = 1.977 ns ( 35.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.594 ns ( 64.51 % ) " "Info: Total interconnect delay = 3.594 ns ( 64.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "5.571 ns" { LDDR[2] inst14 inst14~clkctrl 74374:inst2|18 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "5.571 ns" { LDDR[2] {} LDDR[2]~combout {} inst14 {} inst14~clkctrl {} 74374:inst2|18 {} } { 0.000ns 0.000ns 1.645ns 1.110ns 0.839ns } { 0.000ns 0.945ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.641 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L\[2\] 1 PIN PIN_73 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_73; Fanout = 1; PIN Node = 'L\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[2] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -64 272 448 -48 "L\[7..0\]" "" } { -72 216 272 -56 "L\[7..0\]" "" } { 104 48 88 120 "L\[7\]" "" } { 120 48 88 136 "L\[6\]" "" } { 136 48 88 152 "L\[5\]" "" } { 152 48 88 168 "L\[4\]" "" } { 184 48 88 200 "L\[3\]" "" } { 200 48 88 216 "L\[2\]" "" } { 216 48 88 232 "L\[1\]" "" } { 232 48 88 248 "L\[0\]" "" } { 88 160 200 104 "L\[7\]" "" } { 104 160 200 120 "L\[6\]" "" } { 120 160 200 136 "L\[5\]" "" } { 136 160 200 152 "L\[4\]" "" } { 152 160 200 168 "L\[3\]" "" } { 168 160 200 184 "L\[2\]" "" } { 184 160 200 200 "L\[1\]" "" } { 200 160 200 216 "L\[0\]" "" } { 88 320 360 104 "L\[7\]" "" } { 104 320 360 120 "L\[6\]" "" } { 120 320 360 136 "L\[5\]" "" } { 136 320 360 152 "L\[4\]" "" } { 152 320 360 168 "L\[3\]" "" } { 168 320 360 184 "L\[2\]" "" } { 184 320 360 200 "L\[1\]" "" } { 200 320 360 216 "L\[0\]" "" } { 88 408 440 104 "L\[7\]" "" } { 104 408 440 120 "L\[6\]" "" } { 120 408 440 136 "L\[5\]" "" } { 136 408 440 152 "L\[4\]" "" } { 152 408 440 168 "L\[3\]" "" } { 168 408 440 184 "L\[2\]" "" } { 184 408 440 200 "L\[1\]" "" } { 200 408 440 216 "L\[0\]" "" } { 88 560 600 104 "L\[7\]" "" } { 104 560 600 120 "L\[6\]" "" } { 120 560 600 136 "L\[5\]" "" } { 136 560 600 152 "L\[4\]" "" } { 152 560 600 168 "L\[3\]" "" } { 168 560 600 184 "L\[2\]" "" } { 184 560 600 200 "L\[1\]" "" } { 200 560 600 216 "L\[0\]" "" } { 88 656 688 104 "L\[7\]" "" } { 104 656 688 120 "L\[6\]" "" } { 120 656 688 136 "L\[5\]" "" } { 136 656 688 152 "L\[4\]" "" } { 152 656 688 168 "L\[3\]" "" } { 168 656 688 184 "L\[2\]" "" } { 184 656 688 200 "L\[1\]" "" } { 200 656 688 216 "L\[0\]" "" } { 88 808 848 104 "L\[7\]" "" } { 104 808 848 120 "L\[6\]" "" } { 120 808 848 136 "L\[5\]" "" } { 136 808 848 152 "L\[4\]" "" } { 152 808 848 168 "L\[3\]" "" } { 168 808 848 184 "L\[2\]" "" } { 184 808 848 200 "L\[1\]" "" } { 200 808 848 216 "L\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns L~5 2 COMB IOC_X28_Y1_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X28_Y1_N1; Fanout = 3; COMB Node = 'L~5'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { L[2] L~5 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/Administrator/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -64 272 448 -48 "L\[7..0\]" "" } { -72 216 272 -56 "L\[7..0\]" "" } { 104 48 88 120 "L\[7\]" "" } { 120 48 88 136 "L\[6\]" "" } { 136 48 88 152 "L\[5\]" "" } { 152 48 88 168 "L\[4\]" "" } { 184 48 88 200 "L\[3\]" "" } { 200 48 88 216 "L\[2\]" "" } { 216 48 88 232 "L\[1\]" "" } { 232 48 88 248 "L\[0\]" "" } { 88 160 200 104 "L\[7\]" "" } { 104 160 200 120 "L\[6\]" "" } { 120 160 200 136 "L\[5\]" "" } { 136 160 200 152 "L\[4\]" "" } { 152 160 200 168 "L\[3\]" "" } { 168 160 200 184 "L\[2\]" "" } { 184 160 200 200 "L\[1\]" "" } { 200 160 200 216 "L\[0\]" "" } { 88 320 360 104 "L\[7\]" "" } { 104 320 360 120 "L\[6\]" "" } { 120 320 360 136 "L\[5\]" "" } { 136 320 360 152 "L\[4\]" "" } { 152 320 360 168 "L\[3\]" "" } { 168 320 360 184 "L\[2\]" "" } { 184 320 360 200 "L\[1\]" "" } { 200 320 360 216 "L\[0\]" "" } { 88 408 440 104 "L\[7\]" "" } { 104 408 440 120 "L\[6\]" "" } { 120 408 440 136 "L\[5\]" "" } { 136 408 440 152 "L\[4\]" "" } { 152 408 440 168 "L\[3\]" "" } { 168 408 440 184 "L\[2\]" "" } { 184 408 440 200 "L\[1\]" "" } { 200 408 440 216 "L\[0\]" "" } { 88 560 600 104 "L\[7\]" "" } { 104 560 600 120 "L\[6\]" "" } { 120 560 600 136 "L\[5\]" "" } { 136 560 600 152 "L\[4\]" "" } { 152 560 600 168 "L\[3\]" "" } { 168 560 600 184 "L\[2\]" "" } { 184 560 600 200 "L\[1\]" "" } { 200 560 600 216 "L\[0\]" "" } { 88 656 688 104 "L\[7\]" "" } { 104 656 688 120 "L\[6\]" "" } { 120 656 688 136 "L\[5\]" "" } { 136 656 688 152 "L\[4\]" "" } { 152 656 688 168 "L\[3\]" "" } { 168 656 688 184 "L\[2\]" "" } { 184 656 688 200 "L\[1\]" "" } { 200 656 688 216 "L\[0\]" "" } { 88 808 848 104 "L\[7\]" "" } { 104 808 848 120 "L\[6\]" "" } { 120 808 848 136 "L\[5\]" "" } { 136 808 848 152 "L\[4\]" "" } { 152 808 848 168 "L\[3\]" "" } { 168 808 848 184 "L\[2\]" "" } { 184 808 848 200 "L\[1\]" "" } { 200 808 848 216 "L\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.226 ns) + CELL(0.460 ns) 7.641 ns 74374:inst2\|18 3 REG LCFF_X21_Y5_N9 1 " "Info: 3: + IC(6.226 ns) + CELL(0.460 ns) = 7.641 ns; Loc. = LCFF_X21_Y5_N9; Fanout = 1; REG Node = '74374:inst2\|18'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { L~5 74374:inst2|18 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 18.52 % ) " "Info: Total cell delay = 1.415 ns ( 18.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.226 ns ( 81.48 % ) " "Info: Total interconnect delay = 6.226 ns ( 81.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "7.641 ns" { L[2] L~5 74374:inst2|18 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "7.641 ns" { L[2] {} L~5 {} 74374:inst2|18 {} } { 0.000ns 0.000ns 6.226ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "5.571 ns" { LDDR[2] inst14 inst14~clkctrl 74374:inst2|18 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "5.571 ns" { LDDR[2] {} LDDR[2]~combout {} inst14 {} inst14~clkctrl {} 74374:inst2|18 {} } { 0.000ns 0.000ns 1.645ns 1.110ns 0.839ns } { 0.000ns 0.945ns 0.366ns 0.000ns 0.666ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "7.641 ns" { L[2] L~5 74374:inst2|18 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "7.641 ns" { L[2] {} L~5 {} 74374:inst2|18 {} } { 0.000ns 0.000ns 6.226ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 20:05:46 2020 " "Info: Processing ended: Sun Mar 08 20:05:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
