verilog xil_defaultlib --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/clk_wiz_0_1" \
"../../../bd/mb_block/ip/mb_block_lmb_bram_0_2/sim/mb_block_lmb_bram_0.v" \
"../../../bd/mb_block/ip/mb_block_xbar_0_2/sim/mb_block_xbar_0.v" \
"../../../bd/mb_block/ip/mb_block_clk_wiz_1_0_1/mb_block_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_block/ip/mb_block_clk_wiz_1_0_1/mb_block_clk_wiz_1_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/hdmi_tx_0/hdl/encode.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/hdmi_tx_0/hdl/srldelay.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/clk_wiz_0_1/clk_wiz_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" \

sv xil_defaultlib --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/clk_wiz_0_1" \
"../../../bd/mb_block/ipshared/5027/src/Color_Mapper.sv" \
"../../../bd/mb_block/ipshared/5027/src/VGA_controller.sv" \
"../../../bd/mb_block/ipshared/5027/src/font_rom.sv" \
"../../../bd/mb_block/ipshared/5027/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../bd/mb_block/ipshared/5027/src/hdmi_text_controller_v1_0.sv" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/sim/mb_block_hdmi_text_controller_0_24.sv" \

verilog xil_defaultlib --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../ECE385_Lab7v1.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_24/src/clk_wiz_0_1" \
"../../../bd/mb_block/sim/mb_block.v" \

verilog xil_defaultlib "glbl.v"

nosort
