{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:3.1-195.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 3877465 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 3877464 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 3878381, 3878379, 3878377, 3878375, 3878373, 3878371 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877462 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "blink_counter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877471 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877470 ]
          }
        },
        "blink_counter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877476 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877475 ]
          }
        },
        "blink_counter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877479 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877478 ]
          }
        },
        "blink_counter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877482 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877481 ]
          }
        },
        "blink_counter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877485 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877484 ]
          }
        },
        "blink_counter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877488 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877487 ]
          }
        },
        "blink_counter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877491 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877490 ]
          }
        },
        "blink_counter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877494 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877493 ]
          }
        },
        "blink_counter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877497 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877496 ]
          }
        },
        "blink_counter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877500 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "blink_counter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877503 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877502 ]
          }
        },
        "blink_counter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877506 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877505 ]
          }
        },
        "blink_counter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877509 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877508 ]
          }
        },
        "blink_counter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877512 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877511 ]
          }
        },
        "blink_counter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877515 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877514 ]
          }
        },
        "blink_counter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877518 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877517 ]
          }
        },
        "blink_counter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877521 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877520 ]
          }
        },
        "blink_counter_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877524 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877523 ]
          }
        },
        "blink_counter_DFFR_Q_25_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877527 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877526 ]
          }
        },
        "blink_counter_DFFR_Q_26_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877530 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877529 ]
          }
        },
        "blink_counter_DFFR_Q_27_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877533 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877532 ]
          }
        },
        "blink_counter_DFFR_Q_28_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877536 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877535 ]
          }
        },
        "blink_counter_DFFR_Q_29_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877539 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877538 ]
          }
        },
        "blink_counter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877542 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877541 ]
          }
        },
        "blink_counter_DFFR_Q_30_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877545 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877544 ]
          }
        },
        "blink_counter_DFFR_Q_31_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877548 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877547 ]
          }
        },
        "blink_counter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877551 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "blink_counter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877554 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877553 ]
          }
        },
        "blink_counter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877557 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877556 ]
          }
        },
        "blink_counter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877560 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877559 ]
          }
        },
        "blink_counter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877563 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877562 ]
          }
        },
        "blink_counter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877566 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877565 ]
          }
        },
        "dataIn_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878308 ],
            "Q": [ 3878322 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878319 ]
          }
        },
        "dataIn_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878308 ],
            "Q": [ 3878326 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878324 ]
          }
        },
        "led_temp_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:78.1-88.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878241 ],
            "Q": [ 3877682 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878383 ]
          }
        },
        "dataIn_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878308 ],
            "Q": [ 3878311 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878309 ]
          }
        },
        "dataIn_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878308 ],
            "Q": [ 3878319 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878316 ]
          }
        },
        "dataIn_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878308 ],
            "Q": [ 3878324 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878322 ]
          }
        },
        "byteReady_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878237 ],
            "Q": [ 3878241 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878239 ]
          }
        },
        "dataIn_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878308 ],
            "Q": [ 3878316 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878313 ]
          }
        },
        "dataIn_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878308 ],
            "Q": [ 3878328 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878326 ]
          }
        },
        "dataIn_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878308 ],
            "Q": [ 3878313 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878311 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878521 ],
            "CE": [ 3878512 ],
            "Q": [ 3878520 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878518 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877849 ],
            "CE": [ 3877857 ],
            "Q": [ 3878362 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878546 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877849 ],
            "CE": [ 3877857 ],
            "Q": [ 3878361 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878544 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877849 ],
            "CE": [ 3877857 ],
            "Q": [ 3878359 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878542 ]
          }
        },
        "txByteCounter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877849 ],
            "CE": [ 3877857 ],
            "Q": [ 3878360 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878540 ]
          }
        },
        "txBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878516 ],
            "CE": [ 3878512 ],
            "Q": [ 3878515 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878513 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878527 ],
            "CE": [ 3878512 ],
            "Q": [ 3878526 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878524 ]
          }
        },
        "blink_state_LUT2_I1_F_DFFR_RESET_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:91.1-103.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877836 ],
            "CE": [  ],
            "Q": [ 3877839 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877682 ]
          }
        },
        "txState_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878178 ],
            "Q": [ 3877909 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878613 ]
          }
        },
        "txState_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:138.1-194.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878178 ],
            "Q": [ 3877906 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878594 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878244 ],
            "CE": [ 3878392 ],
            "Q": [ 3878400 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878399 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878244 ],
            "CE": [ 3878392 ],
            "Q": [ 3878397 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878396 ]
          }
        },
        "rxBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:33.1-74.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878244 ],
            "CE": [ 3878392 ],
            "Q": [ 3878394 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878393 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT2_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878249 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878482 ],
            "B": [ 3878487 ],
            "A": [ 3878478 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877935 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877936 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878594 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877909 ],
            "B": [ 3877906 ],
            "A": [ 3877851 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877940 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877941 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878461 ],
            "CLK": [  ],
            "D": [ 3878482 ],
            "C": [ 3878478 ],
            "B": [ 3878309 ],
            "A": [ 3878487 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878178 ],
            "Q": [ 3877851 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877859 ],
            "A": [ 3877861 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877948 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877949 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877953 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877954 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877961 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877962 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877966 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877967 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878063 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877975 ],
            "A": [ 3877971 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878067 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877979 ],
            "A": [ 3877971 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878071 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877983 ],
            "A": [ 3877971 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878077 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877987 ],
            "A": [ 3877971 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878083 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877991 ],
            "A": [ 3877971 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878139 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3877997 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878143 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878000 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_10_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878115 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878003 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_11_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878119 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878006 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_12_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878123 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878009 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_13_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878127 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878012 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_14_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878129 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878015 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_15_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878091 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878019 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_16_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878093 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878022 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_17_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878131 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878025 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_18_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878133 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878028 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_19_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878085 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878032 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878147 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878035 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878151 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878038 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878155 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878041 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878157 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878044 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878099 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878047 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878103 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878050 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878107 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878053 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878182 ],
            "Q": [ 3878111 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878056 ],
            "B": [ 3877996 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877996 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877851 ],
            "B": [ 3877906 ],
            "A": [ 3877909 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878162 ],
            "CLK": [  ],
            "D": [ 3877979 ],
            "C": [ 3877987 ],
            "B": [ 3877991 ],
            "A": [ 3878032 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877859 ],
            "CLK": [  ],
            "D": [ 3878362 ],
            "C": [ 3878361 ],
            "B": [ 3878360 ],
            "A": [ 3878359 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878354 ],
            "CLK": [  ],
            "D": [ 3878594 ],
            "C": [ 3878520 ],
            "B": [ 3878526 ],
            "A": [ 3878591 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878167 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878168 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878164 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878176 ],
            "CLK": [  ],
            "D": [ 3877851 ],
            "C": [ 3877909 ],
            "B": [ 3877906 ],
            "A": [ 3877846 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000101110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878178 ],
            "CLK": [  ],
            "D": [ 3877971 ],
            "C": [ 3878176 ],
            "B": [ 3878180 ],
            "A": [ 3877846 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878182 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878176 ],
            "A": [ 3878180 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878591 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878515 ],
            "B": [ 3877906 ],
            "A": [ 3877909 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878191 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878192 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878526 ],
            "A": [ 3878332 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878197 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878198 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878602 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878526 ],
            "B": [ 3878335 ],
            "A": [ 3878338 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878205 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878206 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878210 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878211 ],
            "CLK": [  ],
            "D": [ 3878217 ],
            "C": [ 3878216 ],
            "B": [ 3878215 ],
            "A": [ 3878214 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878214 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878139 ],
            "B": [ 3878143 ],
            "A": [ 3878147 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878189 ],
            "CLK": [  ],
            "D": [ 3878091 ],
            "C": [ 3878093 ],
            "B": [ 3878063 ],
            "A": [ 3878067 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878193 ],
            "CLK": [  ],
            "D": [ 3878119 ],
            "C": [ 3878123 ],
            "B": [ 3878127 ],
            "A": [ 3878129 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878216 ],
            "CLK": [  ],
            "D": [ 3878103 ],
            "C": [ 3878107 ],
            "B": [ 3878111 ],
            "A": [ 3878115 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878215 ],
            "CLK": [  ],
            "D": [ 3878151 ],
            "C": [ 3878155 ],
            "B": [ 3878157 ],
            "A": [ 3878099 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878598 ],
            "CLK": [  ],
            "D": [ 3878526 ],
            "C": [ 3878520 ],
            "B": [ 3878347 ],
            "A": [ 3878350 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878227 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878228 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878597 ],
            "CLK": [  ],
            "D": [ 3878520 ],
            "C": [ 3878526 ],
            "B": [ 3878341 ],
            "A": [ 3878344 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878232 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878233 ],
            "CLK": [  ],
            "D": [ 3878077 ],
            "C": [ 3878133 ],
            "B": [ 3878085 ],
            "A": [ 3878083 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878237 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878245 ],
            "B": [ 3878244 ],
            "A": [ 3878239 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878435 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878250 ],
            "C": [ 3878245 ],
            "B": [ 3878249 ],
            "A": [ 3878248 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878439 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878253 ],
            "C": [ 3878245 ],
            "B": [ 3878249 ],
            "A": [ 3878248 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878443 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878256 ],
            "C": [ 3878245 ],
            "B": [ 3878249 ],
            "A": [ 3878248 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878451 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878259 ],
            "C": [ 3878245 ],
            "B": [ 3878249 ],
            "A": [ 3878248 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878457 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878262 ],
            "C": [ 3878245 ],
            "B": [ 3878249 ],
            "A": [ 3878248 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878459 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878266 ],
            "B": [ 3878248 ],
            "A": [ 3878265 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878425 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878269 ],
            "B": [ 3878248 ],
            "A": [ 3878265 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878427 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878272 ],
            "B": [ 3878248 ],
            "A": [ 3878265 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878415 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878275 ],
            "B": [ 3878248 ],
            "A": [ 3878265 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878419 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878278 ],
            "B": [ 3878248 ],
            "A": [ 3878265 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878447 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878281 ],
            "B": [ 3878248 ],
            "A": [ 3878265 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878455 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878284 ],
            "B": [ 3878248 ],
            "A": [ 3878265 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878461 ],
            "Q": [ 3878431 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878287 ],
            "B": [ 3878248 ],
            "A": [ 3878265 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878592 ],
            "CLK": [  ],
            "D": [ 3877906 ],
            "C": [ 3878515 ],
            "B": [ 3878598 ],
            "A": [ 3878597 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878289 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878290 ],
            "CLK": [  ],
            "D": [ 3878296 ],
            "C": [ 3878295 ],
            "B": [ 3878294 ],
            "A": [ 3878293 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878293 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878259 ],
            "A": [ 3878262 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878296 ],
            "CLK": [  ],
            "D": [ 3878275 ],
            "C": [ 3878278 ],
            "B": [ 3878281 ],
            "A": [ 3878284 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878295 ],
            "CLK": [  ],
            "D": [ 3878300 ],
            "C": [ 3878266 ],
            "B": [ 3878269 ],
            "A": [ 3878272 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878294 ],
            "CLK": [  ],
            "D": [ 3878256 ],
            "C": [ 3878250 ],
            "B": [ 3878253 ],
            "A": [ 3878287 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878330 ],
            "CLK": [  ],
            "D": [ 3878355 ],
            "C": [ 3878354 ],
            "B": [ 3878352 ],
            "A": [ 3877906 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878352 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877875 ],
            "B": [ 3877903 ],
            "A": [ 3877901 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878355 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877899 ],
            "B": [ 3877897 ],
            "A": [ 3877870 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878330 ],
            "Q": [ 3878332 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878362 ],
            "C": [ 3878361 ],
            "B": [ 3878360 ],
            "A": [ 3878359 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878330 ],
            "Q": [ 3878335 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878361 ],
            "C": [ 3878359 ],
            "B": [ 3878362 ],
            "A": [ 3878360 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000001000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878330 ],
            "Q": [ 3878338 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878361 ],
            "C": [ 3878360 ],
            "B": [ 3878362 ],
            "A": [ 3878359 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878330 ],
            "Q": [ 3878341 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878362 ],
            "C": [ 3878360 ],
            "B": [ 3878361 ],
            "A": [ 3878359 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878330 ],
            "Q": [ 3878344 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878362 ],
            "C": [ 3878361 ],
            "B": [ 3878360 ],
            "A": [ 3878359 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878330 ],
            "Q": [ 3878347 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878360 ],
            "C": [ 3878359 ],
            "B": [ 3878362 ],
            "A": [ 3878361 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878330 ],
            "Q": [ 3878350 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878359 ],
            "C": [ 3878360 ],
            "B": [ 3878362 ],
            "A": [ 3878361 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878265 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878249 ],
            "A": [ 3878239 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878636 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878308 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878487 ],
            "B": [ 3878482 ],
            "A": [ 3878478 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878490 ],
            "CLK": [  ],
            "D": [ 3878296 ],
            "C": [ 3878295 ],
            "B": [ 3878294 ],
            "A": [ 3878293 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878637 ],
            "CLK": [  ],
            "D": [ 3878501 ],
            "C": [ 3878498 ],
            "B": [ 3878503 ],
            "A": [ 3878496 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878652 ],
            "CE": [ 3878584 ],
            "Q": [ 3878586 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878594 ],
            "C": [ 3878592 ],
            "B": [ 3878591 ],
            "A": [ 3878589 ]
          }
        },
        "txPinRegister_DFFSE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878584 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877851 ],
            "A": [ 3877849 ]
          }
        },
        "led_temp_DFFE_Q_D_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878385 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_temp_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878386 ],
            "CLK": [  ],
            "D": [ 3878311 ],
            "C": [ 3878316 ],
            "B": [ 3878319 ],
            "A": [ 3878322 ]
          }
        },
        "led_temp_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878387 ],
            "CLK": [  ],
            "D": [ 3878313 ],
            "C": [ 3878324 ],
            "B": [ 3878328 ],
            "A": [ 3878326 ]
          }
        },
        "rxBitNumber_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878392 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878308 ],
            "A": [ 3878244 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877928 ],
            "CLK": [  ],
            "D": [ 3877901 ],
            "C": [ 3877899 ],
            "B": [ 3877897 ],
            "A": [ 3877870 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877839 ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877927 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878617 ],
            "CLK": [  ],
            "D": [ 3877909 ],
            "C": [ 3877851 ],
            "B": [ 3877906 ],
            "A": [ 3877859 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877544 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877545 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877932 ],
            "SEL": [ 3877903 ],
            "I1": [ 3877936 ],
            "I0": [ 3877935 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877933 ],
            "SEL": [ 3877903 ],
            "I1": [ 3877941 ],
            "I0": [ 3877940 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877945 ],
            "SEL": [ 3877903 ],
            "I1": [ 3877949 ],
            "I0": [ 3877948 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877839 ],
            "PAD": [  ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:8.11-8.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877469 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877916 ],
            "SEL": [ 3877875 ],
            "I1": [ 3877933 ],
            "I0": [ 3877932 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877915 ],
            "SEL": [ 3877875 ],
            "I1": [ 3877920 ],
            "I0": [ 3877919 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877912 ],
            "SEL": [ 3877875 ],
            "I1": [ 3877959 ],
            "I0": [ 3877958 ]
          }
        },
        "uart_rx_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:9.11-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878309 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877911 ],
            "SEL": [ 3877875 ],
            "I1": [ 3877946 ],
            "I0": [ 3877945 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877920 ],
            "SEL": [ 3877903 ],
            "I1": [ 3877928 ],
            "I0": [ 3877927 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877865 ],
            "SEL": [ 3877870 ],
            "I1": [ 3877885 ],
            "I0": [ 3877884 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877864 ],
            "SEL": [ 3877870 ],
            "I1": [ 3877868 ],
            "I0": [ 3877867 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877867 ],
            "SEL": [ 3877875 ],
            "I1": [ 3877873 ],
            "I0": [ 3877872 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877868 ],
            "SEL": [ 3877875 ],
            "I1": [ 3877880 ],
            "I0": [ 3877879 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877946 ],
            "SEL": [ 3877903 ],
            "I1": [ 3877954 ],
            "I0": [ 3877953 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878188 ],
            "SEL": [ 3878193 ],
            "I1": [ 3878198 ],
            "I0": [ 3878197 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878187 ],
            "SEL": [ 3878193 ],
            "I1": [ 3878192 ],
            "I0": [ 3878191 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878169 ],
            "SEL": [ 3877975 ],
            "I1": [ 3878168 ],
            "I0": [ 3878167 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878165 ],
            "SEL": [ 3877975 ],
            "I1": [ 3878162 ],
            "I0": [ 3878164 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877959 ],
            "SEL": [ 3877903 ],
            "I1": [ 3877967 ],
            "I0": [ 3877966 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877958 ],
            "SEL": [ 3877903 ],
            "I1": [ 3877962 ],
            "I0": [ 3877961 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877767 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877524 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877502 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877503 ],
            "A": [ 3878652 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878589 ],
            "SEL": [ 3878520 ],
            "I1": [ 3878603 ],
            "I0": [ 3878602 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878493 ],
            "SEL": [ 3878487 ],
            "I1": [ 3878506 ],
            "I0": [ 3878505 ]
          }
        },
        "led_temp_DFFE_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878383 ],
            "SEL": [ 3878387 ],
            "I1": [ 3878386 ],
            "I0": [ 3878385 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878248 ],
            "SEL": [ 3878492 ],
            "I1": [ 3878637 ],
            "I0": [ 3878636 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878245 ],
            "SEL": [ 3878239 ],
            "I1": [ 3878290 ],
            "I0": [ 3878289 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878225 ],
            "SEL": [ 3878131 ],
            "I1": [ 3878233 ],
            "I0": [ 3878232 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878224 ],
            "SEL": [ 3878131 ],
            "I1": [ 3878228 ],
            "I0": [ 3878227 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878203 ],
            "SEL": [ 3878193 ],
            "I1": [ 3878211 ],
            "I0": [ 3878210 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878202 ],
            "SEL": [ 3878193 ],
            "I1": [ 3878206 ],
            "I0": [ 3878205 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877529 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877530 ],
            "A": [ 3878652 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878613 ],
            "SEL": [ 3878354 ],
            "I1": [ 3878618 ],
            "I0": [ 3878617 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877715 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877518 ],
            "A": [ 3878654 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877484 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877485 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877490 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877491 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877511 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877512 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877517 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877518 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877523 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877524 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877884 ],
            "SEL": [ 3877875 ],
            "I1": [ 3877888 ],
            "I0": [ 3877887 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877547 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877548 ],
            "A": [ 3878654 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877538 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877539 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877532 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877533 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877526 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877527 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877520 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877521 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877514 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877515 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877505 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877506 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877499 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877500 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877493 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877494 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877487 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877488 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877481 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877482 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877565 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877566 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877559 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877560 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877553 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877554 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877541 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877542 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877475 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877476 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877811 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877548 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877829 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877539 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877819 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877533 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877809 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877527 ],
            "A": [ 3878654 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877719 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877521 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877805 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877515 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877799 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877506 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877791 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877500 ],
            "A": [ 3878654 ]
          }
        },
        "btn1_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:12.11-12.15"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877846 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877783 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877494 ],
            "A": [ 3878654 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877779 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877491 ],
            "A": [ 3878654 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877737 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877557 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877775 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877488 ],
            "A": [ 3878654 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877771 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877485 ],
            "A": [ 3878654 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877923 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_tx_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:10.12-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878586 ],
            "PAD": [  ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877757 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877482 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877753 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877479 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877749 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877566 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877745 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877563 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877741 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877560 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877733 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877554 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877729 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877551 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877725 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877542 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877831 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877509 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877827 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877476 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877709 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877471 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877535 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877536 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877680 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878654 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878032 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878085 ],
            "A": [ 3878654 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877991 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878083 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878028 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878133 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877987 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878077 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878025 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878131 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877983 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878071 ],
            "A": [ 3878652 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877839 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877839 ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877979 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878067 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877975 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878063 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878022 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878093 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878019 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878091 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878015 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878129 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878012 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878127 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878009 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878123 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878006 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878119 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878003 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878115 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878056 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878111 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878053 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878107 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878050 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878103 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878047 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878099 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878044 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878157 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878041 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878155 ],
            "A": [ 3878652 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877839 ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878038 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878151 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878035 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878147 ],
            "A": [ 3878652 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3878654 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878618 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877909 ],
            "B": [ 3877851 ],
            "A": [ 3877906 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878000 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878143 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877997 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878139 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878654 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877803 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877512 ],
            "A": [ 3878652 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878399 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878400 ],
            "A": [ 3878654 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877496 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877497 ],
            "A": [ 3878652 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877870 ],
            "CLK": [  ],
            "D": [ 3878160 ],
            "C": [ 3877997 ],
            "B": [ 3878000 ],
            "A": [ 3878035 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878396 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878397 ],
            "A": [ 3878652 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878393 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878394 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877855 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877909 ],
            "A": [ 3877906 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877862 ],
            "SEL": [ 3877861 ],
            "I1": [ 3877865 ],
            "I0": [ 3877864 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877893 ],
            "CLK": [  ],
            "D": [ 3877903 ],
            "C": [ 3877901 ],
            "B": [ 3877899 ],
            "A": [ 3877897 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877892 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877995 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877851 ],
            "B": [ 3877909 ],
            "A": [ 3877906 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877971 ],
            "SEL": [ 3877851 ],
            "I1": [ 3877913 ],
            "I0": [ 3877917 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878180 ],
            "SEL": [ 3877995 ],
            "I1": [ 3878185 ],
            "I0": [ 3878184 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877917 ],
            "SEL": [ 3877855 ],
            "I1": [ 3877916 ],
            "I0": [ 3877915 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877913 ],
            "SEL": [ 3877855 ],
            "I1": [ 3877912 ],
            "I0": [ 3877911 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877815 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877530 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877823 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877536 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878217 ],
            "SEL": [ 3878071 ],
            "I1": [ 3878225 ],
            "I0": [ 3878224 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877887 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877763 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877545 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878654 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877470 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877471 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877508 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877509 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877550 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877551 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877556 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877557 ],
            "A": [ 3878652 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877562 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877563 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877787 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877497 ],
            "A": [ 3878652 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877795 ],
            "CLK": [  ],
            "D": [ 3878652 ],
            "C": [ 3878654 ],
            "B": [ 3877503 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878185 ],
            "SEL": [ 3878189 ],
            "I1": [ 3878203 ],
            "I0": [ 3878202 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878654 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877478 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3877479 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878287 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878431 ],
            "A": [ 3878654 ]
          }
        },
        "rxCounter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878262 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878457 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878284 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878455 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878259 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878451 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878281 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878447 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878256 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878443 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878253 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878439 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878250 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878435 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878278 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878419 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878275 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878415 ],
            "A": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878272 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878427 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878160 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878652 ],
            "A": [ 3878652 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877901 ],
            "SEL": [ 3877983 ],
            "I1": [ 3878165 ],
            "I0": [ 3878169 ]
          }
        },
        "rxCounter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878269 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878425 ],
            "A": [ 3878652 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878300 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878652 ],
            "A": [ 3878652 ]
          }
        },
        "txState_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877861 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877909 ],
            "B": [ 3877906 ],
            "A": [ 3877851 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877897 ],
            "CLK": [  ],
            "D": [ 3878038 ],
            "C": [ 3878041 ],
            "B": [ 3878044 ],
            "A": [ 3878047 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878184 ],
            "SEL": [ 3878189 ],
            "I1": [ 3878188 ],
            "I0": [ 3878187 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877885 ],
            "SEL": [ 3877875 ],
            "I1": [ 3877893 ],
            "I0": [ 3877892 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877880 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877879 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877875 ],
            "CLK": [  ],
            "D": [ 3878019 ],
            "C": [ 3878022 ],
            "B": [ 3878025 ],
            "A": [ 3878028 ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877839 ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877873 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877872 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878654 ]
          }
        },
        "rxCounter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878266 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878459 ],
            "A": [ 3878652 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878524 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878526 ],
            "A": [ 3878654 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878513 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878515 ],
            "A": [ 3878652 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877919 ],
            "SEL": [ 3877903 ],
            "I1": [ 3877923 ],
            "I0": [ 3877922 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878652 ]
          }
        },
        "rxCounter_ALU_I1_12_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878654 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878518 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878520 ],
            "A": [ 3878652 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878654 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878546 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878362 ],
            "A": [ 3878654 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878544 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878361 ],
            "A": [ 3878652 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878542 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878359 ],
            "A": [ 3878652 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878540 ],
            "CLK": [  ],
            "D": [ 3878654 ],
            "C": [ 3878654 ],
            "B": [ 3878360 ],
            "A": [ 3878652 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877903 ],
            "CLK": [  ],
            "D": [ 3878006 ],
            "C": [ 3878009 ],
            "B": [ 3878012 ],
            "A": [ 3878015 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878654 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877899 ],
            "CLK": [  ],
            "D": [ 3878050 ],
            "C": [ 3878053 ],
            "B": [ 3878056 ],
            "A": [ 3878003 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877857 ],
            "CLK": [  ],
            "D": [ 3877862 ],
            "C": [ 3877849 ],
            "B": [ 3877861 ],
            "A": [ 3877859 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877849 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877855 ],
            "B": [ 3877846 ],
            "A": [ 3877851 ]
          }
        },
        "blink_state_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877836 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877675 ],
            "A": [ 3877682 ]
          }
        },
        "blink_state_DFFE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877673 ],
            "Q": [ 3877675 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877675 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877472 ],
            "CLK": [  ],
            "D": [ 3877680 ],
            "C": [ 3877682 ],
            "B": [ 3877678 ],
            "A": [ 3877677 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878244 ],
            "CLK": [  ],
            "D": [ 3878487 ],
            "C": [ 3878482 ],
            "B": [ 3878309 ],
            "A": [ 3878478 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878521 ],
            "CLK": [  ],
            "D": [ 3878355 ],
            "C": [ 3878354 ],
            "B": [ 3878352 ],
            "A": [ 3877906 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878527 ],
            "CLK": [  ],
            "D": [ 3878355 ],
            "C": [ 3878354 ],
            "B": [ 3878352 ],
            "A": [ 3877906 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878512 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878354 ],
            "B": [ 3878352 ],
            "A": [ 3878355 ]
          }
        },
        "txBitNumber_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878516 ],
            "CLK": [  ],
            "D": [ 3878355 ],
            "C": [ 3878354 ],
            "B": [ 3878352 ],
            "A": [ 3877906 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877689 ],
            "CLK": [  ],
            "D": [ 3877548 ],
            "C": [ 3877485 ],
            "B": [ 3877488 ],
            "A": [ 3877491 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877690 ],
            "CLK": [  ],
            "D": [ 3877494 ],
            "C": [ 3877500 ],
            "B": [ 3877518 ],
            "A": [ 3877527 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877691 ],
            "CLK": [  ],
            "D": [ 3877515 ],
            "C": [ 3877521 ],
            "B": [ 3877524 ],
            "A": [ 3877530 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877692 ],
            "CLK": [  ],
            "D": [ 3877533 ],
            "C": [ 3877536 ],
            "B": [ 3877539 ],
            "A": [ 3877545 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877694 ],
            "CLK": [  ],
            "D": [ 3877563 ],
            "C": [ 3877566 ],
            "B": [ 3877479 ],
            "A": [ 3877482 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877695 ],
            "CLK": [  ],
            "D": [ 3877497 ],
            "C": [ 3877503 ],
            "B": [ 3877506 ],
            "A": [ 3877512 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877696 ],
            "CLK": [  ],
            "D": [ 3877471 ],
            "C": [ 3877476 ],
            "B": [ 3877509 ],
            "A": [ 3877542 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877697 ],
            "CLK": [  ],
            "D": [ 3877551 ],
            "C": [ 3877554 ],
            "B": [ 3877557 ],
            "A": [ 3877560 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877678 ],
            "CLK": [  ],
            "D": [ 3877697 ],
            "C": [ 3877696 ],
            "B": [ 3877695 ],
            "A": [ 3877694 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877677 ],
            "CLK": [  ],
            "D": [ 3877692 ],
            "C": [ 3877691 ],
            "B": [ 3877690 ],
            "A": [ 3877689 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877673 ],
            "CLK": [  ],
            "D": [ 3877682 ],
            "C": [ 3877680 ],
            "B": [ 3877678 ],
            "A": [ 3877677 ]
          }
        },
        "rxState_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878475 ],
            "Q": [ 3878478 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878394 ],
            "C": [ 3878400 ],
            "B": [ 3878397 ],
            "A": [ 3878308 ]
          }
        },
        "rxState_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878239 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878487 ],
            "B": [ 3878478 ],
            "A": [ 3878482 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878475 ],
            "CLK": [  ],
            "D": [ 3878461 ],
            "C": [ 3878248 ],
            "B": [ 3878490 ],
            "A": [ 3878265 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878475 ],
            "Q": [ 3878482 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878493 ],
            "B": [ 3878249 ],
            "A": [ 3878492 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878475 ],
            "Q": [ 3878487 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878493 ],
            "B": [ 3878482 ],
            "A": [ 3878487 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878447 ],
            "A": [ 3878455 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878498 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878459 ],
            "B": [ 3878425 ],
            "A": [ 3878427 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878492 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878487 ],
            "B": [ 3878482 ],
            "A": [ 3878478 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878501 ],
            "CLK": [  ],
            "D": [ 3878415 ],
            "C": [ 3878419 ],
            "B": [ 3878435 ],
            "A": [ 3878451 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878503 ],
            "CLK": [  ],
            "D": [ 3878443 ],
            "C": [ 3878431 ],
            "B": [ 3878439 ],
            "A": [ 3878457 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878505 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878506 ],
            "CLK": [  ],
            "D": [ 3878478 ],
            "C": [ 3878397 ],
            "B": [ 3878400 ],
            "A": [ 3878394 ]
          }
        }
      },
      "netnames": {
        "rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878451 ] ,
          "attributes": {
            "ROUTING": "R18C5_SN20;R18C5_Q4_SN20;1;R17C5_A6;R17C5_N121_A6;1;R18C5_Q4;;1;R18C5_N10;R18C5_Q4_N100;1;R17C5_B4;R17C5_N101_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878450 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878447 ] ,
          "attributes": {
            "ROUTING": "R16C5_X07;R16C5_Q4_X07;1;R16C5_B7;R16C5_X07_B7;1;R16C5_Q4;;1;R16C5_SN20;R16C5_Q4_SN20;1;R17C5_B5;R17C5_S121_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878446 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878443 ] ,
          "attributes": {
            "ROUTING": "R17C4_S13;R17C4_Q2_S130;1;R17C4_D6;R17C4_S130_D6;1;R17C4_Q2;;1;R17C4_EW10;R17C4_Q2_EW10;1;R17C5_E21;R17C5_E111_E210;1;R17C6_B0;R17C6_E211_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878442 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878439 ] ,
          "attributes": {
            "ROUTING": "R17C4_X05;R17C4_Q0_X05;1;R17C4_B6;R17C4_X05_B6;1;R17C4_Q0;;1;R17C4_E20;R17C4_Q0_E200;1;R17C6_X05;R17C6_E202_X05;1;R17C6_B1;R17C6_X05_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878438 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878435 ] ,
          "attributes": {
            "ROUTING": "R18C5_N25;R18C5_Q5_N250;1;R17C5_B6;R17C5_N251_B6;1;R18C5_Q5;;1;R18C5_N13;R18C5_Q5_N130;1;R17C5_E23;R17C5_N131_E230;1;R17C6_B2;R17C6_E231_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878431 ] ,
          "attributes": {
            "ROUTING": "R17C4_S23;R17C4_Q3_S230;1;R17C4_C6;R17C4_S230_C6;1;R17C4_Q3;;1;R17C4_E13;R17C4_Q3_E130;1;R17C5_B1;R17C5_E131_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878430 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878427 ] ,
          "attributes": {
            "ROUTING": "R16C6_EW10;R16C6_Q5_EW10;1;R16C7_A5;R16C7_E111_A5;1;R16C6_Q5;;1;R16C6_S25;R16C6_Q5_S250;1;R17C6_B5;R17C6_S251_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": "R16C7_W10;R16C7_Q3_W100;1;R16C7_B5;R16C7_W100_B5;1;R16C7_Q3;;1;R16C7_SN10;R16C7_Q3_SN10;1;R17C7_B0;R17C7_S111_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878424 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878422 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878419 ] ,
          "attributes": {
            "ROUTING": "R16C6_W10;R16C6_Q3_W100;1;R16C5_S20;R16C5_W101_S200;1;R17C5_C6;R17C5_S201_C6;1;R17C6_B3;R17C6_S111_B3;1;R16C6_SN10;R16C6_Q3_SN10;1;R16C6_Q3;;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878418 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878415 ] ,
          "attributes": {
            "ROUTING": "R16C6_SN20;R16C6_Q2_SN20;1;R17C6_B4;R17C6_S121_B4;1;R16C6_Q2;;1;R16C6_S10;R16C6_Q2_S100;1;R17C6_W20;R17C6_S101_W200;1;R17C5_D6;R17C5_W201_D6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878414 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878412 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878408 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:59.28-59.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878405 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:59.28-59.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878404 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:59.28-59.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3878400 ] ,
          "attributes": {
            "ROUTING": "R17C3_S10;R17C3_Q4_S100;1;R17C3_B1;R17C3_S100_B1;1;R17C3_W24;R17C3_Q4_W240;1;R17C2_C5;R17C2_W241_C5;1;R17C3_Q4;;1;R17C3_EW10;R17C3_Q4_EW10;1;R17C2_B1;R17C2_W111_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:20.11-20.22"
          }
        },
        "rxBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878399 ] ,
          "attributes": {
            "ROUTING": "R17C3_F1;;1;R17C3_X06;R17C3_F1_X06;1;R17C3_A4;R17C3_X06_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:59.28-59.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3878397 ] ,
          "attributes": {
            "ROUTING": "R17C3_X04;R17C3_Q5_X04;1;R17C3_B2;R17C3_X04_B2;1;R17C2_N24;R17C2_W101_N240;1;R17C2_B5;R17C2_N240_B5;1;R17C3_Q5;;1;R17C3_W10;R17C3_Q5_W100;1;R17C2_C1;R17C2_W101_C1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:20.11-20.22"
          }
        },
        "rxBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878396 ] ,
          "attributes": {
            "ROUTING": "R17C3_F2;;1;R17C3_X05;R17C3_F2_X05;1;R17C3_A5;R17C3_X05_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:59.28-59.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3878394 ] ,
          "attributes": {
            "ROUTING": "R17C2_X04;R17C2_N251_X04;1;R17C2_D5;R17C2_X04_D5;1;R18C3_N13;R18C3_Q0_N130;1;R17C3_B3;R17C3_N131_B3;1;R18C3_Q0;;1;R18C3_EW10;R18C3_Q0_EW10;1;R18C2_N25;R18C2_W111_N250;1;R17C2_A1;R17C2_N251_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:20.11-20.22"
          }
        },
        "rxBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878393 ] ,
          "attributes": {
            "ROUTING": "R17C3_F3;;1;R17C3_S13;R17C3_F3_S130;1;R18C3_A0;R18C3_S131_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:59.28-59.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878392 ] ,
          "attributes": {
            "ROUTING": "R17C3_X07;R17C3_F6_X07;1;R17C3_CE2;R17C3_X07_CE2;1;R17C3_F6;;1;R17C3_S26;R17C3_F6_S260;1;R18C3_X05;R18C3_S261_X05;1;R18C3_CE0;R18C3_X05_CE0;1"
          }
        },
        "led_temp_DFFE_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878387 ] ,
          "attributes": {
            "ROUTING": "R15C2_F7;;1;R15C2_E13;R15C2_F7_E130;1;R15C2_E26;R15C2_E130_E260;1;R15C3_SEL4;R15C3_E261_SEL4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878386 ] ,
          "attributes": {
            "ROUTING": "R15C3_F5;;1;R15C3_I1MUX4;R15C3_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_temp_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878385 ] ,
          "attributes": {
            "ROUTING": "R15C3_F4;;1;R15C3_I0MUX4;R15C3_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_temp_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3878383 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF4;;1;R15C3_E24;R15C3_OF4_E240;1;R15C4_X07;R15C4_E241_X07;1;R15C4_A5;R15C4_X07_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:81.13-81.66"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878461 ] ,
          "attributes": {
            "ROUTING": "R16C5_CE2;R16C5_E212_CE2;1;R16C6_CE1;R16C6_E211_CE1;1;R17C3_E23;R17C3_S131_E230;1;R17C5_S23;R17C5_E232_S230;1;R18C5_X08;R18C5_S231_X08;1;R18C5_CE2;R18C5_X08_CE2;1;R17C5_E27;R17C5_E272_E270;1;R17C7_CE2;R17C7_E272_CE2;1;R16C7_CE1;R16C7_E212_CE1;1;R16C5_E21;R16C5_E212_E210;1;R16C6_CE2;R16C6_E211_CE2;1;R17C4_CE1;R17C4_E271_CE1;1;R17C3_E20;R17C3_S101_E200;1;R17C4_D5;R17C4_E201_D5;1;R16C3_S13;R16C3_F0_S130;1;R17C3_E27;R17C3_S131_E270;1;R17C4_CE0;R17C4_E271_CE0;1;R16C3_F0;;1;R16C3_S10;R16C3_F0_S100;1;R16C3_E21;R16C3_S100_E210;1;R16C5_CE0;R16C5_E212_CE0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878613 ] ,
          "attributes": {
            "ROUTING": "R17C8_OF0;;1;R17C8_E20;R17C8_OF0_E200;1;R17C8_A2;R17C8_E200_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:0.0-0.0|c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:139.5-193.12|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878617 ] ,
          "attributes": {
            "ROUTING": "R17C8_F0;;1;R17C8_I0MUX0;R17C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878618 ] ,
          "attributes": {
            "ROUTING": "R17C8_F1;;1;R17C8_I1MUX0;R17C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878603 ] ,
          "attributes": {
            "ROUTING": "R18C10_F1;;1;R18C10_I1MUX0;R18C10_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878636 ] ,
          "attributes": {
            "ROUTING": "R16C5_F2;;1;R16C5_I0MUX2;R16C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878362 ] ,
          "attributes": {
            "ROUTING": "R17C11_W10;R17C11_Q2_W100;1;R17C11_D0;R17C11_W100_D0;1;R17C11_S22;R17C11_Q2_S220;1;R18C11_D0;R18C11_S221_D0;1;R18C11_B5;R18C11_E250_B5;1;R18C11_B1;R18C11_S111_B1;1;R17C11_SN10;R17C11_Q2_SN10;1;R18C11_D4;R18C11_S111_D4;1;R18C11_E25;R18C11_S111_E250;1;R18C10_B3;R18C10_X01_B3;1;R17C10_S22;R17C10_W121_S220;1;R18C10_X01;R18C10_S221_X01;1;R18C10_B5;R18C10_X01_B5;1;R17C11_N13;R17C11_Q2_N130;1;R16C11_B1;R16C11_N131_B1;1;R17C11_Q2;;1;R17C11_EW20;R17C11_Q2_EW20;1;R17C10_D3;R17C10_W121_D3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:110.11-110.24"
          }
        },
        "txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878361 ] ,
          "attributes": {
            "ROUTING": "R17C11_E10;R17C11_Q4_E100;1;R17C11_C0;R17C11_E100_C0;1;R18C10_D5;R18C10_W201_D5;1;R17C10_C3;R17C10_W241_C3;1;R18C11_A1;R18C11_X03_A1;1;R18C11_B0;R18C11_X05_B0;1;R17C11_S24;R17C11_Q4_S240;1;R18C11_X05;R18C11_S241_X05;1;R18C11_C4;R18C11_X05_C4;1;R18C11_W20;R18C11_S101_W200;1;R18C10_D3;R18C10_W201_D3;1;R17C11_S10;R17C11_Q4_S100;1;R17C11_W24;R17C11_Q4_W240;1;R17C11_N24;R17C11_Q4_N240;1;R16C11_X03;R16C11_N241_X03;1;R16C11_B2;R16C11_X03_B2;1;R17C11_Q4;;1;R18C11_A5;R18C11_X05_A5;1;R18C11_X03;R18C11_S241_X03;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:110.11-110.24"
          }
        },
        "txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R17C11_X04;R17C11_Q5_X04;1;R17C11_B0;R17C11_X04_B0;1;R17C11_E13;R17C11_Q5_E130;1;R17C11_S26;R17C11_E130_S260;1;R18C11_C0;R18C11_S261_C0;1;R17C11_SN20;R17C11_Q5_SN20;1;R18C11_D1;R18C11_S121_D1;1;R18C11_B4;R18C11_S121_B4;1;R18C11_S22;R18C11_S121_S220;1;R18C11_C5;R18C11_S220_C5;1;R18C10_X04;R18C10_S251_X04;1;R18C10_C3;R18C10_X04_C3;1;R17C10_S25;R17C10_W111_S250;1;R18C10_X06;R18C10_S251_X06;1;R18C10_A5;R18C10_X06_A5;1;R17C11_N10;R17C11_Q5_N100;1;R16C11_B4;R16C11_N101_B4;1;R17C11_Q5;;1;R17C11_EW10;R17C11_Q5_EW10;1;R17C10_B3;R17C10_W111_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:110.11-110.24"
          }
        },
        "txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878359 ] ,
          "attributes": {
            "ROUTING": "R17C10_S23;R17C10_W131_S230;1;R18C10_E23;R18C10_S231_E230;1;R18C10_C5;R18C10_E230_C5;1;R18C11_A0;R18C11_X02_A0;1;R18C11_A4;R18C11_S231_A4;1;R17C11_S23;R17C11_Q3_S230;1;R18C11_X02;R18C11_S231_X02;1;R18C11_C1;R18C11_X02_C1;1;R17C11_A0;R17C11_X02_A0;1;R17C11_X02;R17C11_Q3_X02;1;R18C11_D5;R18C11_X02_D5;1;R17C10_S27;R17C10_W131_S270;1;R18C10_A3;R18C10_S271_A3;1;R17C11_N23;R17C11_Q3_N230;1;R16C11_B3;R16C11_N231_B3;1;R17C11_Q3;;1;R17C11_W13;R17C11_Q3_W130;1;R17C10_A3;R17C10_W131_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:110.11-110.24"
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878355 ] ,
          "attributes": {
            "ROUTING": "R17C12_D3;R17C12_S121_D3;1;R16C12_SN20;R16C12_F0_SN20;1;R17C12_D2;R17C12_S121_D2;1;R16C12_S10;R16C12_F0_S100;1;R17C12_A6;R17C12_S101_A6;1;R16C12_SN10;R16C12_F0_SN10;1;R17C12_D7;R17C12_S111_D7;1;R16C12_F0;;1;R16C12_W10;R16C12_F0_W100;1;R16C11_S24;R16C11_W101_S240;1;R17C11_D7;R17C11_S241_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878354 ] ,
          "attributes": {
            "ROUTING": "R17C12_C7;R17C12_E220_C7;1;R17C12_C6;R17C12_E220_C6;1;R17C11_C7;R17C11_E121_C7;1;R17C10_W27;R17C10_F7_W270;1;R17C8_X08;R17C8_W272_X08;1;R17C8_SEL0;R17C8_X08_SEL0;1;R17C12_C3;R17C12_X04_C3;1;R17C10_EW20;R17C10_F7_EW20;1;R17C12_E22;R17C12_E272_E220;1;R17C10_F7;;1;R17C10_E27;R17C10_F7_E270;1;R17C12_X04;R17C12_E272_X04;1;R17C12_C2;R17C12_X04_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878352 ] ,
          "attributes": {
            "ROUTING": "R17C12_B7;R17C12_X05_B7;1;R17C11_E22;R17C11_S121_E220;1;R17C12_X05;R17C12_E221_X05;1;R17C12_B6;R17C12_X05_B6;1;R17C12_X03;R17C12_E261_X03;1;R17C12_B3;R17C12_X03_B3;1;R17C11_E26;R17C11_S121_E260;1;R17C12_B2;R17C12_X03_B2;1;R16C11_F6;;1;R16C11_SN20;R16C11_F6_SN20;1;R17C11_B7;R17C11_S121_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 3878350 ] ,
          "attributes": {
            "ROUTING": "R18C11_Q5;;1;R18C11_S10;R18C11_Q5_S100;1;R18C11_S21;R18C11_S100_S210;1;R18C11_A6;R18C11_S210_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:107.11-107.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878597 ] ,
          "attributes": {
            "ROUTING": "R18C11_F3;;1;R18C11_E13;R18C11_F3_E130;1;R18C11_A7;R18C11_E130_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 3878347 ] ,
          "attributes": {
            "ROUTING": "R18C11_Q1;;1;R18C11_W13;R18C11_Q1_W130;1;R18C11_B6;R18C11_W130_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:107.11-107.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878594 ] ,
          "attributes": {
            "ROUTING": "R17C10_D7;R17C10_E101_D7;1;R17C9_A5;R17C9_F7_A5;1;R17C9_F7;;1;R17C9_E10;R17C9_F7_E100;1;R17C10_D5;R17C10_E101_D5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:0.0-0.0|c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:139.5-193.12|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 3878344 ] ,
          "attributes": {
            "ROUTING": "R17C11_Q0;;1;R17C11_S13;R17C11_Q0_S130;1;R18C11_A3;R18C11_S131_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:107.11-107.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878592 ] ,
          "attributes": {
            "ROUTING": "R18C11_F7;;1;R18C11_SN20;R18C11_F7_SN20;1;R17C11_W26;R17C11_N121_W260;1;R17C10_C5;R17C10_W261_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 3878341 ] ,
          "attributes": {
            "ROUTING": "R18C11_Q0;;1;R18C11_X01;R18C11_Q0_X01;1;R18C11_B3;R18C11_X01_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:107.11-107.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878591 ] ,
          "attributes": {
            "ROUTING": "R17C10_A7;R17C10_X03_A7;1;R17C10_F6;;1;R17C10_X03;R17C10_F6_X03;1;R17C10_B5;R17C10_X03_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 3878338 ] ,
          "attributes": {
            "ROUTING": "R18C10_Q3;;1;R18C10_N10;R18C10_Q3_N100;1;R18C10_A0;R18C10_N100_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:107.11-107.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878589 ] ,
          "attributes": {
            "ROUTING": "R18C10_OF0;;1;R18C10_N20;R18C10_OF0_N200;1;R17C10_X07;R17C10_N201_X07;1;R17C10_A5;R17C10_X07_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 3878335 ] ,
          "attributes": {
            "ROUTING": "R18C10_Q5;;1;R18C10_S10;R18C10_Q5_S100;1;R18C10_B0;R18C10_S100_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:107.11-107.18"
          }
        },
        "txPinRegister": {
          "hide_name": 0,
          "bits": [ 3878586 ] ,
          "attributes": {
            "ROUTING": "R17C10_Q5;;1;R17C10_W25;R17C10_Q5_W250;1;R17C8_S25;R17C8_W252_S250;1;R19C8_S25;R19C8_S252_S250;1;R21C8_W25;R21C8_S252_W250;1;R21C6_W25;R21C6_W252_W250;1;R21C4_S25;R21C4_W252_S250;1;R23C4_S20;R23C4_S252_S200;1;R25C4_W20;R25C4_S202_W200;1;R25C2_S20;R25C2_W202_S200;1;R27C2_S21;R27C2_S202_S210;1;R29C2_X02;R29C2_S212_X02;1;R29C2_A0;R29C2_X02_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:108.5-108.18"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 3878332 ] ,
          "attributes": {
            "ROUTING": "R18C11_Q4;;1;R18C11_W24;R18C11_Q4_W240;1;R18C10_X03;R18C10_W241_X03;1;R18C10_A1;R18C10_X03_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:107.11-107.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878598 ] ,
          "attributes": {
            "ROUTING": "R18C11_F6;;1;R18C11_X07;R18C11_F6_X07;1;R18C11_B7;R18C11_X07_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878330 ] ,
          "attributes": {
            "ROUTING": "R17C11_X08;R17C11_F7_X08;1;R17C11_CE0;R17C11_X08_CE0;1;R18C10_CE1;R18C10_X08_CE1;1;R18C11_W27;R18C11_S271_W270;1;R18C10_X08;R18C10_W271_X08;1;R18C10_CE2;R18C10_X08_CE2;1;R18C11_CE2;R18C11_X06_CE2;1;R17C11_F7;;1;R17C11_S27;R17C11_F7_S270;1;R18C11_X06;R18C11_S271_X06;1;R18C11_CE0;R18C11_X06_CE0;1"
          }
        },
        "dataIn[0]": {
          "hide_name": 0,
          "bits": [ 3878328 ] ,
          "attributes": {
            "ROUTING": "R15C2_Q2;;1;R15C2_W13;R15C2_Q2_W130;1;R15C2_B7;R15C2_W130_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[1]": {
          "hide_name": 0,
          "bits": [ 3878326 ] ,
          "attributes": {
            "ROUTING": "R15C2_X06;R15C2_Q1_X06;1;R15C2_A7;R15C2_X06_A7;1;R15C2_Q1;;1;R15C2_X02;R15C2_Q1_X02;1;R15C2_A2;R15C2_X02_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[2]": {
          "hide_name": 0,
          "bits": [ 3878324 ] ,
          "attributes": {
            "ROUTING": "R15C2_X05;R15C2_Q0_X05;1;R15C2_C7;R15C2_X05_C7;1;R15C2_Q0;;1;R15C2_X01;R15C2_Q0_X01;1;R15C2_A1;R15C2_X01_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[3]": {
          "hide_name": 0,
          "bits": [ 3878322 ] ,
          "attributes": {
            "ROUTING": "R15C3_W13;R15C3_Q2_W130;1;R15C2_A0;R15C2_W131_A0;1;R15C3_Q2;;1;R15C3_X05;R15C3_Q2_X05;1;R15C3_A5;R15C3_X05_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[4]": {
          "hide_name": 0,
          "bits": [ 3878319 ] ,
          "attributes": {
            "ROUTING": "R15C3_N13;R15C3_Q1_N130;1;R15C3_A2;R15C3_N130_A2;1;R15C3_Q1;;1;R15C3_W10;R15C3_Q1_W100;1;R15C3_B5;R15C3_W100_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[5]": {
          "hide_name": 0,
          "bits": [ 3878316 ] ,
          "attributes": {
            "ROUTING": "R15C3_X02;R15C3_Q3_X02;1;R15C3_A1;R15C3_X02_A1;1;R15C3_Q3;;1;R15C3_X06;R15C3_Q3_X06;1;R15C3_C5;R15C3_X06_C5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[6]": {
          "hide_name": 0,
          "bits": [ 3878313 ] ,
          "attributes": {
            "ROUTING": "R15C3_EW20;R15C3_Q0_EW20;1;R15C2_D7;R15C2_W121_D7;1;R15C3_Q0;;1;R15C3_E20;R15C3_Q0_E200;1;R15C3_A3;R15C3_E200_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[7]": {
          "hide_name": 0,
          "bits": [ 3878311 ] ,
          "attributes": {
            "ROUTING": "R16C3_SN10;R16C3_Q2_SN10;1;R15C3_A0;R15C3_N111_A0;1;R16C3_Q2;;1;R16C3_N13;R16C3_Q2_N130;1;R15C3_D5;R15C3_N131_D5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_rx_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3878309 ] ,
          "attributes": {
            "ROUTING": "R16C3_A2;R16C3_X05_A2;1;R19C2_N27;R19C2_N262_N270;1;R18C2_E27;R18C2_N271_E270;1;R18C3_N27;R18C3_E271_N270;1;R17C3_B7;R17C3_N271_B7;1;R29C2_Q6;;1;R29C2_N26;R29C2_Q6_N260;1;R27C2_N26;R27C2_N262_N260;1;R25C2_N26;R25C2_N262_N260;1;R23C2_N26;R23C2_N262_N260;1;R21C2_N26;R21C2_N262_N260;1;R19C2_N26;R19C2_N262_N260;1;R17C2_E26;R17C2_N262_E260;1;R17C3_N26;R17C3_E261_N260;1;R16C3_X05;R16C3_N261_X05;1;R16C3_B0;R16C3_X05_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878308 ] ,
          "attributes": {
            "ROUTING": "R17C2_N10;R17C2_F6_N100;1;R16C2_E24;R16C2_N101_E240;1;R16C3_X07;R16C3_E241_X07;1;R16C3_CE1;R16C3_X07_CE1;1;R15C2_CE1;R15C2_X07_CE1;1;R17C2_N26;R17C2_F6_N260;1;R15C2_X07;R15C2_N262_X07;1;R15C2_CE0;R15C2_X07_CE0;1;R15C3_CE1;R15C3_X08_CE1;1;R15C3_X08;R15C3_N252_X08;1;R15C3_CE0;R15C3_X08_CE0;1;R17C2_W83;R17C2_F6_W830;1;R17C3_N25;R17C3_E834_N250;1;R17C3_B6;R17C3_N250_B6;1;R17C2_F6;;1;R17C2_X07;R17C2_F6_X07;1;R17C2_A5;R17C2_X07_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878637 ] ,
          "attributes": {
            "ROUTING": "R16C5_F3;;1;R16C5_I1MUX2;R16C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878305 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878304 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[13]": {
          "hide_name": 0,
          "bits": [ 3878300 ] ,
          "attributes": {
            "ROUTING": "R17C7_F2;;1;R17C7_D7;R17C7_F2_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3878296 ] ,
          "attributes": {
            "ROUTING": "R18C5_D3;R18C5_W201_D3;1;R17C6_F7;;1;R17C6_S10;R17C6_F7_S100;1;R18C6_W20;R18C6_S101_W200;1;R18C5_D1;R18C5_W201_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878295 ] ,
          "attributes": {
            "ROUTING": "R18C5_C3;R18C5_X04_C3;1;R17C7_F7;;1;R17C7_S13;R17C7_F7_S130;1;R18C7_W27;R18C7_S131_W270;1;R18C5_X04;R18C5_W272_X04;1;R18C5_C1;R18C5_X04_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878294 ] ,
          "attributes": {
            "ROUTING": "R18C5_B3;R18C5_S111_B3;1;R17C5_F7;;1;R17C5_SN10;R17C5_F7_SN10;1;R18C5_B1;R18C5_S111_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878293 ] ,
          "attributes": {
            "ROUTING": "R18C5_X07;R18C5_F6_X07;1;R18C5_A3;R18C5_X07_A3;1;R18C5_F6;;1;R18C5_X03;R18C5_F6_X03;1;R18C5_A1;R18C5_X03_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878290 ] ,
          "attributes": {
            "ROUTING": "R18C5_F1;;1;R18C5_I1MUX0;R18C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878289 ] ,
          "attributes": {
            "ROUTING": "R18C5_F0;;1;R18C5_I0MUX0;R18C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878287 ] ,
          "attributes": {
            "ROUTING": "R17C5_W10;R17C5_F1_W100;1;R17C4_C3;R17C4_W101_C3;1;R17C5_F1;;1;R17C5_X06;R17C5_F1_X06;1;R17C5_A7;R17C5_X06_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878584 ] ,
          "attributes": {
            "ROUTING": "R16C10_F1;;1;R16C10_S21;R16C10_F1_S210;1;R17C10_CE2;R17C10_S211_CE2;1"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878284 ] ,
          "attributes": {
            "ROUTING": "R17C5_N23;R17C5_F3_N230;1;R16C5_X02;R16C5_N231_X02;1;R16C5_C0;R16C5_X02_C0;1;R17C5_F3;;1;R17C5_EW10;R17C5_F3_EW10;1;R17C6_A7;R17C6_E111_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878556 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:179.38-179.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3878281 ] ,
          "attributes": {
            "ROUTING": "R17C5_N25;R17C5_F5_N250;1;R16C5_X06;R16C5_N251_X06;1;R16C5_C4;R16C5_X06_C4;1;R17C5_F5;;1;R17C5_E13;R17C5_F5_E130;1;R17C6_B7;R17C6_E131_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878553 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:179.38-179.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[8]": {
          "hide_name": 0,
          "bits": [ 3878278 ] ,
          "attributes": {
            "ROUTING": "R17C6_SN20;R17C6_F3_SN20;1;R16C6_C3;R16C6_N121_C3;1;R17C6_F3;;1;R17C6_X06;R17C6_F3_X06;1;R17C6_C7;R17C6_X06_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878550 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:179.38-179.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[9]": {
          "hide_name": 0,
          "bits": [ 3878275 ] ,
          "attributes": {
            "ROUTING": "R17C6_N24;R17C6_F4_N240;1;R16C6_C2;R16C6_N241_C2;1;R17C6_F4;;1;R17C6_X07;R17C6_F4_X07;1;R17C6_D7;R17C6_X07_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878549 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:179.38-179.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[10]": {
          "hide_name": 0,
          "bits": [ 3878272 ] ,
          "attributes": {
            "ROUTING": "R17C6_SN10;R17C6_F5_SN10;1;R16C6_C5;R16C6_N111_C5;1;R17C6_F5;;1;R17C6_EW10;R17C6_F5_EW10;1;R17C7_A7;R17C7_E111_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878546 ] ,
          "attributes": {
            "ROUTING": "R16C11_F1;;1;R16C11_S13;R16C11_F1_S130;1;R17C11_A2;R17C11_S131_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:179.38-179.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[11]": {
          "hide_name": 0,
          "bits": [ 3878269 ] ,
          "attributes": {
            "ROUTING": "R17C7_SN20;R17C7_F0_SN20;1;R16C7_C3;R16C7_N121_C3;1;R17C7_F0;;1;R17C7_X05;R17C7_F0_X05;1;R17C7_B7;R17C7_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878544 ] ,
          "attributes": {
            "ROUTING": "R16C11_F2;;1;R16C11_S22;R16C11_F2_S220;1;R17C11_X07;R17C11_S221_X07;1;R17C11_A4;R17C11_X07_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:179.38-179.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[12]": {
          "hide_name": 0,
          "bits": [ 3878266 ] ,
          "attributes": {
            "ROUTING": "R17C7_C5;R17C7_X06_C5;1;R17C7_F1;;1;R17C7_X06;R17C7_F1_X06;1;R17C7_C7;R17C7_X06_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878265 ] ,
          "attributes": {
            "ROUTING": "R17C4_A5;R17C4_X07_A5;1;R17C4_X07;R17C4_F4_X07;1;R17C4_A3;R17C4_X07_A3;1;R16C5_A4;R16C5_E251_A4;1;R16C5_A0;R16C5_E251_A0;1;R16C6_A5;R16C6_E252_A5;1;R16C6_A3;R16C6_E252_A3;1;R17C4_E24;R17C4_F4_E240;1;R17C6_E25;R17C6_E242_E250;1;R17C7_A5;R17C7_E251_A5;1;R16C6_A2;R16C6_E252_A2;1;R17C4_F4;;1;R17C4_SN10;R17C4_F4_SN10;1;R16C4_E25;R16C4_N111_E250;1;R16C6_E25;R16C6_E252_E250;1;R16C7_A3;R16C7_E251_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878542 ] ,
          "attributes": {
            "ROUTING": "R16C11_F3;;1;R16C11_W13;R16C11_F3_W130;1;R16C11_S27;R16C11_W130_S270;1;R17C11_A3;R17C11_S271_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:179.38-179.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878262 ] ,
          "attributes": {
            "ROUTING": "R17C5_EW20;R17C5_F2_EW20;1;R17C4_D1;R17C4_W121_D1;1;R17C5_F2;;1;R17C5_S10;R17C5_F2_S100;1;R18C5_A6;R18C5_S101_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3878540 ] ,
          "attributes": {
            "ROUTING": "R16C11_F4;;1;R16C11_S10;R16C11_F4_S100;1;R17C11_A5;R17C11_S101_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:179.38-179.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878259 ] ,
          "attributes": {
            "ROUTING": "R17C5_S13;R17C5_F4_S130;1;R18C5_W27;R18C5_S131_W270;1;R18C5_D4;R18C5_W270_D4;1;R17C5_F4;;1;R17C5_SN20;R17C5_F4_SN20;1;R18C5_B6;R18C5_S121_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:167.36-167.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[5]": {
          "hide_name": 0,
          "bits": [ 3878256 ] ,
          "attributes": {
            "ROUTING": "R17C5_W22;R17C5_W121_W220;1;R17C4_D2;R17C4_W221_D2;1;R17C6_F0;;1;R17C6_EW20;R17C6_F0_EW20;1;R17C5_D7;R17C5_W121_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878533 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:167.36-167.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[6]": {
          "hide_name": 0,
          "bits": [ 3878253 ] ,
          "attributes": {
            "ROUTING": "R17C4_X06;R17C4_W212_X06;1;R17C4_D0;R17C4_X06_D0;1;R17C6_F1;;1;R17C6_W21;R17C6_F1_W210;1;R17C5_B7;R17C5_W211_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878532 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:167.36-167.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[7]": {
          "hide_name": 0,
          "bits": [ 3878250 ] ,
          "attributes": {
            "ROUTING": "R17C5_S24;R17C5_W101_S240;1;R18C5_D5;R18C5_S241_D5;1;R17C6_F2;;1;R17C6_W10;R17C6_F2_W100;1;R17C5_C7;R17C5_W101_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878249 ] ,
          "attributes": {
            "ROUTING": "R17C2_S13;R17C2_F7_S130;1;R17C2_B2;R17C2_S130_B2;1;R17C4_B0;R17C4_X04_B0;1;R17C4_B1;R17C4_X04_B1;1;R17C4_X04;R17C4_E272_X04;1;R17C4_B2;R17C4_X04_B2;1;R17C4_X08;R17C4_E272_X08;1;R17C4_B4;R17C4_X08_B4;1;R18C5_B5;R18C5_S271_B5;1;R17C2_F7;;1;R17C2_E27;R17C2_F7_E270;1;R17C4_E27;R17C4_E272_E270;1;R17C5_S27;R17C5_E271_S270;1;R18C5_B4;R18C5_S271_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878248 ] ,
          "attributes": {
            "ROUTING": "R17C4_C5;R17C4_W241_C5;1;R18C5_A5;R18C5_X05_A5;1;R18C5_A4;R18C5_X05_A4;1;R16C5_W82;R16C5_N100_W820;1;R16C4_E13;R16C4_E828_E130;1;R16C5_B4;R16C5_E131_B4;1;R16C5_EW10;R16C5_OF2_EW10;1;R16C4_S25;R16C4_W111_S250;1;R17C4_A2;R17C4_S251_A2;1;R16C6_X01;R16C6_E221_X01;1;R16C6_B5;R16C6_X01_B5;1;R17C4_B3;R17C4_X03_B3;1;R17C4_A1;R17C4_X03_A1;1;R16C5_N10;R16C5_OF2_N100;1;R16C5_E22;R16C5_OF2_E220;1;R16C7_X01;R16C7_E222_X01;1;R16C7_B3;R16C7_X01_B3;1;R17C4_X03;R17C4_W241_X03;1;R17C4_A0;R17C4_X03_A0;1;R17C5_W24;R17C5_S101_W240;1;R16C6_B3;R16C6_X01_B3;1;R16C6_B2;R16C6_X01_B2;1;R16C5_S22;R16C5_OF2_S220;1;R16C5_B0;R16C5_S100_B0;1;R18C5_X05;R18C5_S222_X05;1;R16C5_OF2;;1;R16C5_S10;R16C5_OF2_S100;1;R17C5_E20;R17C5_S101_E200;1;R17C7_X01;R17C7_E202_X01;1;R17C7_B5;R17C7_X01_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3878527 ] ,
          "attributes": {
            "ROUTING": "R17C12_F3;;1;R17C12_X06;R17C12_F3_X06;1;R17C12_LSR0;R17C12_X06_LSR0;1"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878245 ] ,
          "attributes": {
            "ROUTING": "R18C4_N20;R18C4_W101_N200;1;R17C4_C7;R17C4_N201_C7;1;R18C5_C4;R18C5_E230_C4;1;R18C5_E23;R18C5_W100_E230;1;R18C5_C5;R18C5_E230_C5;1;R17C4_C2;R17C4_N241_C2;1;R17C4_C1;R17C4_N241_C1;1;R18C5_OF0;;1;R18C5_W10;R18C5_OF0_W100;1;R18C4_N24;R18C4_W101_N240;1;R17C4_C0;R17C4_N241_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3878244 ] ,
          "attributes": {
            "ROUTING": "R17C3_S27;R17C3_F7_S270;1;R18C3_LSR0;R18C3_S271_LSR0;1;R17C3_E13;R17C3_F7_E130;1;R17C4_B7;R17C4_E131_B7;1;R17C3_X08;R17C3_F7_X08;1;R17C3_LSR2;R17C3_X08_LSR2;1;R17C3_F7;;1;R17C3_A6;R17C3_F7_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady": {
          "hide_name": 0,
          "bits": [ 3878241 ] ,
          "attributes": {
            "ROUTING": "R16C4_Q0;;1;R16C4_S10;R16C4_Q0_S100;1;R16C4_N21;R16C4_S100_N210;1;R15C4_CE2;R15C4_N211_CE2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:21.5-21.14"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878239 ] ,
          "attributes": {
            "ROUTING": "R17C4_A7;R17C4_S231_A7;1;R18C4_E23;R18C4_S232_E230;1;R18C5_X06;R18C5_E231_X06;1;R18C5_SEL0;R18C5_X06_SEL0;1;R16C3_EW10;R16C3_F4_EW10;1;R16C4_A0;R16C4_E111_A0;1;R16C3_F4;;1;R16C3_E13;R16C3_F4_E130;1;R16C4_S23;R16C4_E131_S230;1;R17C4_A4;R17C4_S231_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878237 ] ,
          "attributes": {
            "ROUTING": "R17C4_F7;;1;R17C4_N27;R17C4_F7_N270;1;R16C4_X06;R16C4_N271_X06;1;R16C4_CE0;R16C4_X06_CE0;1"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878233 ] ,
          "attributes": {
            "ROUTING": "R14C7_F1;;1;R14C7_I1MUX0;R14C7_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878232 ] ,
          "attributes": {
            "ROUTING": "R14C7_F0;;1;R14C7_I0MUX0;R14C7_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878228 ] ,
          "attributes": {
            "ROUTING": "R14C7_F3;;1;R14C7_I1MUX2;R14C7_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878227 ] ,
          "attributes": {
            "ROUTING": "R14C7_F2;;1;R14C7_I0MUX2;R14C7_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878225 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF0;;1;R14C7_I1MUX1;R14C7_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878224 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF2;;1;R14C7_I0MUX1;R14C7_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3878217 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF1;;1;R14C7_E10;R14C7_OF1_E100;1;R14C8_S20;R14C8_E101_S200;1;R15C8_D1;R15C8_S201_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3878216 ] ,
          "attributes": {
            "ROUTING": "R14C11_F6;;1;R14C11_W26;R14C11_F6_W260;1;R14C9_W27;R14C9_W262_W270;1;R14C8_S27;R14C8_W271_S270;1;R15C8_X04;R15C8_S271_X04;1;R15C8_C1;R15C8_X04_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3878215 ] ,
          "attributes": {
            "ROUTING": "R15C12_F7;;1;R15C12_W13;R15C12_F7_W130;1;R15C11_W23;R15C11_W131_W230;1;R15C9_W23;R15C9_W232_W230;1;R15C8_B1;R15C8_W231_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3878214 ] ,
          "attributes": {
            "ROUTING": "R15C13_F7;;1;R15C13_W27;R15C13_F7_W270;1;R15C11_W22;R15C11_W272_W220;1;R15C9_W22;R15C9_W222_W220;1;R15C8_X01;R15C8_W221_X01;1;R15C8_A1;R15C8_X01_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878211 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_I1MUX0;R15C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878210 ] ,
          "attributes": {
            "ROUTING": "R15C8_F0;;1;R15C8_I0MUX0;R15C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878206 ] ,
          "attributes": {
            "ROUTING": "R15C8_F3;;1;R15C8_I1MUX2;R15C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878205 ] ,
          "attributes": {
            "ROUTING": "R15C8_F2;;1;R15C8_I0MUX2;R15C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878203 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF0;;1;R15C8_I1MUX1;R15C8_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878202 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF2;;1;R15C8_I0MUX1;R15C8_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878198 ] ,
          "attributes": {
            "ROUTING": "R15C8_F5;;1;R15C8_I1MUX4;R15C8_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878197 ] ,
          "attributes": {
            "ROUTING": "R15C8_F4;;1;R15C8_I0MUX4;R15C8_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878193 ] ,
          "attributes": {
            "ROUTING": "R15C8_SEL4;R15C8_X05_SEL4;1;R15C8_SEL6;R15C8_X05_SEL6;1;R15C8_SEL0;R15C8_X05_SEL0;1;R14C10_F6;;1;R14C10_W26;R14C10_F6_W260;1;R14C8_S26;R14C8_W262_S260;1;R15C8_X05;R15C8_S261_X05;1;R15C8_SEL2;R15C8_X05_SEL2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878192 ] ,
          "attributes": {
            "ROUTING": "R15C8_F7;;1;R15C8_I1MUX6;R15C8_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878191 ] ,
          "attributes": {
            "ROUTING": "R15C8_F6;;1;R15C8_I0MUX6;R15C8_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3878189 ] ,
          "attributes": {
            "ROUTING": "R15C8_SEL1;R15C8_X02_SEL1;1;R14C10_F7;;1;R14C10_S13;R14C10_F7_S130;1;R15C10_W23;R15C10_S131_W230;1;R15C8_X02;R15C8_W232_X02;1;R15C8_SEL5;R15C8_X02_SEL5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878188 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF4;;1;R15C8_I1MUX5;R15C8_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878187 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF6;;1;R15C8_I0MUX5;R15C8_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878185 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF1;;1;R15C8_I1MUX3;R15C8_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878184 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF5;;1;R15C8_I0MUX3;R15C8_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I0_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3878182 ] ,
          "attributes": {
            "ROUTING": "R13C10_CE0;R13C10_E212_CE0;1;R13C9_CE2;R13C9_E211_CE2;1;R13C10_CE1;R13C10_E212_CE1;1;R15C9_CE2;R15C9_E211_CE2;1;R13C10_CE2;R13C10_E212_CE2;1;R16C10_N21;R16C10_E212_N210;1;R14C10_E21;R14C10_N212_E210;1;R14C12_E21;R14C12_E212_E210;1;R14C13_CE2;R14C13_E211_CE2;1;R16C8_E21;R16C8_F1_E210;1;R16C10_CE1;R16C10_E212_CE1;1;R15C12_CE0;R15C12_E212_CE0;1;R15C12_CE1;R15C12_E212_CE1;1;R15C12_CE2;R15C12_E212_CE2;1;R13C11_CE2;R13C11_E211_CE2;1;R13C12_CE1;R13C12_E212_CE1;1;R13C11_CE0;R13C11_E211_CE0;1;R15C8_E21;R15C8_N211_E210;1;R15C10_E21;R15C10_E212_E210;1;R15C12_E21;R15C12_E212_E210;1;R15C13_CE0;R15C13_E211_CE0;1;R14C8_CE1;R14C8_N212_CE1;1;R14C8_N21;R14C8_N212_N210;1;R13C8_E21;R13C8_N211_E210;1;R13C10_E21;R13C10_E212_E210;1;R13C11_CE1;R13C11_E211_CE1;1;R16C8_F1;;1;R16C8_N21;R16C8_F1_N210;1;R14C8_CE0;R14C8_N212_CE0;1"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O[1]": {
          "hide_name": 0,
          "bits": [ 3878180 ] ,
          "attributes": {
            "ROUTING": "R16C8_B0;R16C8_S231_B0;1;R15C8_OF3;;1;R15C8_S23;R15C8_OF3_S230;1;R16C8_X02;R16C8_S231_X02;1;R16C8_A1;R16C8_X02_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878178 ] ,
          "attributes": {
            "ROUTING": "R16C8_S20;R16C8_F0_S200;1;R17C8_X07;R17C8_S201_X07;1;R17C8_CE1;R17C8_X07_CE1;1;R16C8_F0;;1;R16C8_SN10;R16C8_F0_SN10;1;R17C8_E21;R17C8_S111_E210;1;R17C9_CE2;R17C9_E211_CE2;1"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O[2]": {
          "hide_name": 0,
          "bits": [ 3878176 ] ,
          "attributes": {
            "ROUTING": "R16C8_C0;R16C8_F6_C0;1;R16C8_F6;;1;R16C8_X07;R16C8_F6_X07;1;R16C8_B1;R16C8_X07_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3878169 ] ,
          "attributes": {
            "ROUTING": "R15C9_OF2;;1;R15C9_I0MUX1;R15C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3878168 ] ,
          "attributes": {
            "ROUTING": "R15C9_F3;;1;R15C9_I1MUX2;R15C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3878167 ] ,
          "attributes": {
            "ROUTING": "R15C9_F2;;1;R15C9_I0MUX2;R15C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3878165 ] ,
          "attributes": {
            "ROUTING": "R15C9_OF0;;1;R15C9_I1MUX1;R15C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": "R15C9_F0;;1;R15C9_I0MUX0;R15C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3878162 ] ,
          "attributes": {
            "ROUTING": "R15C9_F1;;1;R15C9_I1MUX0;R15C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878160 ] ,
          "attributes": {
            "ROUTING": "R14C13_F2;;1;R14C13_D7;R14C13_F2_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878159 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[19]": {
          "hide_name": 0,
          "bits": [ 3878157 ] ,
          "attributes": {
            "ROUTING": "R15C12_X07;R15C12_Q4_X07;1;R15C12_B7;R15C12_X07_B7;1;R15C12_Q4;;1;R15C12_N13;R15C12_Q4_N130;1;R14C12_B2;R14C12_N131_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "txCounter[20]": {
          "hide_name": 0,
          "bits": [ 3878155 ] ,
          "attributes": {
            "ROUTING": "R15C12_X05;R15C12_Q0_X05;1;R15C12_C7;R15C12_X05_C7;1;R15C12_Q0;;1;R15C12_N20;R15C12_Q0_N200;1;R14C12_X01;R14C12_N201_X01;1;R14C12_B3;R14C12_X01_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878154 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[21]": {
          "hide_name": 0,
          "bits": [ 3878151 ] ,
          "attributes": {
            "ROUTING": "R15C12_S13;R15C12_Q3_S130;1;R15C12_D7;R15C12_S130_D7;1;R15C12_Q3;;1;R15C12_N23;R15C12_Q3_N230;1;R14C12_X08;R14C12_N231_X08;1;R14C12_B4;R14C12_X08_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878150 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[22]": {
          "hide_name": 0,
          "bits": [ 3878147 ] ,
          "attributes": {
            "ROUTING": "R15C12_EW10;R15C12_Q1_EW10;1;R15C13_A7;R15C13_E111_A7;1;R15C12_Q1;;1;R15C12_N10;R15C12_Q1_N100;1;R14C12_B5;R14C12_N101_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878146 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[23]": {
          "hide_name": 0,
          "bits": [ 3878143 ] ,
          "attributes": {
            "ROUTING": "R14C13_SN20;R14C13_Q4_SN20;1;R15C13_B7;R15C13_S121_B7;1;R14C13_Q4;;1;R14C13_X07;R14C13_Q4_X07;1;R14C13_B0;R14C13_X07_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878142 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[24]": {
          "hide_name": 0,
          "bits": [ 3878139 ] ,
          "attributes": {
            "ROUTING": "R15C13_C7;R15C13_N130_C7;1;R15C13_Q0;;1;R15C13_N13;R15C13_Q0_N130;1;R14C13_B1;R14C13_N131_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878138 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878136 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878133 ] ,
          "attributes": {
            "ROUTING": "R14C8_W10;R14C8_Q2_W100;1;R14C7_C1;R14C7_W101_C1;1;R14C8_Q2;;1;R14C8_E22;R14C8_Q2_E220;1;R14C9_X01;R14C9_E221_X01;1;R14C9_B3;R14C9_X01_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "txCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878131 ] ,
          "attributes": {
            "ROUTING": "R14C7_SEL2;R14C7_W262_SEL2;1;R14C9_W26;R14C9_S121_W260;1;R14C7_SEL0;R14C7_W262_SEL0;1;R13C9_Q4;;1;R13C9_SN20;R13C9_Q4_SN20;1;R14C9_B5;R14C9_S121_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "txCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878129 ] ,
          "attributes": {
            "ROUTING": "R13C10_S10;R13C10_Q2_S100;1;R14C10_A6;R14C10_S101_A6;1;R13C10_Q2;;1;R13C10_SN20;R13C10_Q2_SN20;1;R14C10_B5;R14C10_S121_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "txCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878127 ] ,
          "attributes": {
            "ROUTING": "R13C11_S13;R13C11_Q2_S130;1;R14C11_W23;R14C11_S131_W230;1;R14C10_B6;R14C10_W231_B6;1;R13C11_Q2;;1;R13C11_SN10;R13C11_Q2_SN10;1;R14C11_B0;R14C11_S111_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878126 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878123 ] ,
          "attributes": {
            "ROUTING": "R13C11_W10;R13C11_Q3_W100;1;R13C10_S20;R13C10_W101_S200;1;R14C10_C6;R14C10_S201_C6;1;R13C11_Q3;;1;R13C11_S23;R13C11_Q3_S230;1;R14C11_B1;R14C11_S231_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878122 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[13]": {
          "hide_name": 0,
          "bits": [ 3878119 ] ,
          "attributes": {
            "ROUTING": "R13C11_EW20;R13C11_Q5_EW20;1;R13C10_S26;R13C10_W121_S260;1;R14C10_D6;R14C10_S261_D6;1;R13C11_Q5;;1;R13C11_S25;R13C11_Q5_S250;1;R14C11_X04;R14C11_S251_X04;1;R14C11_B2;R14C11_X04_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878118 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[14]": {
          "hide_name": 0,
          "bits": [ 3878115 ] ,
          "attributes": {
            "ROUTING": "R14C11_A6;R14C11_S211_A6;1;R13C11_Q1;;1;R13C11_S21;R13C11_Q1_S210;1;R14C11_B3;R14C11_S211_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878114 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[15]": {
          "hide_name": 0,
          "bits": [ 3878111 ] ,
          "attributes": {
            "ROUTING": "R14C11_B6;R14C11_S121_B6;1;R13C11_Q4;;1;R13C11_SN20;R13C11_Q4_SN20;1;R14C11_B4;R14C11_S121_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878110 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[16]": {
          "hide_name": 0,
          "bits": [ 3878107 ] ,
          "attributes": {
            "ROUTING": "R14C11_C6;R14C11_S201_C6;1;R13C11_Q0;;1;R13C11_S20;R13C11_Q0_S200;1;R14C11_X01;R14C11_S201_X01;1;R14C11_B5;R14C11_X01_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878106 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[17]": {
          "hide_name": 0,
          "bits": [ 3878103 ] ,
          "attributes": {
            "ROUTING": "R15C12_SN20;R15C12_Q2_SN20;1;R14C12_W22;R14C12_N121_W220;1;R14C11_D6;R14C11_W221_D6;1;R15C12_Q2;;1;R15C12_SN10;R15C12_Q2_SN10;1;R14C12_W25;R14C12_N111_W250;1;R14C12_B0;R14C12_W250_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878102 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[18]": {
          "hide_name": 0,
          "bits": [ 3878099 ] ,
          "attributes": {
            "ROUTING": "R14C12_S25;R14C12_S111_S250;1;R15C12_X06;R15C12_S251_X06;1;R15C12_A7;R15C12_X06_A7;1;R13C12_Q2;;1;R13C12_SN10;R13C12_Q2_SN10;1;R14C12_B1;R14C12_S111_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878098 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878096 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878093 ] ,
          "attributes": {
            "ROUTING": "R13C10_S13;R13C10_Q1_S130;1;R14C10_C7;R14C10_S131_C7;1;R13C10_Q1;;1;R13C10_S21;R13C10_Q1_S210;1;R14C10_B3;R14C10_S211_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "txCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878091 ] ,
          "attributes": {
            "ROUTING": "R13C10_N13;R13C10_Q5_N130;1;R13C10_S24;R13C10_N130_S240;1;R14C10_D7;R14C10_S241_D7;1;R13C10_Q5;;1;R13C10_S25;R13C10_Q5_S250;1;R14C10_B4;R14C10_S251_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878090 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878088 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878085 ] ,
          "attributes": {
            "ROUTING": "R14C8_EW10;R14C8_Q0_EW10;1;R14C7_B1;R14C7_W111_B1;1;R14C8_Q0;;1;R14C8_E13;R14C8_Q0_E130;1;R14C9_B1;R14C9_E131_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "txCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878083 ] ,
          "attributes": {
            "ROUTING": "R15C9_W25;R15C9_Q5_W250;1;R15C7_N25;R15C7_W252_N250;1;R14C7_A1;R14C7_N251_A1;1;R15C9_Q5;;1;R15C9_N13;R15C9_Q5_N130;1;R14C9_B2;R14C9_N131_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878082 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878080 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878077 ] ,
          "attributes": {
            "ROUTING": "R14C9_W20;R14C9_N101_W200;1;R14C7_D1;R14C7_W202_D1;1;R15C9_Q4;;1;R15C9_N10;R15C9_Q4_N100;1;R14C9_B4;R14C9_N101_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878076 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878074 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878071 ] ,
          "attributes": {
            "ROUTING": "R14C10_W22;R14C10_N222_W220;1;R14C8_W23;R14C8_W222_W230;1;R14C7_X02;R14C7_W231_X02;1;R14C7_SEL1;R14C7_X02_SEL1;1;R16C10_Q2;;1;R16C10_N22;R16C10_Q2_N220;1;R14C10_X07;R14C10_N222_X07;1;R14C10_B0;R14C10_X07_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878070 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878067 ] ,
          "attributes": {
            "ROUTING": "R14C10_S21;R14C10_S111_S210;1;R14C10_A7;R14C10_S210_A7;1;R13C10_Q0;;1;R13C10_SN10;R13C10_Q0_SN10;1;R14C10_B1;R14C10_S111_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878066 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878063 ] ,
          "attributes": {
            "ROUTING": "R14C10_B7;R14C10_E212_B7;1;R14C8_Q1;;1;R14C8_E21;R14C8_Q1_E210;1;R14C10_B2;R14C10_E212_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:106.12-106.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878062 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878060 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878056 ] ,
          "attributes": {
            "ROUTING": "R14C11_SN10;R14C11_F4_SN10;1;R13C11_C4;R13C11_N111_C4;1;R14C11_F4;;1;R14C11_X07;R14C11_F4_X07;1;R14C11_B7;R14C11_X07_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3878526 ] ,
          "attributes": {
            "ROUTING": "R17C10_B7;R17C10_W212_B7;1;R18C12_W22;R18C12_S121_W220;1;R18C11_D6;R18C11_W221_D6;1;R17C12_S21;R17C12_Q1_S210;1;R18C12_B1;R18C12_S211_B1;1;R17C12_SN20;R17C12_Q1_SN20;1;R18C12_W26;R18C12_S121_W260;1;R18C11_C3;R18C11_W261_C3;1;R18C10_X02;R18C10_S211_X02;1;R18C10_C0;R18C10_X02_C0;1;R17C12_Q1;;1;R17C12_W21;R17C12_Q1_W210;1;R17C10_S21;R17C10_W212_S210;1;R18C10_B1;R18C10_S211_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878053 ] ,
          "attributes": {
            "ROUTING": "R14C11_SN20;R14C11_F5_SN20;1;R13C11_C0;R13C11_N121_C0;1;R14C11_F5;;1;R14C11_X08;R14C11_F5_X08;1;R14C11_C7;R14C11_X08_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878524 ] ,
          "attributes": {
            "ROUTING": "R18C12_F1;;1;R18C12_SN10;R18C12_F1_SN10;1;R17C12_A1;R17C12_N111_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:167.36-167.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878050 ] ,
          "attributes": {
            "ROUTING": "R14C12_S20;R14C12_F0_S200;1;R15C12_X01;R15C12_S201_X01;1;R15C12_C2;R15C12_X01_C2;1;R14C12_F0;;1;R14C12_EW20;R14C12_F0_EW20;1;R14C11_D7;R14C11_W121_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": "R17C12_F2;;1;R17C12_S22;R17C12_F2_S220;1;R18C12_X07;R18C12_S221_X07;1;R18C12_LSR2;R18C12_X07_LSR2;1"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878047 ] ,
          "attributes": {
            "ROUTING": "R14C12_SN20;R14C12_F1_SN20;1;R13C12_C2;R13C12_N121_C2;1;R14C12_F1;;1;R14C12_X06;R14C12_F1_X06;1;R14C12_A7;R14C12_X06_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3878520 ] ,
          "attributes": {
            "ROUTING": "R18C12_W25;R18C12_Q5_W250;1;R18C10_N25;R18C10_W252_N250;1;R17C10_X06;R17C10_N251_X06;1;R17C10_C7;R17C10_X06_C7;1;R18C11_W26;R18C11_W121_W260;1;R18C10_SEL0;R18C10_W261_SEL0;1;R18C12_X04;R18C12_Q5_X04;1;R18C12_B2;R18C12_X04_B2;1;R18C12_EW20;R18C12_Q5_EW20;1;R18C11_D3;R18C11_W121_D3;1;R18C12_Q5;;1;R18C12_W10;R18C12_Q5_W100;1;R18C11_C6;R18C11_W101_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878044 ] ,
          "attributes": {
            "ROUTING": "R14C12_S22;R14C12_F2_S220;1;R15C12_C4;R15C12_S221_C4;1;R14C12_F2;;1;R14C12_X05;R14C12_F2_X05;1;R14C12_B7;R14C12_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878518 ] ,
          "attributes": {
            "ROUTING": "R18C12_F2;;1;R18C12_E10;R18C12_F2_E100;1;R18C12_A5;R18C12_E100_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:167.36-167.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R14C12_S23;R14C12_F3_S230;1;R15C12_X02;R15C12_S231_X02;1;R15C12_C0;R15C12_X02_C0;1;R14C12_F3;;1;R14C12_N13;R14C12_F3_N130;1;R14C12_C7;R14C12_N130_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878516 ] ,
          "attributes": {
            "ROUTING": "R17C12_F7;;1;R17C12_X08;R17C12_F7_X08;1;R17C12_LSR2;R17C12_X08_LSR2;1"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878038 ] ,
          "attributes": {
            "ROUTING": "R14C12_S24;R14C12_F4_S240;1;R15C12_C3;R15C12_S241_C3;1;R14C12_F4;;1;R14C12_X07;R14C12_F4_X07;1;R14C12_D7;R14C12_X07_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3878515 ] ,
          "attributes": {
            "ROUTING": "R17C11_W20;R17C11_W101_W200;1;R17C10_X05;R17C10_W201_X05;1;R17C10_C6;R17C10_X05_C6;1;R17C12_SN10;R17C12_Q4_SN10;1;R18C12_B3;R18C12_S111_B3;1;R17C12_Q4;;1;R17C12_W10;R17C12_Q4_W100;1;R17C11_S20;R17C11_W101_S200;1;R18C11_C7;R18C11_S201_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878035 ] ,
          "attributes": {
            "ROUTING": "R14C12_S10;R14C12_F5_S100;1;R15C12_C1;R15C12_S101_C1;1;R14C12_F5;;1;R14C12_EW10;R14C12_F5_EW10;1;R14C13_A7;R14C13_E111_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878513 ] ,
          "attributes": {
            "ROUTING": "R18C12_F3;;1;R18C12_SN20;R18C12_F3_SN20;1;R17C12_A4;R17C12_N121_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:167.36-167.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878032 ] ,
          "attributes": {
            "ROUTING": "R14C9_W21;R14C9_F1_W210;1;R14C8_X02;R14C8_W211_X02;1;R14C8_C0;R14C8_X02_C0;1;R14C9_F1;;1;R14C9_S13;R14C9_F1_S130;1;R15C9_A1;R15C9_S131_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878512 ] ,
          "attributes": {
            "ROUTING": "R17C12_S26;R17C12_F6_S260;1;R18C12_X05;R18C12_S261_X05;1;R18C12_CE2;R18C12_X05_CE2;1;R17C12_CE0;R17C12_X07_CE0;1;R17C12_F6;;1;R17C12_X07;R17C12_F6_X07;1;R17C12_CE2;R17C12_X07_CE2;1"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878028 ] ,
          "attributes": {
            "ROUTING": "R14C9_E13;R14C9_F3_E130;1;R14C9_A6;R14C9_E130_A6;1;R14C9_F3;;1;R14C9_W10;R14C9_F3_W100;1;R14C8_C2;R14C8_W101_C2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878506 ] ,
          "attributes": {
            "ROUTING": "R17C2_F1;;1;R17C2_I1MUX0;R17C2_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878025 ] ,
          "attributes": {
            "ROUTING": "R14C9_W13;R14C9_F5_W130;1;R14C9_B6;R14C9_W130_B6;1;R14C9_F5;;1;R14C9_N13;R14C9_F5_N130;1;R13C9_E23;R13C9_N131_E230;1;R13C9_C4;R13C9_E230_C4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878505 ] ,
          "attributes": {
            "ROUTING": "R17C2_F0;;1;R17C2_I0MUX0;R17C2_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878022 ] ,
          "attributes": {
            "ROUTING": "R14C10_W23;R14C10_F3_W230;1;R14C9_S23;R14C9_W231_S230;1;R14C9_C6;R14C9_S230_C6;1;R14C10_F3;;1;R14C10_SN20;R14C10_F3_SN20;1;R13C10_C1;R13C10_N121_C1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878503 ] ,
          "attributes": {
            "ROUTING": "R17C4_F6;;1;R17C4_N13;R17C4_F6_N130;1;R16C4_E23;R16C4_N131_E230;1;R16C5_B3;R16C5_E231_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878019 ] ,
          "attributes": {
            "ROUTING": "R14C10_W24;R14C10_F4_W240;1;R14C9_X07;R14C9_W241_X07;1;R14C9_D6;R14C9_X07_D6;1;R14C10_F4;;1;R14C10_SN10;R14C10_F4_SN10;1;R13C10_C5;R13C10_N111_C5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878501 ] ,
          "attributes": {
            "ROUTING": "R17C5_F6;;1;R17C5_N10;R17C5_F6_N100;1;R16C5_D3;R16C5_N101_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878015 ] ,
          "attributes": {
            "ROUTING": "R14C10_E10;R14C10_F5_E100;1;R14C11_N24;R14C11_E101_N240;1;R13C11_X03;R13C11_N241_X03;1;R13C11_A7;R13C11_X03_A7;1;R14C10_F5;;1;R14C10_N13;R14C10_F5_N130;1;R13C10_N23;R13C10_N131_N230;1;R13C10_C2;R13C10_N230_C2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878498 ] ,
          "attributes": {
            "ROUTING": "R16C7_F5;;1;R16C7_W25;R16C7_F5_W250;1;R16C5_X04;R16C5_W252_X04;1;R16C5_C3;R16C5_X04_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878012 ] ,
          "attributes": {
            "ROUTING": "R13C11_X07;R13C11_N201_X07;1;R13C11_B7;R13C11_X07_B7;1;R14C11_F0;;1;R14C11_N20;R14C11_F0_N200;1;R13C11_X01;R13C11_N201_X01;1;R13C11_C2;R13C11_X01_C2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878496 ] ,
          "attributes": {
            "ROUTING": "R16C5_F7;;1;R16C5_A3;R16C5_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878009 ] ,
          "attributes": {
            "ROUTING": "R13C11_X08;R13C11_N211_X08;1;R13C11_C7;R13C11_X08_C7;1;R14C11_F1;;1;R14C11_N21;R14C11_F1_N210;1;R13C11_X02;R13C11_N211_X02;1;R13C11_C3;R13C11_X02_C3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878493 ] ,
          "attributes": {
            "ROUTING": "R17C2_C2;R17C2_W220_C2;1;R17C2_C3;R17C2_W220_C3;1;R17C2_W22;R17C2_E100_W220;1;R17C2_E10;R17C2_OF0_E100;1;R17C2_OF0;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878006 ] ,
          "attributes": {
            "ROUTING": "R14C11_N13;R14C11_F2_N130;1;R13C11_D7;R13C11_N131_D7;1;R14C11_F2;;1;R14C11_N22;R14C11_F2_N220;1;R13C11_C5;R13C11_N221_C5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3878492 ] ,
          "attributes": {
            "ROUTING": "R16C2_E10;R16C2_F2_E100;1;R16C3_E20;R16C3_E101_E200;1;R16C5_X05;R16C5_E202_X05;1;R16C5_SEL2;R16C5_X05_SEL2;1;R16C2_F2;;1;R16C2_S13;R16C2_F2_S130;1;R17C2_A2;R17C2_S131_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878003 ] ,
          "attributes": {
            "ROUTING": "R14C11_N23;R14C11_F3_N230;1;R13C11_W23;R13C11_N231_W230;1;R13C11_C1;R13C11_W230_C1;1;R14C11_F3;;1;R14C11_X06;R14C11_F3_X06;1;R14C11_A7;R14C11_X06_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R18C5_F3;;1;R18C5_W13;R18C5_F3_W130;1;R18C4_N27;R18C4_W131_N270;1;R17C4_B5;R17C4_N271_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878000 ] ,
          "attributes": {
            "ROUTING": "R14C13_C4;R14C13_X05_C4;1;R14C13_F0;;1;R14C13_X05;R14C13_F0_X05;1;R14C13_B7;R14C13_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState[0]": {
          "hide_name": 0,
          "bits": [ 3878487 ] ,
          "attributes": {
            "ROUTING": "R17C2_E23;R17C2_Q3_E230;1;R17C3_X02;R17C3_E231_X02;1;R17C3_D7;R17C3_X02_D7;1;R16C3_A0;R16C3_X03_A0;1;R16C3_C4;R16C3_E261_C4;1;R17C2_X02;R17C2_Q3_X02;1;R17C2_A3;R17C2_X02_A3;1;R17C2_X06;R17C2_Q3_X06;1;R17C2_C6;R17C2_X06_C6;1;R17C2_SN20;R17C2_Q3_SN20;1;R16C2_C2;R16C2_N121_C2;1;R17C2_W13;R17C2_Q3_W130;1;R17C2_B7;R17C2_W130_B7;1;R17C2_Q3;;1;R17C2_SEL0;R17C2_X06_SEL0;1;R16C2_E26;R16C2_N121_E260;1;R16C3_X03;R16C3_E261_X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3877997 ] ,
          "attributes": {
            "ROUTING": "R14C13_S10;R14C13_F1_S100;1;R15C13_C0;R15C13_S101_C0;1;R14C13_F1;;1;R14C13_X06;R14C13_F1_X06;1;R14C13_C7;R14C13_X06_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877996 ] ,
          "attributes": {
            "ROUTING": "R15C12_X08;R15C12_E252_X08;1;R15C12_B4;R15C12_X08_B4;1;R13C10_B1;R13C10_X04_B1;1;R13C10_X04;R13C10_N251_X04;1;R13C10_B2;R13C10_X04_B2;1;R15C12_B0;R15C12_X04_B0;1;R15C12_B2;R15C12_X04_B2;1;R14C10_N25;R14C10_N252_N250;1;R13C10_B5;R13C10_N251_B5;1;R15C12_B3;R15C12_X04_B3;1;R15C12_X04;R15C12_E252_X04;1;R15C12_B1;R15C12_X04_B1;1;R16C10_SN10;R16C10_F5_SN10;1;R15C10_E25;R15C10_N111_E250;1;R15C12_E25;R15C12_E252_E250;1;R15C13_X04;R15C13_E251_X04;1;R15C13_B0;R15C13_X04_B0;1;R13C11_B2;R13C11_X04_B2;1;R14C9_N25;R14C9_W251_N250;1;R13C9_B4;R13C9_N251_B4;1;R14C8_B2;R14C8_X04_B2;1;R13C11_B1;R13C11_X04_B1;1;R14C10_W25;R14C10_N252_W250;1;R14C8_X04;R14C8_W252_X04;1;R14C8_B0;R14C8_X04_B0;1;R13C11_B3;R13C11_X04_B3;1;R13C11_X04;R13C11_N251_X04;1;R13C11_B0;R13C11_X04_B0;1;R13C11_B5;R13C11_N251_B5;1;R14C11_N25;R14C11_E251_N250;1;R13C11_B4;R13C11_N251_B4;1;R14C12_N25;R14C12_E252_N250;1;R13C12_X04;R13C12_N251_X04;1;R13C12_B2;R13C12_X04_B2;1;R16C10_F5;;1;R16C10_N25;R16C10_F5_N250;1;R14C10_E25;R14C10_N252_E250;1;R14C12_E20;R14C12_E252_E200;1;R14C13_X01;R14C13_E201_X01;1;R14C13_B4;R14C13_X01_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877995 ] ,
          "attributes": {
            "ROUTING": "R16C10_W10;R16C10_F7_W100;1;R16C9_W24;R16C9_W101_W240;1;R16C8_N24;R16C8_W241_N240;1;R15C8_SEL3;R15C8_N241_SEL3;1;R13C10_A2;R13C10_N271_A2;1;R15C12_A3;R15C12_E272_A3;1;R13C10_A1;R13C10_N271_A1;1;R15C12_A0;R15C12_E272_A0;1;R15C12_A1;R15C12_E272_A1;1;R13C10_X06;R13C10_N271_X06;1;R13C10_A5;R13C10_X06_A5;1;R15C12_A2;R15C12_E272_A2;1;R15C12_A4;R15C12_E272_A4;1;R14C8_A0;R14C8_W272_A0;1;R13C10_W27;R13C10_N271_W270;1;R13C9_A4;R13C9_W271_A4;1;R13C11_A2;R13C11_N272_A2;1;R13C11_X06;R13C11_N272_X06;1;R13C11_A4;R13C11_X06_A4;1;R13C11_A0;R13C11_N272_A0;1;R13C11_A1;R13C11_N272_A1;1;R15C11_N27;R15C11_E271_N270;1;R13C11_A3;R13C11_N272_A3;1;R16C10_N13;R16C10_F7_N130;1;R15C10_E27;R15C10_N131_E270;1;R15C12_E27;R15C12_E272_E270;1;R15C13_A0;R15C13_E271_A0;1;R14C10_N27;R14C10_N272_N270;1;R13C10_E27;R13C10_N271_E270;1;R13C11_A5;R13C11_E271_A5;1;R14C10_W27;R14C10_N272_W270;1;R14C8_A2;R14C8_W272_A2;1;R14C12_E27;R14C12_E272_E270;1;R14C13_A4;R14C13_E271_A4;1;R16C10_F7;;1;R16C10_N27;R16C10_F7_N270;1;R14C10_E27;R14C10_N272_E270;1;R14C12_N27;R14C12_E272_N270;1;R13C12_A2;R13C12_N271_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878454 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:48.30-48.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877991 ] ,
          "attributes": {
            "ROUTING": "R15C9_E25;R15C9_S111_E250;1;R15C9_B5;R15C9_E250_B5;1;R15C9_B1;R15C9_S111_B1;1;R14C9_SN10;R14C9_F2_SN10;1;R14C9_F2;;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState[1]": {
          "hide_name": 0,
          "bits": [ 3878482 ] ,
          "attributes": {
            "ROUTING": "R16C3_X08;R16C3_E271_X08;1;R16C3_D0;R16C3_X08_D0;1;R17C2_EW20;R17C2_Q2_EW20;1;R17C3_C7;R17C3_E121_C7;1;R17C2_X01;R17C2_Q2_X01;1;R17C2_B3;R17C2_X01_B3;1;R17C2_X05;R17C2_Q2_X05;1;R17C2_B6;R17C2_X05_B6;1;R17C2_C7;R17C2_N130_C7;1;R16C2_E27;R16C2_N131_E270;1;R16C3_A4;R16C3_E271_A4;1;R17C2_N13;R17C2_Q2_N130;1;R16C2_B2;R16C2_N131_B2;1;R17C2_Q2;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877987 ] ,
          "attributes": {
            "ROUTING": "R14C9_SN20;R14C9_F4_SN20;1;R15C9_B4;R15C9_S121_B4;1;R14C9_F4;;1;R14C9_S10;R14C9_F4_S100;1;R15C9_C1;R15C9_S101_C1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878455 ] ,
          "attributes": {
            "ROUTING": "R16C5_X01;R16C5_Q0_X01;1;R16C5_A7;R16C5_X01_A7;1;R16C5_Q0;;1;R16C5_SN10;R16C5_Q0_SN10;1;R17C5_B3;R17C5_S111_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[5]": {
          "hide_name": 0,
          "bits": [ 3877983 ] ,
          "attributes": {
            "ROUTING": "R14C10_S20;R14C10_F0_S200;1;R16C10_X01;R16C10_S202_X01;1;R16C10_B2;R16C10_X01_B2;1;R15C9_SEL1;R15C9_X03_SEL1;1;R14C10_F0;;1;R14C9_S24;R14C9_W101_S240;1;R14C10_W10;R14C10_F0_W100;1;R15C9_X03;R15C9_S241_X03;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState[2]": {
          "hide_name": 0,
          "bits": [ 3878478 ] ,
          "attributes": {
            "ROUTING": "R17C2_W10;R17C2_Q5_W100;1;R17C2_D1;R17C2_W100_D1;1;R16C3_X02;R16C3_E211_X02;1;R16C3_C0;R16C3_X02_C0;1;R17C2_A6;R17C2_E130_A6;1;R17C2_EW10;R17C2_Q5_EW10;1;R17C3_A7;R17C3_E111_A7;1;R16C2_A2;R16C2_N111_A2;1;R17C2_E13;R17C2_Q5_E130;1;R17C2_A7;R17C2_E130_A7;1;R17C2_Q5;;1;R17C2_SN10;R17C2_Q5_SN10;1;R16C2_E21;R16C2_N111_E210;1;R16C3_B4;R16C3_E211_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877979 ] ,
          "attributes": {
            "ROUTING": "R14C10_N21;R14C10_F1_N210;1;R13C10_B0;R13C10_N211_B0;1;R14C10_F1;;1;R14C10_EW20;R14C10_F1_EW20;1;R14C9_S22;R14C9_W121_S220;1;R15C9_D1;R15C9_S221_D1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878457 ] ,
          "attributes": {
            "ROUTING": "R17C4_S21;R17C4_Q1_S210;1;R17C4_A6;R17C4_S210_A6;1;R17C4_Q1;;1;R17C4_E21;R17C4_Q1_E210;1;R17C5_B2;R17C5_E211_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[4]": {
          "hide_name": 0,
          "bits": [ 3877975 ] ,
          "attributes": {
            "ROUTING": "R15C9_SEL2;R15C9_X05_SEL2;1;R14C10_W13;R14C10_F2_W130;1;R14C9_W23;R14C9_W131_W230;1;R14C8_B1;R14C8_W231_B1;1;R15C9_SEL0;R15C9_X05_SEL0;1;R14C10_F2;;1;R14C10_S10;R14C10_F2_S100;1;R15C10_W20;R15C10_S101_W200;1;R15C9_X05;R15C9_W201_X05;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:152.18-152.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878475 ] ,
          "attributes": {
            "ROUTING": "R17C2_CE2;R17C2_X08_CE2;1;R17C4_F5;;1;R17C4_W25;R17C4_F5_W250;1;R17C2_X08;R17C2_W252_X08;1;R17C2_CE1;R17C2_X08_CE1;1"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O[3]": {
          "hide_name": 0,
          "bits": [ 3877971 ] ,
          "attributes": {
            "ROUTING": "R15C10_SN20;R15C10_OF7_SN20;1;R16C10_W22;R16C10_S121_W220;1;R16C8_D0;R16C8_W222_D0;1;R15C9_A4;R15C9_W131_A4;1;R15C10_S27;R15C10_OF7_S270;1;R16C10_A2;R16C10_S271_A2;1;R15C10_W13;R15C10_OF7_W130;1;R15C9_A5;R15C9_W131_A5;1;R15C10_N27;R15C10_OF7_N270;1;R13C10_A0;R13C10_N272_A0;1;R15C10_OF7;;1;R15C10_W27;R15C10_OF7_W270;1;R15C8_N27;R15C8_W272_N270;1;R14C8_A1;R14C8_N271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877967 ] ,
          "attributes": {
            "ROUTING": "R15C10_F1;;1;R15C10_I1MUX0;R15C10_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877966 ] ,
          "attributes": {
            "ROUTING": "R15C10_F0;;1;R15C10_I0MUX0;R15C10_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877962 ] ,
          "attributes": {
            "ROUTING": "R15C10_F3;;1;R15C10_I1MUX2;R15C10_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877961 ] ,
          "attributes": {
            "ROUTING": "R15C10_F2;;1;R15C10_I0MUX2;R15C10_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877959 ] ,
          "attributes": {
            "ROUTING": "R15C10_OF0;;1;R15C10_I1MUX1;R15C10_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877958 ] ,
          "attributes": {
            "ROUTING": "R15C10_OF2;;1;R15C10_I0MUX1;R15C10_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877954 ] ,
          "attributes": {
            "ROUTING": "R15C10_F5;;1;R15C10_I1MUX4;R15C10_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877953 ] ,
          "attributes": {
            "ROUTING": "R15C10_F4;;1;R15C10_I0MUX4;R15C10_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877949 ] ,
          "attributes": {
            "ROUTING": "R15C10_F7;;1;R15C10_I1MUX6;R15C10_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877948 ] ,
          "attributes": {
            "ROUTING": "R15C10_F6;;1;R15C10_I0MUX6;R15C10_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877946 ] ,
          "attributes": {
            "ROUTING": "R15C10_OF4;;1;R15C10_I1MUX5;R15C10_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877945 ] ,
          "attributes": {
            "ROUTING": "R15C10_OF6;;1;R15C10_I0MUX5;R15C10_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877941 ] ,
          "attributes": {
            "ROUTING": "R15C11_F1;;1;R15C11_I1MUX0;R15C11_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877940 ] ,
          "attributes": {
            "ROUTING": "R15C11_F0;;1;R15C11_I0MUX0;R15C11_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877936 ] ,
          "attributes": {
            "ROUTING": "R15C11_F3;;1;R15C11_I1MUX2;R15C11_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877935 ] ,
          "attributes": {
            "ROUTING": "R15C11_F2;;1;R15C11_I0MUX2;R15C11_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877933 ] ,
          "attributes": {
            "ROUTING": "R15C11_OF0;;1;R15C11_I1MUX1;R15C11_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877932 ] ,
          "attributes": {
            "ROUTING": "R15C11_OF2;;1;R15C11_I0MUX1;R15C11_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877928 ] ,
          "attributes": {
            "ROUTING": "R15C11_F5;;1;R15C11_I1MUX4;R15C11_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877927 ] ,
          "attributes": {
            "ROUTING": "R15C11_F4;;1;R15C11_I0MUX4;R15C11_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877923 ] ,
          "attributes": {
            "ROUTING": "R15C11_F7;;1;R15C11_I1MUX6;R15C11_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877922 ] ,
          "attributes": {
            "ROUTING": "R15C11_F6;;1;R15C11_I0MUX6;R15C11_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877920 ] ,
          "attributes": {
            "ROUTING": "R15C11_OF4;;1;R15C11_I1MUX5;R15C11_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877919 ] ,
          "attributes": {
            "ROUTING": "R15C11_OF6;;1;R15C11_I0MUX5;R15C11_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3877917 ] ,
          "attributes": {
            "ROUTING": "R15C11_OF3;;1;R15C10_I0MUX7;R15C10_OF3_DUMMY_I0MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3877916 ] ,
          "attributes": {
            "ROUTING": "R15C11_OF1;;1;R15C11_I1MUX3;R15C11_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3877915 ] ,
          "attributes": {
            "ROUTING": "R15C11_OF5;;1;R15C11_I0MUX3;R15C11_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 3877913 ] ,
          "attributes": {
            "ROUTING": "R15C10_OF3;;1;R15C10_I1MUX7;R15C10_OF3_DUMMY_I1MUX7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 3877912 ] ,
          "attributes": {
            "ROUTING": "R15C10_OF1;;1;R15C10_I1MUX3;R15C10_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 3877911 ] ,
          "attributes": {
            "ROUTING": "R15C10_OF5;;1;R15C10_I0MUX3;R15C10_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877909 ] ,
          "attributes": {
            "ROUTING": "R16C10_B0;R16C10_X07_B0;1;R17C8_SN10;R17C8_Q2_SN10;1;R16C8_C6;R16C8_N111_C6;1;R17C8_W10;R17C8_Q2_W100;1;R17C8_D0;R17C8_W100_D0;1;R17C8_X01;R17C8_Q2_X01;1;R17C8_C1;R17C8_X01_C1;1;R17C9_X01;R17C9_E221_X01;1;R17C9_C1;R17C9_X01_C1;1;R17C9_X05;R17C9_E221_X05;1;R17C9_C7;R17C9_X05_C7;1;R17C8_E22;R17C8_Q2_E220;1;R17C10_X01;R17C10_E222_X01;1;R17C10_A6;R17C10_X01_A6;1;R16C10_A5;R16C10_X07_A5;1;R17C8_Q2;;1;R17C8_SN20;R17C8_Q2_SN20;1;R16C8_E26;R16C8_N121_E260;1;R16C10_X07;R16C10_E262_X07;1;R16C10_B7;R16C10_X07_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:105.11-105.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877906 ] ,
          "attributes": {
            "ROUTING": "R17C12_A2;R17C12_E251_A2;1;R17C11_A7;R17C11_E252_A7;1;R16C10_X02;R16C10_E231_X02;1;R16C10_A0;R16C10_X02_A0;1;R17C12_A3;R17C12_E251_A3;1;R17C11_E25;R17C11_E252_E250;1;R17C12_A7;R17C12_E251_A7;1;R16C9_W23;R16C9_N131_W230;1;R16C8_B6;R16C8_W231_B6;1;R17C9_X04;R17C9_Q5_X04;1;R17C9_B1;R17C9_X04_B1;1;R17C9_X08;R17C9_Q5_X08;1;R17C9_B7;R17C9_X08_B7;1;R17C10_X08;R17C10_E251_X08;1;R17C10_B6;R17C10_X08_B6;1;R17C8_A1;R17C8_W251_A1;1;R17C9_W25;R17C9_Q5_W250;1;R17C8_X04;R17C8_W251_X04;1;R17C8_B0;R17C8_X04_B0;1;R16C10_A7;R16C10_X06_A7;1;R16C10_B5;R16C10_E231_B5;1;R16C10_X06;R16C10_E231_X06;1;R17C9_N13;R17C9_Q5_N130;1;R16C9_E23;R16C9_N131_E230;1;R17C9_Q5;;1;R17C9_E25;R17C9_Q5_E250;1;R17C11_S25;R17C11_E252_S250;1;R18C11_X04;R18C11_S251_X04;1;R18C11_D7;R18C11_X04_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:105.11-105.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2[4]": {
          "hide_name": 0,
          "bits": [ 3877903 ] ,
          "attributes": {
            "ROUTING": "R15C9_S27;R15C9_W272_S270;1;R16C9_X06;R16C9_S271_X06;1;R16C9_D1;R16C9_X06_D1;1;R15C10_SEL6;R15C10_X08_SEL6;1;R15C10_SEL2;R15C10_X08_SEL2;1;R15C10_SEL4;R15C10_X08_SEL4;1;R15C11_SEL2;R15C11_X08_SEL2;1;R15C11_SEL0;R15C11_X08_SEL0;1;R15C11_SEL4;R15C11_X08_SEL4;1;R15C11_S27;R15C11_S272_S270;1;R16C11_B6;R16C11_S271_B6;1;R15C11_W27;R15C11_S272_W270;1;R15C10_X08;R15C10_W271_X08;1;R15C10_SEL0;R15C10_X08_SEL0;1;R13C11_F7;;1;R13C11_S27;R13C11_F7_S270;1;R15C11_X08;R15C11_S272_X08;1;R15C11_SEL6;R15C11_X08_SEL6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877901 ] ,
          "attributes": {
            "ROUTING": "R15C9_E10;R15C9_OF1_E100;1;R15C9_S22;R15C9_E100_S220;1;R16C9_X01;R16C9_S221_X01;1;R16C9_C1;R16C9_X01_C1;1;R15C11_S21;R15C11_E212_S210;1;R16C11_A6;R16C11_S211_A6;1;R15C9_OF1;;1;R15C9_E21;R15C9_OF1_E210;1;R15C11_X02;R15C11_E212_X02;1;R15C11_D5;R15C11_X02_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": "R16C11_W23;R16C11_S231_W230;1;R16C9_B1;R16C9_W232_B1;1;R15C11_S23;R15C11_S131_S230;1;R16C11_E23;R16C11_S231_E230;1;R16C12_X02;R16C12_E231_X02;1;R16C12_C0;R16C12_X02_C0;1;R14C11_F7;;1;R14C11_S13;R14C11_F7_S130;1;R15C11_C5;R15C11_S131_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877897 ] ,
          "attributes": {
            "ROUTING": "R16C12_W27;R16C12_S271_W270;1;R16C10_W27;R16C10_W272_W270;1;R16C9_A1;R16C9_W271_A1;1;R16C12_B0;R16C12_X04_B0;1;R15C12_S27;R15C12_S131_S270;1;R16C12_X04;R16C12_S271_X04;1;R14C12_F7;;1;R14C12_S13;R14C12_F7_S130;1;R15C12_W23;R15C12_S131_W230;1;R15C11_B5;R15C11_W231_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877893 ] ,
          "attributes": {
            "ROUTING": "R16C9_F1;;1;R16C9_I1MUX0;R16C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877892 ] ,
          "attributes": {
            "ROUTING": "R16C9_F0;;1;R16C9_I0MUX0;R16C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R16C9_F3;;1;R16C9_I1MUX2;R16C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877887 ] ,
          "attributes": {
            "ROUTING": "R16C9_F2;;1;R16C9_I0MUX2;R16C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877885 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF0;;1;R16C9_I1MUX1;R16C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877884 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF2;;1;R16C9_I0MUX1;R16C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877880 ] ,
          "attributes": {
            "ROUTING": "R16C9_F5;;1;R16C9_I1MUX4;R16C9_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877879 ] ,
          "attributes": {
            "ROUTING": "R16C9_F4;;1;R16C9_I0MUX4;R16C9_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2[5]": {
          "hide_name": 0,
          "bits": [ 3877875 ] ,
          "attributes": {
            "ROUTING": "R16C9_SEL4;R16C9_X05_SEL4;1;R16C9_SEL0;R16C9_X05_SEL0;1;R16C9_SEL2;R16C9_X05_SEL2;1;R15C10_SEL1;R15C10_S261_SEL1;1;R15C11_SEL5;R15C11_S261_SEL5;1;R14C10_S26;R14C10_E261_S260;1;R15C10_SEL5;R15C10_S261_SEL5;1;R15C11_SEL1;R15C11_S261_SEL1;1;R14C9_S26;R14C9_F6_S260;1;R16C9_X05;R16C9_S262_X05;1;R16C9_SEL6;R16C9_X05_SEL6;1;R14C9_F6;;1;R14C9_E26;R14C9_F6_E260;1;R14C11_S26;R14C11_E262_S260;1;R16C11_X05;R16C11_S262_X05;1;R16C11_C6;R16C11_X05_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877873 ] ,
          "attributes": {
            "ROUTING": "R16C9_F7;;1;R16C9_I1MUX6;R16C9_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R16C9_F6;;1;R16C9_I0MUX6;R16C9_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877870 ] ,
          "attributes": {
            "ROUTING": "R16C9_SEL1;R16C9_X03_SEL1;1;R16C9_SEL5;R16C9_X03_SEL5;1;R16C12_A0;R16C12_E210_A0;1;R16C12_E21;R16C12_S211_E210;1;R15C11_W24;R15C11_W212_W240;1;R15C9_S24;R15C9_W242_S240;1;R15C12_S21;R15C12_W211_S210;1;R16C9_X03;R16C9_S241_X03;1;R14C13_F7;;1;R14C13_SN10;R14C13_F7_SN10;1;R15C13_W21;R15C13_S111_W210;1;R15C11_X06;R15C11_W212_X06;1;R15C11_A5;R15C11_X06_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877868 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF4;;1;R16C9_I1MUX5;R16C9_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877867 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF6;;1;R16C9_I0MUX5;R16C9_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877865 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF1;;1;R16C9_I1MUX3;R16C9_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877864 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF5;;1;R16C9_I0MUX3;R16C9_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877862 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF3;;1;R16C9_N10;R16C9_OF3_N100;1;R16C9_S20;R16C9_N100_S200;1;R17C9_D3;R17C9_S201_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877861 ] ,
          "attributes": {
            "ROUTING": "R17C9_N21;R17C9_F1_N210;1;R16C9_X02;R16C9_N211_X02;1;R16C9_SEL3;R16C9_X02_SEL3;1;R17C9_B3;R17C9_F1_B3;1;R17C9_F1;;1;R17C9_X06;R17C9_F1_X06;1;R17C9_A4;R17C9_X06_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877859 ] ,
          "attributes": {
            "ROUTING": "R17C9_X02;R17C9_W231_X02;1;R17C9_A3;R17C9_X02_A3;1;R17C9_B4;R17C9_W231_B4;1;R17C10_F3;;1;R17C10_W23;R17C10_F3_W230;1;R17C8_X02;R17C8_W232_X02;1;R17C8_A0;R17C8_X02_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877857 ] ,
          "attributes": {
            "ROUTING": "R17C11_CE2;R17C11_X06_CE2;1;R17C9_F3;;1;R17C9_E23;R17C9_F3_E230;1;R17C11_X06;R17C11_E232_X06;1;R17C11_CE1;R17C11_X06_CE1;1"
          }
        },
        "btn1_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 3877855 ] ,
          "attributes": {
            "ROUTING": "R16C10_N20;R16C10_F0_N200;1;R15C10_X01;R15C10_N201_X01;1;R15C10_SEL3;R15C10_X01_SEL3;1;R16C10_X05;R16C10_F0_X05;1;R16C10_C6;R16C10_X05_C6;1;R16C10_F0;;1;R16C10_N10;R16C10_F0_N100;1;R15C10_E24;R15C10_N101_E240;1;R15C11_SEL3;R15C11_E241_SEL3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 3877851 ] ,
          "attributes": {
            "ROUTING": "R16C10_B1;R16C10_N211_B1;1;R17C10_N21;R17C10_E111_N210;1;R16C10_A6;R16C10_N211_A6;1;R16C9_W20;R16C9_N101_W200;1;R16C8_D6;R16C8_W201_D6;1;R16C10_N24;R16C10_E241_N240;1;R15C10_X03;R15C10_N241_X03;1;R15C10_SEL7;R15C10_X03_SEL7;1;R17C9_A1;R17C9_X03_A1;1;R17C9_X03;R17C9_Q4_X03;1;R17C9_A7;R17C9_X03_A7;1;R17C9_W10;R17C9_Q4_W100;1;R17C8_C0;R17C8_W101_C0;1;R17C9_EW10;R17C9_Q4_EW10;1;R17C8_B1;R17C8_W111_B1;1;R16C10_C5;R16C10_E241_C5;1;R17C9_Q4;;1;R17C9_N10;R17C9_Q4_N100;1;R16C9_E24;R16C9_N101_E240;1;R16C10_C7;R16C10_E241_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:105.11-105.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3877849 ] ,
          "attributes": {
            "ROUTING": "R16C10_X03;R16C10_F6_X03;1;R16C10_A1;R16C10_X03_A1;1;R17C11_LSR1;R17C11_X05_LSR1;1;R17C10_W26;R17C10_S121_W260;1;R17C9_C3;R17C9_W261_C3;1;R16C10_F6;;1;R17C10_E22;R17C10_S121_E220;1;R17C11_X05;R17C11_E221_X05;1;R16C10_SN20;R16C10_F6_SN20;1;R17C11_LSR2;R17C11_X05_LSR2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3877846 ] ,
          "attributes": {
            "ROUTING": "R16C8_E27;R16C8_S271_E270;1;R16C10_X08;R16C10_E272_X08;1;R16C10_B6;R16C10_X08_B6;1;R16C8_X06;R16C8_S271_X06;1;R16C8_A6;R16C8_X06_A6;1;R1C2_F6;;1;R1C2_E26;R1C2_F6_E260;1;R1C4_E26;R1C4_E262_E260;1;R1C6_E27;R1C6_E262_E270;1;R1C8_S27;R1C8_E272_S270;1;R3C8_S22;R3C8_S272_S220;1;R5C8_S22;R5C8_S222_S220;1;R7C8_S23;R7C8_S222_S230;1;R9C8_S23;R9C8_S232_S230;1;R11C8_S26;R11C8_S232_S260;1;R13C8_S27;R13C8_S262_S270;1;R15C8_S27;R15C8_S272_S270;1;R16C8_A0;R16C8_S271_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878602 ] ,
          "attributes": {
            "ROUTING": "R18C10_F0;;1;R18C10_I0MUX0;R18C10_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "blink_state_LUT2_I1_F_DFFR_RESET_Q[0]": {
          "hide_name": 0,
          "bits": [ 3877839 ] ,
          "attributes": {
            "ROUTING": "R23C1_S20;R23C1_S202_S200;1;R25C1_D1;R25C1_S202_D1;1;R21C1_S20;R21C1_S252_S200;1;R22C1_D1;R22C1_S201_D1;1;R21C1_X08;R21C1_S252_X08;1;R21C1_D1;R21C1_X08_D1;1;R15C1_A0;R15C1_W252_A0;1;R17C1_S25;R17C1_S252_S250;1;R19C1_S25;R19C1_S252_S250;1;R21C1_S25;R21C1_S252_S250;1;R23C1_S25;R23C1_S252_S250;1;R25C1_S20;R25C1_S252_S200;1;R26C1_D1;R26C1_S201_D1;1;R15C4_Q3;;1;R15C4_EW10;R15C4_Q3_EW10;1;R15C3_W25;R15C3_W111_W250;1;R15C1_S25;R15C1_W252_S250;1;R16C1_X06;R16C1_S251_X06;1;R16C1_D1;R16C1_X06_D1;1"
          }
        },
        "blink_state_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 3877836 ] ,
          "attributes": {
            "ROUTING": "R15C5_F6;;1;R15C5_S10;R15C5_F6_S100;1;R15C5_W21;R15C5_S100_W210;1;R15C4_LSR1;R15C4_W211_LSR1;1"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3877831 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3877827 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877822 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877819 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3877815 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877811 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3877809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3877808 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877805 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877803 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3877802 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877799 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3877798 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877795 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3877794 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3877790 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3877787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3877786 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3877783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3877782 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3877779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3877778 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3877775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3877774 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3877771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3877770 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3877767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3877766 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877763 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877762 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877760 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3877757 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3877756 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3877753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3877752 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3877749 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3877748 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3877745 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3877744 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3877741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3877737 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3877736 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3877733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3877732 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3877728 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3877725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3877724 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877719 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3877718 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877715 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3877714 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3877712 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3877709 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3877708 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877697 ] ,
          "attributes": {
            "ROUTING": "R13C8_F7;;1;R13C8_EW20;R13C8_F7_EW20;1;R13C7_D6;R13C7_W121_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877696 ] ,
          "attributes": {
            "ROUTING": "R13C9_F6;;1;R13C9_W26;R13C9_F6_W260;1;R13C7_C6;R13C7_W262_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877695 ] ,
          "attributes": {
            "ROUTING": "R13C6_F7;;1;R13C6_E13;R13C6_F7_E130;1;R13C7_B6;R13C7_E131_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877694 ] ,
          "attributes": {
            "ROUTING": "R13C7_F7;;1;R13C7_A6;R13C7_F7_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877692 ] ,
          "attributes": {
            "ROUTING": "R13C4_F6;;1;R13C4_EW20;R13C4_F6_EW20;1;R13C5_E22;R13C5_E121_E220;1;R13C6_D6;R13C6_E221_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877691 ] ,
          "attributes": {
            "ROUTING": "R13C5_F6;;1;R13C5_EW20;R13C5_F6_EW20;1;R13C6_C6;R13C6_E121_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877690 ] ,
          "attributes": {
            "ROUTING": "R12C6_F7;;1;R12C6_S27;R12C6_F7_S270;1;R13C6_B6;R13C6_S271_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877689 ] ,
          "attributes": {
            "ROUTING": "R12C6_F6;;1;R12C6_S10;R12C6_F6_S100;1;R13C6_A6;R13C6_S101_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877682 ] ,
          "attributes": {
            "ROUTING": "R14C6_X04;R14C6_N251_X04;1;R14C6_D5;R14C6_X04_D5;1;R15C6_N25;R15C6_E252_N250;1;R14C6_X06;R14C6_N251_X06;1;R14C6_C7;R14C6_X06_C7;1;R15C4_E25;R15C4_Q5_E250;1;R15C5_A6;R15C5_E251_A6;1;R15C4_Q5;;1;R15C4_N13;R15C4_Q5_N130;1;R15C4_A3;R15C4_N130_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:25.11-25.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877680 ] ,
          "attributes": {
            "ROUTING": "R14C6_X05;R14C6_S241_X05;1;R14C6_C5;R14C6_X05_C5;1;R13C9_F3;;1;R13C9_W10;R13C9_F3_W100;1;R13C8_W24;R13C8_W101_W240;1;R13C6_S24;R13C6_W242_S240;1;R14C6_D7;R14C6_S241_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:94.13-94.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877678 ] ,
          "attributes": {
            "ROUTING": "R14C6_B5;R14C6_W211_B5;1;R13C7_F6;;1;R13C7_SN10;R13C7_F6_SN10;1;R14C7_W21;R14C7_S111_W210;1;R14C6_B7;R14C6_W211_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877677 ] ,
          "attributes": {
            "ROUTING": "R14C6_A7;R14C6_S101_A7;1;R13C6_F6;;1;R13C6_S10;R13C6_F6_S100;1;R14C6_A5;R14C6_S101_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state": {
          "hide_name": 0,
          "bits": [ 3877675 ] ,
          "attributes": {
            "ROUTING": "R14C5_SN20;R14C5_Q2_SN20;1;R15C5_B6;R15C5_S121_B6;1;R14C5_Q2;;1;R14C5_X05;R14C5_Q2_X05;1;R14C5_A2;R14C5_X05_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:24.5-24.16"
          }
        },
        "rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878459 ] ,
          "attributes": {
            "ROUTING": "R17C7_X04;R17C7_Q5_X04;1;R17C7_B1;R17C7_X04_B1;1;R17C7_Q5;;1;R17C7_SN10;R17C7_Q5_SN10;1;R16C7_C5;R16C7_N111_C5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "blink_state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877673 ] ,
          "attributes": {
            "ROUTING": "R14C6_F5;;1;R14C6_W25;R14C6_F5_W250;1;R14C5_X08;R14C5_W251_X08;1;R14C5_CE1;R14C5_X08_CE1;1"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3877669 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3877668 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877665 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877662 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877659 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877654 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877651 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877645 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877642 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877639 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877636 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877633 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877630 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877627 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877622 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877619 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877616 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877613 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877610 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877604 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3877601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3877595 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3877592 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3877589 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3877587 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877584 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878654 ] ,
          "attributes": {
            "ROUTING": "R17C7_C1;R17C7_N220_C1;1;R14C11_C5;R14C11_S220_C5;1;R12C4_C1;R12C4_X04_C1;1;R14C12_C2;R14C12_X04_C2;1;R13C8_C5;R13C8_S220_C5;1;R12C5_D0;R12C5_X08_D0;1;R12C6_D3;R12C6_X08_D3;1;R13C7_C3;R13C7_X04_C3;1;R13C4_C0;R13C4_N220_C0;1;R13C6_S20;R13C6_VCC_S200;1;R13C6_A5;R13C6_S200_A5;1;R17C3_C2;R17C3_W220_C2;1;R16C11_D1;R16C11_X08_D1;1;R13C6_C4;R13C6_X08_C4;1;R12C4_A1;R12C4_X03_A1;1;R13C4_N22;R13C4_VCC_N220;1;R13C4_C1;R13C4_N220_C1;1;R13C6_E20;R13C6_VCC_E200;1;R13C6_A3;R13C6_E200_A3;1;R12C5_D4;R12C5_W270_D4;1;R13C5_N20;R13C5_VCC_N200;1;R13C5_A1;R13C5_N200_A1;1;R12C7_C4;R12C7_X08_C4;1;R13C7_C2;R13C7_X04_C2;1;R14C11_C3;R14C11_W220_C3;1;R12C4_D3;R12C4_X03_D3;1;R14C9_C3;R14C9_X04_C3;1;R12C8_D2;R12C8_X08_D2;1;R14C10_C2;R14C10_X04_C2;1;R17C5_D2;R17C5_X03_D2;1;R16C11_D2;R16C11_X08_D2;1;R13C5_C1;R13C5_N220_C1;1;R16C11_C2;R16C11_X04_C2;1;R14C13_D2;R14C13_X03_D2;1;R14C11_D0;R14C11_X03_D0;1;R12C8_C0;R12C8_X04_C0;1;R13C4_C4;R13C4_S220_C4;1;R17C3_D3;R17C3_X03_D3;1;R17C6_C1;R17C6_X04_C1;1;R14C10_C3;R14C10_X04_C3;1;R14C12_D5;R14C12_X04_D5;1;R12C8_D4;R12C8_X07_D4;1;R17C6_D3;R17C6_X08_D3;1;R17C7_D2;R17C7_X03_D2;1;R16C11_C3;R16C11_X04_C3;1;R17C5_D3;R17C5_X03_D3;1;R14C10_C4;R14C10_X08_C4;1;R14C13_C2;R14C13_X04_C2;1;R13C7_C4;R13C7_X08_C4;1;R13C4_C2;R13C4_W220_C2;1;R14C9_C4;R14C9_X08_C4;1;R14C12_D4;R14C12_X04_D4;1;R16C11_C4;R16C11_X08_C4;1;R17C3_D2;R17C3_X03_D2;1;R14C11_D4;R14C11_W270_D4;1;R17C6_D0;R17C6_X08_D0;1;R13C9_C2;R13C9_X04_C2;1;R17C6_D5;R17C6_X04_D5;1;R16C11_D4;R16C11_X04_D4;1;R13C5_C2;R13C5_W220_C2;1;R17C5_D4;R17C5_X04_D4;1;R14C10_D2;R14C10_X08_D2;1;R17C5_D1;R17C5_X08_D1;1;R17C5_D5;R17C5_X04_D5;1;R16C11_C1;R16C11_X04_C1;1;R14C9_D2;R14C9_X08_D2;1;R17C6_C3;R17C6_X04_C3;1;R12C8_D0;R12C8_X08_D0;1;R14C10_C1;R14C10_X04_C1;1;R14C11_C0;R14C11_N241_C0;1;R12C8_C2;R12C8_X04_C2;1;R14C9_D1;R14C9_X08_D1;1;R14C12_C4;R14C12_S201_C4;1;R17C5_C0;R17C5_X04_C0;1;R14C11_W22;R14C11_VCC_W220;1;R14C11_C2;R14C11_W220_C2;1;R12C7_C2;R12C7_W220_C2;1;R1C1_W26;R1C1_VCC_W260;1;R1C1_C4;R1C1_E261_C4;1;R17C5_C5;R17C5_X08_C5;1;R13C8_S22;R13C8_VCC_S220;1;R13C8_C4;R13C8_S220_C4;1;R16C11_X04;R16C11_VCC_X04;1;R16C11_C0;R16C11_X04_C0;1;R14C13_C1;R14C13_X04_C1;1;R12C6_D5;R12C6_X04_D5;1;R13C6_C0;R13C6_X04_C0;1;R17C7_W22;R17C7_VCC_W220;1;R17C7_C2;R17C7_W220_C2;1;R13C4_S22;R13C4_VCC_S220;1;R13C4_C5;R13C4_S220_C5;1;R12C7_D0;R12C7_X08_D0;1;R13C8_C1;R13C8_X04_C1;1;R12C9_D2;R12C9_X08_D2;1;R13C7_C1;R13C7_X04_C1;1;R12C4_D1;R12C4_X03_D1;1;R12C7_C0;R12C7_N220_C0;1;R13C12_S20;R13C12_VCC_S200;1;R14C12_C5;R14C12_S201_C5;1;R12C4_C0;R12C4_X04_C0;1;R18C12_D2;R18C12_X03_D2;1;R18C12_X03;R18C12_VCC_X03;1;R18C12_A1;R18C12_X03_A1;1;R12C6_D4;R12C6_X04_D4;1;R12C5_D2;R12C5_X08_D2;1;R12C7_D3;R12C7_X08_D3;1;R14C12_D0;R14C12_X03_D0;1;R14C13_D1;R14C13_X03_D1;1;R14C9_C1;R14C9_X04_C1;1;R13C4_W22;R13C4_VCC_W220;1;R13C4_C3;R13C4_W220_C3;1;R14C10_D1;R14C10_X08_D1;1;R14C11_W27;R14C11_VCC_W270;1;R14C11_D5;R14C11_W270_D5;1;R12C4_D4;R12C4_X04_D4;1;R12C6_C2;R12C6_X04_C2;1;R18C12_C2;R18C12_S241_C2;1;R12C5_D1;R12C5_X08_D1;1;R17C6_C4;R17C6_X08_C4;1;R12C9_D0;R12C9_X08_D0;1;R18C12_D3;R18C12_X08_D3;1;R12C4_C2;R12C4_X04_C2;1;R12C6_D0;R12C6_X08_D0;1;R14C12_C3;R14C12_X04_C3;1;R12C7_W22;R12C7_VCC_W220;1;R12C7_C3;R12C7_W220_C3;1;R12C8_C3;R12C8_X04_C3;1;R14C13_X04;R14C13_VCC_X04;1;R14C13_C0;R14C13_X04_C0;1;R14C11_D1;R14C11_X03_D1;1;R13C8_C0;R13C8_X04_C0;1;R17C3_W22;R17C3_VCC_W220;1;R17C3_C3;R17C3_W220_C3;1;R13C5_N22;R13C5_VCC_N220;1;R13C5_C0;R13C5_N220_C0;1;R12C8_D1;R12C8_X08_D1;1;R14C11_D2;R14C11_X03_D2;1;R17C7_D1;R17C7_X03_D1;1;R14C12_C0;R14C12_X04_C0;1;R12C9_C1;R12C9_E261_C1;1;R12C8_X04;R12C8_VCC_X04;1;R12C8_C1;R12C8_X04_C1;1;R12C5_C0;R12C5_N261_C0;1;R17C5_C2;R17C5_X04_C2;1;R17C6_D1;R17C6_X08_D1;1;R13C5_C4;R13C5_X08_C4;1;R14C10_D3;R14C10_X08_D3;1;R13C6_C1;R13C6_X04_C1;1;R17C6_C2;R17C6_X04_C2;1;R17C5_X03;R17C5_VCC_X03;1;R17C5_A1;R17C5_X03_A1;1;R13C9_C1;R13C9_X04_C1;1;R14C12_X04;R14C12_VCC_X04;1;R14C12_C1;R14C12_X04_C1;1;R12C7_D4;R12C7_X07_D4;1;R13C5_N26;R13C5_VCC_N260;1;R12C5_C1;R12C5_N261_C1;1;R13C6_C3;R13C6_X04_C3;1;R12C5_C2;R12C5_W220_C2;1;R12C6_C5;R12C6_X08_C5;1;R12C8_D3;R12C8_X08_D3;1;R12C7_N22;R12C7_VCC_N220;1;R12C7_C1;R12C7_N220_C1;1;R14C10_D0;R14C10_X08_D0;1;R14C11_S22;R14C11_VCC_S220;1;R14C11_C4;R14C11_S220_C4;1;R13C8_C3;R13C8_X04_C3;1;R14C9_D3;R14C9_X08_D3;1;R14C11_X03;R14C11_VCC_X03;1;R14C11_D3;R14C11_X03_D3;1;R12C4_C4;R12C4_S220_C4;1;R13C5_X08;R13C5_VCC_X08;1;R13C5_C5;R13C5_X08_C5;1;R14C10_D5;R14C10_X04_D5;1;R12C6_D1;R12C6_X08_D1;1;R14C12_D2;R14C12_X03_D2;1;R12C5_C5;R12C5_X08_C5;1;R12C6_C3;R12C6_X04_C3;1;R13C8_X04;R13C8_VCC_X04;1;R13C8_C2;R13C8_X04_C2;1;R12C8_E26;R12C8_VCC_E260;1;R12C9_C0;R12C9_E261_C0;1;R14C9_C0;R14C9_X04_C0;1;R17C5_C3;R17C5_X04_C3;1;R18C12_C0;R18C12_N220_C0;1;R17C6_C0;R17C6_X04_C0;1;R17C12_S24;R17C12_VCC_S240;1;R18C12_C3;R18C12_S241_C3;1;R17C3_X03;R17C3_VCC_X03;1;R17C3_D1;R17C3_X03_D1;1;R14C10_X08;R14C10_VCC_X08;1;R14C10_C5;R14C10_X08_C5;1;R12C4_S22;R12C4_VCC_S220;1;R12C4_C5;R12C4_S220_C5;1;R17C3_C1;R17C3_N220_C1;1;R12C4_X04;R12C4_VCC_X04;1;R12C4_C3;R12C4_X04_C3;1;R14C13_X03;R14C13_VCC_X03;1;R14C13_D0;R14C13_X03_D0;1;R13C7_X08;R13C7_VCC_X08;1;R13C7_C5;R13C7_X08_C5;1;R12C7_X07;R12C7_VCC_X07;1;R12C7_D5;R12C7_X07_D5;1;R13C7_X07;R13C7_VCC_X07;1;R13C7_A2;R13C7_X07_A2;1;R14C9_D4;R14C9_X04_D4;1;R14C9_D5;R14C9_X04_D5;1;R13C5_X07;R13C5_VCC_X07;1;R13C5_A4;R13C5_X07_A4;1;R17C3_N22;R17C3_VCC_N220;1;R17C3_C0;R17C3_N220_C0;1;R12C6_C0;R12C6_X04_C0;1;R17C6_D2;R17C6_X08_D2;1;R12C4_X07;R12C4_VCC_X07;1;R12C4_D5;R12C4_X07_D5;1;R12C5_W22;R12C5_VCC_W220;1;R12C5_C3;R12C5_W220_C3;1;R12C9_W22;R12C9_VCC_W220;1;R12C9_C2;R12C9_W220_C2;1;R12C9_X08;R12C9_VCC_X08;1;R12C9_D1;R12C9_X08_D1;1;R14C9_X08;R14C9_VCC_X08;1;R14C9_C5;R14C9_X08_C5;1;R12C8_C4;R12C8_X08_C4;1;R14C10_C0;R14C10_X04_C0;1;R13C7_X04;R13C7_VCC_X04;1;R13C7_C0;R13C7_X04_C0;1;R13C7_A1;R13C7_X03_A1;1;R12C6_X04;R12C6_VCC_X04;1;R12C6_C1;R12C6_X04_C1;1;R12C8_X07;R12C8_VCC_X07;1;R12C8_D5;R12C8_X07_D5;1;R12C5_C4;R12C5_X08_C4;1;R12C5_W27;R12C5_VCC_W270;1;R12C5_D5;R12C5_W270_D5;1;R13C9_X04;R13C9_VCC_X04;1;R13C9_C0;R13C9_X04_C0;1;R12C5_X08;R12C5_VCC_X08;1;R12C5_D3;R12C5_X08_D3;1;R18C12_N22;R18C12_VCC_N220;1;R18C12_C1;R18C12_N220_C1;1;R14C10_X04;R14C10_VCC_X04;1;R14C10_D4;R14C10_X04_D4;1;R17C5_X08;R17C5_VCC_X08;1;R17C5_C4;R17C5_X08_C4;1;R14C12_X03;R14C12_VCC_X03;1;R14C12_D1;R14C12_X03_D1;1;R12C6_C4;R12C6_X08_C4;1;R12C6_X08;R12C6_VCC_X08;1;R12C6_D2;R12C6_X08_D2;1;R17C6_X08;R17C6_VCC_X08;1;R17C6_C5;R17C6_X08_C5;1;R15C11_N24;R15C11_VCC_N240;1;R14C11_C1;R14C11_N241_C1;1;R12C8_X08;R12C8_VCC_X08;1;R12C8_C5;R12C8_X08_C5;1;R13C5_W22;R13C5_VCC_W220;1;R13C5_C3;R13C5_W220_C3;1;R16C11_N20;R16C11_VCC_N200;1;R16C11_A1;R16C11_N200_A1;1;R14C9_X03;R14C9_VCC_X03;1;R14C9_A1;R14C9_X03_A1;1;R18C12_X08;R18C12_VCC_X08;1;R18C12_D1;R18C12_X08_D1;1;R13C6_X08;R13C6_VCC_X08;1;R13C6_C5;R13C6_X08_C5;1;R12C7_C5;R12C7_X08_C5;1;R17C6_X04;R17C6_VCC_X04;1;R17C6_D4;R17C6_X04_D4;1;R17C7_N22;R17C7_VCC_N220;1;R17C7_C0;R17C7_N220_C0;1;R13C7_X03;R13C7_VCC_X03;1;R13C7_A0;R13C7_X03_A0;1;R12C4_X03;R12C4_VCC_X03;1;R12C4_D2;R12C4_X03_D2;1;R14C9_X04;R14C9_VCC_X04;1;R14C9_C2;R14C9_X04_C2;1;R17C5_X04;R17C5_VCC_X04;1;R17C5_C1;R17C5_X04_C1;1;R16C11_X08;R16C11_VCC_X08;1;R16C11_D3;R16C11_X08_D3;1;R17C3_A1;R17C3_X03_A1;1;R14C12_D3;R14C12_X03_D3;1;R13C6_X04;R13C6_VCC_X04;1;R13C6_C2;R13C6_X04_C2;1;R17C7_X03;R17C7_VCC_X03;1;R17C7_D0;R17C7_X03_D0;1;R12C7_D2;R12C7_X08_D2;1;VCC;;1;R12C7_X08;R12C7_VCC_X08;1;R12C7_D1;R12C7_X08_D1;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878652 ] ,
          "attributes": {
            "ROUTING": "R12C4_A4;R12C4_W210_A4;1;R13C7_D1;R13C7_E270_D1;1;R13C6_D3;R13C6_S270_D3;1;R17C3_A2;R17C3_N210_A2;1;R13C5_D4;R13C5_W270_D4;1;R13C8_A1;R13C8_E271_A1;1;R13C8_A5;R13C8_W210_A5;1;R13C4_A5;R13C4_W210_A5;1;R12C4_W21;R12C4_VSS_W210;1;R12C4_A5;R12C4_W210_A5;1;R13C5_A3;R13C5_N210_A3;1;R13C8_D0;R13C8_E270_D0;1;R12C7_A5;R12C7_W210_A5;1;R13C8_A0;R13C8_E271_A0;1;R14C11_A4;R14C11_W210_A4;1;R12C9_A0;R12C9_E210_A0;1;R17C6_A5;R17C6_N231_A5;1;R17C5_A5;R17C5_W210_A5;1;R12C5_A3;R12C5_N210_A3;1;R12C5_A4;R12C5_W210_A4;1;R16C11_A2;R16C11_N210_A2;1;R14C10_A0;R14C10_E271_A0;1;R17C9_E27;R17C9_VSS_E270;1;R17C10_LSR2;R17C10_E271_LSR2;1;R13C7_D2;R13C7_S270_D2;1;R13C5_D0;R13C5_E270_D0;1;R13C6_W21;R13C6_VSS_W210;1;R13C6_A4;R13C6_W210_A4;1;R14C12_A3;R14C12_N210_A3;1;R13C6_A1;R13C6_E210_A1;1;R17C6_A3;R17C6_N210_A3;1;R14C12_A4;R14C12_W210_A4;1;R13C8_D3;R13C8_X06_D3;1;R12C7_A1;R12C7_E210_A1;1;R14C11_A1;R14C11_E210_A1;1;R12C6_A0;R12C6_E210_A0;1;R14C9_X06;R14C9_S271_X06;1;R14C9_A4;R14C9_X06_A4;1;R14C10_A2;R14C10_E271_A2;1;R13C6_D5;R13C6_W270_D5;1;R13C5_D3;R13C5_S270_D3;1;R18C6_N23;R18C6_VSS_N230;1;R17C6_A4;R17C6_N231_A4;1;R13C7_E27;R13C7_VSS_E270;1;R13C7_D0;R13C7_E270_D0;1;R13C6_D0;R13C6_E270_D0;1;R12C4_A3;R12C4_N210_A3;1;R13C6_E21;R13C6_VSS_E210;1;R13C6_A0;R13C6_E210_A0;1;R14C10_A5;R14C10_W210_A5;1;R14C13_A0;R14C13_E210_A0;1;R18C12_A3;R18C12_N210_A3;1;R14C10_W21;R14C10_VSS_W210;1;R14C10_A4;R14C10_W210_A4;1;R13C5_N21;R13C5_VSS_N210;1;R13C5_A2;R13C5_N210_A2;1;R13C4_D3;R13C4_S270_D3;1;R12C6_A5;R12C6_W210_A5;1;R12C5_N21;R12C5_VSS_N210;1;R12C5_A2;R12C5_N210_A2;1;R17C7_A1;R17C7_E210_A1;1;R13C4_D5;R13C4_W270_D5;1;R17C5_W21;R17C5_VSS_W210;1;R17C5_A4;R17C5_W210_A4;1;R12C8_A0;R12C8_E210_A0;1;R14C12_W27;R14C12_VSS_W270;1;R14C11_A3;R14C11_W271_A3;1;R14C12_N21;R14C12_VSS_N210;1;R14C12_A2;R14C12_N210_A2;1;R13C4_A2;R13C4_N210_A2;1;R13C8_A2;R13C8_N210_A2;1;R12C5_A1;R12C5_E210_A1;1;R12C8_A4;R12C8_W210_A4;1;R13C7_D4;R13C7_W270_D4;1;R12C7_A3;R12C7_N251_A3;1;R13C9_N21;R13C9_VSS_N210;1;R13C9_A2;R13C9_N210_A2;1;R13C6_W27;R13C6_VSS_W270;1;R13C6_D4;R13C6_W270_D4;1;R13C4_E27;R13C4_VSS_E270;1;R13C4_D1;R13C4_E270_D1;1;R17C7_S25;R17C7_VSS_S250;1;R17C7_B2;R17C7_S250_B2;1;R14C10_A1;R14C10_E271_A1;1;R13C5_E21;R13C5_VSS_E210;1;R13C5_A0;R13C5_E210_A0;1;R13C9_W21;R13C9_VSS_W210;1;R13C8_X06;R13C8_W211_X06;1;R13C8_D2;R13C8_X06_D2;1;R14C11_E21;R14C11_VSS_E210;1;R14C11_A0;R14C11_E210_A0;1;R13C5_W27;R13C5_VSS_W270;1;R13C5_D5;R13C5_W270_D5;1;R14C9_A3;R14C9_N210_A3;1;R12C6_A3;R12C6_N210_A3;1;R14C12_A1;R14C12_E271_A1;1;R14C12_A0;R14C12_E271_A0;1;R17C7_E21;R17C7_VSS_E210;1;R17C7_A0;R17C7_E210_A0;1;R14C12_W21;R14C12_VSS_W210;1;R14C12_A5;R14C12_W210_A5;1;R17C7_N21;R17C7_VSS_N210;1;R17C7_A2;R17C7_N210_A2;1;R12C8_A2;R12C8_N210_A2;1;R14C9_E27;R14C9_VSS_E270;1;R14C10_A3;R14C10_E271_A3;1;R13C9_A0;R13C9_E210_A0;1;R17C3_N21;R17C3_VSS_N210;1;R17C3_A3;R17C3_N210_A3;1;R13C8_D4;R13C8_W270_D4;1;R13C9_D1;R13C9_E270_D1;1;R12C6_E21;R12C6_VSS_E210;1;R12C6_A1;R12C6_E210_A1;1;R14C9_N21;R14C9_VSS_N210;1;R14C9_A2;R14C9_N210_A2;1;R13C8_N21;R13C8_VSS_N210;1;R13C8_A3;R13C8_N210_A3;1;R14C13_E21;R14C13_VSS_E210;1;R14C13_A1;R14C13_E210_A1;1;R17C5_A2;R17C5_N210_A2;1;R13C5_W21;R13C5_VSS_W210;1;R13C5_A5;R13C5_W210_A5;1;R13C4_W21;R13C4_VSS_W210;1;R13C4_A4;R13C4_W210_A4;1;R12C5_E21;R12C5_VSS_E210;1;R12C5_A0;R12C5_E210_A0;1;R12C7_E21;R12C7_VSS_E210;1;R12C7_A0;R12C7_E210_A0;1;R13C7_A5;R13C7_W210_A5;1;R13C5_E27;R13C5_VSS_E270;1;R13C5_D1;R13C5_E270_D1;1;R12C4_N21;R12C4_VSS_N210;1;R12C4_A2;R12C4_N210_A2;1;R13C6_N21;R13C6_VSS_N210;1;R13C6_A2;R13C6_N210_A2;1;R14C12_W23;R14C12_VSS_W230;1;R14C11_X02;R14C11_W231_X02;1;R14C11_A2;R14C11_X02_A2;1;R13C7_S27;R13C7_VSS_S270;1;R13C7_D3;R13C7_S270_D3;1;R18C12_N21;R18C12_VSS_N210;1;R18C12_A2;R18C12_N210_A2;1;R13C7_N21;R13C7_VSS_N210;1;R13C7_A3;R13C7_N210_A3;1;R14C13_S25;R14C13_VSS_S250;1;R14C13_B2;R14C13_S250_B2;1;R12C7_W21;R12C7_VSS_W210;1;R12C7_A4;R12C7_W210_A4;1;R13C4_N21;R13C4_VSS_N210;1;R13C4_A3;R13C4_N210_A3;1;R13C8_W21;R13C8_VSS_W210;1;R13C8_A4;R13C8_W210_A4;1;R14C13_N21;R14C13_VSS_N210;1;R14C13_A2;R14C13_N210_A2;1;R17C5_N21;R17C5_VSS_N210;1;R17C5_A3;R17C5_N210_A3;1;R12C9_A1;R12C9_E210_A1;1;R13C5_S27;R13C5_VSS_S270;1;R13C5_D2;R13C5_S270_D2;1;R13C4_E21;R13C4_VSS_E210;1;R13C4_A1;R13C4_E210_A1;1;R15C9_N23;R15C9_VSS_N230;1;R14C9_A5;R14C9_N231_A5;1;R12C8_E21;R12C8_VSS_E210;1;R12C8_A1;R12C8_E210_A1;1;R12C6_N21;R12C6_VSS_N210;1;R12C6_A2;R12C6_N210_A2;1;R16C11_N21;R16C11_VSS_N210;1;R16C11_A3;R16C11_N210_A3;1;R13C8_W27;R13C8_VSS_W270;1;R13C8_D5;R13C8_W270_D5;1;R13C9_E27;R13C9_VSS_E270;1;R13C9_D0;R13C9_E270_D0;1;R12C9_E21;R12C9_VSS_E210;1;R14C11_E27;R14C11_VSS_E270;1;R12C5_W21;R12C5_VSS_W210;1;R12C5_A5;R12C5_W210_A5;1;R17C6_A1;R17C6_E210_A1;1;R13C7_N25;R13C7_VSS_N250;1;R12C7_A2;R12C7_N251_A2;1;R12C8_W21;R12C8_VSS_W210;1;R12C8_A5;R12C8_W210_A5;1;R13C8_E27;R13C8_VSS_E270;1;R13C8_D1;R13C8_E270_D1;1;R13C4_W27;R13C4_VSS_W270;1;R13C4_D4;R13C4_W270_D4;1;R16C11_W21;R16C11_VSS_W210;1;R16C11_A4;R16C11_W210_A4;1;R12C8_N21;R12C8_VSS_N210;1;R12C8_A3;R12C8_N210_A3;1;R13C9_S27;R13C9_VSS_S270;1;R13C9_D2;R13C9_S270_D2;1;R13C6_E27;R13C6_VSS_E270;1;R13C6_D1;R13C6_E270_D1;1;R14C11_W21;R14C11_VSS_W210;1;R14C11_A5;R14C11_W210_A5;1;R13C6_S27;R13C6_VSS_S270;1;R13C6_D2;R13C6_S270_D2;1;R13C9_E21;R13C9_VSS_E210;1;R13C9_A1;R13C9_E210_A1;1;R12C6_W21;R12C6_VSS_W210;1;R12C6_A4;R12C6_W210_A4;1;R13C7_W27;R13C7_VSS_W270;1;R13C7_D5;R13C7_W270_D5;1;R12C9_N21;R12C9_VSS_N210;1;R12C9_A2;R12C9_N210_A2;1;R17C6_N21;R17C6_VSS_N210;1;R17C6_A2;R17C6_N210_A2;1;R13C7_W21;R13C7_VSS_W210;1;R13C7_A4;R13C7_W210_A4;1;R13C4_S27;R13C4_VSS_S270;1;R13C4_D2;R13C4_S270_D2;1;VSS;;1;R17C6_E21;R17C6_VSS_E210;1;R17C6_A0;R17C6_E210_A0;1"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877571 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877569 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[22]": {
          "hide_name": 0,
          "bits": [ 3877566 ] ,
          "attributes": {
            "ROUTING": "R12C7_S22;R12C7_S121_S220;1;R13C7_X01;R13C7_S221_X01;1;R13C7_B5;R13C7_X01_B5;1;R12C7_S26;R12C7_S121_S260;1;R13C7_X05;R13C7_S261_X05;1;R13C7_C7;R13C7_X05_C7;1;R11C7_Q2;;1;R11C7_SN20;R11C7_Q2_SN20;1;R12C7_B5;R12C7_S121_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3877565 ] ,
          "attributes": {
            "ROUTING": "R12C7_F5;;1;R12C7_N25;R12C7_F5_N250;1;R11C7_A2;R11C7_N251_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[23]": {
          "hide_name": 0,
          "bits": [ 3877563 ] ,
          "attributes": {
            "ROUTING": "R13C8_W20;R13C8_S202_W200;1;R13C7_D7;R13C7_W201_D7;1;R11C8_S20;R11C8_Q0_S200;1;R13C8_X07;R13C8_S202_X07;1;R13C8_B0;R13C8_X07_B0;1;R11C8_Q0;;1;R11C8_SN10;R11C8_Q0_SN10;1;R12C8_B0;R12C8_S111_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3877562 ] ,
          "attributes": {
            "ROUTING": "R12C8_F0;;1;R12C8_N10;R12C8_F0_N100;1;R11C8_N20;R11C8_N101_N200;1;R11C8_A0;R11C8_N200_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[24]": {
          "hide_name": 0,
          "bits": [ 3877560 ] ,
          "attributes": {
            "ROUTING": "R14C8_SN20;R14C8_Q4_SN20;1;R13C8_A7;R13C8_N121_A7;1;R13C8_X05;R13C8_N241_X05;1;R13C8_B1;R13C8_X05_B1;1;R14C8_Q4;;1;R14C8_N24;R14C8_Q4_N240;1;R12C8_X05;R12C8_N242_X05;1;R12C8_B1;R12C8_X05_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3877559 ] ,
          "attributes": {
            "ROUTING": "R12C8_F1;;1;R12C8_S21;R12C8_F1_S210;1;R14C8_A4;R14C8_S212_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[25]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": "R13C8_B2;R13C8_S212_B2;1;R13C8_X08;R13C8_S212_X08;1;R13C8_B7;R13C8_X08_B7;1;R11C8_Q1;;1;R11C8_S21;R11C8_Q1_S210;1;R12C8_B2;R12C8_S211_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[25]": {
          "hide_name": 0,
          "bits": [ 3877556 ] ,
          "attributes": {
            "ROUTING": "R12C8_F2;;1;R12C8_N22;R12C8_F2_N220;1;R11C8_X01;R11C8_N221_X01;1;R11C8_A1;R11C8_X01_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[26]": {
          "hide_name": 0,
          "bits": [ 3877554 ] ,
          "attributes": {
            "ROUTING": "R12C8_S20;R12C8_S101_S200;1;R13C8_C7;R13C8_S201_C7;1;R12C8_S24;R12C8_S101_S240;1;R13C8_X03;R13C8_S241_X03;1;R13C8_B3;R13C8_X03_B3;1;R11C8_Q5;;1;R11C8_S10;R11C8_Q5_S100;1;R12C8_W24;R12C8_S101_W240;1;R12C8_B3;R12C8_W240_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[26]": {
          "hide_name": 0,
          "bits": [ 3877553 ] ,
          "attributes": {
            "ROUTING": "R12C8_F3;;1;R12C8_SN20;R12C8_F3_SN20;1;R11C8_A5;R11C8_N121_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[27]": {
          "hide_name": 0,
          "bits": [ 3877551 ] ,
          "attributes": {
            "ROUTING": "R12C8_S26;R12C8_S121_S260;1;R13C8_D7;R13C8_S261_D7;1;R12C8_S22;R12C8_S121_S220;1;R13C8_X01;R13C8_S221_X01;1;R13C8_B4;R13C8_X01_B4;1;R11C8_Q3;;1;R11C8_SN20;R11C8_Q3_SN20;1;R12C8_B4;R12C8_S121_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[27]": {
          "hide_name": 0,
          "bits": [ 3877550 ] ,
          "attributes": {
            "ROUTING": "R12C8_F4;;1;R12C8_SN10;R12C8_F4_SN10;1;R11C8_A3;R11C8_N111_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[0]": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R12C4_E23;R12C4_E131_E230;1;R12C6_X02;R12C6_E232_X02;1;R12C6_D6;R12C6_X02_D6;1;R12C4_S23;R12C4_E131_S230;1;R13C4_B1;R13C4_S231_B1;1;R12C3_Q4;;1;R12C3_E13;R12C3_Q4_E130;1;R12C4_B1;R12C4_E131_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877547 ] ,
          "attributes": {
            "ROUTING": "R12C4_F1;;1;R12C4_W13;R12C4_F1_W130;1;R12C3_A4;R12C3_W131_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[1]": {
          "hide_name": 0,
          "bits": [ 3877545 ] ,
          "attributes": {
            "ROUTING": "R11C4_S20;R11C4_Q0_S200;1;R13C4_X01;R13C4_S202_X01;1;R13C4_A6;R13C4_X01_A6;1;R12C4_S25;R12C4_S111_S250;1;R13C4_X04;R13C4_S251_X04;1;R13C4_B2;R13C4_X04_B2;1;R11C4_Q0;;1;R11C4_SN10;R11C4_Q0_SN10;1;R12C4_B2;R12C4_S111_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877544 ] ,
          "attributes": {
            "ROUTING": "R12C4_F2;;1;R12C4_SN10;R12C4_F2_SN10;1;R11C4_A0;R11C4_N111_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[28]": {
          "hide_name": 0,
          "bits": [ 3877542 ] ,
          "attributes": {
            "ROUTING": "R12C9_S10;R12C9_Q4_S100;1;R13C9_A6;R13C9_S101_A6;1;R12C8_S25;R12C8_W111_S250;1;R13C8_B5;R13C8_S251_B5;1;R12C9_Q4;;1;R12C9_EW10;R12C9_Q4_EW10;1;R12C8_B5;R12C8_W111_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[28]": {
          "hide_name": 0,
          "bits": [ 3877541 ] ,
          "attributes": {
            "ROUTING": "R12C8_F5;;1;R12C8_EW10;R12C8_F5_EW10;1;R12C9_A4;R12C9_E111_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[2]": {
          "hide_name": 0,
          "bits": [ 3877539 ] ,
          "attributes": {
            "ROUTING": "R13C4_B3;R13C4_S211_B3;1;R12C4_S21;R12C4_E211_S210;1;R13C4_X08;R13C4_S211_X08;1;R13C4_B6;R13C4_X08_B6;1;R12C3_Q1;;1;R12C3_E21;R12C3_Q1_E210;1;R12C4_B3;R12C4_E211_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877538 ] ,
          "attributes": {
            "ROUTING": "R12C4_F3;;1;R12C4_W23;R12C4_F3_W230;1;R12C3_X02;R12C3_W231_X02;1;R12C3_A1;R12C3_X02_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[3]": {
          "hide_name": 0,
          "bits": [ 3877536 ] ,
          "attributes": {
            "ROUTING": "R11C4_S13;R11C4_Q1_S130;1;R12C4_S27;R12C4_S131_S270;1;R13C4_B4;R13C4_S271_B4;1;R13C4_X06;R13C4_S212_X06;1;R13C4_C6;R13C4_X06_C6;1;R11C4_Q1;;1;R11C4_S21;R11C4_Q1_S210;1;R12C4_X08;R12C4_S211_X08;1;R12C4_B4;R12C4_X08_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877535 ] ,
          "attributes": {
            "ROUTING": "R12C4_F4;;1;R12C4_N24;R12C4_F4_N240;1;R11C4_X03;R11C4_N241_X03;1;R11C4_A1;R11C4_X03_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[4]": {
          "hide_name": 0,
          "bits": [ 3877533 ] ,
          "attributes": {
            "ROUTING": "R13C4_X03;R13C4_S261_X03;1;R13C4_B5;R13C4_X03_B5;1;R12C4_S26;R12C4_S121_S260;1;R13C4_D6;R13C4_S261_D6;1;R11C4_Q4;;1;R11C4_SN20;R11C4_Q4_SN20;1;R12C4_B5;R12C4_S121_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877532 ] ,
          "attributes": {
            "ROUTING": "R12C4_F5;;1;R12C4_SN20;R12C4_F5_SN20;1;R11C4_A4;R11C4_N121_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[5]": {
          "hide_name": 0,
          "bits": [ 3877530 ] ,
          "attributes": {
            "ROUTING": "R13C5_X05;R13C5_S222_X05;1;R13C5_B0;R13C5_X05_B0;1;R13C5_X03;R13C5_S222_X03;1;R13C5_A6;R13C5_X03_A6;1;R11C5_Q2;;1;R11C5_S22;R11C5_Q2_S220;1;R12C5_X07;R12C5_S221_X07;1;R12C5_B0;R12C5_X07_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3877529 ] ,
          "attributes": {
            "ROUTING": "R12C5_F0;;1;R12C5_N20;R12C5_F0_N200;1;R11C5_X07;R11C5_N201_X07;1;R11C5_A2;R11C5_X07_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[6]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": "R12C5_E25;R12C5_N252_E250;1;R12C6_A7;R12C6_E251_A7;1;R14C5_N13;R14C5_Q5_N130;1;R13C5_B1;R13C5_N131_B1;1;R14C5_Q5;;1;R14C5_N25;R14C5_Q5_N250;1;R12C5_X04;R12C5_N252_X04;1;R12C5_B1;R12C5_X04_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3877526 ] ,
          "attributes": {
            "ROUTING": "R12C5_F1;;1;R12C5_S21;R12C5_F1_S210;1;R14C5_A5;R14C5_S212_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[7]": {
          "hide_name": 0,
          "bits": [ 3877524 ] ,
          "attributes": {
            "ROUTING": "R13C5_B2;R13C5_S212_B2;1;R11C5_S13;R11C5_Q1_S130;1;R12C5_S27;R12C5_S131_S270;1;R13C5_B6;R13C5_S271_B6;1;R11C5_Q1;;1;R11C5_S21;R11C5_Q1_S210;1;R12C5_B2;R12C5_S211_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3877523 ] ,
          "attributes": {
            "ROUTING": "R12C5_F2;;1;R12C5_N22;R12C5_F2_N220;1;R11C5_X01;R11C5_N221_X01;1;R11C5_A1;R11C5_X01_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[8]": {
          "hide_name": 0,
          "bits": [ 3877521 ] ,
          "attributes": {
            "ROUTING": "R13C5_X06;R13C5_S251_X06;1;R13C5_C6;R13C5_X06_C6;1;R12C5_S25;R12C5_S111_S250;1;R13C5_X04;R13C5_S251_X04;1;R13C5_B3;R13C5_X04_B3;1;R11C5_Q0;;1;R11C5_SN10;R11C5_Q0_SN10;1;R12C5_B3;R12C5_S111_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3877520 ] ,
          "attributes": {
            "ROUTING": "R12C5_F3;;1;R12C5_SN10;R12C5_F3_SN10;1;R11C5_A0;R11C5_N111_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[9]": {
          "hide_name": 0,
          "bits": [ 3877518 ] ,
          "attributes": {
            "ROUTING": "R13C5_X01;R13C5_S242_X01;1;R13C5_B4;R13C5_X01_B4;1;R11C5_S10;R11C5_Q4_S100;1;R12C5_E24;R12C5_S101_E240;1;R12C6_X07;R12C6_E241_X07;1;R12C6_B7;R12C6_X07_B7;1;R11C5_Q4;;1;R11C5_S24;R11C5_Q4_S240;1;R12C5_X03;R12C5_S241_X03;1;R12C5_B4;R12C5_X03_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R12C5_F4;;1;R12C5_SN20;R12C5_F4_SN20;1;R11C5_A4;R11C5_N121_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[10]": {
          "hide_name": 0,
          "bits": [ 3877515 ] ,
          "attributes": {
            "ROUTING": "R12C5_S26;R12C5_S121_S260;1;R13C5_D6;R13C5_S261_D6;1;R11C5_W13;R11C5_Q3_W130;1;R11C5_S27;R11C5_W130_S270;1;R13C5_B5;R13C5_S272_B5;1;R11C5_Q3;;1;R11C5_SN20;R11C5_Q3_SN20;1;R12C5_B5;R12C5_S121_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3877514 ] ,
          "attributes": {
            "ROUTING": "R12C5_F5;;1;R12C5_N25;R12C5_F5_N250;1;R11C5_A3;R11C5_N251_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[11]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R13C6_X05;R13C6_S241_X05;1;R13C6_B0;R13C6_X05_B0;1;R12C6_S20;R12C6_S101_S200;1;R13C6_W20;R13C6_S201_W200;1;R13C6_A7;R13C6_W200_A7;1;R11C6_Q4;;1;R11C6_S10;R11C6_Q4_S100;1;R12C6_S24;R12C6_S101_S240;1;R12C6_B0;R12C6_S240_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3877511 ] ,
          "attributes": {
            "ROUTING": "R12C6_F0;;1;R12C6_SN20;R12C6_F0_SN20;1;R11C6_A4;R11C6_N121_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[29]": {
          "hide_name": 0,
          "bits": [ 3877509 ] ,
          "attributes": {
            "ROUTING": "R13C9_B6;R13C9_S251_B6;1;R12C9_S25;R12C9_Q5_S250;1;R13C9_W25;R13C9_S251_W250;1;R13C9_B0;R13C9_W250_B0;1;R12C9_Q5;;1;R12C9_X04;R12C9_Q5_X04;1;R12C9_B0;R12C9_X04_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[29]": {
          "hide_name": 0,
          "bits": [ 3877508 ] ,
          "attributes": {
            "ROUTING": "R12C9_F0;;1;R12C9_X05;R12C9_F0_X05;1;R12C9_A5;R12C9_X05_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[12]": {
          "hide_name": 0,
          "bits": [ 3877506 ] ,
          "attributes": {
            "ROUTING": "R14C6_N13;R14C6_Q0_N130;1;R13C6_B1;R13C6_N131_B1;1;R14C6_N10;R14C6_Q0_N100;1;R13C6_B7;R13C6_N101_B7;1;R14C6_Q0;;1;R14C6_N20;R14C6_Q0_N200;1;R12C6_X05;R12C6_N202_X05;1;R12C6_B1;R12C6_X05_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3877505 ] ,
          "attributes": {
            "ROUTING": "R12C6_F1;;1;R12C6_S21;R12C6_F1_S210;1;R14C6_X02;R14C6_S212_X02;1;R14C6_A0;R14C6_X02_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[13]": {
          "hide_name": 0,
          "bits": [ 3877503 ] ,
          "attributes": {
            "ROUTING": "R13C6_X06;R13C6_S252_X06;1;R13C6_C7;R13C6_X06_C7;1;R11C6_S25;R11C6_Q5_S250;1;R13C6_S25;R13C6_S252_S250;1;R13C6_B2;R13C6_S250_B2;1;R11C6_Q5;;1;R11C6_SN10;R11C6_Q5_SN10;1;R12C6_B2;R12C6_S111_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3877502 ] ,
          "attributes": {
            "ROUTING": "R12C6_F2;;1;R12C6_N22;R12C6_F2_N220;1;R11C6_X07;R11C6_N221_X07;1;R11C6_A5;R11C6_X07_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[14]": {
          "hide_name": 0,
          "bits": [ 3877500 ] ,
          "attributes": {
            "ROUTING": "R13C6_B3;R13C6_S212_B3;1;R11C6_S13;R11C6_Q1_S130;1;R12C6_C7;R12C6_S131_C7;1;R11C6_Q1;;1;R11C6_S21;R11C6_Q1_S210;1;R12C6_B3;R12C6_S211_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R12C6_F3;;1;R12C6_SN10;R12C6_F3_SN10;1;R11C6_A1;R11C6_N111_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[15]": {
          "hide_name": 0,
          "bits": [ 3877497 ] ,
          "attributes": {
            "ROUTING": "R13C6_X01;R13C6_S222_X01;1;R13C6_B4;R13C6_X01_B4;1;R13C6_X07;R13C6_S222_X07;1;R13C6_D7;R13C6_X07_D7;1;R11C6_Q2;;1;R11C6_S22;R11C6_Q2_S220;1;R12C6_X01;R12C6_S221_X01;1;R12C6_B4;R12C6_X01_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3877496 ] ,
          "attributes": {
            "ROUTING": "R12C6_F4;;1;R12C6_N24;R12C6_F4_N240;1;R11C6_X05;R11C6_N241_X05;1;R11C6_A2;R11C6_X05_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[16]": {
          "hide_name": 0,
          "bits": [ 3877494 ] ,
          "attributes": {
            "ROUTING": "R11C6_S20;R11C6_Q0_S200;1;R13C6_X03;R13C6_S202_X03;1;R13C6_B5;R13C6_X03_B5;1;R12C6_W26;R12C6_S121_W260;1;R12C6_D7;R12C6_W260_D7;1;R11C6_Q0;;1;R11C6_SN20;R11C6_Q0_SN20;1;R12C6_B5;R12C6_S121_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3877493 ] ,
          "attributes": {
            "ROUTING": "R12C6_F5;;1;R12C6_N25;R12C6_F5_N250;1;R11C6_A0;R11C6_N251_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[17]": {
          "hide_name": 0,
          "bits": [ 3877491 ] ,
          "attributes": {
            "ROUTING": "R12C7_W25;R12C7_S251_W250;1;R12C6_A6;R12C6_W251_A6;1;R13C7_W25;R13C7_S252_W250;1;R13C7_B0;R13C7_W250_B0;1;R11C7_Q5;;1;R11C7_S25;R11C7_Q5_S250;1;R12C7_X04;R12C7_S251_X04;1;R12C7_B0;R12C7_X04_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3877490 ] ,
          "attributes": {
            "ROUTING": "R12C7_F0;;1;R12C7_SN20;R12C7_F0_SN20;1;R11C7_A5;R11C7_N121_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[18]": {
          "hide_name": 0,
          "bits": [ 3877488 ] ,
          "attributes": {
            "ROUTING": "R11C7_W13;R11C7_Q4_W130;1;R11C6_S27;R11C6_W131_S270;1;R12C6_B6;R12C6_S271_B6;1;R12C7_S21;R12C7_S111_S210;1;R13C7_B1;R13C7_S211_B1;1;R11C7_Q4;;1;R11C7_SN10;R11C7_Q4_SN10;1;R12C7_B1;R12C7_S111_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3877487 ] ,
          "attributes": {
            "ROUTING": "R12C7_F1;;1;R12C7_N21;R12C7_F1_N210;1;R11C7_A4;R11C7_N211_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[19]": {
          "hide_name": 0,
          "bits": [ 3877485 ] ,
          "attributes": {
            "ROUTING": "R11C7_S10;R11C7_Q1_S100;1;R12C7_W24;R12C7_S101_W240;1;R12C6_C6;R12C6_W241_C6;1;R13C7_B2;R13C7_S212_B2;1;R11C7_Q1;;1;R11C7_S21;R11C7_Q1_S210;1;R12C7_B2;R12C7_S211_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3877484 ] ,
          "attributes": {
            "ROUTING": "R12C7_F2;;1;R12C7_SN10;R12C7_F2_SN10;1;R11C7_A1;R11C7_N111_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[20]": {
          "hide_name": 0,
          "bits": [ 3877482 ] ,
          "attributes": {
            "ROUTING": "R13C7_B3;R13C7_S232_B3;1;R13C7_A7;R13C7_S232_A7;1;R11C7_Q3;;1;R11C7_S23;R11C7_Q3_S230;1;R12C7_B3;R12C7_S231_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3877481 ] ,
          "attributes": {
            "ROUTING": "R12C7_F3;;1;R12C7_N23;R12C7_F3_N230;1;R11C7_X02;R11C7_N231_X02;1;R11C7_A3;R11C7_X02_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[21]": {
          "hide_name": 0,
          "bits": [ 3877479 ] ,
          "attributes": {
            "ROUTING": "R13C7_B7;R13C7_N251_B7;1;R13C7_B4;R13C7_N251_B4;1;R14C7_Q5;;1;R14C7_N25;R14C7_Q5_N250;1;R12C7_B4;R12C7_N252_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3877478 ] ,
          "attributes": {
            "ROUTING": "R12C7_F4;;1;R12C7_S24;R12C7_F4_S240;1;R14C7_X07;R14C7_S242_X07;1;R14C7_A5;R14C7_X07_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[30]": {
          "hide_name": 0,
          "bits": [ 3877476 ] ,
          "attributes": {
            "ROUTING": "R13C9_X08;R13C9_S232_X08;1;R13C9_C6;R13C9_X08_C6;1;R13C9_B1;R13C9_S232_B1;1;R11C9_Q3;;1;R11C9_S23;R11C9_Q3_S230;1;R12C9_B1;R12C9_S231_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[30]": {
          "hide_name": 0,
          "bits": [ 3877475 ] ,
          "attributes": {
            "ROUTING": "R12C9_F1;;1;R12C9_SN10;R12C9_F1_SN10;1;R11C9_A3;R11C9_N111_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT4_F_I2_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3877472 ] ,
          "attributes": {
            "ROUTING": "R11C6_LSR1;R11C6_N271_LSR1;1;R14C6_S10;R14C6_F7_S100;1;R14C6_W21;R14C6_S100_W210;1;R14C5_LSR2;R14C5_W211_LSR2;1;R11C8_LSR2;R11C8_N271_LSR2;1;R11C8_LSR1;R11C8_N271_LSR1;1;R12C9_LSR2;R12C9_E271_LSR2;1;R14C6_X08;R14C6_F7_X08;1;R14C6_LSR0;R14C6_X08_LSR0;1;R11C6_LSR0;R11C6_N271_LSR0;1;R11C7_LSR0;R11C7_E271_LSR0;1;R11C5_LSR1;R11C5_N271_LSR1;1;R11C4_LSR2;R11C4_N271_LSR2;1;R12C8_E27;R12C8_N272_E270;1;R12C9_N27;R12C9_E271_N270;1;R11C9_LSR0;R11C9_N271_LSR0;1;R12C3_LSR2;R12C3_X05_LSR2;1;R11C7_LSR2;R11C7_E271_LSR2;1;R11C5_LSR0;R11C5_N271_LSR0;1;R11C8_E27;R11C8_E272_E270;1;R11C9_LSR1;R11C9_E271_LSR1;1;R12C5_N27;R12C5_W271_N270;1;R11C5_LSR2;R11C5_N271_LSR2;1;R14C8_N27;R14C8_E272_N270;1;R12C8_N27;R12C8_N272_N270;1;R11C8_LSR0;R11C8_N271_LSR0;1;R11C6_E27;R11C6_N271_E270;1;R11C7_LSR1;R11C7_E271_LSR1;1;R12C4_W22;R12C4_W272_W220;1;R12C3_X05;R12C3_W221_X05;1;R12C3_LSR0;R12C3_X05_LSR0;1;R14C7_LSR2;R14C7_E271_LSR2;1;R12C6_N27;R12C6_N272_N270;1;R11C6_LSR2;R11C6_N271_LSR2;1;R14C6_E27;R14C6_F7_E270;1;R14C8_LSR2;R14C8_E272_LSR2;1;R14C6_F7;;1;R14C6_N27;R14C6_F7_N270;1;R12C6_W27;R12C6_N272_W270;1;R12C4_N27;R12C4_W272_N270;1;R11C4_LSR0;R11C4_N271_LSR0;1"
          }
        },
        "blink_counter[31]": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R13C9_X02;R13C9_S211_X02;1;R13C9_D6;R13C9_X02_D6;1;R12C9_S21;R12C9_S111_S210;1;R13C9_B2;R13C9_S211_B2;1;R11C9_Q0;;1;R11C9_SN10;R11C9_Q0_SN10;1;R12C9_B2;R12C9_S111_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[31]": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": "R12C9_F2;;1;R12C9_N22;R12C9_F2_N220;1;R11C9_X01;R11C9_N221_X01;1;R11C9_A0;R11C9_X01_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:93.26-93.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877469 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R11C9_CLK0;R11C9_GB00_CLK0;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R11C9_CLK1;R11C9_GB00_CLK1;5;R14C7_CLK2;R14C7_GB00_CLK2;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R11C7_CLK1;R11C7_GB00_CLK1;5;R11C7_CLK0;R11C7_GB00_CLK0;5;R11C7_CLK2;R11C7_GB00_CLK2;5;R11C6_CLK0;R11C6_GB00_CLK0;5;R11C4_GBO0;R11C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R11C6_CLK1;R11C6_GB00_CLK1;5;R11C6_CLK2;R11C6_GB00_CLK2;5;R14C6_CLK0;R14C6_GB00_CLK0;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R12C9_CLK2;R12C9_GB00_CLK2;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R11C5_CLK1;R11C5_GB00_CLK1;5;R11C5_CLK2;R11C5_GB00_CLK2;5;R11C5_CLK0;R11C5_GB00_CLK0;5;R14C5_CLK2;R14C5_GB00_CLK2;5;R11C4_CLK2;R11C4_GB00_CLK2;5;R11C4_CLK0;R11C4_GB00_CLK0;5;R12C3_CLK0;R12C3_GB00_CLK0;5;R12C4_GBO0;R12C4_GT00_GBO0;5;R12C3_CLK2;R12C3_GB00_CLK2;5;R11C8_CLK1;R11C8_GB00_CLK1;5;R11C8_CLK2;R11C8_GB00_CLK2;5;R11C8_CLK0;R11C8_GB00_CLK0;5;R14C8_CLK2;R14C8_GB00_CLK2;5;R14C5_CLK1;R14C5_GB00_CLK1;5;R15C4_CLK1;R15C4_GB00_CLK1;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R16C4_CLK0;R16C4_GB00_CLK0;5;R16C4_GBO0;R16C4_GT00_GBO0;5;R16C3_CLK1;R16C3_GB00_CLK1;5;R15C3_CLK0;R15C3_GB00_CLK0;5;R15C3_CLK1;R15C3_GB00_CLK1;5;R15C2_CLK0;R15C2_GB00_CLK0;5;R15C2_CLK1;R15C2_GB00_CLK1;5;R18C11_CLK2;R18C11_GB00_CLK2;5;R18C12_GBO0;R18C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R18C10_CLK2;R18C10_GB00_CLK2;5;R18C8_GBO0;R18C8_GT00_GBO0;5;R18C10_CLK1;R18C10_GB00_CLK1;5;R18C11_CLK0;R18C11_GB00_CLK0;5;R17C11_CLK0;R17C11_GB00_CLK0;5;R17C12_GBO0;R17C12_GT00_GBO0;5;R15C4_CLK2;R15C4_GB00_CLK2;5;R18C3_CLK0;R18C3_GB00_CLK0;5;R18C4_GBO0;R18C4_GT00_GBO0;5;R17C3_CLK2;R17C3_GB00_CLK2;5;R17C4_GBO0;R17C4_GT00_GBO0;5;R17C7_CLK2;R17C7_GB00_CLK2;5;R17C8_GBO0;R17C8_GT00_GBO0;5;R16C7_CLK1;R16C7_GB00_CLK1;5;R16C8_GBO0;R16C8_GT00_GBO0;5;R16C5_CLK0;R16C5_GB00_CLK0;5;R17C4_CLK0;R17C4_GB00_CLK0;5;R17C4_CLK1;R17C4_GB00_CLK1;5;R16C6_CLK2;R16C6_GB00_CLK2;5;R16C6_CLK1;R16C6_GB00_CLK1;5;R18C5_CLK2;R18C5_GB00_CLK2;5;R16C5_CLK2;R16C5_GB00_CLK2;5;R17C2_CLK2;R17C2_GB00_CLK2;5;R17C2_CLK1;R17C2_GB00_CLK1;5;R17C12_CLK2;R17C12_GB00_CLK2;5;R18C12_CLK2;R18C12_GB00_CLK2;5;R17C12_CLK0;R17C12_GB00_CLK0;5;R17C11_CLK2;R17C11_GB00_CLK2;5;R17C11_CLK1;R17C11_GB00_CLK1;5;R15C13_CLK0;R15C13_GB00_CLK0;5;R15C12_GBO0;R15C12_GT00_GBO0;5;R14C13_CLK2;R14C13_GB00_CLK2;5;R14C12_GBO0;R14C12_GT00_GBO0;5;R13C11_CLK0;R13C11_GB00_CLK0;5;R13C12_GBO0;R13C12_GT00_GBO0;5;R13C11_CLK2;R13C11_GB00_CLK2;5;R13C11_CLK1;R13C11_GB00_CLK1;5;R13C10_CLK1;R13C10_GB00_CLK1;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R13C10_CLK2;R13C10_GB00_CLK2;5;R13C10_CLK0;R13C10_GB00_CLK0;5;R14C8_CLK0;R14C8_GB00_CLK0;5;R16C10_CLK1;R16C10_GB00_CLK1;5;R15C12_CLK0;R15C12_GB00_CLK0;5;R13C9_CLK2;R13C9_GB00_CLK2;5;R15C9_CLK2;R15C9_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R14C8_CLK1;R14C8_GB00_CLK1;5;R15C12_CLK1;R15C12_GB00_CLK1;5;R15C12_CLK2;R15C12_GB00_CLK2;5;R13C12_CLK1;R13C12_GB00_CLK1;5;R17C10_CLK2;R17C10_GB00_CLK2;5;R17C9_CLK2;R17C9_GB00_CLK2;5;R17C8_CLK1;R17C8_GB00_CLK1;5"
          }
        }
      }
    }
  }
}
