<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_msg_rm_udmap_rx_ch_cfg_req Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structtisci__msg__rm__udmap__rx__ch__cfg__req.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">tisci_msg_rm_udmap_rx_ch_cfg_req Struct Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a> &raquo; <a class="el" href="group__tisci__rm__udmap.html">tisci_rm_udmap</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Configures a Navigator Subsystem UDMAP receive channel. </p>
<p>Configures the non-real-time registers of a Navigator Subsystem UDMAP receive channel. The channel index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">hdr</td><td>Standard TISCI header</td></tr>
    <tr><td class="paramname">valid_params</td><td>Bitfield defining validity of rx channel configuration parameters. The rx channel configuration fields are not valid, and will not be used for ch configuration, if their corresponding valid bit is zero. Valid bit usage: 0 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a08a3262beade70ed130488a6f2fce150">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_pause_on_err</a> 1 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa34f68af5b599d0a160905aa79636a71">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_atype</a> 2 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> 3 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a72910378e8c5f522b3fb67c63d9b38b6">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_fetch_size</a> 4 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a0e0d4034f32dc10082723424a40561af">tisci_msg_rm_udmap_rx_ch_cfg_req::rxcq_qnum</a> 5 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aaa9da6651542c22b9e25c50f2f6ea583">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_priority</a> 6 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a75a6c6a43fd63cc4581da855df61d269">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_qos</a> 7 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a6e43b8f166987c308a87c25844c94fa7">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_orderid</a> 8 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#ae9bdc2f14363a5ed2b15e868e446a5a5">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_sched_priority</a> 9 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#af8b7981bee0c1d85013887f96cdeca88">tisci_msg_rm_udmap_rx_ch_cfg_req::flowid_start</a> 10 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a4d5197967c769f96810c6ec98b564532">tisci_msg_rm_udmap_rx_ch_cfg_req::flowid_cnt</a> 11 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#acf5ec6e1050a36492ff818f659dc003a">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_ignore_short</a> 12 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa50a7c897b30a8147a01c9b0780fefc4">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_ignore_long</a> 14 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a11857a688d8fb39b3002f58e88d98332">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_burst_size</a></td></tr>
    <tr><td class="paramname">nav_id</td><td>SoC device ID of Navigator Subsystem where rx channel is located</td></tr>
    <tr><td class="paramname">index</td><td>UDMAP receive channel index.</td></tr>
    <tr><td class="paramname">rx_fetch_size</td><td>UDMAP receive channel number of 32-bit descriptor words to fetch configuration to be programmed into the rx_fetch_size field of the channel's RCHAN_RCFG register. The user must make sure to set the maximum word count that can pass through the channel for any allowed descriptor type. Cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#ga4a7481cbe589b2c2debc9e955edc66ad">TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_MAX</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaa6741e5d884bdf2d7b313cc5e7b2ebd9">TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rxcq_qnum</td><td>UDMAP receive channel completion queue configuration to be programmed into the rxcq_qnum field of the RCHAN_RCQ register. The specified completion queue must be assigned to the host, or a subordinate of the host, requesting configuration of the receive channel.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga80068e4b2868d19a7b7aabd64f7add0e">TISCI_MSG_VALUE_RM_UDMAP_CH_CQ_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_priority</td><td>UDMAP receive channel receive priority value to be programmed into the priority field of the channel's RCHAN_RPRI_CTRL register. This parameter cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#ga5066b86e6a3e7a882d1af2ed9b1358f8">TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_MAX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga912c0b87aa8ab163487046c3017ae5f9">TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_qos</td><td>UDMAP receive channel receive qos value to be programmed into the qos field of the channel's RCHAN_RPRI_CTRL register. This parameter cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#ga0a843f3d0fc4d8c6df997d2d74aa22f0">TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_MAX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaa605caa137a03c1082962b4a744c573d">TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_orderid</td><td>UDMAP receive channel bus order id value to be programmed into the orderid field of the channel's RCHAN_RPRI_CTRL register. This parameter cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#gabebe5f518620f490a091cf2660b5d248">TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_MAX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga7443341cf054d31d11b4429bc440396e">TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_sched_priority</td><td>UDMAP receive channel rx scheduling priority configuration to be programmed into the priority field of the channel's RCHAN_RST_SCHED register. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga99d6199b6a5715dc884f261d4f90c60a">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_HIGH</a> <a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a> <a class="el" href="group__tisci__rm__udmap.html#ga2dc4907d0781ce5d7c7c5ed232bd2a2e">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDLOW</a> <a class="el" href="group__tisci__rm__udmap.html#gaa4c0126ca7fbed48440e8c2433a6425b">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_LOW</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaf9a74a765fcf33270166594687c40476">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIORITY_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flowid_start</td><td>UDMAP receive channel additional flows starting index configuration to program into the flow_start field of the RCHAN_RFLOW_RNG register. Specifies the starting index for flow IDs the receive channel is to make use of beyond the default flow. flowid_start and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a4d5197967c769f96810c6ec98b564532">flowid_cnt</a> must be set as valid and configured together. The starting flow ID set by <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a4d5197967c769f96810c6ec98b564532">flowid_cnt</a> must be a flow index within the Navigator Subsystem's subset of flows beyond the default flows statically mapped to receive channels. The additional flows must be assigned to the host, or a subordinate of the host, requesting configuration of the receive channel.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gae0c03a2c76f884f37f472b081d0dd028">TISCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_START_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flowid_cnt</td><td>UDMAP receive channel additional flows count configuration to program into the flowid_cnt field of the RCHAN_RFLOW_RNG register. This field specifies how many flow IDs are in the additional contiguous range of legal flow IDs for the channel. <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#af8b7981bee0c1d85013887f96cdeca88">flowid_start</a> and flowid_cnt must be set as valid and configured together. Disabling the valid_params field bit for flowid_cnt indicates no flow IDs other than the default are to be allocated and used by the receive channel. <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#af8b7981bee0c1d85013887f96cdeca88">flowid_start</a> plus flowid_cnt cannot be greater than the number of receive flows in the receive channel's Navigator Subsystem. The additional flows must be assigned to the host, or a subordinate of the host, requesting configuration of the receive channel.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga04febde272953c690f94d44db18663f7">TISCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_CNT_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_pause_on_err</td><td>UDMAP receive channel pause on error configuration to be programmed into the rx_pause_on_err field of the channel's RCHAN_RCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#gadeee44effae3504ff4cdbb0820a8db59">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_DISABLED</a> <a class="el" href="group__tisci__rm__udmap.html#ga722092d3ce7805fa936b208af2835f8f">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_ENABLED</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gad2708e91f50ed8f7d12295c7c6c7f823">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERR_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_atype</td><td>UDMAP receive channel non Ring Accelerator access pointer interpretation configuration to be programmed into the rx_atype field of the channel's RCHAN_RCFG register. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga161d69b526b09aee4970488d44ee9a08">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_PHYS</a> <a class="el" href="group__tisci__rm__udmap.html#ga94f76fca1de8f862f602f0f72cf93440">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_INTERMEDIATE</a> <a class="el" href="group__tisci__rm__udmap.html#ga8ae295913a7f5e82747a58a0d5146612">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VIRTUAL</a> <a class="el" href="group__tisci__rm__udmap.html#gaf4f24b77a82f360fbafc8cf197b0b402">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_NON_COHERENT</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga7f91948e93b9de88536afba88ed1a39f">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_chan_type</td><td>UDMAP receive channel functional channel type and work passing mechanism configuration to be programmed into the rx_chan_type field of the channel's RCHAN_RCFG register. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga733383c19af4530ea45a80abd2726127">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET</a> <a class="el" href="group__tisci__rm__udmap.html#ga6d080372a27c6899bfe24195be7c622e">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET_SINGLE_BUF</a> <a class="el" href="group__tisci__rm__udmap.html#ga3f3bf00b0c2e9839cce3a726e470603d">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_REF</a> <a class="el" href="group__tisci__rm__udmap.html#ga625646188f85ab2ead3004ab6615e80b">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_VAL</a> <a class="el" href="group__tisci__rm__udmap.html#gaba76ea3f1bb8626dd7ac21dd9df2691f">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_REF</a> <a class="el" href="group__tisci__rm__udmap.html#ga246e28b2adae993bb12ff9a46dbff00c">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_VAL</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gad7979532857b782021131c1612635c9d">TISCI_MSG_VALUE_RM_UDMAP_CH_CHAN_TYPE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_ignore_short</td><td>UDMAP receive channel short packet treatment configuration to be programmed into the rx_ignore_short field of the RCHAN_RCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#ga81af01cf00a620298fd37b61569d87bb">TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_EXCEPTION</a> <a class="el" href="group__tisci__rm__udmap.html#ga6c52914c1397e1834298e8c1f7cefc2a">TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_IGNORED</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga512091ff6dff198c2801a8f51fe18755">TISCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_SHORT_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_ignore_long</td><td>UDMAP receive channel long packet treatment configuration to be programmed into the rx_ignore_long field of the RCHAN_RCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#ga81af01cf00a620298fd37b61569d87bb">TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_EXCEPTION</a> <a class="el" href="group__tisci__rm__udmap.html#ga6c52914c1397e1834298e8c1f7cefc2a">TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_IGNORED</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga818ed2617f42b219d3e3aed2a46ed7d8">TISCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_LONG_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_burst_size</td><td>UDMAP receive channel burst size configuration to be programmed into the rx_burst_size field of the RCHAN_RCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#ga2b4c04ce14d156d26309f89ab850fbbd">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_64_BYTES</a> <a class="el" href="group__tisci__rm__udmap.html#gabd06dd390a6d3d91a684d5c14b409bb4">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_128_BYTES</a> <a class="el" href="group__tisci__rm__udmap.html#gaa7840069c3ff3e2edb894b0d5b5d0787">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_256_BYTES</a> This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga6322525678942209872a4e4cdf73a281">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</a>. This field is not supported on some SoCs. On SoCs that do not support this field the input is quietly ignored even if the valid bit is set. </td></tr>
  </table>
  </dd>
</dl>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac7dd6d017ad040c05add7a89118ac4e9"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__header.html">tisci_header</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#ac7dd6d017ad040c05add7a89118ac4e9">hdr</a></td></tr>
<tr class="separator:ac7dd6d017ad040c05add7a89118ac4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3277fe4e42d312d3930fc70dc226d4b4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a3277fe4e42d312d3930fc70dc226d4b4">valid_params</a></td></tr>
<tr class="separator:a3277fe4e42d312d3930fc70dc226d4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb6d8f7aef3c4e299818de8f59f30be"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#afcb6d8f7aef3c4e299818de8f59f30be">nav_id</a></td></tr>
<tr class="separator:afcb6d8f7aef3c4e299818de8f59f30be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b86623bd6f7abf746af5f22f0f3cf27"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a2b86623bd6f7abf746af5f22f0f3cf27">index</a></td></tr>
<tr class="separator:a2b86623bd6f7abf746af5f22f0f3cf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72910378e8c5f522b3fb67c63d9b38b6"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a72910378e8c5f522b3fb67c63d9b38b6">rx_fetch_size</a></td></tr>
<tr class="separator:a72910378e8c5f522b3fb67c63d9b38b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0d4034f32dc10082723424a40561af"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a0e0d4034f32dc10082723424a40561af">rxcq_qnum</a></td></tr>
<tr class="separator:a0e0d4034f32dc10082723424a40561af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9da6651542c22b9e25c50f2f6ea583"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aaa9da6651542c22b9e25c50f2f6ea583">rx_priority</a></td></tr>
<tr class="separator:aaa9da6651542c22b9e25c50f2f6ea583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a6c6a43fd63cc4581da855df61d269"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a75a6c6a43fd63cc4581da855df61d269">rx_qos</a></td></tr>
<tr class="separator:a75a6c6a43fd63cc4581da855df61d269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e43b8f166987c308a87c25844c94fa7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a6e43b8f166987c308a87c25844c94fa7">rx_orderid</a></td></tr>
<tr class="separator:a6e43b8f166987c308a87c25844c94fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9bdc2f14363a5ed2b15e868e446a5a5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#ae9bdc2f14363a5ed2b15e868e446a5a5">rx_sched_priority</a></td></tr>
<tr class="separator:ae9bdc2f14363a5ed2b15e868e446a5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b7981bee0c1d85013887f96cdeca88"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#af8b7981bee0c1d85013887f96cdeca88">flowid_start</a></td></tr>
<tr class="separator:af8b7981bee0c1d85013887f96cdeca88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5197967c769f96810c6ec98b564532"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a4d5197967c769f96810c6ec98b564532">flowid_cnt</a></td></tr>
<tr class="separator:a4d5197967c769f96810c6ec98b564532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a3262beade70ed130488a6f2fce150"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a08a3262beade70ed130488a6f2fce150">rx_pause_on_err</a></td></tr>
<tr class="separator:a08a3262beade70ed130488a6f2fce150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34f68af5b599d0a160905aa79636a71"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa34f68af5b599d0a160905aa79636a71">rx_atype</a></td></tr>
<tr class="separator:aa34f68af5b599d0a160905aa79636a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8c0b71fa3f7cd4ffd73c993f1f3d75"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">rx_chan_type</a></td></tr>
<tr class="separator:a8c8c0b71fa3f7cd4ffd73c993f1f3d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5ec6e1050a36492ff818f659dc003a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#acf5ec6e1050a36492ff818f659dc003a">rx_ignore_short</a></td></tr>
<tr class="separator:acf5ec6e1050a36492ff818f659dc003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50a7c897b30a8147a01c9b0780fefc4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa50a7c897b30a8147a01c9b0780fefc4">rx_ignore_long</a></td></tr>
<tr class="separator:aa50a7c897b30a8147a01c9b0780fefc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11857a688d8fb39b3002f58e88d98332"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a11857a688d8fb39b3002f58e88d98332">rx_burst_size</a></td></tr>
<tr class="separator:a11857a688d8fb39b3002f58e88d98332"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac7dd6d017ad040c05add7a89118ac4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7dd6d017ad040c05add7a89118ac4e9">&#9670;&nbsp;</a></span>hdr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structtisci__header.html">tisci_header</a> tisci_msg_rm_udmap_rx_ch_cfg_req::hdr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3277fe4e42d312d3930fc70dc226d4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3277fe4e42d312d3930fc70dc226d4b4">&#9670;&nbsp;</a></span>valid_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t tisci_msg_rm_udmap_rx_ch_cfg_req::valid_params</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcb6d8f7aef3c4e299818de8f59f30be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcb6d8f7aef3c4e299818de8f59f30be">&#9670;&nbsp;</a></span>nav_id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_rx_ch_cfg_req::nav_id</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b86623bd6f7abf746af5f22f0f3cf27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b86623bd6f7abf746af5f22f0f3cf27">&#9670;&nbsp;</a></span>index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_rx_ch_cfg_req::index</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72910378e8c5f522b3fb67c63d9b38b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72910378e8c5f522b3fb67c63d9b38b6">&#9670;&nbsp;</a></span>rx_fetch_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_fetch_size</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e0d4034f32dc10082723424a40561af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e0d4034f32dc10082723424a40561af">&#9670;&nbsp;</a></span>rxcq_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_rx_ch_cfg_req::rxcq_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa9da6651542c22b9e25c50f2f6ea583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9da6651542c22b9e25c50f2f6ea583">&#9670;&nbsp;</a></span>rx_priority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_priority</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75a6c6a43fd63cc4581da855df61d269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a6c6a43fd63cc4581da855df61d269">&#9670;&nbsp;</a></span>rx_qos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_qos</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e43b8f166987c308a87c25844c94fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e43b8f166987c308a87c25844c94fa7">&#9670;&nbsp;</a></span>rx_orderid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_orderid</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9bdc2f14363a5ed2b15e868e446a5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9bdc2f14363a5ed2b15e868e446a5a5">&#9670;&nbsp;</a></span>rx_sched_priority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_sched_priority</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8b7981bee0c1d85013887f96cdeca88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b7981bee0c1d85013887f96cdeca88">&#9670;&nbsp;</a></span>flowid_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_rx_ch_cfg_req::flowid_start</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d5197967c769f96810c6ec98b564532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5197967c769f96810c6ec98b564532">&#9670;&nbsp;</a></span>flowid_cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_rx_ch_cfg_req::flowid_cnt</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08a3262beade70ed130488a6f2fce150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a3262beade70ed130488a6f2fce150">&#9670;&nbsp;</a></span>rx_pause_on_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_pause_on_err</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa34f68af5b599d0a160905aa79636a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa34f68af5b599d0a160905aa79636a71">&#9670;&nbsp;</a></span>rx_atype</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_atype</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c8c0b71fa3f7cd4ffd73c993f1f3d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">&#9670;&nbsp;</a></span>rx_chan_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf5ec6e1050a36492ff818f659dc003a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5ec6e1050a36492ff818f659dc003a">&#9670;&nbsp;</a></span>rx_ignore_short</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_ignore_short</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa50a7c897b30a8147a01c9b0780fefc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50a7c897b30a8147a01c9b0780fefc4">&#9670;&nbsp;</a></span>rx_ignore_long</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_ignore_long</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11857a688d8fb39b3002f58e88d98332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11857a688d8fb39b3002f58e88d98332">&#9670;&nbsp;</a></span>rx_burst_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_rx_ch_cfg_req::rx_burst_size</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html">tisci_msg_rm_udmap_rx_ch_cfg_req</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
