// Seed: 1394345257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_4,
      id_4,
      id_5
  );
  inout wire id_1;
  always @(1 or id_2) begin : LABEL_0
    $signed(57);
    ;
  end
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_9;
  wire [1 : -1 'b0] id_10 = id_10;
  wire id_11;
  ;
endmodule
