[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/ctrl/v"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ctrl|Ctrl>io_branch",
    "sources":[
      "~Ctrl|Ctrl>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ctrl|Ctrl>io_reg_write",
    "sources":[
      "~Ctrl|Ctrl>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ctrl|Ctrl>io_mem_write",
    "sources":[
      "~Ctrl|Ctrl>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ctrl|Ctrl>io_alu_op",
    "sources":[
      "~Ctrl|Ctrl>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ctrl|Ctrl>io_alu_src",
    "sources":[
      "~Ctrl|Ctrl>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ctrl|Ctrl>io_mem_to_reg",
    "sources":[
      "~Ctrl|Ctrl>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ctrl|Ctrl>io_mem_read",
    "sources":[
      "~Ctrl|Ctrl>io_inst"
    ]
  }
]