<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUBaseInfo.h source code [llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPU::GcnBufferFormatInfo,llvm::AMDGPU::IsaInfo::AMDGPUTargetID,llvm::AMDGPU::IsaInfo::TargetIDSetting,llvm::AMDGPU::MIMGBaseOpcodeInfo,llvm::AMDGPU::MIMGDimInfo,llvm::AMDGPU::MIMGG16MappingInfo,llvm::AMDGPU::MIMGInfo,llvm::AMDGPU::MIMGLZMappingInfo,llvm::AMDGPU::MIMGMIPMappingInfo,llvm::AMDGPU::SIModeRegisterDefaults,llvm::AMDGPU::Waitcnt "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Utils</a>/<a href='AMDGPUBaseInfo.h.html'>AMDGPUBaseInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUBaseInfo.h - Top level definitions for AMDGPU ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H">LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H">LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../../include/llvm/Support/Alignment.h.html">"llvm/Support/Alignment.h"</a></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><b>struct</b> <dfn class="type" id="amd_kernel_code_t" title='amd_kernel_code_t' data-ref="amd_kernel_code_t" data-ref-filename="amd_kernel_code_t">amd_kernel_code_t</dfn>;</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>struct</b> <a class="type" href="../../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align" id="llvm::Align">Align</a>;</td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument" id="llvm::Argument">Argument</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function" id="llvm::Function">Function</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue" id="llvm::GlobalValue">GlobalValue</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo" id="llvm::MCRegisterInfo">MCRegisterInfo</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> <span class="namespace">amdhsa</span> {</td></tr>
<tr><th id="32">32</th><td><b>struct</b> <dfn class="type" id="llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t" data-ref-filename="llvm..amdhsa..kernel_descriptor_t">kernel_descriptor_t</dfn>;</td></tr>
<tr><th id="33">33</th><td>}</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>struct</b> <dfn class="type" id="llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// <span class="command">\returns</span> HSA OS ABI Version identification.</i></td></tr>
<tr><th id="40">40</th><td><a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getHsaAbiVersion' data-ref="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU16getHsaAbiVersionEPKNS_15MCSubtargetInfoE">getHsaAbiVersion</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="1061STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1061STI" data-ref-filename="1061STI">STI</dfn>);</td></tr>
<tr><th id="41">41</th><td><i class="doc">/// <span class="command">\returns</span> True if HSA OS ABI Version identification is 2,</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// false otherwise.</i></td></tr>
<tr><th id="43">43</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16isHsaAbiVersion2EPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isHsaAbiVersion2' data-ref="_ZN4llvm6AMDGPU16isHsaAbiVersion2EPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU16isHsaAbiVersion2EPKNS_15MCSubtargetInfoE">isHsaAbiVersion2</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="1062STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1062STI" data-ref-filename="1062STI">STI</dfn>);</td></tr>
<tr><th id="44">44</th><td><i class="doc">/// <span class="command">\returns</span> True if HSA OS ABI Version identification is 3,</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// false otherwise.</i></td></tr>
<tr><th id="46">46</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16isHsaAbiVersion3EPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isHsaAbiVersion3' data-ref="_ZN4llvm6AMDGPU16isHsaAbiVersion3EPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU16isHsaAbiVersion3EPKNS_15MCSubtargetInfoE">isHsaAbiVersion3</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="1063STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1063STI" data-ref-filename="1063STI">STI</dfn>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::GcnBufferFormatInfo" title='llvm::AMDGPU::GcnBufferFormatInfo' data-ref="llvm::AMDGPU::GcnBufferFormatInfo" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo">GcnBufferFormatInfo</dfn> {</td></tr>
<tr><th id="49">49</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::GcnBufferFormatInfo::Format" title='llvm::AMDGPU::GcnBufferFormatInfo::Format' data-ref="llvm::AMDGPU::GcnBufferFormatInfo::Format" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo..Format">Format</dfn>;</td></tr>
<tr><th id="50">50</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::GcnBufferFormatInfo::BitsPerComp" title='llvm::AMDGPU::GcnBufferFormatInfo::BitsPerComp' data-ref="llvm::AMDGPU::GcnBufferFormatInfo::BitsPerComp" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo..BitsPerComp">BitsPerComp</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::GcnBufferFormatInfo::NumComponents" title='llvm::AMDGPU::GcnBufferFormatInfo::NumComponents' data-ref="llvm::AMDGPU::GcnBufferFormatInfo::NumComponents" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo..NumComponents">NumComponents</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::GcnBufferFormatInfo::NumFormat" title='llvm::AMDGPU::GcnBufferFormatInfo::NumFormat' data-ref="llvm::AMDGPU::GcnBufferFormatInfo::NumFormat" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo..NumFormat">NumFormat</dfn>;</td></tr>
<tr><th id="53">53</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::GcnBufferFormatInfo::DataFormat" title='llvm::AMDGPU::GcnBufferFormatInfo::DataFormat' data-ref="llvm::AMDGPU::GcnBufferFormatInfo::DataFormat" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo..DataFormat">DataFormat</dfn>;</td></tr>
<tr><th id="54">54</th><td>};</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGBaseOpcode_DECL" data-ref="_M/GET_MIMGBaseOpcode_DECL">GET_MIMGBaseOpcode_DECL</dfn></u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGDim_DECL" data-ref="_M/GET_MIMGDim_DECL">GET_MIMGDim_DECL</dfn></u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGEncoding_DECL" data-ref="_M/GET_MIMGEncoding_DECL">GET_MIMGEncoding_DECL</dfn></u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGLZMapping_DECL" data-ref="_M/GET_MIMGLZMapping_DECL">GET_MIMGLZMapping_DECL</dfn></u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGMIPMapping_DECL" data-ref="_M/GET_MIMGMIPMapping_DECL">GET_MIMGMIPMapping_DECL</dfn></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html">"AMDGPUGenSearchableTables.inc"</a></u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>namespace</b> <span class="namespace">IsaInfo</span> {</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>enum</b> {</td></tr>
<tr><th id="66">66</th><td>  <i>// The closed Vulkan driver sets 96, which limits the wave count to 8 but</i></td></tr>
<tr><th id="67">67</th><td><i>  // doesn't spill SGPRs as much as when 80 is set.</i></td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG" title='llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG' data-ref="llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG" data-ref-filename="llvm..AMDGPU..IsaInfo..FIXED_NUM_SGPRS_FOR_INIT_BUG">FIXED_NUM_SGPRS_FOR_INIT_BUG</dfn> = <var>96</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS" title='llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS' data-ref="llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS" data-ref-filename="llvm..AMDGPU..IsaInfo..TRAP_NUM_SGPRS">TRAP_NUM_SGPRS</dfn> = <var>16</var></td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>enum</b> <b>class</b> <dfn class="type def" id="llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</dfn> {</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Unsupported">Unsupported</dfn>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Any' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Any">Any</dfn>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Off' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Off">Off</dfn>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</dfn></td></tr>
<tr><th id="77">77</th><td>};</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPU::IsaInfo::AMDGPUTargetID" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID">AMDGPUTargetID</dfn> {</td></tr>
<tr><th id="80">80</th><td><b>private</b>:</td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a> <dfn class="decl field" id="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</dfn>;</td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a> <dfn class="decl field" id="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>public</b>:</td></tr>
<tr><th id="85">85</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDC1ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::AMDGPUTargetID' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDC1ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDC1ERKNS_15MCSubtargetInfoE">AMDGPUTargetID</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="1064STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1064STI" data-ref-filename="1064STI">STI</dfn>);</td></tr>
<tr><th id="86">86</th><td>  <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDD1Ev" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::~AMDGPUTargetID' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDD1Ev" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetIDD1Ev">~AMDGPUTargetID</dfn>() = <b>default</b>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// <span class="command">\return</span> True if the current xnack setting is not "Unsupported".</i></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isXnackSupportedEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackSupported' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isXnackSupportedEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isXnackSupportedEv">isXnackSupported</dfn>() <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a> != <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Unsupported">Unsupported</a>;</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i class="doc">/// <span class="command">\returns</span> True if the current xnack setting is "On" or "Any".</i></td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID14isXnackOnOrAnyEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrAny' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID14isXnackOnOrAnyEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID14isXnackOnOrAnyEv">isXnackOnOrAny</dfn>() <em>const</em> {</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a> == <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</a> ||</td></tr>
<tr><th id="96">96</th><td>        <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a> == <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Any' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Any">Any</a>;</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <i class="doc">/// <span class="command">\returns</span> True if current xnack setting is "On" or "Off",</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// false otherwise.</i></td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID14isXnackOnOrOffEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrOff' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID14isXnackOnOrOffEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID14isXnackOnOrOffEv">isXnackOnOrOff</dfn>() <em>const</em> {</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getXnackSetting' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv">getXnackSetting</a>() == <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</a> ||</td></tr>
<tr><th id="103">103</th><td>        <a class="member fn" href="#_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getXnackSetting' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv">getXnackSetting</a>() == <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Off' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Off">Off</a>;</td></tr>
<tr><th id="104">104</th><td>  }</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// <span class="command">\returns</span> The current xnack TargetIDSetting, possible options are</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// "Unsupported", "Any", "Off", and "On".</i></td></tr>
<tr><th id="108">108</th><td>  <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getXnackSetting' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15getXnackSettingEv">getXnackSetting</dfn>() <em>const</em> {</td></tr>
<tr><th id="109">109</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a>;</td></tr>
<tr><th id="110">110</th><td>  }</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i class="doc">/// Sets xnack setting to<span class="command"> \p</span> <span class="arg">NewXnackSetting.</span></i></td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15setXnackSettingENS1_15TargetIDSettingE" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setXnackSetting' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15setXnackSettingENS1_15TargetIDSettingE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID15setXnackSettingENS1_15TargetIDSettingE">setXnackSetting</dfn>(<a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a> <dfn class="local col5 decl" id="1065NewXnackSetting" title='NewXnackSetting' data-type='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="1065NewXnackSetting" data-ref-filename="1065NewXnackSetting">NewXnackSetting</dfn>) {</td></tr>
<tr><th id="114">114</th><td>    <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::XnackSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..XnackSetting">XnackSetting</a> = <a class="local col5 ref" href="#1065NewXnackSetting" title='NewXnackSetting' data-ref="1065NewXnackSetting" data-ref-filename="1065NewXnackSetting">NewXnackSetting</a>;</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i class="doc">/// <span class="command">\return</span> True if the current sramecc setting is not "Unsupported".</i></td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID18isSramEccSupportedEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccSupported' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID18isSramEccSupportedEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID18isSramEccSupportedEv">isSramEccSupported</dfn>() <em>const</em> {</td></tr>
<tr><th id="119">119</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a> != <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Unsupported">Unsupported</a>;</td></tr>
<tr><th id="120">120</th><td>  }</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i class="doc">/// <span class="command">\returns</span> True if the current sramecc setting is "On" or "Any".</i></td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isSramEccOnOrAnyEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrAny' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isSramEccOnOrAnyEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isSramEccOnOrAnyEv">isSramEccOnOrAny</dfn>() <em>const</em> {</td></tr>
<tr><th id="124">124</th><td>  <b>return</b> <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a> == <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</a> ||</td></tr>
<tr><th id="125">125</th><td>      <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a> == <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Any' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Any" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Any">Any</a>;</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i class="doc">/// <span class="command">\returns</span> True if current sramecc setting is "On" or "Off",</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">  /// false otherwise.</i></td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isSramEccOnOrOffEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrOff' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isSramEccOnOrOffEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID16isSramEccOnOrOffEv">isSramEccOnOrOff</dfn>() <em>const</em> {</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getSramEccSetting' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv">getSramEccSetting</a>() == <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::On" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::On' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::On" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..On">On</a> ||</td></tr>
<tr><th id="132">132</th><td>        <a class="member fn" href="#_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getSramEccSetting' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv">getSramEccSetting</a>() == <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a>::<a class="enum" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" title='llvm::AMDGPU::IsaInfo::TargetIDSetting::Off' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting::Off" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting..Off">Off</a>;</td></tr>
<tr><th id="133">133</th><td>  }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i class="doc">/// <span class="command">\returns</span> The current sramecc TargetIDSetting, possible options are</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  /// "Unsupported", "Any", "Off", and "On".</i></td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getSramEccSetting' data-ref="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv" data-ref-filename="_ZNK4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17getSramEccSettingEv">getSramEccSetting</dfn>() <em>const</em> {</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a>;</td></tr>
<tr><th id="139">139</th><td>  }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i class="doc">/// Sets sramecc setting to<span class="command"> \p</span> <span class="arg">NewSramEccSetting.</span></i></td></tr>
<tr><th id="142">142</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17setSramEccSettingENS1_15TargetIDSettingE" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setSramEccSetting' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17setSramEccSettingENS1_15TargetIDSettingE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID17setSramEccSettingENS1_15TargetIDSettingE">setSramEccSetting</dfn>(<a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a> <dfn class="local col6 decl" id="1066NewSramEccSetting" title='NewSramEccSetting' data-type='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="1066NewSramEccSetting" data-ref-filename="1066NewSramEccSetting">NewSramEccSetting</dfn>) {</td></tr>
<tr><th id="143">143</th><td>    <a class="member field" href="#llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting' data-ref="llvm::AMDGPU::IsaInfo::AMDGPUTargetID::SramEccSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..AMDGPUTargetID..SramEccSetting">SramEccSetting</a> = <a class="local col6 ref" href="#1066NewSramEccSetting" title='NewSramEccSetting' data-ref="1066NewSramEccSetting" data-ref-filename="1066NewSramEccSetting">NewSramEccSetting</a>;</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromFeaturesStringENS_9StringRefE" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromFeaturesString' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromFeaturesStringENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromFeaturesStringENS_9StringRefE">setTargetIDFromFeaturesString</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col7 decl" id="1067FS" title='FS' data-type='llvm::StringRef' data-ref="1067FS" data-ref-filename="1067FS">FS</dfn>);</td></tr>
<tr><th id="147">147</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromTargetIDStreamENS_9StringRefE" title='llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromTargetIDStream' data-ref="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromTargetIDStreamENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14AMDGPUTargetID29setTargetIDFromTargetIDStreamENS_9StringRefE">setTargetIDFromTargetIDStream</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col8 decl" id="1068TargetID" title='TargetID' data-type='llvm::StringRef' data-ref="1068TargetID" data-ref-filename="1068TargetID">TargetID</dfn>);</td></tr>
<tr><th id="148">148</th><td>};</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i class="doc">/// Streams isa version string for given subtarget<span class="command"> \p</span> <span class="arg">STI</span> into<span class="command"> \p</span> <span class="arg">Stream.</span></i></td></tr>
<tr><th id="151">151</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::AMDGPU::IsaInfo::streamIsaVersion' data-ref="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE">streamIsaVersion</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="1069STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1069STI" data-ref-filename="1069STI">STI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="1070Stream" title='Stream' data-type='llvm::raw_ostream &amp;' data-ref="1070Stream" data-ref-filename="1070Stream">Stream</dfn>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i class="doc">/// <span class="command">\returns</span> Wavefront size for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="154">154</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getWavefrontSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE">getWavefrontSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="1071STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1071STI" data-ref-filename="1071STI">STI</dfn>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i class="doc">/// <span class="command">\returns</span> Local memory size in bytes for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="157">157</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getLocalMemorySize' data-ref="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE">getLocalMemorySize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="1072STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1072STI" data-ref-filename="1072STI">STI</dfn>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i class="doc">/// <span class="command">\returns</span> Number of execution units per compute unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="160">160</th><td><i class="doc">/// <span class="arg">STI.</span></i></td></tr>
<tr><th id="161">161</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getEUsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE">getEUsPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="1073STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1073STI" data-ref-filename="1073STI">STI</dfn>);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of work groups per compute unit for given subtarget</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">STI</span> and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="165">165</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj">getMaxWorkGroupsPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="1074STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1074STI" data-ref-filename="1074STI">STI</dfn>,</td></tr>
<tr><th id="166">166</th><td>                               <em>unsigned</em> <dfn class="local col5 decl" id="1075FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1075FlatWorkGroupSize" data-ref-filename="1075FlatWorkGroupSize">FlatWorkGroupSize</dfn>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i class="doc">/// <span class="command">\returns</span> Minimum number of waves per execution unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="169">169</th><td><i class="doc">/// <span class="arg">STI.</span></i></td></tr>
<tr><th id="170">170</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE">getMinWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="1076STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1076STI" data-ref-filename="1076STI">STI</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of waves per execution unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="173">173</th><td><i class="doc">/// <span class="arg">STI</span> without any kind of limitation.</i></td></tr>
<tr><th id="174">174</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoE">getMaxWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="1077STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1077STI" data-ref-filename="1077STI">STI</dfn>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i class="doc">/// <span class="command">\returns</span> Number of waves per execution unit required to support the given<span class="command"> \p</span></i></td></tr>
<tr><th id="177">177</th><td><i class="doc">/// <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="178">178</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo25getWavesPerEUForWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo25getWavesPerEUForWorkGroupEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo25getWavesPerEUForWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerEUForWorkGroup</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="1078STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1078STI" data-ref-filename="1078STI">STI</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                   <em>unsigned</em> <dfn class="local col9 decl" id="1079FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1079FlatWorkGroupSize" data-ref-filename="1079FlatWorkGroupSize">FlatWorkGroupSize</dfn>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i class="doc">/// <span class="command">\returns</span> Minimum flat work group size for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="182">182</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMinFlatWorkGroupSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="1080STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1080STI" data-ref-filename="1080STI">STI</dfn>);</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i class="doc">/// <span class="command">\returns</span> Maximum flat work group size for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="185">185</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMaxFlatWorkGroupSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="1081STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1081STI" data-ref-filename="1081STI">STI</dfn>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i class="doc">/// <span class="command">\returns</span> Number of waves per work group for given subtarget<span class="command"> \p</span> <span class="arg">STI</span> and</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="189">189</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerWorkGroup</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="1082STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1082STI" data-ref-filename="1082STI">STI</dfn>,</td></tr>
<tr><th id="190">190</th><td>                              <em>unsigned</em> <dfn class="local col3 decl" id="1083FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="1083FlatWorkGroupSize" data-ref-filename="1083FlatWorkGroupSize">FlatWorkGroupSize</dfn>);</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i class="doc">/// <span class="command">\returns</span> SGPR allocation granularity for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="193">193</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getSGPRAllocGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="1084STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1084STI" data-ref-filename="1084STI">STI</dfn>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i class="doc">/// <span class="command">\returns</span> SGPR encoding granularity for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="196">196</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getSGPREncodingGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="1085STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1085STI" data-ref-filename="1085STI">STI</dfn>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i class="doc">/// <span class="command">\returns</span> Total number of SGPRs for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="199">199</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE">getTotalNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="1086STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1086STI" data-ref-filename="1086STI">STI</dfn>);</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i class="doc">/// <span class="command">\returns</span> Addressable number of SGPRs for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="202">202</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="1087STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1087STI" data-ref-filename="1087STI">STI</dfn>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i class="doc">/// <span class="command">\returns</span> Minimum number of SGPRs that meets the given number of waves per</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">/// execution unit requirement for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="206">206</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMinNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj">getMinNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="1088STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1088STI" data-ref-filename="1088STI">STI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1089WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="1089WavesPerEU" data-ref-filename="1089WavesPerEU">WavesPerEU</dfn>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of SGPRs that meets the given number of waves per</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">/// execution unit requirement for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="210">210</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb" title='llvm::AMDGPU::IsaInfo::getMaxNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb">getMaxNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="1090STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1090STI" data-ref-filename="1090STI">STI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1091WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="1091WavesPerEU" data-ref-filename="1091WavesPerEU">WavesPerEU</dfn>,</td></tr>
<tr><th id="211">211</th><td>                        <em>bool</em> <dfn class="local col2 decl" id="1092Addressable" title='Addressable' data-type='bool' data-ref="1092Addressable" data-ref-filename="1092Addressable">Addressable</dfn>);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i class="doc">/// <span class="command">\returns</span> Number of extra SGPRs implicitly required by given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="214">214</th><td><i class="doc">/// <span class="arg">STI</span> when the given special registers are used.</i></td></tr>
<tr><th id="215">215</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb">getNumExtraSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="1093STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1093STI" data-ref-filename="1093STI">STI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="1094VCCUsed" title='VCCUsed' data-type='bool' data-ref="1094VCCUsed" data-ref-filename="1094VCCUsed">VCCUsed</dfn>,</td></tr>
<tr><th id="216">216</th><td>                          <em>bool</em> <dfn class="local col5 decl" id="1095FlatScrUsed" title='FlatScrUsed' data-type='bool' data-ref="1095FlatScrUsed" data-ref-filename="1095FlatScrUsed">FlatScrUsed</dfn>, <em>bool</em> <dfn class="local col6 decl" id="1096XNACKUsed" title='XNACKUsed' data-type='bool' data-ref="1096XNACKUsed" data-ref-filename="1096XNACKUsed">XNACKUsed</dfn>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i class="doc">/// <span class="command">\returns</span> Number of extra SGPRs implicitly required by given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="219">219</th><td><i class="doc">/// <span class="arg">STI</span> when the given special registers are used. XNACK is inferred from</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="221">221</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb">getNumExtraSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="1097STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1097STI" data-ref-filename="1097STI">STI</dfn>, <em>bool</em> <dfn class="local col8 decl" id="1098VCCUsed" title='VCCUsed' data-type='bool' data-ref="1098VCCUsed" data-ref-filename="1098VCCUsed">VCCUsed</dfn>,</td></tr>
<tr><th id="222">222</th><td>                          <em>bool</em> <dfn class="local col9 decl" id="1099FlatScrUsed" title='FlatScrUsed' data-type='bool' data-ref="1099FlatScrUsed" data-ref-filename="1099FlatScrUsed">FlatScrUsed</dfn>);</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i class="doc">/// <span class="command">\returns</span> Number of SGPR blocks needed for given subtarget<span class="command"> \p</span> <span class="arg">STI</span> when</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">NumSGPRs</span> are used.<span class="command"> \p</span> <span class="arg">NumSGPRs</span> should already include any special</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">/// register counts.</i></td></tr>
<tr><th id="227">227</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getNumSGPRBlocks' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj">getNumSGPRBlocks</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="1100STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1100STI" data-ref-filename="1100STI">STI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1101NumSGPRs" title='NumSGPRs' data-type='unsigned int' data-ref="1101NumSGPRs" data-ref-filename="1101NumSGPRs">NumSGPRs</dfn>);</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i class="doc">/// <span class="command">\returns</span> VGPR allocation granularity for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="230">230</th><td><i class="doc">///</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">/// For subtargets which support it,<span class="command"> \p</span> <span class="arg">EnableWavefrontSize32</span> should match</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</i></td></tr>
<tr><th id="233">233</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPRAllocGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="1102STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1102STI" data-ref-filename="1102STI">STI</dfn>,</td></tr>
<tr><th id="234">234</th><td>                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <dfn class="local col3 decl" id="1103EnableWavefrontSize32" title='EnableWavefrontSize32' data-type='Optional&lt;bool&gt;' data-ref="1103EnableWavefrontSize32" data-ref-filename="1103EnableWavefrontSize32">EnableWavefrontSize32</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i class="doc">/// <span class="command">\returns</span> VGPR encoding granularity for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="237">237</th><td><i class="doc">///</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">/// For subtargets which support it,<span class="command"> \p</span> <span class="arg">EnableWavefrontSize32</span> should match</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</i></td></tr>
<tr><th id="240">240</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPREncodingGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="1104STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1104STI" data-ref-filename="1104STI">STI</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <dfn class="local col5 decl" id="1105EnableWavefrontSize32" title='EnableWavefrontSize32' data-type='Optional&lt;bool&gt;' data-ref="1105EnableWavefrontSize32" data-ref-filename="1105EnableWavefrontSize32">EnableWavefrontSize32</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i class="doc">/// <span class="command">\returns</span> Total number of VGPRs for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="244">244</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="1106STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1106STI" data-ref-filename="1106STI">STI</dfn>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i class="doc">/// <span class="command">\returns</span> Addressable number of VGPRs for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="247">247</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="1107STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1107STI" data-ref-filename="1107STI">STI</dfn>);</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i class="doc">/// <span class="command">\returns</span> Minimum number of VGPRs that meets given number of waves per</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">/// execution unit requirement for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="251">251</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMinNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj">getMinNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="1108STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1108STI" data-ref-filename="1108STI">STI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1109WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="1109WavesPerEU" data-ref-filename="1109WavesPerEU">WavesPerEU</dfn>);</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of VGPRs that meets given number of waves per</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">/// execution unit requirement for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="255">255</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj">getMaxNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="1110STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1110STI" data-ref-filename="1110STI">STI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1111WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="1111WavesPerEU" data-ref-filename="1111WavesPerEU">WavesPerEU</dfn>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i class="doc">/// <span class="command">\returns</span> Number of VGPR blocks needed for given subtarget<span class="command"> \p</span> <span class="arg">STI</span> when</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">NumVGPRs</span> are used.</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">///</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">/// For subtargets which support it,<span class="command"> \p</span> <span class="arg">EnableWavefrontSize32</span> should match the</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">/// ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</i></td></tr>
<tr><th id="262">262</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEjNS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getNumVGPRBlocks' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEjNS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEjNS_8OptionalIbEE">getNumVGPRBlocks</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="1112STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1112STI" data-ref-filename="1112STI">STI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1113NumSGPRs" title='NumSGPRs' data-type='unsigned int' data-ref="1113NumSGPRs" data-ref-filename="1113NumSGPRs">NumSGPRs</dfn>,</td></tr>
<tr><th id="263">263</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <dfn class="local col4 decl" id="1114EnableWavefrontSize32" title='EnableWavefrontSize32' data-type='Optional&lt;bool&gt;' data-ref="1114EnableWavefrontSize32" data-ref-filename="1114EnableWavefrontSize32">EnableWavefrontSize32</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>} <i>// end namespace IsaInfo</i></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="268">268</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="1115Opcode" title='Opcode' data-type='uint16_t' data-ref="1115Opcode" data-ref-filename="1115Opcode">Opcode</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1116NamedIdx" title='NamedIdx' data-type='uint16_t' data-ref="1116NamedIdx" data-ref-filename="1116NamedIdx">NamedIdx</dfn>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="271">271</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU21getSOPPWithRelaxationEt" title='llvm::AMDGPU::getSOPPWithRelaxation' data-ref="_ZN4llvm6AMDGPU21getSOPPWithRelaxationEt" data-ref-filename="_ZN4llvm6AMDGPU21getSOPPWithRelaxationEt">getSOPPWithRelaxation</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1117Opcode" title='Opcode' data-type='uint16_t' data-ref="1117Opcode" data-ref-filename="1117Opcode">Opcode</dfn>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</dfn> {</td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGBaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcode">MIMGBaseOpcode</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..BaseOpcode">BaseOpcode</dfn>;</td></tr>
<tr><th id="275">275</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Store">Store</dfn>;</td></tr>
<tr><th id="276">276</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Atomic">Atomic</dfn>;</td></tr>
<tr><th id="277">277</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..AtomicX2">AtomicX2</dfn>;</td></tr>
<tr><th id="278">278</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Sampler">Sampler</dfn>;</td></tr>
<tr><th id="279">279</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Gather4">Gather4</dfn>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..NumExtraArgs">NumExtraArgs</dfn>;</td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Gradients">Gradients</dfn>;</td></tr>
<tr><th id="283">283</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::G16" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::G16' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::G16" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..G16">G16</dfn>;</td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Coordinates">Coordinates</dfn>;</td></tr>
<tr><th id="285">285</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..LodOrClampOrMip">LodOrClampOrMip</dfn>;</td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..HasD16">HasD16</dfn>;</td></tr>
<tr><th id="287">287</th><td>};</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="290">290</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1118BaseOpcode" title='BaseOpcode' data-type='unsigned int' data-ref="1118BaseOpcode" data-ref-filename="1118BaseOpcode">BaseOpcode</dfn>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo" data-ref-filename="llvm..AMDGPU..MIMGDimInfo">MIMGDimInfo</dfn> {</td></tr>
<tr><th id="293">293</th><td>  <a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGDim" title='llvm::AMDGPU::MIMGDim' data-ref="llvm::AMDGPU::MIMGDim" data-ref-filename="llvm..AMDGPU..MIMGDim">MIMGDim</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGDimInfo::Dim" title='llvm::AMDGPU::MIMGDimInfo::Dim' data-ref="llvm::AMDGPU::MIMGDimInfo::Dim" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..Dim">Dim</dfn>;</td></tr>
<tr><th id="294">294</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGDimInfo::NumCoords" title='llvm::AMDGPU::MIMGDimInfo::NumCoords' data-ref="llvm::AMDGPU::MIMGDimInfo::NumCoords" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..NumCoords">NumCoords</dfn>;</td></tr>
<tr><th id="295">295</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGDimInfo::NumGradients" title='llvm::AMDGPU::MIMGDimInfo::NumGradients' data-ref="llvm::AMDGPU::MIMGDimInfo::NumGradients" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..NumGradients">NumGradients</dfn>;</td></tr>
<tr><th id="296">296</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::MIMGDimInfo::DA" title='llvm::AMDGPU::MIMGDimInfo::DA' data-ref="llvm::AMDGPU::MIMGDimInfo::DA" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..DA">DA</dfn>;</td></tr>
<tr><th id="297">297</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGDimInfo::Encoding" title='llvm::AMDGPU::MIMGDimInfo::Encoding' data-ref="llvm::AMDGPU::MIMGDimInfo::Encoding" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..Encoding">Encoding</dfn>;</td></tr>
<tr><th id="298">298</th><td>  <em>const</em> <em>char</em> *<dfn class="decl field" id="llvm::AMDGPU::MIMGDimInfo::AsmSuffix" title='llvm::AMDGPU::MIMGDimInfo::AsmSuffix' data-ref="llvm::AMDGPU::MIMGDimInfo::AsmSuffix" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..AsmSuffix">AsmSuffix</dfn>;</td></tr>
<tr><th id="299">299</th><td>};</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="302">302</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo" data-ref-filename="llvm..AMDGPU..MIMGDimInfo">MIMGDimInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU14getMIMGDimInfoEj" title='llvm::AMDGPU::getMIMGDimInfo' data-ref="_ZN4llvm6AMDGPU14getMIMGDimInfoEj" data-ref-filename="_ZN4llvm6AMDGPU14getMIMGDimInfoEj">getMIMGDimInfo</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1119DimEnum" title='DimEnum' data-type='unsigned int' data-ref="1119DimEnum" data-ref-filename="1119DimEnum">DimEnum</dfn>);</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="305">305</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo" data-ref-filename="llvm..AMDGPU..MIMGDimInfo">MIMGDimInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" title='llvm::AMDGPU::getMIMGDimInfoByEncoding' data-ref="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" data-ref-filename="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh">getMIMGDimInfoByEncoding</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="1120DimEnc" title='DimEnc' data-type='uint8_t' data-ref="1120DimEnc" data-ref-filename="1120DimEnc">DimEnc</dfn>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="308">308</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo" data-ref-filename="llvm..AMDGPU..MIMGDimInfo">MIMGDimInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU25getMIMGDimInfoByAsmSuffixENS_9StringRefE" title='llvm::AMDGPU::getMIMGDimInfoByAsmSuffix' data-ref="_ZN4llvm6AMDGPU25getMIMGDimInfoByAsmSuffixENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU25getMIMGDimInfoByAsmSuffixENS_9StringRefE">getMIMGDimInfoByAsmSuffix</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col1 decl" id="1121AsmSuffix" title='AsmSuffix' data-type='llvm::StringRef' data-ref="1121AsmSuffix" data-ref-filename="1121AsmSuffix">AsmSuffix</dfn>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGLZMappingInfo" title='llvm::AMDGPU::MIMGLZMappingInfo' data-ref="llvm::AMDGPU::MIMGLZMappingInfo" data-ref-filename="llvm..AMDGPU..MIMGLZMappingInfo">MIMGLZMappingInfo</dfn> {</td></tr>
<tr><th id="311">311</th><td>  <a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGBaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcode">MIMGBaseOpcode</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGLZMappingInfo::L" title='llvm::AMDGPU::MIMGLZMappingInfo::L' data-ref="llvm::AMDGPU::MIMGLZMappingInfo::L" data-ref-filename="llvm..AMDGPU..MIMGLZMappingInfo..L">L</dfn>;</td></tr>
<tr><th id="312">312</th><td>  <a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGBaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcode">MIMGBaseOpcode</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGLZMappingInfo::LZ" title='llvm::AMDGPU::MIMGLZMappingInfo::LZ' data-ref="llvm::AMDGPU::MIMGLZMappingInfo::LZ" data-ref-filename="llvm..AMDGPU..MIMGLZMappingInfo..LZ">LZ</dfn>;</td></tr>
<tr><th id="313">313</th><td>};</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGMIPMappingInfo" title='llvm::AMDGPU::MIMGMIPMappingInfo' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo" data-ref-filename="llvm..AMDGPU..MIMGMIPMappingInfo">MIMGMIPMappingInfo</dfn> {</td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGBaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcode">MIMGBaseOpcode</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGMIPMappingInfo::MIP" title='llvm::AMDGPU::MIMGMIPMappingInfo::MIP' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo::MIP" data-ref-filename="llvm..AMDGPU..MIMGMIPMappingInfo..MIP">MIP</dfn>;</td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGBaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcode">MIMGBaseOpcode</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP" title='llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP" data-ref-filename="llvm..AMDGPU..MIMGMIPMappingInfo..NONMIP">NONMIP</dfn>;</td></tr>
<tr><th id="318">318</th><td>};</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGG16MappingInfo" title='llvm::AMDGPU::MIMGG16MappingInfo' data-ref="llvm::AMDGPU::MIMGG16MappingInfo" data-ref-filename="llvm..AMDGPU..MIMGG16MappingInfo">MIMGG16MappingInfo</dfn> {</td></tr>
<tr><th id="321">321</th><td>  <a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGBaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcode">MIMGBaseOpcode</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGG16MappingInfo::G" title='llvm::AMDGPU::MIMGG16MappingInfo::G' data-ref="llvm::AMDGPU::MIMGG16MappingInfo::G" data-ref-filename="llvm..AMDGPU..MIMGG16MappingInfo..G">G</dfn>;</td></tr>
<tr><th id="322">322</th><td>  <a class="type" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGBaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcode">MIMGBaseOpcode</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGG16MappingInfo::G16" title='llvm::AMDGPU::MIMGG16MappingInfo::G16' data-ref="llvm::AMDGPU::MIMGG16MappingInfo::G16" data-ref-filename="llvm..AMDGPU..MIMGG16MappingInfo..G16">G16</dfn>;</td></tr>
<tr><th id="323">323</th><td>};</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="326">326</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGLZMappingInfo" title='llvm::AMDGPU::MIMGLZMappingInfo' data-ref="llvm::AMDGPU::MIMGLZMappingInfo" data-ref-filename="llvm..AMDGPU..MIMGLZMappingInfo">MIMGLZMappingInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj" title='llvm::AMDGPU::getMIMGLZMappingInfo' data-ref="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj" data-ref-filename="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj">getMIMGLZMappingInfo</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1122L" title='L' data-type='unsigned int' data-ref="1122L" data-ref-filename="1122L">L</dfn>);</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="329">329</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGMIPMappingInfo" title='llvm::AMDGPU::MIMGMIPMappingInfo' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo" data-ref-filename="llvm..AMDGPU..MIMGMIPMappingInfo">MIMGMIPMappingInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj" title='llvm::AMDGPU::getMIMGMIPMappingInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj">getMIMGMIPMappingInfo</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1123MIP" title='MIP' data-type='unsigned int' data-ref="1123MIP" data-ref-filename="1123MIP">MIP</dfn>);</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="332">332</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGG16MappingInfo" title='llvm::AMDGPU::MIMGG16MappingInfo' data-ref="llvm::AMDGPU::MIMGG16MappingInfo" data-ref-filename="llvm..AMDGPU..MIMGG16MappingInfo">MIMGG16MappingInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU21getMIMGG16MappingInfoEj" title='llvm::AMDGPU::getMIMGG16MappingInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGG16MappingInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGG16MappingInfoEj">getMIMGG16MappingInfo</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1124G" title='G' data-type='unsigned int' data-ref="1124G" data-ref-filename="1124G">G</dfn>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="335">335</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" data-ref-filename="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1125BaseOpcode" title='BaseOpcode' data-type='unsigned int' data-ref="1125BaseOpcode" data-ref-filename="1125BaseOpcode">BaseOpcode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="1126MIMGEncoding" title='MIMGEncoding' data-type='unsigned int' data-ref="1126MIMGEncoding" data-ref-filename="1126MIMGEncoding">MIMGEncoding</dfn>,</td></tr>
<tr><th id="336">336</th><td>                  <em>unsigned</em> <dfn class="local col7 decl" id="1127VDataDwords" title='VDataDwords' data-type='unsigned int' data-ref="1127VDataDwords" data-ref-filename="1127VDataDwords">VDataDwords</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1128VAddrDwords" title='VAddrDwords' data-type='unsigned int' data-ref="1128VAddrDwords" data-ref-filename="1128VAddrDwords">VAddrDwords</dfn>);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="339">339</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj" title='llvm::AMDGPU::getMaskedMIMGOp' data-ref="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj" data-ref-filename="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj">getMaskedMIMGOp</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1129Opc" title='Opc' data-type='unsigned int' data-ref="1129Opc" data-ref-filename="1129Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1130NewChannels" title='NewChannels' data-type='unsigned int' data-ref="1130NewChannels" data-ref-filename="1130NewChannels">NewChannels</dfn>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</dfn> {</td></tr>
<tr><th id="342">342</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGInfo::Opcode" title='llvm::AMDGPU::MIMGInfo::Opcode' data-ref="llvm::AMDGPU::MIMGInfo::Opcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..Opcode">Opcode</dfn>;</td></tr>
<tr><th id="343">343</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..BaseOpcode">BaseOpcode</dfn>;</td></tr>
<tr><th id="344">344</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGInfo::MIMGEncoding" title='llvm::AMDGPU::MIMGInfo::MIMGEncoding' data-ref="llvm::AMDGPU::MIMGInfo::MIMGEncoding" data-ref-filename="llvm..AMDGPU..MIMGInfo..MIMGEncoding">MIMGEncoding</dfn>;</td></tr>
<tr><th id="345">345</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGInfo::VDataDwords" title='llvm::AMDGPU::MIMGInfo::VDataDwords' data-ref="llvm::AMDGPU::MIMGInfo::VDataDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VDataDwords">VDataDwords</dfn>;</td></tr>
<tr><th id="346">346</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VAddrDwords">VAddrDwords</dfn>;</td></tr>
<tr><th id="347">347</th><td>};</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="350">350</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj" data-ref-filename="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1131Opc" title='Opc' data-type='unsigned int' data-ref="1131Opc" data-ref-filename="1131Opc">Opc</dfn>);</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="353">353</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU18getMTBUFBaseOpcodeEj" title='llvm::AMDGPU::getMTBUFBaseOpcode' data-ref="_ZN4llvm6AMDGPU18getMTBUFBaseOpcodeEj" data-ref-filename="_ZN4llvm6AMDGPU18getMTBUFBaseOpcodeEj">getMTBUFBaseOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1132Opc" title='Opc' data-type='unsigned int' data-ref="1132Opc" data-ref-filename="1132Opc">Opc</dfn>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="356">356</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14getMTBUFOpcodeEjj" title='llvm::AMDGPU::getMTBUFOpcode' data-ref="_ZN4llvm6AMDGPU14getMTBUFOpcodeEjj" data-ref-filename="_ZN4llvm6AMDGPU14getMTBUFOpcodeEjj">getMTBUFOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1133BaseOpc" title='BaseOpc' data-type='unsigned int' data-ref="1133BaseOpc" data-ref-filename="1133BaseOpc">BaseOpc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1134Elements" title='Elements' data-type='unsigned int' data-ref="1134Elements" data-ref-filename="1134Elements">Elements</dfn>);</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="359">359</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getMTBUFElementsEj" title='llvm::AMDGPU::getMTBUFElements' data-ref="_ZN4llvm6AMDGPU16getMTBUFElementsEj" data-ref-filename="_ZN4llvm6AMDGPU16getMTBUFElementsEj">getMTBUFElements</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1135Opc" title='Opc' data-type='unsigned int' data-ref="1135Opc" data-ref-filename="1135Opc">Opc</dfn>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="362">362</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getMTBUFHasVAddrEj" title='llvm::AMDGPU::getMTBUFHasVAddr' data-ref="_ZN4llvm6AMDGPU16getMTBUFHasVAddrEj" data-ref-filename="_ZN4llvm6AMDGPU16getMTBUFHasVAddrEj">getMTBUFHasVAddr</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1136Opc" title='Opc' data-type='unsigned int' data-ref="1136Opc" data-ref-filename="1136Opc">Opc</dfn>);</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="365">365</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getMTBUFHasSrsrcEj" title='llvm::AMDGPU::getMTBUFHasSrsrc' data-ref="_ZN4llvm6AMDGPU16getMTBUFHasSrsrcEj" data-ref-filename="_ZN4llvm6AMDGPU16getMTBUFHasSrsrcEj">getMTBUFHasSrsrc</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1137Opc" title='Opc' data-type='unsigned int' data-ref="1137Opc" data-ref-filename="1137Opc">Opc</dfn>);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="368">368</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU18getMTBUFHasSoffsetEj" title='llvm::AMDGPU::getMTBUFHasSoffset' data-ref="_ZN4llvm6AMDGPU18getMTBUFHasSoffsetEj" data-ref-filename="_ZN4llvm6AMDGPU18getMTBUFHasSoffsetEj">getMTBUFHasSoffset</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1138Opc" title='Opc' data-type='unsigned int' data-ref="1138Opc" data-ref-filename="1138Opc">Opc</dfn>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="371">371</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj" title='llvm::AMDGPU::getMUBUFBaseOpcode' data-ref="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj" data-ref-filename="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj">getMUBUFBaseOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1139Opc" title='Opc' data-type='unsigned int' data-ref="1139Opc" data-ref-filename="1139Opc">Opc</dfn>);</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="374">374</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" title='llvm::AMDGPU::getMUBUFOpcode' data-ref="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" data-ref-filename="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj">getMUBUFOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1140BaseOpc" title='BaseOpc' data-type='unsigned int' data-ref="1140BaseOpc" data-ref-filename="1140BaseOpc">BaseOpc</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1141Elements" title='Elements' data-type='unsigned int' data-ref="1141Elements" data-ref-filename="1141Elements">Elements</dfn>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="377">377</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getMUBUFElementsEj" title='llvm::AMDGPU::getMUBUFElements' data-ref="_ZN4llvm6AMDGPU16getMUBUFElementsEj" data-ref-filename="_ZN4llvm6AMDGPU16getMUBUFElementsEj">getMUBUFElements</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1142Opc" title='Opc' data-type='unsigned int' data-ref="1142Opc" data-ref-filename="1142Opc">Opc</dfn>);</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="380">380</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj" title='llvm::AMDGPU::getMUBUFHasVAddr' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj" data-ref-filename="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj">getMUBUFHasVAddr</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1143Opc" title='Opc' data-type='unsigned int' data-ref="1143Opc" data-ref-filename="1143Opc">Opc</dfn>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="383">383</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj" title='llvm::AMDGPU::getMUBUFHasSrsrc' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj" data-ref-filename="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj">getMUBUFHasSrsrc</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1144Opc" title='Opc' data-type='unsigned int' data-ref="1144Opc" data-ref-filename="1144Opc">Opc</dfn>);</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="386">386</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj" title='llvm::AMDGPU::getMUBUFHasSoffset' data-ref="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj" data-ref-filename="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj">getMUBUFHasSoffset</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1145Opc" title='Opc' data-type='unsigned int' data-ref="1145Opc" data-ref-filename="1145Opc">Opc</dfn>);</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="389">389</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU15getSMEMIsBufferEj" title='llvm::AMDGPU::getSMEMIsBuffer' data-ref="_ZN4llvm6AMDGPU15getSMEMIsBufferEj" data-ref-filename="_ZN4llvm6AMDGPU15getSMEMIsBufferEj">getSMEMIsBuffer</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1146Opc" title='Opc' data-type='unsigned int' data-ref="1146Opc" data-ref-filename="1146Opc">Opc</dfn>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="392">392</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::GcnBufferFormatInfo" title='llvm::AMDGPU::GcnBufferFormatInfo' data-ref="llvm::AMDGPU::GcnBufferFormatInfo" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo">GcnBufferFormatInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhhhRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getGcnBufferFormatInfo' data-ref="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhhhRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhhhRKNS_15MCSubtargetInfoE">getGcnBufferFormatInfo</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="1147BitsPerComp" title='BitsPerComp' data-type='uint8_t' data-ref="1147BitsPerComp" data-ref-filename="1147BitsPerComp">BitsPerComp</dfn>,</td></tr>
<tr><th id="393">393</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="1148NumComponents" title='NumComponents' data-type='uint8_t' data-ref="1148NumComponents" data-ref-filename="1148NumComponents">NumComponents</dfn>,</td></tr>
<tr><th id="394">394</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="1149NumFormat" title='NumFormat' data-type='uint8_t' data-ref="1149NumFormat" data-ref-filename="1149NumFormat">NumFormat</dfn>,</td></tr>
<tr><th id="395">395</th><td>                                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="1150STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1150STI" data-ref-filename="1150STI">STI</dfn>);</td></tr>
<tr><th id="396">396</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="397">397</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::GcnBufferFormatInfo" title='llvm::AMDGPU::GcnBufferFormatInfo' data-ref="llvm::AMDGPU::GcnBufferFormatInfo" data-ref-filename="llvm..AMDGPU..GcnBufferFormatInfo">GcnBufferFormatInfo</a> *<dfn class="decl fn" id="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getGcnBufferFormatInfo' data-ref="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU22getGcnBufferFormatInfoEhRKNS_15MCSubtargetInfoE">getGcnBufferFormatInfo</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="1151Format" title='Format' data-type='uint8_t' data-ref="1151Format" data-ref-filename="1151Format">Format</dfn>,</td></tr>
<tr><th id="398">398</th><td>                                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="1152STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1152STI" data-ref-filename="1152STI">STI</dfn>);</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="401">401</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11getMCOpcodeEtj" title='llvm::AMDGPU::getMCOpcode' data-ref="_ZN4llvm6AMDGPU11getMCOpcodeEtj" data-ref-filename="_ZN4llvm6AMDGPU11getMCOpcodeEtj">getMCOpcode</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="1153Opcode" title='Opcode' data-type='uint16_t' data-ref="1153Opcode" data-ref-filename="1153Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1154Gen" title='Gen' data-type='unsigned int' data-ref="1154Gen" data-ref-filename="1154Gen">Gen</dfn>);</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_tPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::initDefaultAMDKernelCodeT' data-ref="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_tPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_tPKNS_15MCSubtargetInfoE">initDefaultAMDKernelCodeT</dfn>(<a class="type" href="#amd_kernel_code_t" title='amd_kernel_code_t' data-ref="amd_kernel_code_t" data-ref-filename="amd_kernel_code_t">amd_kernel_code_t</a> &amp;<dfn class="local col5 decl" id="1155Header" title='Header' data-type='amd_kernel_code_t &amp;' data-ref="1155Header" data-ref-filename="1155Header">Header</dfn>,</td></tr>
<tr><th id="404">404</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="1156STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1156STI" data-ref-filename="1156STI">STI</dfn>);</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><span class="namespace">amdhsa::</span><a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t" data-ref-filename="llvm..amdhsa..kernel_descriptor_t">kernel_descriptor_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor' data-ref="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE">getDefaultAmdhsaKernelDescriptor</dfn>(</td></tr>
<tr><th id="407">407</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="1157STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="1157STI" data-ref-filename="1157STI">STI</dfn>);</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isGroupSegment' data-ref="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE">isGroupSegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="1158GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1158GV" data-ref-filename="1158GV">GV</dfn>);</td></tr>
<tr><th id="410">410</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isGlobalSegment' data-ref="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE">isGlobalSegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col9 decl" id="1159GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1159GV" data-ref-filename="1159GV">GV</dfn>);</td></tr>
<tr><th id="411">411</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isReadOnlySegment' data-ref="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE">isReadOnlySegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="1160GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1160GV" data-ref-filename="1160GV">GV</dfn>);</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><i class="doc">/// <span class="command">\returns</span> True if constants should be emitted to .text section for given</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">/// target triple<span class="command"> \p</span> <span class="arg">TT,</span> false otherwise.</i></td></tr>
<tr><th id="415">415</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE" title='llvm::AMDGPU::shouldEmitConstantsToTextSection' data-ref="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE" data-ref-filename="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE">shouldEmitConstantsToTextSection</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1161TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1161TT" data-ref-filename="1161TT">TT</dfn>);</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i class="doc">/// <span class="command">\returns</span> Integer value requested using<span class="command"> \p</span> <span class="arg">F's</span><span class="command"> \p</span> <span class="arg">Name</span> attribute.</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">///</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Default</span> if attribute is not present.</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">///</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Default</span> and emits error if requested value cannot be converted</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">/// to integer.</i></td></tr>
<tr><th id="423">423</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" data-ref-filename="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col2 decl" id="1162F" title='F' data-type='const llvm::Function &amp;' data-ref="1162F" data-ref-filename="1162F">F</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col3 decl" id="1163Name" title='Name' data-type='llvm::StringRef' data-ref="1163Name" data-ref-filename="1163Name">Name</dfn>, <em>int</em> <dfn class="local col4 decl" id="1164Default" title='Default' data-type='int' data-ref="1164Default" data-ref-filename="1164Default">Default</dfn>);</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><i class="doc">/// <span class="command">\returns</span> A pair of integer values requested using<span class="command"> \p</span> <span class="arg">F's</span><span class="command"> \p</span> <span class="arg">Name</span> attribute</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">/// in "first[,second]" format ("second" is optional unless<span class="command"> \p</span> <span class="arg">OnlyFirstRequired</span></i></td></tr>
<tr><th id="427">427</th><td><i class="doc">/// is false).</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">///</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Default</span> if attribute is not present.</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">///</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Default</span> and emits error if one of the requested values cannot be</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">/// converted to integer, or<span class="command"> \p</span> <span class="arg">OnlyFirstRequired</span> is false and "second" value is</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">/// not present.</i></td></tr>
<tr><th id="434">434</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="decl fn" id="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb" title='llvm::AMDGPU::getIntegerPairAttribute' data-ref="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb" data-ref-filename="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb">getIntegerPairAttribute</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col5 decl" id="1165F" title='F' data-type='const llvm::Function &amp;' data-ref="1165F" data-ref-filename="1165F">F</dfn>,</td></tr>
<tr><th id="435">435</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="1166Name" title='Name' data-type='llvm::StringRef' data-ref="1166Name" data-ref-filename="1166Name">Name</dfn>,</td></tr>
<tr><th id="436">436</th><td>                                            <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="local col7 decl" id="1167Default" title='Default' data-type='std::pair&lt;int, int&gt;' data-ref="1167Default" data-ref-filename="1167Default">Default</dfn>,</td></tr>
<tr><th id="437">437</th><td>                                            <em>bool</em> <dfn class="local col8 decl" id="1168OnlyFirstRequired" title='OnlyFirstRequired' data-type='bool' data-ref="1168OnlyFirstRequired" data-ref-filename="1168OnlyFirstRequired">OnlyFirstRequired</dfn> = <b>false</b>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i class="doc">/// Represents the counter values to wait for in an s_waitcnt instruction.</i></td></tr>
<tr><th id="440">440</th><td><i class="doc">///</i></td></tr>
<tr><th id="441">441</th><td><i class="doc">/// Large values (including the maximum possible integer) can be used to</i></td></tr>
<tr><th id="442">442</th><td><i class="doc">/// represent "don't care" waits.</i></td></tr>
<tr><th id="443">443</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</dfn> {</td></tr>
<tr><th id="444">444</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="445">445</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="446">446</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="447">447</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ev">Waitcnt</dfn>() {}</td></tr>
<tr><th id="450">450</th><td>  <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">Waitcnt</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1169VmCnt" title='VmCnt' data-type='unsigned int' data-ref="1169VmCnt" data-ref-filename="1169VmCnt">VmCnt</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1170ExpCnt" title='ExpCnt' data-type='unsigned int' data-ref="1170ExpCnt" data-ref-filename="1170ExpCnt">ExpCnt</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1171LgkmCnt" title='LgkmCnt' data-type='unsigned int' data-ref="1171LgkmCnt" data-ref-filename="1171LgkmCnt">LgkmCnt</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1172VsCnt" title='VsCnt' data-type='unsigned int' data-ref="1172VsCnt" data-ref-filename="1172VsCnt">VsCnt</dfn>)</td></tr>
<tr><th id="451">451</th><td>      : <a class="member field" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a>(<a class="local col9 ref" href="#1169VmCnt" title='VmCnt' data-ref="1169VmCnt" data-ref-filename="1169VmCnt">VmCnt</a>), <a class="member field" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a>(<a class="local col0 ref" href="#1170ExpCnt" title='ExpCnt' data-ref="1170ExpCnt" data-ref-filename="1170ExpCnt">ExpCnt</a>), <a class="member field" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a>(<a class="local col1 ref" href="#1171LgkmCnt" title='LgkmCnt' data-ref="1171LgkmCnt" data-ref-filename="1171LgkmCnt">LgkmCnt</a>), <a class="member field" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>(<a class="local col2 ref" href="#1172VsCnt" title='VsCnt' data-ref="1172VsCnt" data-ref-filename="1172VsCnt">VsCnt</a>) {}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <em>static</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb" data-ref-filename="_ZN4llvm6AMDGPU7Waitcnt7allZeroEb">allZero</dfn>(<em>bool</em> <dfn class="local col3 decl" id="1173HasVscnt" title='HasVscnt' data-type='bool' data-ref="1173HasVscnt" data-ref-filename="1173HasVscnt">HasVscnt</dfn>) {</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a><a class="ref fn" href="#_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">(</a><var>0</var>, <var>0</var>, <var>0</var>, <a class="local col3 ref" href="#1173HasVscnt" title='HasVscnt' data-ref="1173HasVscnt" data-ref-filename="1173HasVscnt">HasVscnt</a> ? <var>0</var> : ~<var>0u</var>);</td></tr>
<tr><th id="455">455</th><td>  }</td></tr>
<tr><th id="456">456</th><td>  <em>static</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU7Waitcnt18allZeroExceptVsCntEv" title='llvm::AMDGPU::Waitcnt::allZeroExceptVsCnt' data-ref="_ZN4llvm6AMDGPU7Waitcnt18allZeroExceptVsCntEv" data-ref-filename="_ZN4llvm6AMDGPU7Waitcnt18allZeroExceptVsCntEv">allZeroExceptVsCnt</dfn>() { <b>return</b> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a><a class="ref fn" href="#_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">(</a><var>0</var>, <var>0</var>, <var>0</var>, ~<var>0u</var>); }</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv" title='llvm::AMDGPU::Waitcnt::hasWait' data-ref="_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv" data-ref-filename="_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv">hasWait</dfn>() <em>const</em> {</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> != ~<var>0u</var> || <a class="member field" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> != ~<var>0u</var> || <a class="member field" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> != ~<var>0u</var> || <a class="member field" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> != ~<var>0u</var>;</td></tr>
<tr><th id="460">460</th><td>  }</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7Waitcnt9dominatesERKS1_" title='llvm::AMDGPU::Waitcnt::dominates' data-ref="_ZNK4llvm6AMDGPU7Waitcnt9dominatesERKS1_" data-ref-filename="_ZNK4llvm6AMDGPU7Waitcnt9dominatesERKS1_">dominates</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col4 decl" id="1174Other" title='Other' data-type='const llvm::AMDGPU::Waitcnt &amp;' data-ref="1174Other" data-ref-filename="1174Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> &lt;= <a class="local col4 ref" href="#1174Other" title='Other' data-ref="1174Other" data-ref-filename="1174Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a> &amp;&amp; <a class="member field" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> &lt;= <a class="local col4 ref" href="#1174Other" title='Other' data-ref="1174Other" data-ref-filename="1174Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a> &amp;&amp;</td></tr>
<tr><th id="464">464</th><td>           <a class="member field" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> &lt;= <a class="local col4 ref" href="#1174Other" title='Other' data-ref="1174Other" data-ref-filename="1174Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a> &amp;&amp; <a class="member field" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a> &lt;= <a class="local col4 ref" href="#1174Other" title='Other' data-ref="1174Other" data-ref-filename="1174Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>;</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" data-ref-filename="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col5 decl" id="1175Other" title='Other' data-type='const llvm::AMDGPU::Waitcnt &amp;' data-ref="1175Other" data-ref-filename="1175Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="468">468</th><td>    <b>return</b> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a><a class="ref fn" href="#_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" data-ref-filename="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">(</a><span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="member field" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a>, <a class="local col5 ref" href="#1175Other" title='Other' data-ref="1175Other" data-ref-filename="1175Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VmCnt">VmCnt</a>), <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="member field" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a>, <a class="local col5 ref" href="#1175Other" title='Other' data-ref="1175Other" data-ref-filename="1175Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..ExpCnt">ExpCnt</a>),</td></tr>
<tr><th id="469">469</th><td>                   <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="member field" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a>, <a class="local col5 ref" href="#1175Other" title='Other' data-ref="1175Other" data-ref-filename="1175Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..LgkmCnt">LgkmCnt</a>),</td></tr>
<tr><th id="470">470</th><td>                   <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="member field" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>, <a class="local col5 ref" href="#1175Other" title='Other' data-ref="1175Other" data-ref-filename="1175Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt" data-ref-filename="llvm..AMDGPU..Waitcnt..VsCnt">VsCnt</a>));</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td>};</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i class="doc">/// <span class="command">\returns</span> Vmcnt bit mask for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="475">475</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getVmcntBitMask' data-ref="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE">getVmcntBitMask</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col6 decl" id="1176Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1176Version" data-ref-filename="1176Version">Version</dfn>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><i class="doc">/// <span class="command">\returns</span> Expcnt bit mask for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="478">478</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getExpcntBitMask' data-ref="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE">getExpcntBitMask</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col7 decl" id="1177Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1177Version" data-ref-filename="1177Version">Version</dfn>);</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i class="doc">/// <span class="command">\returns</span> Lgkmcnt bit mask for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="481">481</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getLgkmcntBitMask' data-ref="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE">getLgkmcntBitMask</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col8 decl" id="1178Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1178Version" data-ref-filename="1178Version">Version</dfn>);</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><i class="doc">/// <span class="command">\returns</span> Waitcnt bit mask for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="484">484</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getWaitcntBitMask' data-ref="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" data-ref-filename="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE">getWaitcntBitMask</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col9 decl" id="1179Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1179Version" data-ref-filename="1179Version">Version</dfn>);</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><i class="doc">/// <span class="command">\returns</span> Decoded Vmcnt from given<span class="command"> \p</span> <span class="arg">Waitcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="487">487</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeVmcnt' data-ref="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj">decodeVmcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col0 decl" id="1180Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1180Version" data-ref-filename="1180Version">Version</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1181Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="1181Waitcnt" data-ref-filename="1181Waitcnt">Waitcnt</dfn>);</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><i class="doc">/// <span class="command">\returns</span> Decoded Expcnt from given<span class="command"> \p</span> <span class="arg">Waitcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="490">490</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeExpcnt' data-ref="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj">decodeExpcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col2 decl" id="1182Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1182Version" data-ref-filename="1182Version">Version</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1183Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="1183Waitcnt" data-ref-filename="1183Waitcnt">Waitcnt</dfn>);</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><i class="doc">/// <span class="command">\returns</span> Decoded Lgkmcnt from given<span class="command"> \p</span> <span class="arg">Waitcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="493">493</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj">decodeLgkmcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col4 decl" id="1184Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1184Version" data-ref-filename="1184Version">Version</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1185Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="1185Waitcnt" data-ref-filename="1185Waitcnt">Waitcnt</dfn>);</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><i class="doc">/// Decodes Vmcnt, Expcnt and Lgkmcnt from given<span class="command"> \p</span> <span class="arg">Waitcnt</span> for given isa</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">Version,</span> and writes decoded values into<span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> respectively.</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">///</i></td></tr>
<tr><th id="499">499</th><td><i class="doc">/// <span class="command">\details</span><span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> are decoded as follows:</i></td></tr>
<tr><th id="500">500</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Vmcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[3:0]</span>                      (pre-gfx9 only)</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Vmcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[3:0]</span> |<span class="command"> \p</span> <span class="arg">Waitcnt[15:14]</span>  (gfx9+ only)</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Expcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[6:4]</span></i></td></tr>
<tr><th id="503">503</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Lgkmcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[11:8]</span>                   (pre-gfx10 only)</i></td></tr>
<tr><th id="504">504</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Lgkmcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[13:8]</span>                   (gfx10+ only)</i></td></tr>
<tr><th id="505">505</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_" data-ref-filename="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_">decodeWaitcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col6 decl" id="1186Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1186Version" data-ref-filename="1186Version">Version</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1187Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="1187Waitcnt" data-ref-filename="1187Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="506">506</th><td>                   <em>unsigned</em> &amp;<dfn class="local col8 decl" id="1188Vmcnt" title='Vmcnt' data-type='unsigned int &amp;' data-ref="1188Vmcnt" data-ref-filename="1188Vmcnt">Vmcnt</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="1189Expcnt" title='Expcnt' data-type='unsigned int &amp;' data-ref="1189Expcnt" data-ref-filename="1189Expcnt">Expcnt</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="1190Lgkmcnt" title='Lgkmcnt' data-type='unsigned int &amp;' data-ref="1190Lgkmcnt" data-ref-filename="1190Lgkmcnt">Lgkmcnt</dfn>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" data-ref-filename="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj">decodeWaitcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col1 decl" id="1191Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1191Version" data-ref-filename="1191Version">Version</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1192Encoded" title='Encoded' data-type='unsigned int' data-ref="1192Encoded" data-ref-filename="1192Encoded">Encoded</dfn>);</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Waitcnt</span> with encoded<span class="command"> \p</span> <span class="arg">Vmcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="511">511</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeVmcnt' data-ref="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj">encodeVmcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col3 decl" id="1193Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1193Version" data-ref-filename="1193Version">Version</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1194Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="1194Waitcnt" data-ref-filename="1194Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="512">512</th><td>                     <em>unsigned</em> <dfn class="local col5 decl" id="1195Vmcnt" title='Vmcnt' data-type='unsigned int' data-ref="1195Vmcnt" data-ref-filename="1195Vmcnt">Vmcnt</dfn>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Waitcnt</span> with encoded<span class="command"> \p</span> <span class="arg">Expcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="515">515</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeExpcnt' data-ref="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj">encodeExpcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col6 decl" id="1196Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1196Version" data-ref-filename="1196Version">Version</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1197Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="1197Waitcnt" data-ref-filename="1197Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="516">516</th><td>                      <em>unsigned</em> <dfn class="local col8 decl" id="1198Expcnt" title='Expcnt' data-type='unsigned int' data-ref="1198Expcnt" data-ref-filename="1198Expcnt">Expcnt</dfn>);</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Waitcnt</span> with encoded<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="519">519</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" data-ref-filename="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj">encodeLgkmcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col9 decl" id="1199Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1199Version" data-ref-filename="1199Version">Version</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1200Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="1200Waitcnt" data-ref-filename="1200Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="520">520</th><td>                       <em>unsigned</em> <dfn class="local col1 decl" id="1201Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="1201Lgkmcnt" data-ref-filename="1201Lgkmcnt">Lgkmcnt</dfn>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><i class="doc">/// Encodes<span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> into Waitcnt for given isa</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="524">524</th><td><i class="doc">///</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">/// <span class="command">\details</span><span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> are encoded as follows:</i></td></tr>
<tr><th id="526">526</th><td><i class="doc">///     Waitcnt[3:0]   =<span class="command"> \p</span> <span class="arg">Vmcnt</span>       (pre-gfx9 only)</i></td></tr>
<tr><th id="527">527</th><td><i class="doc">///     Waitcnt[3:0]   =<span class="command"> \p</span> <span class="arg">Vmcnt[3:0]</span>  (gfx9+ only)</i></td></tr>
<tr><th id="528">528</th><td><i class="doc">///     Waitcnt[6:4]   =<span class="command"> \p</span> <span class="arg">Expcnt</span></i></td></tr>
<tr><th id="529">529</th><td><i class="doc">///     Waitcnt[11:8]  =<span class="command"> \p</span> <span class="arg">Lgkmcnt</span>     (pre-gfx10 only)</i></td></tr>
<tr><th id="530">530</th><td><i class="doc">///     Waitcnt[13:8]  =<span class="command"> \p</span> <span class="arg">Lgkmcnt</span>     (gfx10+ only)</i></td></tr>
<tr><th id="531">531</th><td><i class="doc">///     Waitcnt[15:14] =<span class="command"> \p</span> <span class="arg">Vmcnt[5:4]</span>  (gfx9+ only)</i></td></tr>
<tr><th id="532">532</th><td><i class="doc">///</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">/// <span class="command">\returns</span> Waitcnt with encoded<span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> for given</i></td></tr>
<tr><th id="534">534</th><td><i class="doc">/// isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="535">535</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" data-ref-filename="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj">encodeWaitcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col2 decl" id="1202Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1202Version" data-ref-filename="1202Version">Version</dfn>,</td></tr>
<tr><th id="536">536</th><td>                       <em>unsigned</em> <dfn class="local col3 decl" id="1203Vmcnt" title='Vmcnt' data-type='unsigned int' data-ref="1203Vmcnt" data-ref-filename="1203Vmcnt">Vmcnt</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1204Expcnt" title='Expcnt' data-type='unsigned int' data-ref="1204Expcnt" data-ref-filename="1204Expcnt">Expcnt</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1205Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="1205Lgkmcnt" data-ref-filename="1205Lgkmcnt">Lgkmcnt</dfn>);</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" data-ref-filename="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE">encodeWaitcnt</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion" data-ref-filename="llvm..AMDGPU..IsaVersion">IsaVersion</a> &amp;<dfn class="local col6 decl" id="1206Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="1206Version" data-ref-filename="1206Version">Version</dfn>, <em>const</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt" data-ref-filename="llvm..AMDGPU..Waitcnt">Waitcnt</a> &amp;<dfn class="local col7 decl" id="1207Decoded" title='Decoded' data-type='const llvm::AMDGPU::Waitcnt &amp;' data-ref="1207Decoded" data-ref-filename="1207Decoded">Decoded</dfn>);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><b>namespace</b> <span class="namespace">Hwreg</span> {</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="543">543</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE" title='llvm::AMDGPU::Hwreg::getHwregId' data-ref="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE">getHwregId</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col8 decl" id="1208Name" title='Name' data-type='const llvm::StringRef' data-ref="1208Name" data-ref-filename="1208Name">Name</dfn>);</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="546">546</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE">isValidHwreg</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1209Id" title='Id' data-type='int64_t' data-ref="1209Id" data-ref-filename="1209Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="1210STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1210STI" data-ref-filename="1210STI">STI</dfn>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="549">549</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl">isValidHwreg</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="1211Id" title='Id' data-type='int64_t' data-ref="1211Id" data-ref-filename="1211Id">Id</dfn>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="552">552</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl" title='llvm::AMDGPU::Hwreg::isValidHwregOffset' data-ref="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl">isValidHwregOffset</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="1212Offset" title='Offset' data-type='int64_t' data-ref="1212Offset" data-ref-filename="1212Offset">Offset</dfn>);</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="555">555</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl" title='llvm::AMDGPU::Hwreg::isValidHwregWidth' data-ref="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl">isValidHwregWidth</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="1213Width" title='Width' data-type='int64_t' data-ref="1213Width" data-ref-filename="1213Width">Width</dfn>);</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="558">558</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU5Hwreg11encodeHwregEmmm" title='llvm::AMDGPU::Hwreg::encodeHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg11encodeHwregEmmm" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg11encodeHwregEmmm">encodeHwreg</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="1214Id" title='Id' data-type='uint64_t' data-ref="1214Id" data-ref-filename="1214Id">Id</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1215Offset" title='Offset' data-type='uint64_t' data-ref="1215Offset" data-ref-filename="1215Offset">Offset</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="1216Width" title='Width' data-type='uint64_t' data-ref="1216Width" data-ref-filename="1216Width">Width</dfn>);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="561">561</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::getHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE">getHwreg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1217Id" title='Id' data-type='unsigned int' data-ref="1217Id" data-ref-filename="1217Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="1218STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1218STI" data-ref-filename="1218STI">STI</dfn>);</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_" title='llvm::AMDGPU::Hwreg::decodeHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_" data-ref-filename="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_">decodeHwreg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1219Val" title='Val' data-type='unsigned int' data-ref="1219Val" data-ref-filename="1219Val">Val</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="1220Id" title='Id' data-type='unsigned int &amp;' data-ref="1220Id" data-ref-filename="1220Id">Id</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="1221Offset" title='Offset' data-type='unsigned int &amp;' data-ref="1221Offset" data-ref-filename="1221Offset">Offset</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="1222Width" title='Width' data-type='unsigned int &amp;' data-ref="1222Width" data-ref-filename="1222Width">Width</dfn>);</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>} <i>// namespace Hwreg</i></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><b>namespace</b> <span class="namespace">Exp</span> {</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU3Exp10getTgtNameEjRNS_9StringRefERi" title='llvm::AMDGPU::Exp::getTgtName' data-ref="_ZN4llvm6AMDGPU3Exp10getTgtNameEjRNS_9StringRefERi" data-ref-filename="_ZN4llvm6AMDGPU3Exp10getTgtNameEjRNS_9StringRefERi">getTgtName</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1223Id" title='Id' data-type='unsigned int' data-ref="1223Id" data-ref-filename="1223Id">Id</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col4 decl" id="1224Name" title='Name' data-type='llvm::StringRef &amp;' data-ref="1224Name" data-ref-filename="1224Name">Name</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="1225Index" title='Index' data-type='int &amp;' data-ref="1225Index" data-ref-filename="1225Index">Index</dfn>);</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="572">572</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU3Exp8getTgtIdENS_9StringRefE" title='llvm::AMDGPU::Exp::getTgtId' data-ref="_ZN4llvm6AMDGPU3Exp8getTgtIdENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU3Exp8getTgtIdENS_9StringRefE">getTgtId</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="1226Name" title='Name' data-type='const llvm::StringRef' data-ref="1226Name" data-ref-filename="1226Name">Name</dfn>);</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="575">575</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU3Exp16isSupportedTgtIdEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Exp::isSupportedTgtId' data-ref="_ZN4llvm6AMDGPU3Exp16isSupportedTgtIdEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU3Exp16isSupportedTgtIdEjRKNS_15MCSubtargetInfoE">isSupportedTgtId</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1227Id" title='Id' data-type='unsigned int' data-ref="1227Id" data-ref-filename="1227Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="1228STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1228STI" data-ref-filename="1228STI">STI</dfn>);</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>} <i>// namespace Exp</i></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><b>namespace</b> <span class="namespace">MTBUFFormat</span> {</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="582">582</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj" title='llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat14encodeDfmtNfmtEjj">encodeDfmtNfmt</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1229Dfmt" title='Dfmt' data-type='unsigned int' data-ref="1229Dfmt" data-ref-filename="1229Dfmt">Dfmt</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1230Nfmt" title='Nfmt' data-type='unsigned int' data-ref="1230Nfmt" data-ref-filename="1230Nfmt">Nfmt</dfn>);</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_" title='llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat14decodeDfmtNfmtEjRjS2_">decodeDfmtNfmt</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1231Format" title='Format' data-type='unsigned int' data-ref="1231Format" data-ref-filename="1231Format">Format</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="1232Dfmt" title='Dfmt' data-type='unsigned int &amp;' data-ref="1232Dfmt" data-ref-filename="1232Dfmt">Dfmt</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="1233Nfmt" title='Nfmt' data-type='unsigned int &amp;' data-ref="1233Nfmt" data-ref-filename="1233Nfmt">Nfmt</dfn>);</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat7getDfmtENS_9StringRefE" title='llvm::AMDGPU::MTBUFFormat::getDfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat7getDfmtENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat7getDfmtENS_9StringRefE">getDfmt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col4 decl" id="1234Name" title='Name' data-type='const llvm::StringRef' data-ref="1234Name" data-ref-filename="1234Name">Name</dfn>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat11getDfmtNameEj" title='llvm::AMDGPU::MTBUFFormat::getDfmtName' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat11getDfmtNameEj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat11getDfmtNameEj">getDfmtName</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1235Id" title='Id' data-type='unsigned int' data-ref="1235Id" data-ref-filename="1235Id">Id</dfn>);</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat7getNfmtENS_9StringRefERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat7getNfmtENS_9StringRefERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat7getNfmtENS_9StringRefERKNS_15MCSubtargetInfoE">getNfmt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="1236Name" title='Name' data-type='const llvm::StringRef' data-ref="1236Name" data-ref-filename="1236Name">Name</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="1237STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1237STI" data-ref-filename="1237STI">STI</dfn>);</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getNfmtName' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat11getNfmtNameEjRKNS_15MCSubtargetInfoE">getNfmtName</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1238Id" title='Id' data-type='unsigned int' data-ref="1238Id" data-ref-filename="1238Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="1239STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1239STI" data-ref-filename="1239STI">STI</dfn>);</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat15isValidDfmtNfmtEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat15isValidDfmtNfmtEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat15isValidDfmtNfmtEjRKNS_15MCSubtargetInfoE">isValidDfmtNfmt</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1240Val" title='Val' data-type='unsigned int' data-ref="1240Val" data-ref-filename="1240Val">Val</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1241STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1241STI" data-ref-filename="1241STI">STI</dfn>);</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::isValidNfmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat11isValidNfmtEjRKNS_15MCSubtargetInfoE">isValidNfmt</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1242Val" title='Val' data-type='unsigned int' data-ref="1242Val" data-ref-filename="1242Val">Val</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="1243STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1243STI" data-ref-filename="1243STI">STI</dfn>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat16getUnifiedFormatENS_9StringRefE" title='llvm::AMDGPU::MTBUFFormat::getUnifiedFormat' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat16getUnifiedFormatENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat16getUnifiedFormatENS_9StringRefE">getUnifiedFormat</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col4 decl" id="1244Name" title='Name' data-type='const llvm::StringRef' data-ref="1244Name" data-ref-filename="1244Name">Name</dfn>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat20getUnifiedFormatNameEj" title='llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat20getUnifiedFormatNameEj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat20getUnifiedFormatNameEj">getUnifiedFormatName</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1245Id" title='Id' data-type='unsigned int' data-ref="1245Id" data-ref-filename="1245Id">Id</dfn>);</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj" title='llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat20isValidUnifiedFormatEj">isValidUnifiedFormat</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1246Val" title='Val' data-type='unsigned int' data-ref="1246Val" data-ref-filename="1246Val">Val</dfn>);</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat20convertDfmtNfmt2UfmtEjj" title='llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat20convertDfmtNfmt2UfmtEjj" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat20convertDfmtNfmt2UfmtEjj">convertDfmtNfmt2Ufmt</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1247Dfmt" title='Dfmt' data-type='unsigned int' data-ref="1247Dfmt" data-ref-filename="1247Dfmt">Dfmt</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1248Nfmt" title='Nfmt' data-type='unsigned int' data-ref="1248Nfmt" data-ref-filename="1248Nfmt">Nfmt</dfn>);</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat21isValidFormatEncodingEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat21isValidFormatEncodingEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat21isValidFormatEncodingEjRKNS_15MCSubtargetInfoE">isValidFormatEncoding</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1249Val" title='Val' data-type='unsigned int' data-ref="1249Val" data-ref-filename="1249Val">Val</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="1250STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1250STI" data-ref-filename="1250STI">STI</dfn>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11MTBUFFormat24getDefaultFormatEncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding' data-ref="_ZN4llvm6AMDGPU11MTBUFFormat24getDefaultFormatEncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11MTBUFFormat24getDefaultFormatEncodingERKNS_15MCSubtargetInfoE">getDefaultFormatEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1251STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1251STI" data-ref-filename="1251STI">STI</dfn>);</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>} <i>// namespace MTBUFFormat</i></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><b>namespace</b> <span class="namespace">SendMsg</span> {</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="615">615</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg8getMsgIdENS_9StringRefE" title='llvm::AMDGPU::SendMsg::getMsgId' data-ref="_ZN4llvm6AMDGPU7SendMsg8getMsgIdENS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg8getMsgIdENS_9StringRefE">getMsgId</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col2 decl" id="1252Name" title='Name' data-type='const llvm::StringRef' data-ref="1252Name" data-ref-filename="1252Name">Name</dfn>);</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="618">618</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg10getMsgOpIdElNS_9StringRefE" title='llvm::AMDGPU::SendMsg::getMsgOpId' data-ref="_ZN4llvm6AMDGPU7SendMsg10getMsgOpIdElNS_9StringRefE" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg10getMsgOpIdElNS_9StringRefE">getMsgOpId</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="1253MsgId" title='MsgId' data-type='int64_t' data-ref="1253MsgId" data-ref-filename="1253MsgId">MsgId</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col4 decl" id="1254Name" title='Name' data-type='const llvm::StringRef' data-ref="1254Name" data-ref-filename="1254Name">Name</dfn>);</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="621">621</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg10getMsgNameEl" title='llvm::AMDGPU::SendMsg::getMsgName' data-ref="_ZN4llvm6AMDGPU7SendMsg10getMsgNameEl" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg10getMsgNameEl">getMsgName</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="1255MsgId" title='MsgId' data-type='int64_t' data-ref="1255MsgId" data-ref-filename="1255MsgId">MsgId</dfn>);</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="624">624</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg12getMsgOpNameEll" title='llvm::AMDGPU::SendMsg::getMsgOpName' data-ref="_ZN4llvm6AMDGPU7SendMsg12getMsgOpNameEll" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg12getMsgOpNameEll">getMsgOpName</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="1256MsgId" title='MsgId' data-type='int64_t' data-ref="1256MsgId" data-ref-filename="1256MsgId">MsgId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1257OpId" title='OpId' data-type='int64_t' data-ref="1257OpId" data-ref-filename="1257OpId">OpId</dfn>);</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="627">627</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg12isValidMsgIdElRKNS_15MCSubtargetInfoEb" title='llvm::AMDGPU::SendMsg::isValidMsgId' data-ref="_ZN4llvm6AMDGPU7SendMsg12isValidMsgIdElRKNS_15MCSubtargetInfoEb" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg12isValidMsgIdElRKNS_15MCSubtargetInfoEb">isValidMsgId</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1258MsgId" title='MsgId' data-type='int64_t' data-ref="1258MsgId" data-ref-filename="1258MsgId">MsgId</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="1259STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1259STI" data-ref-filename="1259STI">STI</dfn>, <em>bool</em> <dfn class="local col0 decl" id="1260Strict" title='Strict' data-type='bool' data-ref="1260Strict" data-ref-filename="1260Strict">Strict</dfn> = <b>true</b>);</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="630">630</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg12isValidMsgOpEllb" title='llvm::AMDGPU::SendMsg::isValidMsgOp' data-ref="_ZN4llvm6AMDGPU7SendMsg12isValidMsgOpEllb" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg12isValidMsgOpEllb">isValidMsgOp</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="1261MsgId" title='MsgId' data-type='int64_t' data-ref="1261MsgId" data-ref-filename="1261MsgId">MsgId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="1262OpId" title='OpId' data-type='int64_t' data-ref="1262OpId" data-ref-filename="1262OpId">OpId</dfn>, <em>bool</em> <dfn class="local col3 decl" id="1263Strict" title='Strict' data-type='bool' data-ref="1263Strict" data-ref-filename="1263Strict">Strict</dfn> = <b>true</b>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="633">633</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg16isValidMsgStreamElllb" title='llvm::AMDGPU::SendMsg::isValidMsgStream' data-ref="_ZN4llvm6AMDGPU7SendMsg16isValidMsgStreamElllb" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg16isValidMsgStreamElllb">isValidMsgStream</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1264MsgId" title='MsgId' data-type='int64_t' data-ref="1264MsgId" data-ref-filename="1264MsgId">MsgId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="1265OpId" title='OpId' data-type='int64_t' data-ref="1265OpId" data-ref-filename="1265OpId">OpId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="1266StreamId" title='StreamId' data-type='int64_t' data-ref="1266StreamId" data-ref-filename="1266StreamId">StreamId</dfn>, <em>bool</em> <dfn class="local col7 decl" id="1267Strict" title='Strict' data-type='bool' data-ref="1267Strict" data-ref-filename="1267Strict">Strict</dfn> = <b>true</b>);</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="636">636</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg13msgRequiresOpEl" title='llvm::AMDGPU::SendMsg::msgRequiresOp' data-ref="_ZN4llvm6AMDGPU7SendMsg13msgRequiresOpEl" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg13msgRequiresOpEl">msgRequiresOp</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1268MsgId" title='MsgId' data-type='int64_t' data-ref="1268MsgId" data-ref-filename="1268MsgId">MsgId</dfn>);</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="639">639</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg17msgSupportsStreamEll" title='llvm::AMDGPU::SendMsg::msgSupportsStream' data-ref="_ZN4llvm6AMDGPU7SendMsg17msgSupportsStreamEll" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg17msgSupportsStreamEll">msgSupportsStream</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1269MsgId" title='MsgId' data-type='int64_t' data-ref="1269MsgId" data-ref-filename="1269MsgId">MsgId</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="1270OpId" title='OpId' data-type='int64_t' data-ref="1270OpId" data-ref-filename="1270OpId">OpId</dfn>);</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg9decodeMsgEjRtS2_S2_" title='llvm::AMDGPU::SendMsg::decodeMsg' data-ref="_ZN4llvm6AMDGPU7SendMsg9decodeMsgEjRtS2_S2_" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg9decodeMsgEjRtS2_S2_">decodeMsg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1271Val" title='Val' data-type='unsigned int' data-ref="1271Val" data-ref-filename="1271Val">Val</dfn>,</td></tr>
<tr><th id="642">642</th><td>               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> &amp;<dfn class="local col2 decl" id="1272MsgId" title='MsgId' data-type='uint16_t &amp;' data-ref="1272MsgId" data-ref-filename="1272MsgId">MsgId</dfn>,</td></tr>
<tr><th id="643">643</th><td>               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> &amp;<dfn class="local col3 decl" id="1273OpId" title='OpId' data-type='uint16_t &amp;' data-ref="1273OpId" data-ref-filename="1273OpId">OpId</dfn>,</td></tr>
<tr><th id="644">644</th><td>               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> &amp;<dfn class="local col4 decl" id="1274StreamId" title='StreamId' data-type='uint16_t &amp;' data-ref="1274StreamId" data-ref-filename="1274StreamId">StreamId</dfn>);</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="647">647</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7SendMsg9encodeMsgEmmm" title='llvm::AMDGPU::SendMsg::encodeMsg' data-ref="_ZN4llvm6AMDGPU7SendMsg9encodeMsgEmmm" data-ref-filename="_ZN4llvm6AMDGPU7SendMsg9encodeMsgEmmm">encodeMsg</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1275MsgId" title='MsgId' data-type='uint64_t' data-ref="1275MsgId" data-ref-filename="1275MsgId">MsgId</dfn>,</td></tr>
<tr><th id="648">648</th><td>                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="1276OpId" title='OpId' data-type='uint64_t' data-ref="1276OpId" data-ref-filename="1276OpId">OpId</dfn>,</td></tr>
<tr><th id="649">649</th><td>                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="1277StreamId" title='StreamId' data-type='uint64_t' data-ref="1277StreamId" data-ref-filename="1277StreamId">StreamId</dfn>);</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>} <i>// namespace SendMsg</i></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" title='llvm::AMDGPU::getInitialPSInputAddr' data-ref="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" data-ref-filename="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE">getInitialPSInputAddr</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col8 decl" id="1278F" title='F' data-type='const llvm::Function &amp;' data-ref="1278F" data-ref-filename="1278F">F</dfn>);</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="657">657</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj" data-ref-filename="_ZN4llvm6AMDGPU8isShaderEj">isShader</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col9 decl" id="1279CC" title='CC' data-type='CallingConv::ID' data-ref="1279CC" data-ref-filename="1279CC">CC</dfn>);</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="660">660</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU10isGraphicsEj" title='llvm::AMDGPU::isGraphics' data-ref="_ZN4llvm6AMDGPU10isGraphicsEj" data-ref-filename="_ZN4llvm6AMDGPU10isGraphicsEj">isGraphics</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col0 decl" id="1280CC" title='CC' data-type='CallingConv::ID' data-ref="1280CC" data-ref-filename="1280CC">CC</dfn>);</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="663">663</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj" data-ref-filename="_ZN4llvm6AMDGPU9isComputeEj">isCompute</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col1 decl" id="1281CC" title='CC' data-type='CallingConv::ID' data-ref="1281CC" data-ref-filename="1281CC">CC</dfn>);</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="666">666</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" data-ref-filename="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col2 decl" id="1282CC" title='CC' data-type='CallingConv::ID' data-ref="1282CC" data-ref-filename="1282CC">CC</dfn>);</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><i>// These functions are considered entrypoints into the current module, i.e. they</i></td></tr>
<tr><th id="669">669</th><td><i>// are allowed to be called from outside the current module. This is different</i></td></tr>
<tr><th id="670">670</th><td><i>// from isEntryFunctionCC, which is only true for functions that are entered by</i></td></tr>
<tr><th id="671">671</th><td><i>// the hardware. Module entry points include all entry functions but also</i></td></tr>
<tr><th id="672">672</th><td><i>// include functions that can be called from other functions inside or outside</i></td></tr>
<tr><th id="673">673</th><td><i>// the current module. Module entry functions are allowed to allocate LDS.</i></td></tr>
<tr><th id="674">674</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="675">675</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU23isModuleEntryFunctionCCEj" title='llvm::AMDGPU::isModuleEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU23isModuleEntryFunctionCCEj" data-ref-filename="_ZN4llvm6AMDGPU23isModuleEntryFunctionCCEj">isModuleEntryFunctionCC</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col3 decl" id="1283CC" title='CC' data-type='CallingConv::ID' data-ref="1283CC" data-ref-filename="1283CC">CC</dfn>);</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><i>// FIXME: Remove this when calling conventions cleaned up</i></td></tr>
<tr><th id="678">678</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="679">679</th><td><b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU8isKernelEj" title='llvm::AMDGPU::isKernel' data-ref="_ZN4llvm6AMDGPU8isKernelEj" data-ref-filename="_ZN4llvm6AMDGPU8isKernelEj">isKernel</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="1284CC" title='CC' data-type='CallingConv::ID' data-ref="1284CC" data-ref-filename="1284CC">CC</dfn>) {</td></tr>
<tr><th id="680">680</th><td>  <b>switch</b> (<a class="local col4 ref" href="#1284CC" title='CC' data-ref="1284CC" data-ref-filename="1284CC">CC</a>) {</td></tr>
<tr><th id="681">681</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL" data-ref-filename="llvm..CallingConv..AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="682">682</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL" data-ref-filename="llvm..CallingConv..SPIR_KERNEL">SPIR_KERNEL</a>:</td></tr>
<tr><th id="683">683</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="684">684</th><td>  <b>default</b>:</td></tr>
<tr><th id="685">685</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="686">686</th><td>  }</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasXNACK' data-ref="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE">hasXNACK</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="1285STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1285STI" data-ref-filename="1285STI">STI</dfn>);</td></tr>
<tr><th id="690">690</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSRAMECC' data-ref="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE">hasSRAMECC</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="1286STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1286STI" data-ref-filename="1286STI">STI</dfn>);</td></tr>
<tr><th id="691">691</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasMIMG_R128' data-ref="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE">hasMIMG_R128</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="1287STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1287STI" data-ref-filename="1287STI">STI</dfn>);</td></tr>
<tr><th id="692">692</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11hasGFX10A16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasGFX10A16' data-ref="_ZN4llvm6AMDGPU11hasGFX10A16ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11hasGFX10A16ERKNS_15MCSubtargetInfoE">hasGFX10A16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="1288STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1288STI" data-ref-filename="1288STI">STI</dfn>);</td></tr>
<tr><th id="693">693</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU6hasG16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasG16' data-ref="_ZN4llvm6AMDGPU6hasG16ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU6hasG16ERKNS_15MCSubtargetInfoE">hasG16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="1289STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1289STI" data-ref-filename="1289STI">STI</dfn>);</td></tr>
<tr><th id="694">694</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasPackedD16' data-ref="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE">hasPackedD16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="1290STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1290STI" data-ref-filename="1290STI">STI</dfn>);</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isSI' data-ref="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE">isSI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1291STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1291STI" data-ref-filename="1291STI">STI</dfn>);</td></tr>
<tr><th id="697">697</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="1292STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1292STI" data-ref-filename="1292STI">STI</dfn>);</td></tr>
<tr><th id="698">698</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isVI' data-ref="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE">isVI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="1293STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1293STI" data-ref-filename="1293STI">STI</dfn>);</td></tr>
<tr><th id="699">699</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="1294STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1294STI" data-ref-filename="1294STI">STI</dfn>);</td></tr>
<tr><th id="700">700</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9Plus' data-ref="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE">isGFX9Plus</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="1295STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1295STI" data-ref-filename="1295STI">STI</dfn>);</td></tr>
<tr><th id="701">701</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="1296STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1296STI" data-ref-filename="1296STI">STI</dfn>);</td></tr>
<tr><th id="702">702</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="1297STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1297STI" data-ref-filename="1297STI">STI</dfn>);</td></tr>
<tr><th id="703">703</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGCN3Encoding' data-ref="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE">isGCN3Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="1298STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1298STI" data-ref-filename="1298STI">STI</dfn>);</td></tr>
<tr><th id="704">704</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10_BEncoding' data-ref="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU17isGFX10_BEncodingERKNS_15MCSubtargetInfoE">isGFX10_BEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="1299STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1299STI" data-ref-filename="1299STI">STI</dfn>);</td></tr>
<tr><th id="705">705</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasGFX10_3Insts' data-ref="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU15hasGFX10_3InstsERKNS_15MCSubtargetInfoE">hasGFX10_3Insts</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="1300STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1300STI" data-ref-filename="1300STI">STI</dfn>);</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i class="doc">/// Is Reg - scalar register</i></td></tr>
<tr><th id="708">708</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isSGPR' data-ref="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE">isSGPR</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1301Reg" title='Reg' data-type='unsigned int' data-ref="1301Reg" data-ref-filename="1301Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a>* <dfn class="local col2 decl" id="1302TRI" title='TRI' data-type='const llvm::MCRegisterInfo *' data-ref="1302TRI" data-ref-filename="1302TRI">TRI</dfn>);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><i class="doc">/// Is there any intersection between registers</i></td></tr>
<tr><th id="711">711</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isRegIntersect' data-ref="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE">isRegIntersect</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1303Reg0" title='Reg0' data-type='unsigned int' data-ref="1303Reg0" data-ref-filename="1303Reg0">Reg0</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1304Reg1" title='Reg1' data-type='unsigned int' data-ref="1304Reg1" data-ref-filename="1304Reg1">Reg1</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a>* <dfn class="local col5 decl" id="1305TRI" title='TRI' data-type='const llvm::MCRegisterInfo *' data-ref="1305TRI" data-ref-filename="1305TRI">TRI</dfn>);</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">Reg</span> is a pseudo reg, return the correct hardware register given</i></td></tr>
<tr><th id="714">714</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">STI</span> otherwise return<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="715">715</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1306Reg" title='Reg' data-type='unsigned int' data-ref="1306Reg" data-ref-filename="1306Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="1307STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1307STI" data-ref-filename="1307STI">STI</dfn>);</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><i class="doc">/// Convert hardware register<span class="command"> \p</span> <span class="arg">Reg</span> to a pseudo register</i></td></tr>
<tr><th id="718">718</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="719">719</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU12mc2PseudoRegEj" title='llvm::AMDGPU::mc2PseudoReg' data-ref="_ZN4llvm6AMDGPU12mc2PseudoRegEj" data-ref-filename="_ZN4llvm6AMDGPU12mc2PseudoRegEj">mc2PseudoReg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1308Reg" title='Reg' data-type='unsigned int' data-ref="1308Reg" data-ref-filename="1308Reg">Reg</dfn>);</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><i class="doc">/// Can this operand also contain immediate values?</i></td></tr>
<tr><th id="722">722</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="1309Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1309Desc" data-ref-filename="1309Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1310OpNo" title='OpNo' data-type='unsigned int' data-ref="1310OpNo" data-ref-filename="1310OpNo">OpNo</dfn>);</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><i class="doc">/// Is this floating-point operand?</i></td></tr>
<tr><th id="725">725</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcFPOperand' data-ref="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj">isSISrcFPOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="1311Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1311Desc" data-ref-filename="1311Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1312OpNo" title='OpNo' data-type='unsigned int' data-ref="1312OpNo" data-ref-filename="1312OpNo">OpNo</dfn>);</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i class="doc">/// Does this opearnd support only inlinable literals?</i></td></tr>
<tr><th id="728">728</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcInlinableOperand' data-ref="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj">isSISrcInlinableOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="1313Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1313Desc" data-ref-filename="1313Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1314OpNo" title='OpNo' data-type='unsigned int' data-ref="1314OpNo" data-ref-filename="1314OpNo">OpNo</dfn>);</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><i class="doc">/// Get the size in bits of a register from the register class<span class="command"> \p</span> <span class="arg">RC.</span></i></td></tr>
<tr><th id="731">731</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1315RCID" title='RCID' data-type='unsigned int' data-ref="1315RCID" data-ref-filename="1315RCID">RCID</dfn>);</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><i class="doc">/// Get the size in bits of a register from the register class<span class="command"> \p</span> <span class="arg">RC.</span></i></td></tr>
<tr><th id="734">734</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" data-ref-filename="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> &amp;<dfn class="local col6 decl" id="1316RC" title='RC' data-type='const llvm::MCRegisterClass &amp;' data-ref="1316RC" data-ref-filename="1316RC">RC</dfn>);</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><i class="doc">/// Get size of register operand</i></td></tr>
<tr><th id="737">737</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj" title='llvm::AMDGPU::getRegOperandSize' data-ref="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj">getRegOperandSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col7 decl" id="1317MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="1317MRI" data-ref-filename="1317MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="1318Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1318Desc" data-ref-filename="1318Desc">Desc</dfn>,</td></tr>
<tr><th id="738">738</th><td>                           <em>unsigned</em> <dfn class="local col9 decl" id="1319OpNo" title='OpNo' data-type='unsigned int' data-ref="1319OpNo" data-ref-filename="1319OpNo">OpNo</dfn>);</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="741">741</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE" title='llvm::AMDGPU::getOperandSize' data-ref="_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE" data-ref-filename="_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE">getOperandSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col0 decl" id="1320OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1320OpInfo" data-ref-filename="1320OpInfo">OpInfo</dfn>) {</td></tr>
<tr><th id="742">742</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1320OpInfo" title='OpInfo' data-ref="1320OpInfo" data-ref-filename="1320OpInfo">OpInfo</a>.<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>) {</td></tr>
<tr><th id="743">743</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>:</td></tr>
<tr><th id="744">744</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="745">745</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT32">OPERAND_REG_INLINE_C_INT32</a>:</td></tr>
<tr><th id="746">746</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>:</td></tr>
<tr><th id="747">747</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_INT32">OPERAND_REG_INLINE_AC_INT32</a>:</td></tr>
<tr><th id="748">748</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FP32">OPERAND_REG_INLINE_AC_FP32</a>:</td></tr>
<tr><th id="749">749</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT64" title='llvm::AMDGPU::OPERAND_REG_IMM_INT64' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT64">OPERAND_REG_IMM_INT64</a>:</td></tr>
<tr><th id="752">752</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP64" title='llvm::AMDGPU::OPERAND_REG_IMM_FP64' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP64">OPERAND_REG_IMM_FP64</a>:</td></tr>
<tr><th id="753">753</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT64">OPERAND_REG_INLINE_C_INT64</a>:</td></tr>
<tr><th id="754">754</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="755">755</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT16" title='llvm::AMDGPU::OPERAND_REG_IMM_INT16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT16">OPERAND_REG_IMM_INT16</a>:</td></tr>
<tr><th id="758">758</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_FP16" title='llvm::AMDGPU::OPERAND_REG_IMM_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_FP16">OPERAND_REG_IMM_FP16</a>:</td></tr>
<tr><th id="759">759</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</a>:</td></tr>
<tr><th id="760">760</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>:</td></tr>
<tr><th id="761">761</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</a>:</td></tr>
<tr><th id="762">762</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_C_V2FP16">OPERAND_REG_INLINE_C_V2FP16</a>:</td></tr>
<tr><th id="763">763</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_INT16">OPERAND_REG_INLINE_AC_INT16</a>:</td></tr>
<tr><th id="764">764</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_FP16">OPERAND_REG_INLINE_AC_FP16</a>:</td></tr>
<tr><th id="765">765</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_V2INT16">OPERAND_REG_INLINE_AC_V2INT16</a>:</td></tr>
<tr><th id="766">766</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16" title='llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_INLINE_AC_V2FP16">OPERAND_REG_INLINE_AC_V2FP16</a>:</td></tr>
<tr><th id="767">767</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_V2INT16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</a>:</td></tr>
<tr><th id="768">768</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_V2FP16" title='llvm::AMDGPU::OPERAND_REG_IMM_V2FP16' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_V2FP16" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_V2FP16">OPERAND_REG_IMM_V2FP16</a>:</td></tr>
<tr><th id="769">769</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>default</b>:</td></tr>
<tr><th id="772">772</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled operand type"</q>);</td></tr>
<tr><th id="773">773</th><td>  }</td></tr>
<tr><th id="774">774</th><td>}</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="777">777</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU14getOperandSizeERKNS_11MCInstrDescEj" title='llvm::AMDGPU::getOperandSize' data-ref="_ZN4llvm6AMDGPU14getOperandSizeERKNS_11MCInstrDescEj" data-ref-filename="_ZN4llvm6AMDGPU14getOperandSizeERKNS_11MCInstrDescEj">getOperandSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="1321Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="1321Desc" data-ref-filename="1321Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1322OpNo" title='OpNo' data-type='unsigned int' data-ref="1322OpNo" data-ref-filename="1322OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="778">778</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE" title='llvm::AMDGPU::getOperandSize' data-ref="_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE" data-ref-filename="_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE">getOperandSize</a>(<a class="local col1 ref" href="#1321Desc" title='Desc' data-ref="1321Desc" data-ref-filename="1321Desc">Desc</a>.<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col2 ref" href="#1322OpNo" title='OpNo' data-ref="1322OpNo" data-ref-filename="1322OpNo">OpNo</a>]);</td></tr>
<tr><th id="779">779</th><td>}</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><i class="doc">/// Is this literal inlinable, and not one of the values intended for floating</i></td></tr>
<tr><th id="782">782</th><td><i class="doc">/// point values.</i></td></tr>
<tr><th id="783">783</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="784">784</th><td><b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" title='llvm::AMDGPU::isInlinableIntLiteral' data-ref="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl" data-ref-filename="_ZN4llvm6AMDGPU21isInlinableIntLiteralEl">isInlinableIntLiteral</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="1323Literal" title='Literal' data-type='int64_t' data-ref="1323Literal" data-ref-filename="1323Literal">Literal</dfn>) {</td></tr>
<tr><th id="785">785</th><td>  <b>return</b> <a class="local col3 ref" href="#1323Literal" title='Literal' data-ref="1323Literal" data-ref-filename="1323Literal">Literal</a> &gt;= -<var>16</var> &amp;&amp; <a class="local col3 ref" href="#1323Literal" title='Literal' data-ref="1323Literal" data-ref-filename="1323Literal">Literal</a> &lt;= <var>64</var>;</td></tr>
<tr><th id="786">786</th><td>}</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><i class="doc">/// Is this literal inlinable</i></td></tr>
<tr><th id="789">789</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="790">790</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" title='llvm::AMDGPU::isInlinableLiteral64' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb">isInlinableLiteral64</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1324Literal" title='Literal' data-type='int64_t' data-ref="1324Literal" data-ref-filename="1324Literal">Literal</dfn>, <em>bool</em> <dfn class="local col5 decl" id="1325HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="1325HasInv2Pi" data-ref-filename="1325HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="793">793</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col6 decl" id="1326Literal" title='Literal' data-type='int32_t' data-ref="1326Literal" data-ref-filename="1326Literal">Literal</dfn>, <em>bool</em> <dfn class="local col7 decl" id="1327HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="1327HasInv2Pi" data-ref-filename="1327HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="796">796</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col8 decl" id="1328Literal" title='Literal' data-type='int16_t' data-ref="1328Literal" data-ref-filename="1328Literal">Literal</dfn>, <em>bool</em> <dfn class="local col9 decl" id="1329HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="1329HasInv2Pi" data-ref-filename="1329HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="799">799</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib" title='llvm::AMDGPU::isInlinableLiteralV216' data-ref="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib" data-ref-filename="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib">isInlinableLiteralV216</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col0 decl" id="1330Literal" title='Literal' data-type='int32_t' data-ref="1330Literal" data-ref-filename="1330Literal">Literal</dfn>, <em>bool</em> <dfn class="local col1 decl" id="1331HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="1331HasInv2Pi" data-ref-filename="1331HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="802">802</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei" title='llvm::AMDGPU::isInlinableIntLiteralV216' data-ref="_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei" data-ref-filename="_ZN4llvm6AMDGPU25isInlinableIntLiteralV216Ei">isInlinableIntLiteralV216</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col2 decl" id="1332Literal" title='Literal' data-type='int32_t' data-ref="1332Literal" data-ref-filename="1332Literal">Literal</dfn>);</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="805">805</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU21isFoldableLiteralV216Eib" title='llvm::AMDGPU::isFoldableLiteralV216' data-ref="_ZN4llvm6AMDGPU21isFoldableLiteralV216Eib" data-ref-filename="_ZN4llvm6AMDGPU21isFoldableLiteralV216Eib">isFoldableLiteralV216</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col3 decl" id="1333Literal" title='Literal' data-type='int32_t' data-ref="1333Literal" data-ref-filename="1333Literal">Literal</dfn>, <em>bool</em> <dfn class="local col4 decl" id="1334HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="1334HasInv2Pi" data-ref-filename="1334HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE" title='llvm::AMDGPU::isArgPassedInSGPR' data-ref="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE" data-ref-filename="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE">isArgPassedInSGPR</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a> *<dfn class="local col5 decl" id="1335Arg" title='Arg' data-type='const llvm::Argument *' data-ref="1335Arg" data-ref-filename="1335Arg">Arg</dfn>);</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="810">810</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset' data-ref="_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl" data-ref-filename="_ZN4llvm6AMDGPU32isLegalSMRDEncodedUnsignedOffsetERKNS_15MCSubtargetInfoEl">isLegalSMRDEncodedUnsignedOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="1336ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1336ST" data-ref-filename="1336ST">ST</dfn>,</td></tr>
<tr><th id="811">811</th><td>                                      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1337EncodedOffset" title='EncodedOffset' data-type='int64_t' data-ref="1337EncodedOffset" data-ref-filename="1337EncodedOffset">EncodedOffset</dfn>);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="814">814</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU30isLegalSMRDEncodedSignedOffsetERKNS_15MCSubtargetInfoElb" title='llvm::AMDGPU::isLegalSMRDEncodedSignedOffset' data-ref="_ZN4llvm6AMDGPU30isLegalSMRDEncodedSignedOffsetERKNS_15MCSubtargetInfoElb" data-ref-filename="_ZN4llvm6AMDGPU30isLegalSMRDEncodedSignedOffsetERKNS_15MCSubtargetInfoElb">isLegalSMRDEncodedSignedOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="1338ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1338ST" data-ref-filename="1338ST">ST</dfn>,</td></tr>
<tr><th id="815">815</th><td>                                    <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1339EncodedOffset" title='EncodedOffset' data-type='int64_t' data-ref="1339EncodedOffset" data-ref-filename="1339EncodedOffset">EncodedOffset</dfn>,</td></tr>
<tr><th id="816">816</th><td>                                    <em>bool</em> <dfn class="local col0 decl" id="1340IsBuffer" title='IsBuffer' data-type='bool' data-ref="1340IsBuffer" data-ref-filename="1340IsBuffer">IsBuffer</dfn>);</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><i class="doc">/// Convert<span class="command"> \p</span> <span class="arg">ByteOffset</span> to dwords if the subtarget uses dword SMRD immediate</i></td></tr>
<tr><th id="819">819</th><td><i class="doc">/// offsets.</i></td></tr>
<tr><th id="820">820</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl fn" id="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" title='llvm::AMDGPU::convertSMRDOffsetUnits' data-ref="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" data-ref-filename="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm">convertSMRDOffsetUnits</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1341ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1341ST" data-ref-filename="1341ST">ST</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="1342ByteOffset" title='ByteOffset' data-type='uint64_t' data-ref="1342ByteOffset" data-ref-filename="1342ByteOffset">ByteOffset</dfn>);</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><i class="doc">/// <span class="command">\returns</span> The encoding that will be used for<span class="command"> \p</span> <span class="arg">ByteOffset</span> in the</i></td></tr>
<tr><th id="823">823</th><td><i class="doc">/// SMRD offset field, or None if it won't fit. On GFX9 and GFX10</i></td></tr>
<tr><th id="824">824</th><td><i class="doc">/// S_LOAD instructions have a signed offset, on other subtargets it is</i></td></tr>
<tr><th id="825">825</th><td><i class="doc">/// unsigned. S_BUFFER has an unsigned offset for all subtargets.</i></td></tr>
<tr><th id="826">826</th><td><a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="decl fn" id="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb" title='llvm::AMDGPU::getSMRDEncodedOffset' data-ref="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb" data-ref-filename="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb">getSMRDEncodedOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="1343ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1343ST" data-ref-filename="1343ST">ST</dfn>,</td></tr>
<tr><th id="827">827</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1344ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="1344ByteOffset" data-ref-filename="1344ByteOffset">ByteOffset</dfn>, <em>bool</em> <dfn class="local col5 decl" id="1345IsBuffer" title='IsBuffer' data-type='bool' data-ref="1345IsBuffer" data-ref-filename="1345IsBuffer">IsBuffer</dfn>);</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td><i class="doc">/// <span class="command">\return</span> The encoding that can be used for a 32-bit literal offset in an SMRD</i></td></tr>
<tr><th id="830">830</th><td><i class="doc">/// instruction. This is only useful on CI.s</i></td></tr>
<tr><th id="831">831</th><td><a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="decl fn" id="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::getSMRDEncodedLiteralOffset32' data-ref="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl" data-ref-filename="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl">getSMRDEncodedLiteralOffset32</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="1346ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1346ST" data-ref-filename="1346ST">ST</dfn>,</td></tr>
<tr><th id="832">832</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1347ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="1347ByteOffset" data-ref-filename="1347ByteOffset">ByteOffset</dfn>);</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><i class="doc">/// For FLAT segment the offset must be positive;</i></td></tr>
<tr><th id="835">835</th><td><i class="doc">/// MSB is ignored and forced to zero.</i></td></tr>
<tr><th id="836">836</th><td><i class="doc">///</i></td></tr>
<tr><th id="837">837</th><td><i class="doc">/// <span class="command">\return</span> The number of bits available for the offset field in flat</i></td></tr>
<tr><th id="838">838</th><td><i class="doc">/// instructions.</i></td></tr>
<tr><th id="839">839</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb" title='llvm::AMDGPU::getNumFlatOffsetBits' data-ref="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb" data-ref-filename="_ZN4llvm6AMDGPU20getNumFlatOffsetBitsERKNS_15MCSubtargetInfoEb">getNumFlatOffsetBits</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="1348ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1348ST" data-ref-filename="1348ST">ST</dfn>, <em>bool</em> <dfn class="local col9 decl" id="1349Signed" title='Signed' data-type='bool' data-ref="1349Signed" data-ref-filename="1349Signed">Signed</dfn>);</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><i class="doc">/// <span class="command">\returns</span> true if this offset is small enough to fit in the SMRD</i></td></tr>
<tr><th id="842">842</th><td><i class="doc">/// offset field. <span class="command"> \p</span> <span class="arg">ByteOffset</span> should be the offset in bytes and</i></td></tr>
<tr><th id="843">843</th><td><i class="doc">/// not the encoded offset.</i></td></tr>
<tr><th id="844">844</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU20isLegalSMRDImmOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::isLegalSMRDImmOffset' data-ref="_ZN4llvm6AMDGPU20isLegalSMRDImmOffsetERKNS_15MCSubtargetInfoEl" data-ref-filename="_ZN4llvm6AMDGPU20isLegalSMRDImmOffsetERKNS_15MCSubtargetInfoEl">isLegalSMRDImmOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="1350ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1350ST" data-ref-filename="1350ST">ST</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="1351ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="1351ByteOffset" data-ref-filename="1351ByteOffset">ByteOffset</dfn>);</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE" title='llvm::AMDGPU::splitMUBUFOffset' data-ref="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE" data-ref-filename="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE">splitMUBUFOffset</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="1352Imm" title='Imm' data-type='uint32_t' data-ref="1352Imm" data-ref-filename="1352Imm">Imm</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> &amp;<dfn class="local col3 decl" id="1353SOffset" title='SOffset' data-type='uint32_t &amp;' data-ref="1353SOffset" data-ref-filename="1353SOffset">SOffset</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> &amp;<dfn class="local col4 decl" id="1354ImmOffset" title='ImmOffset' data-type='uint32_t &amp;' data-ref="1354ImmOffset" data-ref-filename="1354ImmOffset">ImmOffset</dfn>,</td></tr>
<tr><th id="847">847</th><td>                      <em>const</em> <a class="type" href="../GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="local col5 decl" id="1355Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget *' data-ref="1355Subtarget" data-ref-filename="1355Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="848">848</th><td>                      <a class="type" href="../../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col6 decl" id="1356Alignment" title='Alignment' data-type='llvm::Align' data-ref="1356Alignment" data-ref-filename="1356Alignment">Alignment</dfn> = <a class="type" href="../../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>));</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><i class="doc">/// <span class="command">\returns</span> true if the intrinsic is divergent</i></td></tr>
<tr><th id="851">851</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" title='llvm::AMDGPU::isIntrinsicSourceOfDivergence' data-ref="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" data-ref-filename="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj">isIntrinsicSourceOfDivergence</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1357IntrID" title='IntrID' data-type='unsigned int' data-ref="1357IntrID" data-ref-filename="1357IntrID">IntrID</dfn>);</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><i>// Track defaults for fields in the MODE registser.</i></td></tr>
<tr><th id="854">854</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</dfn> {</td></tr>
<tr><th id="855">855</th><td>  <i class="doc">/// Floating point opcodes that support exception flag gathering quiet and</i></td></tr>
<tr><th id="856">856</th><td><i class="doc">  /// propagate signaling NaN inputs per IEEE 754-2008. Min_dx10 and max_dx10</i></td></tr>
<tr><th id="857">857</th><td><i class="doc">  /// become IEEE 754- 2008 compliant due to signaling NaN propagation and</i></td></tr>
<tr><th id="858">858</th><td><i class="doc">  /// quieting.</i></td></tr>
<tr><th id="859">859</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</dfn> : <var>1</var>;</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <i class="doc">/// Used by the vector ALU to force DX10-style treatment of NaNs: when set,</i></td></tr>
<tr><th id="862">862</th><td><i class="doc">  /// clamp NaN to zero; otherwise, pass NaN through.</i></td></tr>
<tr><th id="863">863</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..DX10Clamp">DX10Clamp</dfn> : <var>1</var>;</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <i class="doc">/// If this is set, neither input or output denormals are flushed for most f32</i></td></tr>
<tr><th id="866">866</th><td><i class="doc">  /// instructions.</i></td></tr>
<tr><th id="867">867</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</dfn> : <var>1</var>;</td></tr>
<tr><th id="868">868</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</dfn> : <var>1</var>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <i class="doc">/// If this is set, neither input or output denormals are flushed for both f64</i></td></tr>
<tr><th id="871">871</th><td><i class="doc">  /// and f16/v2f16 instructions.</i></td></tr>
<tr><th id="872">872</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</dfn> : <var>1</var>;</td></tr>
<tr><th id="873">873</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</dfn> : <var>1</var>;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <dfn class="decl def fn" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev">SIModeRegisterDefaults</dfn>() :</td></tr>
<tr><th id="876">876</th><td>    <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a>(<b>true</b>),</td></tr>
<tr><th id="877">877</th><td>    <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..DX10Clamp">DX10Clamp</a>(<b>true</b>),</td></tr>
<tr><th id="878">878</th><td>    <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a>(<b>true</b>),</td></tr>
<tr><th id="879">879</th><td>    <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a>(<b>true</b>),</td></tr>
<tr><th id="880">880</th><td>    <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a>(<b>true</b>),</td></tr>
<tr><th id="881">881</th><td>    <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>(<b>true</b>) {}</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <dfn class="decl fn" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE">SIModeRegisterDefaults</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col8 decl" id="1358F" title='F' data-type='const llvm::Function &amp;' data-ref="1358F" data-ref-filename="1358F">F</dfn>);</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>  <em>static</em> <a class="type" href="#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj" title='llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj">getDefaultForCallingConv</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col9 decl" id="1359CC" title='CC' data-type='CallingConv::ID' data-ref="1359CC" data-ref-filename="1359CC">CC</dfn>) {</td></tr>
<tr><th id="886">886</th><td>    <a class="type" href="#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</a> <a class="ref fn fake" href="#_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev"></a><dfn class="local col0 decl" id="1360Mode" title='Mode' data-type='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="1360Mode" data-ref-filename="1360Mode">Mode</dfn>;</td></tr>
<tr><th id="887">887</th><td>    <a class="local col0 ref" href="#1360Mode" title='Mode' data-ref="1360Mode" data-ref-filename="1360Mode">Mode</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a> = !<span class="namespace">AMDGPU::</span><a class="ref fn" href="#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj" data-ref-filename="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col9 ref" href="#1359CC" title='CC' data-ref="1359CC" data-ref-filename="1359CC">CC</a>);</td></tr>
<tr><th id="888">888</th><td>    <b>return</b> <a class="local col0 ref" href="#1360Mode" title='Mode' data-ref="1360Mode" data-ref-filename="1360Mode">Mode</a>;</td></tr>
<tr><th id="889">889</th><td>  }</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_" title='llvm::AMDGPU::SIModeRegisterDefaults::operator==' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_"><b>operator</b> ==</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="local col1 decl" id="1361Other" title='Other' data-type='const llvm::AMDGPU::SIModeRegisterDefaults' data-ref="1361Other" data-ref-filename="1361Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="892">892</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a> == <a class="local col1 ref" href="#1361Other" title='Other' data-ref="1361Other" data-ref-filename="1361Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a> &amp;&amp; <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..DX10Clamp">DX10Clamp</a> == <a class="local col1 ref" href="#1361Other" title='Other' data-ref="1361Other" data-ref-filename="1361Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..DX10Clamp">DX10Clamp</a> &amp;&amp;</td></tr>
<tr><th id="893">893</th><td>           <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a> == <a class="local col1 ref" href="#1361Other" title='Other' data-ref="1361Other" data-ref-filename="1361Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a> &amp;&amp;</td></tr>
<tr><th id="894">894</th><td>           <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a> == <a class="local col1 ref" href="#1361Other" title='Other' data-ref="1361Other" data-ref-filename="1361Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a> &amp;&amp;</td></tr>
<tr><th id="895">895</th><td>           <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a> == <a class="local col1 ref" href="#1361Other" title='Other' data-ref="1361Other" data-ref-filename="1361Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a> &amp;&amp;</td></tr>
<tr><th id="896">896</th><td>           <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a> == <a class="local col1 ref" href="#1361Other" title='Other' data-ref="1361Other" data-ref-filename="1361Other">Other</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>;</td></tr>
<tr><th id="897">897</th><td>  }</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv" title='llvm::AMDGPU::SIModeRegisterDefaults::allFP32Denormals' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv">allFP32Denormals</dfn>() <em>const</em> {</td></tr>
<tr><th id="900">900</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a> &amp;&amp; <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a>;</td></tr>
<tr><th id="901">901</th><td>  }</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults20allFP64FP16DenormalsEv" title='llvm::AMDGPU::SIModeRegisterDefaults::allFP64FP16Denormals' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults20allFP64FP16DenormalsEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults20allFP64FP16DenormalsEv">allFP64FP16Denormals</dfn>() <em>const</em> {</td></tr>
<tr><th id="904">904</th><td>    <b>return</b> <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a> &amp;&amp; <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>;</td></tr>
<tr><th id="905">905</th><td>  }</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <i class="doc">/// Get the encoding value for the FP_DENORM bits of the mode register for the</i></td></tr>
<tr><th id="908">908</th><td><i class="doc">  /// FP32 denormal mode.</i></td></tr>
<tr><th id="909">909</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv" title='llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeSPValue' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv">fpDenormModeSPValue</dfn>() <em>const</em> {</td></tr>
<tr><th id="910">910</th><td>    <b>if</b> (<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a> &amp;&amp; <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a>)</td></tr>
<tr><th id="911">911</th><td>      <b>return</b> <a class="macro" href="../SIDefines.h.html#844" title="3" data-ref="_M/FP_DENORM_FLUSH_NONE">FP_DENORM_FLUSH_NONE</a>;</td></tr>
<tr><th id="912">912</th><td>    <b>if</b> (<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a>)</td></tr>
<tr><th id="913">913</th><td>      <b>return</b> <a class="macro" href="../SIDefines.h.html#842" title="1" data-ref="_M/FP_DENORM_FLUSH_OUT">FP_DENORM_FLUSH_OUT</a>;</td></tr>
<tr><th id="914">914</th><td>    <b>if</b> (<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a>)</td></tr>
<tr><th id="915">915</th><td>      <b>return</b> <a class="macro" href="../SIDefines.h.html#843" title="2" data-ref="_M/FP_DENORM_FLUSH_IN">FP_DENORM_FLUSH_IN</a>;</td></tr>
<tr><th id="916">916</th><td>    <b>return</b> <a class="macro" href="../SIDefines.h.html#841" title="0" data-ref="_M/FP_DENORM_FLUSH_IN_FLUSH_OUT">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</td></tr>
<tr><th id="917">917</th><td>  }</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <i class="doc">/// Get the encoding value for the FP_DENORM bits of the mode register for the</i></td></tr>
<tr><th id="920">920</th><td><i class="doc">  /// FP64/FP16 denormal mode.</i></td></tr>
<tr><th id="921">921</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeDPValueEv" title='llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeDPValue' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeDPValueEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeDPValueEv">fpDenormModeDPValue</dfn>() <em>const</em> {</td></tr>
<tr><th id="922">922</th><td>    <b>if</b> (<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a> &amp;&amp; <a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>)</td></tr>
<tr><th id="923">923</th><td>      <b>return</b> <a class="macro" href="../SIDefines.h.html#844" title="3" data-ref="_M/FP_DENORM_FLUSH_NONE">FP_DENORM_FLUSH_NONE</a>;</td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a>)</td></tr>
<tr><th id="925">925</th><td>      <b>return</b> <a class="macro" href="../SIDefines.h.html#842" title="1" data-ref="_M/FP_DENORM_FLUSH_OUT">FP_DENORM_FLUSH_OUT</a>;</td></tr>
<tr><th id="926">926</th><td>    <b>if</b> (<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>)</td></tr>
<tr><th id="927">927</th><td>      <b>return</b> <a class="macro" href="../SIDefines.h.html#843" title="2" data-ref="_M/FP_DENORM_FLUSH_IN">FP_DENORM_FLUSH_IN</a>;</td></tr>
<tr><th id="928">928</th><td>    <b>return</b> <a class="macro" href="../SIDefines.h.html#841" title="0" data-ref="_M/FP_DENORM_FLUSH_IN_FLUSH_OUT">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</td></tr>
<tr><th id="929">929</th><td>  }</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>  <i class="doc">/// Returns true if a flag is compatible if it's enabled in the callee, but</i></td></tr>
<tr><th id="932">932</th><td><i class="doc">  /// disabled in the caller.</i></td></tr>
<tr><th id="933">933</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" title='llvm::AMDGPU::SIModeRegisterDefaults::oneWayCompatible' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb">oneWayCompatible</dfn>(<em>bool</em> <dfn class="local col2 decl" id="1362CallerMode" title='CallerMode' data-type='bool' data-ref="1362CallerMode" data-ref-filename="1362CallerMode">CallerMode</dfn>, <em>bool</em> <dfn class="local col3 decl" id="1363CalleeMode" title='CalleeMode' data-type='bool' data-ref="1363CalleeMode" data-ref-filename="1363CalleeMode">CalleeMode</dfn>) {</td></tr>
<tr><th id="934">934</th><td>    <b>return</b> <a class="local col2 ref" href="#1362CallerMode" title='CallerMode' data-ref="1362CallerMode" data-ref-filename="1362CallerMode">CallerMode</a> == <a class="local col3 ref" href="#1363CalleeMode" title='CalleeMode' data-ref="1363CalleeMode" data-ref-filename="1363CalleeMode">CalleeMode</a> || (!<a class="local col2 ref" href="#1362CallerMode" title='CallerMode' data-ref="1362CallerMode" data-ref-filename="1362CallerMode">CallerMode</a> &amp;&amp; <a class="local col3 ref" href="#1363CalleeMode" title='CalleeMode' data-ref="1363CalleeMode" data-ref-filename="1363CalleeMode">CalleeMode</a>);</td></tr>
<tr><th id="935">935</th><td>  }</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <i>// FIXME: Inlining should be OK for dx10-clamp, since the caller's mode should</i></td></tr>
<tr><th id="938">938</th><td><i>  // be able to override.</i></td></tr>
<tr><th id="939">939</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_" title='llvm::AMDGPU::SIModeRegisterDefaults::isInlineCompatible' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_">isInlineCompatible</dfn>(<a class="type" href="#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="local col4 decl" id="1364CalleeMode" title='CalleeMode' data-type='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="1364CalleeMode" data-ref-filename="1364CalleeMode">CalleeMode</dfn>) <em>const</em> {</td></tr>
<tr><th id="940">940</th><td>    <b>if</b> (<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..DX10Clamp">DX10Clamp</a> != <a class="local col4 ref" href="#1364CalleeMode" title='CalleeMode' data-ref="1364CalleeMode" data-ref-filename="1364CalleeMode">CalleeMode</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..DX10Clamp">DX10Clamp</a>)</td></tr>
<tr><th id="941">941</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="942">942</th><td>    <b>if</b> (<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a> != <a class="local col4 ref" href="#1364CalleeMode" title='CalleeMode' data-ref="1364CalleeMode" data-ref-filename="1364CalleeMode">CalleeMode</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a>)</td></tr>
<tr><th id="943">943</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>    <i>// Allow inlining denormals enabled into denormals flushed functions.</i></td></tr>
<tr><th id="946">946</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" title='llvm::AMDGPU::SIModeRegisterDefaults::oneWayCompatible' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb">oneWayCompatible</a>(<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a>, <a class="local col4 ref" href="#1364CalleeMode" title='CalleeMode' data-ref="1364CalleeMode" data-ref-filename="1364CalleeMode">CalleeMode</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a>) &amp;&amp;</td></tr>
<tr><th id="947">947</th><td>           <a class="member fn" href="#_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" title='llvm::AMDGPU::SIModeRegisterDefaults::oneWayCompatible' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb">oneWayCompatible</a>(<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>, <a class="local col4 ref" href="#1364CalleeMode" title='CalleeMode' data-ref="1364CalleeMode" data-ref-filename="1364CalleeMode">CalleeMode</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>) &amp;&amp;</td></tr>
<tr><th id="948">948</th><td>           <a class="member fn" href="#_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" title='llvm::AMDGPU::SIModeRegisterDefaults::oneWayCompatible' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb">oneWayCompatible</a>(<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a>, <a class="local col4 ref" href="#1364CalleeMode" title='CalleeMode' data-ref="1364CalleeMode" data-ref-filename="1364CalleeMode">CalleeMode</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a>) &amp;&amp;</td></tr>
<tr><th id="949">949</th><td>           <a class="member fn" href="#_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" title='llvm::AMDGPU::SIModeRegisterDefaults::oneWayCompatible' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb">oneWayCompatible</a>(<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a>, <a class="local col4 ref" href="#1364CalleeMode" title='CalleeMode' data-ref="1364CalleeMode" data-ref-filename="1364CalleeMode">CalleeMode</a>.<a class="member field" href="#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a>);</td></tr>
<tr><th id="950">950</th><td>  }</td></tr>
<tr><th id="951">951</th><td>};</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>} <i>// end namespace AMDGPU</i></td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="decl fn" id="_ZN4llvmlsERNS_11raw_ostreamENS_6AMDGPU7IsaInfo15TargetIDSettingE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_6AMDGPU7IsaInfo15TargetIDSettingE" data-ref-filename="_ZN4llvmlsERNS_11raw_ostreamENS_6AMDGPU7IsaInfo15TargetIDSettingE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="1365OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="1365OS" data-ref-filename="1365OS">OS</dfn>,</td></tr>
<tr><th id="956">956</th><td>                        <em>const</em> <span class="namespace">AMDGPU::IsaInfo::</span><a class="type" href="#llvm::AMDGPU::IsaInfo::TargetIDSetting" title='llvm::AMDGPU::IsaInfo::TargetIDSetting' data-ref="llvm::AMDGPU::IsaInfo::TargetIDSetting" data-ref-filename="llvm..AMDGPU..IsaInfo..TargetIDSetting">TargetIDSetting</a> <dfn class="local col6 decl" id="1366S" title='S' data-type='const AMDGPU::IsaInfo::TargetIDSetting' data-ref="1366S" data-ref-filename="1366S">S</dfn>);</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</u></td></tr>
<tr><th id="961">961</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>