

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_16u_array_ap_fixed_30_15_5_3_0_16u_config17_s'
================================================================
* Date:           Tue Nov  4 16:14:33 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.780 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     701|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|     120|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      56|    -|
|Register         |        -|     -|     754|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     754|     877|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_21s_6ns_26_1_1_U1058  |mul_21s_6ns_26_1_1  |        0|   1|  0|  15|    0|
    |mul_21s_6ns_26_1_1_U1059  |mul_21s_6ns_26_1_1  |        0|   1|  0|  15|    0|
    |mul_21s_6ns_26_1_1_U1060  |mul_21s_6ns_26_1_1  |        0|   1|  0|  15|    0|
    |mul_21s_6ns_26_1_1_U1061  |mul_21s_6ns_26_1_1  |        0|   1|  0|  15|    0|
    |mul_21s_6ns_26_1_1_U1063  |mul_21s_6ns_26_1_1  |        0|   1|  0|  15|    0|
    |mul_21s_6ns_26_1_1_U1064  |mul_21s_6ns_26_1_1  |        0|   1|  0|  15|    0|
    |mul_21s_6ns_27_1_1_U1062  |mul_21s_6ns_27_1_1  |        0|   1|  0|  15|    0|
    |mul_21s_6ns_27_1_1_U1065  |mul_21s_6ns_27_1_1  |        0|   1|  0|  15|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   8|  0| 120|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln42_16_fu_1205_p2  |         +|   0|  0|  33|          26|          15|
    |add_ln42_17_fu_930_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln42_18_fu_1215_p2  |         +|   0|  0|  33|          26|          16|
    |add_ln42_19_fu_1225_p2  |         +|   0|  0|  33|          26|          15|
    |add_ln42_20_fu_1018_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_21_fu_1052_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_22_fu_1082_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_23_fu_1241_p2  |         +|   0|  0|  33|          26|          14|
    |add_ln42_24_fu_1251_p2  |         +|   0|  0|  33|          26|          14|
    |add_ln42_25_fu_1128_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_26_fu_1162_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_27_fu_1264_p2  |         +|   0|  0|  33|          26|          14|
    |add_ln42_28_fu_1196_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln42_29_fu_920_p2   |         +|   0|  0|  30|          23|          15|
    |add_ln42_30_fu_962_p2   |         +|   0|  0|  30|          23|          16|
    |add_ln42_31_fu_1008_p2  |         +|   0|  0|  31|          24|          14|
    |add_ln42_32_fu_1042_p2  |         +|   0|  0|  29|          22|          14|
    |add_ln42_33_fu_1072_p2  |         +|   0|  0|  29|          22|          15|
    |add_ln42_34_fu_1118_p2  |         +|   0|  0|  30|          23|          12|
    |add_ln42_35_fu_1152_p2  |         +|   0|  0|  29|          22|          14|
    |add_ln42_36_fu_1186_p2  |         +|   0|  0|  29|          22|          13|
    |add_ln42_fu_972_p2      |         +|   0|  0|  33|          26|          26|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 701|         546|         410|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |layer17_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  56|         12|    5|         12|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |a_10_reg_1389         |  21|   0|   21|          0|
    |a_11_reg_1384         |  21|   0|   21|          0|
    |a_1_reg_1357          |  21|   0|   21|          0|
    |a_2_reg_1363          |  21|   0|   21|          0|
    |a_3_reg_1368          |  21|   0|   21|          0|
    |a_4_reg_1373          |  21|   0|   21|          0|
    |a_5_reg_1378          |  21|   0|   21|          0|
    |a_6_reg_1336          |  21|   0|   21|          0|
    |a_7_reg_1341          |  21|   0|   21|          0|
    |a_8_reg_1346          |  21|   0|   21|          0|
    |a_9_reg_1351          |  21|   0|   21|          0|
    |a_reg_1331            |  21|   0|   21|          0|
    |add_ln42_17_reg_1419  |  25|   0|   26|          1|
    |add_ln42_20_reg_1429  |  24|   0|   26|          2|
    |add_ln42_21_reg_1434  |  26|   0|   26|          0|
    |add_ln42_22_reg_1439  |  26|   0|   26|          0|
    |add_ln42_25_reg_1444  |  25|   0|   26|          1|
    |add_ln42_26_reg_1449  |  26|   0|   26|          0|
    |add_ln42_28_reg_1454  |  26|   0|   26|          0|
    |add_ln42_reg_1424     |  25|   0|   26|          1|
    |ap_CS_fsm             |   3|   0|    3|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |mul_ln42_1_reg_715    |  26|   0|   26|          0|
    |mul_ln42_2_reg_719    |  26|   0|   26|          0|
    |mul_ln42_3_reg_727    |  26|   0|   26|          0|
    |mul_ln42_4_reg_731    |  26|   0|   26|          0|
    |mul_ln42_5_reg_739    |  26|   0|   26|          0|
    |mul_ln42_reg_711      |  26|   0|   26|          0|
    |mul_ln73_1_reg_735    |  27|   0|   27|          0|
    |mul_ln73_reg_723      |  27|   0|   27|          0|
    |start_once_reg        |   1|   0|    1|          0|
    |tmp_10_reg_1413       |  21|   0|   21|          0|
    |tmp_9_reg_1407        |  21|   0|   21|          0|
    |tmp_s_reg_1401        |  21|   0|   21|          0|
    |trunc_ln73_reg_1395   |  21|   0|   21|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 754|   0|  759|          5|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17>|  return value|
|layer15_out_dout            |   in|  336|     ap_fifo|                                                               layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                               layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                               layer15_out|       pointer|
|layer17_out_din             |  out|  480|     ap_fifo|                                                               layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer17_out|       pointer|
|layer17_out_full_n          |   in|    1|     ap_fifo|                                                               layer17_out|       pointer|
|layer17_out_write           |  out|    1|     ap_fifo|                                                               layer17_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

