Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 29 13:24:08 2022
| Host         : DESKTOP-3M3OAEK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.608        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.608        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.923ns (27.002%)  route 2.495ns (72.998%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.713     6.405    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.501 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.782     8.283    sm_clk_BUFG
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.654 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.654    cnt_reg[20]_i_1_n_7
    SLICE_X51Y98         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clk_50MHz_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.062    15.262    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    cnt_reg[8]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    cnt_reg[12]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.521 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.521    cnt_reg[16]_i_1_n_6
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062    15.237    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    cnt_reg[8]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    cnt_reg[12]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.500 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.500    cnt_reg[16]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062    15.237    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    cnt_reg[8]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    cnt_reg[12]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.426 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.426    cnt_reg[16]_i_1_n_5
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062    15.237    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    cnt_reg[8]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    cnt_reg[12]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.410 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.410    cnt_reg[16]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062    15.237    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    cnt_reg[8]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.407 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.407    cnt_reg[12]_i_1_n_6
    SLICE_X51Y96         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    cnt_reg[8]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.386 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.386    cnt_reg[12]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             7.924ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    cnt_reg[8]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.312 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.312    cnt_reg[12]_i_1_n_5
    SLICE_X51Y96         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  7.924    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    cnt_reg[8]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.296 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.296    cnt_reg[12]_i_1_n_7
    SLICE_X51Y96         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    cnt_reg_n_0_[1]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    cnt_reg[0]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    cnt_reg[4]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.293    cnt_reg[8]_i_1_n_6
    SLICE_X51Y95         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  7.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    cnt_reg_n_0_[11]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    cnt_reg[8]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    cnt_reg_n_0_[3]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    cnt_reg[0]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    cnt_reg_n_0_[7]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    cnt_reg[4]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.731    cnt_reg_n_0_[12]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    cnt_reg[12]_i_1_n_7
    SLICE_X51Y96         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.731    cnt_reg_n_0_[4]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    cnt_reg[4]_i_1_n_7
    SLICE_X51Y94         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.731    cnt_reg_n_0_[8]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    cnt_reg[8]_i_1_n_7
    SLICE_X51Y95         FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.732    cnt_reg_n_0_[16]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    cnt_reg[16]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.735    cnt_reg_n_0_[10]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    cnt_reg[8]_i_1_n_5
    SLICE_X51Y95         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.109     1.735    cnt_reg_n_0_[14]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    cnt_reg[12]_i_1_n_5
    SLICE_X51Y96         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.735    cnt_reg_n_0_[2]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    cnt_reg[0]_i_1_n_5
    SLICE_X51Y93         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/CV4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.931ns  (logic 4.715ns (33.845%)  route 9.216ns (66.155%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE                         0.000     0.000 r  kp1/CV4_reg[3]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV4_reg[3]/Q
                         net (fo=3, routed)           0.899     1.417    kp1/p_1_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.541 f  kp1/operand[3]_i_3/O
                         net (fo=4, routed)           1.118     2.659    kp1/operand[3]_i_3_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.783 f  kp1/pr_state[2]_i_2/O
                         net (fo=10, routed)          0.980     3.763    kp1/kp_hit
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.887 r  kp1/SEG7_seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.141     5.028    kp1/SEG7_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.984     6.136    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.260 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.094    10.354    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.931 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.931    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.757ns  (logic 4.926ns (35.810%)  route 8.831ns (64.190%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE                         0.000     0.000 r  kp1/CV4_reg[3]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV4_reg[3]/Q
                         net (fo=3, routed)           0.899     1.417    kp1/p_1_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.541 f  kp1/operand[3]_i_3/O
                         net (fo=4, routed)           1.118     2.659    kp1/operand[3]_i_3_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.783 f  kp1/pr_state[2]_i_2/O
                         net (fo=10, routed)          0.980     3.763    kp1/kp_hit
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.887 r  kp1/SEG7_seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.141     5.028    kp1/SEG7_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.983     6.135    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.154     6.289 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.710     9.999    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    13.757 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.757    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.571ns  (logic 4.867ns (35.862%)  route 8.704ns (64.138%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[4]/C
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[4]/Q
                         net (fo=10, routed)          1.163     1.619    kp1/p_8_in
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.152     1.771 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.810     2.581    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I2_O)        0.326     2.907 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.055     3.962    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.086 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.807     4.893    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.017 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.048     6.065    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.189 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.821    10.010    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.571 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.571    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.079ns  (logic 5.092ns (38.934%)  route 7.987ns (61.066%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[4]/C
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[4]/Q
                         net (fo=10, routed)          1.163     1.619    kp1/p_8_in
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.152     1.771 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.810     2.581    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I2_O)        0.326     2.907 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.055     3.962    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.086 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.807     4.893    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.017 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041     6.058    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.210 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.111     9.321    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    13.079 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.079    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.016ns  (logic 4.840ns (37.181%)  route 8.177ns (62.819%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[4]/C
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[4]/Q
                         net (fo=10, routed)          1.163     1.619    kp1/p_8_in
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.152     1.771 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.810     2.581    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I2_O)        0.326     2.907 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.055     3.962    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.086 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.807     4.893    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.017 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041     6.058    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.182 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.301     9.483    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.016 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.016    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.736ns  (logic 5.073ns (39.835%)  route 7.662ns (60.165%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[4]/C
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[4]/Q
                         net (fo=10, routed)          1.163     1.619    kp1/p_8_in
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.152     1.771 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.810     2.581    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I2_O)        0.326     2.907 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.055     3.962    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.086 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.807     4.893    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.017 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.048     6.065    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.152     6.217 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.779     8.996    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    12.736 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.736    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.433ns  (logic 4.631ns (37.247%)  route 7.802ns (62.753%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE                         0.000     0.000 r  kp1/CV4_reg[3]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV4_reg[3]/Q
                         net (fo=3, routed)           0.899     1.417    kp1/p_1_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.541 f  kp1/operand[3]_i_3/O
                         net (fo=4, routed)           1.118     2.659    kp1/operand[3]_i_3_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.783 f  kp1/pr_state[2]_i_2/O
                         net (fo=10, routed)          0.980     3.763    kp1/kp_hit
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.887 r  kp1/SEG7_seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.141     5.028    kp1/SEG7_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.983     6.135    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.259 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.681     8.940    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.433 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.433    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 4.437ns (52.194%)  route 4.064ns (47.806%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           1.009     1.527    kp1/CV2
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.152     1.679 r  kp1/KB_col_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.055     4.734    KB_col_OBUF[4]
    C17                  OBUF (Prop_obuf_I_O)         3.767     8.501 r  KB_col_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.501    KB_col[4]
    C17                                                               r  KB_col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.365ns  (logic 4.400ns (52.600%)  route 3.965ns (47.400%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           1.066     1.584    kp1/CV4
    SLICE_X44Y95         LUT3 (Prop_lut3_I2_O)        0.119     1.703 r  kp1/KB_col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.899     4.602    KB_col_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.763     8.365 r  KB_col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.365    KB_col[3]
    D18                                                               r  KB_col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.306ns  (logic 4.163ns (50.122%)  route 4.143ns (49.878%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           1.062     1.580    kp1/CV4
    SLICE_X44Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.704 r  kp1/KB_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.081     4.785    KB_col_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.521     8.306 r  KB_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.306    KB_col[1]
    G17                                                               r  KB_col[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV2_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.503%)  route 0.143ns (46.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.143     0.307    kp1/CV2
    SLICE_X47Y95         FDRE                                         r  kp1/CV2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV2_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.503%)  route 0.143ns (46.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.143     0.307    kp1/CV2
    SLICE_X47Y95         FDRE                                         r  kp1/CV2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.503%)  route 0.143ns (46.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.143     0.307    kp1/CV2
    SLICE_X47Y95         FDRE                                         r  kp1/CV2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.503%)  route 0.143ns (46.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.143     0.307    kp1/CV2
    SLICE_X47Y95         FDRE                                         r  kp1/CV2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.007%)  route 0.135ns (41.993%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE                         0.000     0.000 r  acc_reg[8]/C
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  acc_reg[8]/Q
                         net (fo=4, routed)           0.135     0.276    acc[8]
    SLICE_X47Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.321 r  acc[12]_i_1/O
                         net (fo=1, routed)           0.000     0.321    nx_acc[12]
    SLICE_X47Y99         FDCE                                         r  acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/CV1_reg[1]/Q
                         net (fo=6, routed)           0.139     0.280    kp1/CV1_reg_n_0_[1]
    SLICE_X46Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  kp1/acc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.325    nx_acc[1]
    SLICE_X46Y94         FDCE                                         r  acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/FSM_onehot_curr_col_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.334%)  route 0.182ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.182     0.346    kp1/CV2
    SLICE_X50Y95         FDRE                                         r  kp1/FSM_onehot_curr_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            operand_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.230ns (66.234%)  route 0.117ns (33.766%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE                         0.000     0.000 r  operand_reg[9]/C
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  operand_reg[9]/Q
                         net (fo=3, routed)           0.117     0.245    operand[9]
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.102     0.347 r  operand[13]_i_1/O
                         net (fo=1, routed)           0.000     0.347    nx_operand[13]
    SLICE_X47Y96         FDCE                                         r  operand_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.164ns (47.042%)  route 0.185ns (52.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.185     0.349    kp1/CV3
    SLICE_X46Y95         FDRE                                         r  kp1/CV3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.164ns (47.042%)  route 0.185ns (52.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.185     0.349    kp1/CV3
    SLICE_X46Y95         FDRE                                         r  kp1/CV3_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.724ns  (logic 4.529ns (35.595%)  route 8.195ns (64.405%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  cnt_reg[18]/Q
                         net (fo=6, routed)           0.821     6.513    dig[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.154     7.791    kp1/SEG7_anode_OBUF[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.915 r  kp1/SEG7_seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.141     9.056    kp1/SEG7_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.180 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.984    10.164    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.288 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.094    14.382    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.959 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.959    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.550ns  (logic 4.740ns (37.774%)  route 7.809ns (62.226%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  cnt_reg[18]/Q
                         net (fo=6, routed)           0.821     6.513    dig[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.154     7.791    kp1/SEG7_anode_OBUF[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.915 r  kp1/SEG7_seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.141     9.056    kp1/SEG7_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.180 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.983    10.163    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.154    10.317 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.710    14.027    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    17.785 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.785    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.255ns  (logic 4.513ns (36.823%)  route 7.742ns (63.177%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  cnt_reg[18]/Q
                         net (fo=6, routed)           0.821     6.513    dig[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.298     7.935    kp1/SEG7_anode_OBUF[1]
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.059 r  kp1/SEG7_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.754     8.813    kp1/SEG7_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.937 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.048     9.985    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124    10.109 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.821    13.930    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.491 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.491    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.764ns  (logic 4.738ns (40.278%)  route 7.025ns (59.721%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  cnt_reg[18]/Q
                         net (fo=6, routed)           0.821     6.513    dig[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.298     7.935    kp1/SEG7_anode_OBUF[1]
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.059 r  kp1/SEG7_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.754     8.813    kp1/SEG7_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.937 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041     9.978    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.152    10.130 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.111    13.241    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    16.999 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.999    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.701ns  (logic 4.486ns (38.336%)  route 7.215ns (61.664%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  cnt_reg[18]/Q
                         net (fo=6, routed)           0.821     6.513    dig[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.298     7.935    kp1/SEG7_anode_OBUF[1]
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.059 r  kp1/SEG7_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.754     8.813    kp1/SEG7_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.937 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041     9.978    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124    10.102 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.301    13.403    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.936 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.936    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 4.719ns (41.324%)  route 6.701ns (58.676%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  cnt_reg[18]/Q
                         net (fo=6, routed)           0.821     6.513    dig[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.298     7.935    kp1/SEG7_anode_OBUF[1]
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.059 r  kp1/SEG7_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.754     8.813    kp1/SEG7_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.937 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.048     9.985    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.152    10.137 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.779    12.917    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    16.656 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.656    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.226ns  (logic 4.445ns (39.597%)  route 6.781ns (60.403%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  cnt_reg[18]/Q
                         net (fo=6, routed)           0.821     6.513    dig[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.154     7.791    kp1/SEG7_anode_OBUF[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.915 r  kp1/SEG7_seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.141     9.056    kp1/SEG7_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.180 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.983    10.163    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.124    10.287 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.681    12.968    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.462 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.462    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.154ns (44.641%)  route 5.152ns (55.359%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  cnt_reg[18]/Q
                         net (fo=6, routed)           0.874     6.566    dig[1]
    SLICE_X50Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           4.278    10.968    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.542 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.542    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.573ns  (logic 4.342ns (50.639%)  route 4.232ns (49.361%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[18]/Q
                         net (fo=6, routed)           0.874     6.566    dig[1]
    SLICE_X50Y97         LUT3 (Prop_lut3_I2_O)        0.146     6.712 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           3.358    10.070    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.740    13.809 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.809    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.116ns (48.868%)  route 4.306ns (51.132%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[18]/Q
                         net (fo=6, routed)           0.821     6.513    dig[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           3.485    10.122    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.657 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.657    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 1.508ns (55.582%)  route 1.205ns (44.418%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=6, routed)           0.170     1.797    dig[0]
    SLICE_X50Y98         LUT3 (Prop_lut3_I0_O)        0.048     1.845 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.035     2.879    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     4.198 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.198    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.489ns (54.665%)  route 1.235ns (45.335%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[17]/Q
                         net (fo=6, routed)           0.152     1.779    dig[0]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.046     1.825 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.083     2.907    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.302     4.210 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.210    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.422ns (52.205%)  route 1.302ns (47.795%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=6, routed)           0.170     1.797    dig[0]
    SLICE_X50Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.842 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.132     2.974    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.210 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.210    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.515ns (51.488%)  route 1.428ns (48.512%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=6, routed)           0.152     1.779    dig[0]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.824 f  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.195     2.018    kp1/SEG7_anode_OBUF[2]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.063 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.049     2.112    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.157 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.233     2.390    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.435 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.799     3.234    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.428 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.428    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.206ns  (logic 1.461ns (45.567%)  route 1.745ns (54.433%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[17]/Q
                         net (fo=6, routed)           0.152     1.779    dig[0]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           1.593     3.416    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.691 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.691    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.299ns  (logic 1.620ns (49.117%)  route 1.678ns (50.883%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=6, routed)           0.152     1.779    dig[0]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.824 f  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.195     2.018    kp1/SEG7_anode_OBUF[2]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.063 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.049     2.112    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.157 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.385     2.542    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.044     2.586 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.897     3.484    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     4.784 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.784    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.639ns (48.206%)  route 1.761ns (51.794%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=6, routed)           0.152     1.779    dig[0]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.824 f  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.195     2.018    kp1/SEG7_anode_OBUF[2]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.063 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.049     2.112    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.157 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.375     2.532    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.577 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.990     3.567    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.885 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.885    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.555ns (44.632%)  route 1.930ns (55.368%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=6, routed)           0.152     1.779    dig[0]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.824 f  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.195     2.018    kp1/SEG7_anode_OBUF[2]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.063 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.049     2.112    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.157 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.375     2.532    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.577 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.159     3.736    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.970 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.970    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.524ns  (logic 1.639ns (46.510%)  route 1.885ns (53.490%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=6, routed)           0.152     1.779    dig[0]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.824 f  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.195     2.018    kp1/SEG7_anode_OBUF[2]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.063 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.049     2.112    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.157 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.233     2.390    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.042     2.432 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.257     3.688    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     5.009 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.009    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.719ns  (logic 1.582ns (42.544%)  route 2.137ns (57.456%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=6, routed)           0.152     1.779    dig[0]
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.824 f  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.195     2.018    kp1/SEG7_anode_OBUF[2]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.063 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.049     2.112    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.157 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.385     2.542    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.587 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.356     3.943    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     5.205 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.205    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





