# XiqPcgPortAssignmentEntryDetail

The PCG port assignment entry detail
## Properties
Name | Type | Description | Notes
------------ | ------------- | ------------- | -------------
**id** | **int** | The unique identifier | 
**create_time** | **datetime** | The create time | 
**update_time** | **datetime** | The last update time | 
**org_id** | **int** | The organization identifier, valid when enabling HIQ feature | [optional] 
**device** | [**XiqPcgPortAssignmentEntryDeviceMeta**](XiqPcgPortAssignmentEntryDeviceMeta.md) |  | [optional] 
**eth1** | [**XiqPcgPortAssignmentEntryEthUserMeta**](XiqPcgPortAssignmentEntryEthUserMeta.md) |  | [optional] 
**eth2** | [**XiqPcgPortAssignmentEntryEthUserMeta**](XiqPcgPortAssignmentEntryEthUserMeta.md) |  | [optional] 
**eth3** | [**XiqPcgPortAssignmentEntryEthUserMeta**](XiqPcgPortAssignmentEntryEthUserMeta.md) |  | [optional] 

[[Back to Model list]](../README.md#documentation-for-models) [[Back to API list]](../README.md#documentation-for-api-endpoints) [[Back to README]](../README.md)


