// Seed: 1304664538
module module_0;
  wire id_1;
  wire id_2;
  wire id_3, id_4;
  initial begin : LABEL_0
    if (id_2) disable id_5;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input tri1 id_2,
    output uwire id_3,
    input wand id_4,
    output tri0 id_5,
    output wire id_6,
    input uwire id_7,
    output tri0 id_8,
    output uwire id_9,
    output supply0 id_10,
    input wor id_11
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
  assign id_9 = 1;
endmodule
