Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  5 13:42:35 2025
| Host         : Ekko running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Task_P_control_sets_placed.rpt
| Design       : Task_P
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|     10 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             130 |           20 |
| Yes          | No                    | No                     |             104 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------+-------------------------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal             |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------+-------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG   |                                        |                                     |                1 |              2 |
|  CLOCK_IBUF_BUFG |                                        | clk_div_counter[2]_i_1_n_0          |                1 |              6 |
|  CLOCK_IBUF_BUFG |                                        |                                     |                4 |             10 |
| ~clk6p25m_BUFG   |                                        | oled_inst/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25m_BUFG   | oled_inst/delay[0]_i_1_n_0             |                                     |                5 |             40 |
|  CLOCK_IBUF_BUFG | sel                                    | btnL_counter[0]_i_1_n_0             |                7 |             50 |
|  CLOCK_IBUF_BUFG | btnR_counter[0]_i_2_n_0                | btnR_counter[0]_i_1_n_0             |                7 |             50 |
| ~clk6p25m_BUFG   | oled_inst/FSM_onehot_state[31]_i_1_n_0 |                                     |                8 |             64 |
| ~clk6p25m_BUFG   |                                        | oled_inst/spi_word[39]_i_1_n_0      |               14 |             90 |
+------------------+----------------------------------------+-------------------------------------+------------------+----------------+


