
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187214                       # Simulator instruction rate (inst/s)
host_op_rate                                   237578                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32019                       # Simulator tick rate (ticks/s)
host_mem_usage                               67370460                       # Number of bytes of host memory used
host_seconds                                 31539.86                       # Real time elapsed on the host
sim_insts                                  5904714588                       # Number of instructions simulated
sim_ops                                    7493179177                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        31104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::total               133248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        52096                       # Number of bytes written to this memory
system.physmem.bytes_written::total             52096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          243                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1041                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             407                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  407                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30799630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131944094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17744643                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51586212                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51586212                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51586212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30799630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183530306                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121143                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042832     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103468      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466723                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886287                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132672                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888709                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6431                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2498                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255686                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817663     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135260      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110321      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48099      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60136      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57560      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24315     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792027     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298436     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255686                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28168                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806538                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283854                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308432                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245660                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297381                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514357                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814279     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156765      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72011      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19631      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83663      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6482      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661502                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449843                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          181108                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       162929                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        11325                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        70300                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           62779                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS            9891                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          517                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1901545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1133766                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             181108                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        72670                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               223627                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          36105                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        117274                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           110927                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        11197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2266971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.587675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.910993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2043344     90.14%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            7799      0.34%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16346      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            6908      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           36305      1.60%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           32808      1.45%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6270      0.28%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           13381      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          103810      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2266971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074783                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.468154                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1888803                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       130430                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           222652                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          733                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         24345                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        16152                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          182                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1329236                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         24345                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1891526                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103294                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        19801                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           220773                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7224                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1327269                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          2724                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          111                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1568485                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6244037                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6244037                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1351445                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          217016                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          162                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            20019                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       308853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       154934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1404                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         7538                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1322440                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1258740                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          991                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       125231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       307511                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2266971                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.555252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.348411                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1816829     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       136031      6.00%     86.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110918      4.89%     91.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        48616      2.14%     93.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        60463      2.67%     95.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        57262      2.53%     98.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        32657      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2639      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1556      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2266971                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3155     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         24144     86.13%     97.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          732      2.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       794792     63.14%     63.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11021      0.88%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           75      0.01%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       298623     23.72%     87.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       154229     12.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1258740                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.519758                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              28031                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022269                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4813473                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1447882                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1245774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1286771                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2165                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        15945                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1736                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         24345                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          99244                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1786                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1322601                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       308853                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       154934                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           87                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         5802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7142                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        12944                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1248334                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       297438                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        10406                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              451615                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          163530                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            154177                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.515461                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1245890                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1245774                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           674313                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1335349                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.514404                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.504971                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1001587                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1177453                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       145278                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        11361                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2242626                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.525033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.345013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1813818     80.88%     80.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       157908      7.04%     87.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        73459      3.28%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        72014      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        19805      0.88%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        83289      3.71%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6560      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         4624      0.21%     99.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        11149      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2242626                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1001587                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1177453                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                446103                       # Number of memory references committed
system.switch_cpus1.commit.loads               292905                       # Number of loads committed
system.switch_cpus1.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            155653                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1047098                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        11503                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        11149                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3554208                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2669833                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 154810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1001587                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1177453                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1001587                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.417944                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.417944                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.413575                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.413575                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6159649                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1453700                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1571471                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          197102                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       161425                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20722                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        79849                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           75640                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19967                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1886904                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1104582                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             197102                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        95607                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               229515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          57793                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         50016                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           116864                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        20566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2203264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.962987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1973749     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10674      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16730      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           22466      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           23484      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19898      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10697      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           16568      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          108998      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2203264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081387                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.456103                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1867443                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        69890                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           228892                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         36662                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        32163                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1354131                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         36662                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1873033                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14017                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        43752                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           223665                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12133                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1352373                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1692                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5279                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1888801                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6289153                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6289153                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1604216                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          284574                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            38247                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       127203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        67473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15047                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1349100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1269945                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       168320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       412105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2203264                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270348                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1667728     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       219111      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111276      5.05%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        84809      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66357      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        26777      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17174      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         8758      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1274      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2203264                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1068758     84.16%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18958      1.49%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       114870      9.05%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        67202      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1269945                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.524385                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4745677                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1517743                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1249052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1272214                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2611                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23019                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         36662                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          11102                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1232                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1349416                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       127203                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        67473                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23536                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1250950                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       107977                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              175165                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          177279                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             67188                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.516541                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1249118                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1249052                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           718246                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1936933                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.515758                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370816                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       935239                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1150844                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       198567                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20792                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2166602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.531175                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379120                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1694838     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       233602     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        88516      4.09%     93.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        41971      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        35148      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        20589      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        18372      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25566      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2166602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       935239                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1150844                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                170446                       # Number of memory references committed
system.switch_cpus2.commit.loads               104183                       # Number of loads committed
system.switch_cpus2.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            165994                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1036871                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23705                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25566                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3490447                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2735498                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 218517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             935239                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1150844                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       935239                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.589478                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.589478                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.386178                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.386178                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5628499                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1741761                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1253810                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          196637                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       161047                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20667                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        79667                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           75464                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19906                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1882382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1102011                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             196637                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        95370                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               228970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          57645                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         51293                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           116578                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2199381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.962444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1970411     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10648      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16695      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22400      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           23441      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19852      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10668      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16522      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          108744      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2199381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081195                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.455042                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1862933                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        71152                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           228351                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         36569                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32087                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1350923                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         36569                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1868518                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          13299                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        45746                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           223128                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12119                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1349161                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1693                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5269                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1884249                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6274185                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6274185                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1600401                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          283830                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            38200                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       126878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          767                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15005                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1345903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1266898                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       167894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       411159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2199381                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576025                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269993                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1665096     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       218626      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111024      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        84582      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66201      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        26710      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17137      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8738      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1267      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2199381                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1066208     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18906      1.49%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       114568      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        67059      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1266898                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.523127                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4735700                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1514120                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1246085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1269167                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2603                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        22943                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         36569                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10387                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1233                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1346219                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       126878                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67330                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23474                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1247976                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       107707                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18922                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              174752                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          176859                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             67045                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515313                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1246151                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1246085                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           716516                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1932315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514532                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370807                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       933038                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1148105                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       198097                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20737                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2162812                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.530839                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378735                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1692147     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       233071     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        88312      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        41872      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        35067      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        20536      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        18316      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7978      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25513      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2162812                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       933038                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1148105                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                170043                       # Number of memory references committed
system.switch_cpus3.commit.loads               103928                       # Number of loads committed
system.switch_cpus3.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            165600                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1034388                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23641                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25513                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3483501                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2728999                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 222400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             933038                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1148105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       933038                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.595587                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.595587                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.385269                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.385269                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5615082                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1737558                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1250890                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          217819                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       181516                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21436                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        82442                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77252                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           22879                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1880626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1194431                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             217819                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       100131                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          60738                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         84650                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles          456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines           118404                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        20404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2252581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.652087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.029708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2004896     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           14873      0.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18760      0.83%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           30051      1.33%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12615      0.56%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           16268      0.72%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           18764      0.83%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8883      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127471      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2252581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089942                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.493204                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1869994                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        97163                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           246366                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38884                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32820                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1458568                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38884                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1872495                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           5849                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        85435                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           244015                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5902                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1448354                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           793                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2023248                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6730203                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6730203                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1657383                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          365854                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22301                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       136955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        70009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15512                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1411889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1342992                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1724                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       192254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       406835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2252581                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.596201                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319772                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1685340     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       257445     11.43%     86.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       105680      4.69%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59801      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        80298      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        25475      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        24657      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        12805      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1080      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2252581                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9413     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1314     11.01%     89.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1210     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1131549     84.26%     84.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18225      1.36%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       123406      9.19%     94.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        69648      5.19%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1342992                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.554547                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              11937                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4952222                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1604517                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1305711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1354929                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        29103                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1458                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38884                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4397                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          560                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1412244                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       136955                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        70009                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24547                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1317900                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       120889                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        25088                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              190502                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          185824                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             69613                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.544186                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1305751                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1305711                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           782528                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2101910                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.539153                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372294                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       964297                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1188403                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       223840                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21402                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2213697                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.536841                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.356307                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1710499     77.27%     77.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       255300     11.53%     88.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        92448      4.18%     92.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        46041      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        42011      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        17840      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        17619      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8386      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        23553      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2213697                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       964297                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1188403                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                176399                       # Number of memory references committed
system.switch_cpus4.commit.loads               107848                       # Number of loads committed
system.switch_cpus4.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            172275                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1069944                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        24558                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        23553                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3602374                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2863386                       # The number of ROB writes
system.switch_cpus4.timesIdled                  30341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 169200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             964297                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1188403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       964297                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.511447                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.511447                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.398177                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.398177                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5927974                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1826460                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1347617                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          196685                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       161090                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20674                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        79687                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           75483                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19913                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1882881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1102299                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             196685                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        95396                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               229031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          57666                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         51836                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           116609                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20518                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2200498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.962229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1971467     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           10651      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16699      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           22405      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           23450      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           19855      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           10673      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16525      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          108773      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2200498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081215                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.455160                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1863433                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        71695                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           228411                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         36583                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32092                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1351275                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         36583                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1869018                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          14011                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        45571                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           223189                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12124                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1349517                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          1695                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5272                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1884770                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6275865                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6275865                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1600812                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          283952                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            38202                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       126914                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        67344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15011                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1346252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1267242                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       167958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       411253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2200498                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575889                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269882                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1666073     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       218681      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       111054      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        84601      3.84%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        66219      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26720      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17145      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         8736      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1269      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2200498                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1066491     84.16%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18914      1.49%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       114607      9.04%     94.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        67073      5.29%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1267242                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.523269                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4737505                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1514533                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1246416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1269511                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2610                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        22956                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         36583                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          11097                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1232                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1346568                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       126914                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        67344                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        23483                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1248305                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       107738                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18937                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              174797                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          176901                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             67059                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.515449                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1246482                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1246416                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           716727                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1932888                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.514669                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370806                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       933280                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1148400                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       198167                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20744                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2163915                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.530705                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378596                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1693135     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       233126     10.77%     89.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        88333      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        41882      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        35075      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20541      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18324      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         7979      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        25520      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2163915                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       933280                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1148400                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                170088                       # Number of memory references committed
system.switch_cpus5.commit.loads               103954                       # Number of loads committed
system.switch_cpus5.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165638                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1034656                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23647                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        25520                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3484962                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2729727                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 221283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             933280                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1148400                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       933280                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.594914                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.594914                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.385369                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.385369                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5616596                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1738041                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1251219                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          217597                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       181323                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21416                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82363                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77173                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22855                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1878662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1193101                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             217597                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       100028                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          60676                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         87162                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          551                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines           118283                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2252905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.651260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.028531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2005486     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14858      0.66%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18749      0.83%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           30023      1.33%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12602      0.56%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16251      0.72%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           18737      0.83%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8875      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          127324      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2252905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089850                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492654                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1868146                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        99641                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246102                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38842                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32791                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1456932                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38842                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1870641                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5818                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        87956                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           243756                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5891                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1446742                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           791                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2020994                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6722648                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6722648                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1655535                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          365459                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22270                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        69935                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15482                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1410302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1341523                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1723                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       192010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       406185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2252905                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.595464                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319132                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1686290     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257162     11.41%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       105556      4.69%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        59741      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        80207      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        25442      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        24640      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        12788      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1079      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2252905                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9402     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1314     11.02%     89.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1210     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1130318     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        18197      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123266      9.19%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        69578      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1341523                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553941                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              11926                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008890                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4949600                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1602686                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1304288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1353449                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29063                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1454                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38842                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4371                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          558                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1410657                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136791                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        69935                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24521                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1316461                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120753                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        25062                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              190296                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185638                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             69543                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.543592                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1304328                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1304288                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           781639                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2099470                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.538566                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372303                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       963230                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1187089                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       223578                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21382                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2214063                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.536159                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355558                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1711405     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       255040     11.52%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        92337      4.17%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        45993      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        41971      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17817      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        17598      0.79%     98.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8377      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23525      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2214063                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       963230                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1187089                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                176209                       # Number of memory references committed
system.switch_cpus6.commit.loads               107728                       # Number of loads committed
system.switch_cpus6.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            172100                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1068751                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24531                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23525                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3601192                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2860181                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 168876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             963230                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1187089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       963230                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.514229                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.514229                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.397736                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.397736                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5921457                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1824449                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1346124                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          197121                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       161435                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20724                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79858                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           75648                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19970                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          949                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1887105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1104678                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             197121                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        95618                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               229535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          57802                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46471                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           116877                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2199947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.964389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1970412     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10674      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16732      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           22470      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           23485      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19901      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10697      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16571      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          109005      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2199947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081395                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.456143                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1867646                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        66343                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           228912                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         36669                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32169                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1354243                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         36669                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1873236                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13249                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        40968                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           223685                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12138                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1352485                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1698                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1888939                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6289661                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6289661                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1604306                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          284633                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38250                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       127210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15050                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1349212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1270042                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       168367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       412179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2199947                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577306                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271142                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1664369     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       219126      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       111286      5.06%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        84821      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66359      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        26777      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17177      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         8758      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1274      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2199947                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1068839     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18959      1.49%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       114877      9.05%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        67210      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1270042                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.524425                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4742554                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1517902                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1249151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1272311                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2614                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        23021                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1214                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         36669                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10337                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1228                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1349528                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       127210                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67481                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23538                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1251047                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       107984                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              175180                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          177297                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             67196                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516581                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1249217                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1249151                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           718294                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1937037                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515798                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370821                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       935301                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1150919                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       198614                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20794                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2163278                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532025                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380048                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1691478     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       233620     10.80%     88.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        88523      4.09%     93.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        41977      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35151      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        20590      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18372      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25567      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2163278                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       935301                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1150919                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                170456                       # Number of memory references committed
system.switch_cpus7.commit.loads               104189                       # Number of loads committed
system.switch_cpus7.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            166009                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1036941                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23709                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25567                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3487244                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2735739                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 221834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             935301                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1150919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       935301                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.589307                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.589307                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386204                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386204                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5628924                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1741875                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1253923                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           316                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368500                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969465                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4806325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124651779                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129458104                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4806325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124651779                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129458104                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4806325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124651779                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129458104                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519382.412500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509677.574803                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519382.412500                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509677.574803                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519382.412500                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509677.574803                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107413785                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111212540                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107413785                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111212540                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107413785                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111212540                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437844.645669                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437844.645669                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437844.645669                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           257                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          218665                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4353                       # Sample count of references to valid blocks.
system.l21.avg_refs                         50.233173                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.551554                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.165708                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   133.920049                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3936.362689                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.032695                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.961026                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          470                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    470                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             205                       # number of Writeback hits
system.l21.Writeback_hits::total                  205                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          470                       # number of demand (read+write) hits
system.l21.demand_hits::total                     470                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          470                       # number of overall hits
system.l21.overall_hits::total                    470                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          243                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  257                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          243                       # number of demand (read+write) misses
system.l21.demand_misses::total                   257                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          243                       # number of overall misses
system.l21.overall_misses::total                  257                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8147025                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    122922845                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      131069870                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8147025                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    122922845                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       131069870                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8147025                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    122922845                       # number of overall miss cycles
system.l21.overall_miss_latency::total      131069870                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          713                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                727                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          205                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              205                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          713                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 727                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          713                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                727                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.340813                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353508                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.340813                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353508                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.340813                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353508                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 581930.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 505855.329218                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 509999.494163                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 581930.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 505855.329218                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 509999.494163                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 581930.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 505855.329218                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 509999.494163                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  70                       # number of writebacks
system.l21.writebacks::total                       70                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          243                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             257                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          243                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              257                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          243                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             257                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7137325                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    105386098                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    112523423                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7137325                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    105386098                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    112523423                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7137325                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    105386098                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    112523423                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.340813                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353508                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.340813                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353508                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.340813                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353508                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 509808.928571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 433687.646091                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 437834.330739                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 509808.928571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 433687.646091                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 437834.330739                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 509808.928571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 433687.646091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 437834.330739                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            91                       # number of replacements
system.l22.tagsinuse                      4095.047953                       # Cycle average of tags in use
system.l22.total_refs                          188576                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          104.192430                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.603998                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    39.531620                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst                    1                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3936.719906                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003321                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.009651                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000244                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.961113                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          306                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l22.Writeback_hits::total                   95                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          306                       # number of demand (read+write) hits
system.l22.demand_hits::total                     306                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          306                       # number of overall hits
system.l22.overall_hits::total                    306                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           77                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           77                       # number of demand (read+write) misses
system.l22.demand_misses::total                    91                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           77                       # number of overall misses
system.l22.overall_misses::total                   91                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      7608293                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     32810500                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       40418793                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      7608293                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     32810500                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        40418793                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      7608293                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     32810500                       # number of overall miss cycles
system.l22.overall_miss_latency::total       40418793                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          383                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          383                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          383                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.201044                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.201044                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.201044                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 426110.389610                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 444162.560440                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 426110.389610                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 444162.560440                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 426110.389610                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 444162.560440                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  44                       # number of writebacks
system.l22.writebacks::total                       44                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           77                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           77                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           77                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     27281900                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     33884993                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     27281900                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     33884993                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     27281900                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     33884993                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 372362.560440                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 372362.560440                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 372362.560440                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            91                       # number of replacements
system.l23.tagsinuse                      4095.046506                       # Cycle average of tags in use
system.l23.total_refs                          188576                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          104.191364                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.603469                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    39.434879                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    1                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3936.816794                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.025437                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003321                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.009628                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000244                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.961137                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          306                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l23.Writeback_hits::total                   95                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          306                       # number of demand (read+write) hits
system.l23.demand_hits::total                     306                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          306                       # number of overall hits
system.l23.overall_hits::total                    306                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           77                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           77                       # number of demand (read+write) misses
system.l23.demand_misses::total                    91                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           77                       # number of overall misses
system.l23.overall_misses::total                   91                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6611589                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     34823734                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       41435323                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6611589                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     34823734                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        41435323                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6611589                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     34823734                       # number of overall miss cycles
system.l23.overall_miss_latency::total       41435323                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          383                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          383                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          383                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.201044                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201044                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201044                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 452256.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 455333.219780                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 452256.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 455333.219780                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 452256.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 455333.219780                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  44                       # number of writebacks
system.l23.writebacks::total                       44                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           77                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           77                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           77                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     29290921                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     34897060                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     29290921                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     34897060                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     29290921                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     34897060                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 380401.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 383484.175824                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 380401.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 383484.175824                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 380401.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 383484.175824                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            83                       # number of replacements
system.l24.tagsinuse                      4095.006266                       # Cycle average of tags in use
system.l24.total_refs                          176458                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l24.avg_refs                         42.235041                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          136.006266                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    20.762516                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    24.144734                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3914.092750                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005069                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.005895                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.955589                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999757                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          289                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l24.Writeback_hits::total                   88                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            2                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          291                       # number of demand (read+write) hits
system.l24.demand_hits::total                     293                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          291                       # number of overall hits
system.l24.overall_hits::total                    293                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           28                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           55                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           28                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           55                       # number of demand (read+write) misses
system.l24.demand_misses::total                    83                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           28                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           55                       # number of overall misses
system.l24.overall_misses::total                   83                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     48649097                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     26459166                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       75108263                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     48649097                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     26459166                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        75108263                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     48649097                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     26459166                       # number of overall miss cycles
system.l24.overall_miss_latency::total       75108263                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          344                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                374                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            2                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          346                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 376                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          346                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                376                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.159884                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.221925                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.158960                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.220745                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.158960                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.220745                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1737467.750000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 481075.745455                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 904918.831325                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1737467.750000                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 481075.745455                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 904918.831325                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1737467.750000                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 481075.745455                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 904918.831325                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  46                       # number of writebacks
system.l24.writebacks::total                       46                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           55                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           55                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           55                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     46638091                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     22507174                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     69145265                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     46638091                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     22507174                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     69145265                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     46638091                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     22507174                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     69145265                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.159884                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.221925                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.158960                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.220745                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.158960                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.220745                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1665646.107143                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 409221.345455                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 833075.481928                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1665646.107143                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 409221.345455                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 833075.481928                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1665646.107143                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 409221.345455                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 833075.481928                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            91                       # number of replacements
system.l25.tagsinuse                      4095.047467                       # Cycle average of tags in use
system.l25.total_refs                          188576                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l25.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          104.192065                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.604305                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    39.453316                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.inst                    1                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3936.797781                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003321                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.009632                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.inst            0.000244                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.961132                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          306                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l25.Writeback_hits::total                   95                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          306                       # number of demand (read+write) hits
system.l25.demand_hits::total                     306                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          306                       # number of overall hits
system.l25.overall_hits::total                    306                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           77                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           77                       # number of demand (read+write) misses
system.l25.demand_misses::total                    91                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           77                       # number of overall misses
system.l25.overall_misses::total                   91                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7186219                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     34651701                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       41837920                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7186219                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     34651701                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        41837920                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7186219                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     34651701                       # number of overall miss cycles
system.l25.overall_miss_latency::total       41837920                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          383                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          383                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          383                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.201044                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.201044                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.201044                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 450022.090909                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 459757.362637                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 450022.090909                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 459757.362637                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 450022.090909                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 459757.362637                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  44                       # number of writebacks
system.l25.writebacks::total                       44                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           77                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           77                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           77                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     29122253                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     35303231                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     29122253                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     35303231                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     29122253                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     35303231                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 387947.593407                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 387947.593407                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 387947.593407                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            83                       # number of replacements
system.l26.tagsinuse                      4095.006967                       # Cycle average of tags in use
system.l26.total_refs                          176457                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l26.avg_refs                         42.234801                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          136.006967                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    20.749246                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    24.101049                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3914.149704                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005066                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.005884                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.955603                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          288                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    290                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l26.Writeback_hits::total                   88                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          290                       # number of demand (read+write) hits
system.l26.demand_hits::total                     292                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          290                       # number of overall hits
system.l26.overall_hits::total                    292                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           55                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           55                       # number of demand (read+write) misses
system.l26.demand_misses::total                    83                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           55                       # number of overall misses
system.l26.overall_misses::total                   83                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     48187678                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     26922304                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       75109982                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     48187678                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     26922304                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        75109982                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     48187678                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     26922304                       # number of overall miss cycles
system.l26.overall_miss_latency::total       75109982                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          343                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                373                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          345                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 375                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          345                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                375                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.160350                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.222520                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.159420                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.221333                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.159420                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.221333                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 489496.436364                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 904939.542169                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 489496.436364                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 904939.542169                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 489496.436364                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 904939.542169                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  46                       # number of writebacks
system.l26.writebacks::total                       46                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           55                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           55                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           55                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     22969195                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     69146473                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     22969195                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     69146473                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     22969195                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     69146473                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.160350                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.222520                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.159420                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.221333                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.159420                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.221333                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 417621.727273                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 833090.036145                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 417621.727273                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 833090.036145                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 417621.727273                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 833090.036145                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            91                       # number of replacements
system.l27.tagsinuse                      4095.048383                       # Cycle average of tags in use
system.l27.total_refs                          188576                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l27.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          104.192753                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.604848                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    39.564832                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.inst                    1                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3936.685950                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003321                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009659                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.inst            0.000244                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.961105                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          306                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l27.Writeback_hits::total                   95                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          306                       # number of demand (read+write) hits
system.l27.demand_hits::total                     306                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          306                       # number of overall hits
system.l27.overall_hits::total                    306                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           77                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           77                       # number of demand (read+write) misses
system.l27.demand_misses::total                    91                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           77                       # number of overall misses
system.l27.overall_misses::total                   91                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6952538                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     33295698                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       40248236                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6952538                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     33295698                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        40248236                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6952538                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     33295698                       # number of overall miss cycles
system.l27.overall_miss_latency::total       40248236                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          383                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          383                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          383                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.201044                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201044                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201044                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 496609.857143                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 432411.662338                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 442288.307692                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 496609.857143                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 432411.662338                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 442288.307692                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 496609.857143                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 432411.662338                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 442288.307692                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  44                       # number of writebacks
system.l27.writebacks::total                       44                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           77                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           77                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           77                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5947056                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     27762052                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     33709108                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5947056                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     27762052                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     33709108                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5947056                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     27762052                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     33709108                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 424789.714286                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 360546.129870                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 370429.758242                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 424789.714286                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 360546.129870                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 370429.758242                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 424789.714286                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 360546.129870                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 370429.758242                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109230                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5425873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5425873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       319169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       319169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231206                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.901674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658499                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341501                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433446                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638783205                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638783205                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638783205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638783205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638783205                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638783205                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254393.948626                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254393.948626                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254393.948626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254393.948626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254393.948626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254393.948626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157911495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157911495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157911495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157911495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157911495                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157911495                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225587.850000                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               556.164708                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750118742                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1346712.283662                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.164708                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021097                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.870192                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891290                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       110910                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         110910                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       110910                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          110910                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       110910                       # number of overall hits
system.cpu1.icache.overall_hits::total         110910                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9733805                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9733805                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9733805                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9733805                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9733805                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9733805                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       110927                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       110927                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       110927                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       110927                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       110927                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       110927                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000153                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 572576.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 572576.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 572576.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 572576.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 572576.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 572576.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8264190                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8264190                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8264190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8264190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8264190                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8264190                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 590299.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 590299.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 590299.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 590299.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 590299.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 590299.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   712                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               281231508                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   968                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              290528.417355                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   100.699741                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   155.300259                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.393358                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.606642                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       280701                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         280701                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       153048                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        153048                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           77                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           74                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       433749                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          433749                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       433749                       # number of overall hits
system.cpu1.dcache.overall_hits::total         433749                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2539                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2539                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2539                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2539                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2539                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2539                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    629109959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    629109959                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    629109959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    629109959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    629109959                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    629109959                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       283240                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       283240                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       153048                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       153048                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       436288                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       436288                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       436288                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       436288                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008964                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008964                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005820                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005820                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005820                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005820                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 247778.636865                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 247778.636865                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 247778.636865                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 247778.636865                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 247778.636865                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 247778.636865                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          205                       # number of writebacks
system.cpu1.dcache.writebacks::total              205                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1826                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1826                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1826                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1826                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          713                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          713                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    156951922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    156951922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    156951922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    156951922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    156951922                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    156951922                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001634                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220128.922861                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 220128.922861                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 220128.922861                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 220128.922861                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 220128.922861                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 220128.922861                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               488.603002                       # Cycle average of tags in use
system.cpu2.icache.total_refs               731810514                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1496545.018405                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.603002                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021800                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.783018                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       116848                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         116848                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       116848                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          116848                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       116848                       # number of overall hits
system.cpu2.icache.overall_hits::total         116848                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8538680                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8538680                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8538680                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8538680                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8538680                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8538680                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       116864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       116864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       116864                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       116864                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       116864                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       116864                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 533667.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 533667.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 533667.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7724493                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7724493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7724493                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 551749.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   383                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               110536476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              172983.530516                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   142.099451                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   113.900549                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.555076                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.444924                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        79053                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          79053                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        65965                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         65965                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          158                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          158                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       145018                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          145018                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       145018                       # number of overall hits
system.cpu2.dcache.overall_hits::total         145018                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1268                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1268                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1268                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    221421726                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    221421726                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    221421726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    221421726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    221421726                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    221421726                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        80321                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        80321                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        65965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        65965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       146286                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       146286                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       146286                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       146286                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015787                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008668                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008668                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008668                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008668                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 174622.812303                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 174622.812303                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 174622.812303                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 174622.812303                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 174622.812303                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 174622.812303                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu2.dcache.writebacks::total               95                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          885                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          885                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          885                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          383                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          383                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     53250724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     53250724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     53250724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     53250724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     53250724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     53250724                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 139035.832898                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               488.602474                       # Cycle average of tags in use
system.cpu3.icache.total_refs               731810228                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1496544.433538                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.602474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021799                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.783017                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       116562                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         116562                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       116562                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          116562                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       116562                       # number of overall hits
system.cpu3.icache.overall_hits::total         116562                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7581314                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7581314                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7581314                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7581314                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7581314                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7581314                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       116578                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       116578                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       116578                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       116578                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       116578                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       116578                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 473832.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 473832.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 473832.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6728520                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6728520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6728520                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 480608.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   383                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               110536122                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              172982.976526                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   141.935494                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   114.064506                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.554436                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.445564                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        78847                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          78847                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        65817                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65817                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          158                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       144664                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          144664                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       144664                       # number of overall hits
system.cpu3.dcache.overall_hits::total         144664                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1269                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1269                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1269                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    224499182                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    224499182                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    224499182                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    224499182                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    224499182                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    224499182                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        80116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        80116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        65817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        65817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       145933                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       145933                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       145933                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       145933                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015840                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015840                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008696                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008696                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008696                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008696                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 176910.308905                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 176910.308905                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 176910.308905                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 176910.308905                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 176910.308905                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 176910.308905                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu3.dcache.writebacks::total               95                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          886                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          886                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          886                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          886                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          886                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          886                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          383                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     55276361                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     55276361                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     55276361                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     55276361                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     55276361                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     55276361                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144324.702350                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 144324.702350                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 144324.702350                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 144324.702350                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 144324.702350                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 144324.702350                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               476.904459                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735279205                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1516039.597938                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    21.904459                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.035103                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.764270                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       118364                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         118364                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       118364                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          118364                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       118364                       # number of overall hits
system.cpu4.icache.overall_hits::total         118364                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.cpu4.icache.overall_misses::total           39                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     71682789                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     71682789                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     71682789                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     71682789                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     71682789                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     71682789                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       118403                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       118403                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       118403                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       118403                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       118403                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       118403                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000329                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000329                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1838020.230769                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1838020.230769                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1838020.230769                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1838020.230769                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1838020.230769                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1838020.230769                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       963692                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       240923                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     49010900                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     49010900                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     49010900                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     49010900                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     49010900                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     49010900                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1633696.666667                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1633696.666667                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1633696.666667                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1633696.666667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1633696.666667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1633696.666667                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   346                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               106627053                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              177121.350498                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   126.828684                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   129.171316                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.495425                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.504575                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        92785                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          92785                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        68204                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         68204                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          179                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          167                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       160989                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          160989                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       160989                       # number of overall hits
system.cpu4.dcache.overall_hits::total         160989                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          891                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            7                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          898                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           898                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          898                       # number of overall misses
system.cpu4.dcache.overall_misses::total          898                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    119551451                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    119551451                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       542763                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       542763                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    120094214                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    120094214                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    120094214                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    120094214                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        93676                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        93676                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        68211                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        68211                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161887                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161887                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161887                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161887                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009512                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009512                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005547                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005547                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005547                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005547                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 134176.712682                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 134176.712682                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77537.571429                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77537.571429                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 133735.204900                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 133735.204900                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 133735.204900                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 133735.204900                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu4.dcache.writebacks::total               88                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          547                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          552                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          552                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          344                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          346                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          346                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     45623967                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     45623967                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       133374                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       133374                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     45757341                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     45757341                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     45757341                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     45757341                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002137                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002137                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002137                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002137                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 132627.811047                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 132627.811047                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        66687                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        66687                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 132246.650289                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 132246.650289                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 132246.650289                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 132246.650289                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               488.603309                       # Cycle average of tags in use
system.cpu5.icache.total_refs               731810259                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1496544.496933                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.603309                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021800                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.783018                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       116593                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         116593                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       116593                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          116593                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       116593                       # number of overall hits
system.cpu5.icache.overall_hits::total         116593                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           16                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.cpu5.icache.overall_misses::total           16                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8245330                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8245330                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8245330                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8245330                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8245330                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8245330                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       116609                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       116609                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       116609                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       116609                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       116609                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       116609                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 515333.125000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 515333.125000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 515333.125000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7303154                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7303154                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7303154                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 521653.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   383                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               110536160                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              172983.035994                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   141.985282                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   114.014718                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.554630                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.445370                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        78866                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          78866                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        65836                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         65836                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          158                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          158                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       144702                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          144702                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       144702                       # number of overall hits
system.cpu5.dcache.overall_hits::total         144702                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1268                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1268                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1268                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    224703465                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    224703465                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    224703465                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    224703465                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    224703465                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    224703465                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        80134                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        80134                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        65836                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        65836                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       145970                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       145970                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       145970                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       145970                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015823                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015823                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008687                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008687                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008687                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008687                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 177210.934543                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 177210.934543                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 177210.934543                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 177210.934543                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 177210.934543                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 177210.934543                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu5.dcache.writebacks::total               95                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          885                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          885                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          885                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          383                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          383                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          383                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     55091646                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     55091646                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     55091646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     55091646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     55091646                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     55091646                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002624                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002624                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 143842.417755                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               476.889828                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735279083                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1516039.346392                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.889828                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.035080                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.764247                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       118242                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         118242                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       118242                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          118242                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       118242                       # number of overall hits
system.cpu6.icache.overall_hits::total         118242                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     71672782                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     71672782                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     71672782                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     71672782                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     71672782                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     71672782                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118282                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118282                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118282                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118282                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118282                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118282                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000338                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000338                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1791819.550000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1791819.550000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1791819.550000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       958577                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs 319525.666667                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     48549403                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     48549403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     48549403                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1618313.433333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   345                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               106626876                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              177415.767055                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   126.694401                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   129.305599                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.494900                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.505100                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        92678                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          92678                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        68134                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         68134                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          179                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          167                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       160812                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          160812                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       160812                       # number of overall hits
system.cpu6.dcache.overall_hits::total         160812                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          896                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           896                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          896                       # number of overall misses
system.cpu6.dcache.overall_misses::total          896                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    121301847                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    121301847                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       542217                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       542217                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    121844064                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    121844064                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    121844064                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    121844064                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        93567                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        93567                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68141                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68141                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       161708                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       161708                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       161708                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       161708                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009501                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009501                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005541                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005541                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005541                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005541                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 136447.521935                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 136447.521935                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77459.571429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77459.571429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135986.678571                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135986.678571                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135986.678571                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135986.678571                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu6.dcache.writebacks::total               88                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          546                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          551                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          551                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          551                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          551                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          343                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          345                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     46022933                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     46022933                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       133296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       133296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     46156229                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     46156229                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     46156229                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     46156229                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002133                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002133                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134177.647230                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134177.647230                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        66648                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        66648                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 133786.171014                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 133786.171014                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 133786.171014                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 133786.171014                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.603852                       # Cycle average of tags in use
system.cpu7.icache.total_refs               731810527                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1496545.044990                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.603852                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021801                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.783019                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       116861                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         116861                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       116861                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          116861                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       116861                       # number of overall hits
system.cpu7.icache.overall_hits::total         116861                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8405932                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8405932                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8405932                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8405932                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8405932                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8405932                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       116877                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       116877                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       116877                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       116877                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       116877                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       116877                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 525370.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 525370.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 525370.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 525370.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 525370.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 525370.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7068738                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7068738                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7068738                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7068738                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7068738                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7068738                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 504909.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 504909.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 504909.857143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 504909.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 504909.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 504909.857143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   383                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               110536484                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172983.543036                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   142.146587                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   113.853413                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.555260                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.444740                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        79057                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          79057                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        65969                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         65969                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          158                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          158                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       145026                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          145026                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       145026                       # number of overall hits
system.cpu7.dcache.overall_hits::total         145026                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1268                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1268                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1268                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    231698489                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    231698489                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    231698489                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    231698489                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    231698489                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    231698489                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        80325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        80325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        65969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        65969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       146294                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146294                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       146294                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146294                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015786                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015786                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008667                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008667                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008667                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008667                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 182727.514984                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 182727.514984                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182727.514984                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182727.514984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182727.514984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182727.514984                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu7.dcache.writebacks::total               95                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          885                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          885                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          383                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          383                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          383                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     53738786                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     53738786                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     53738786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     53738786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     53738786                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     53738786                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 140310.146214                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
