/* $Id: localdef.h,v 1.1.4.1 1996/05/09 15:01:09 rbadri Exp $
 * $Source: /release/112/cvs/Xwbu/cat5k/alc_sysdiags/localdef.h,v $
 *------------------------------------------------------------------
 * localdef.h -- Local Definitions included as part of Diagnostics
 *               Test Suites
 *
 * ?
 *
 * Copyright (c) 1993-1996 by cisco Systems, Inc.
 * All rights reserved.
 *------------------------------------------------------------------
 * $Log: localdef.h,v $
 * Revision 1.1.4.1  1996/05/09  15:01:09  rbadri
 * Branch: California_branch
 * Synergy features to the mainline
 *
 * Revision 1.1.40.1  1996/04/27  06:17:08  cakyol
 * non sync sync from V112_0_2 to ....
 * Branch: LE_Cal_ATM_FR_California_Postsync_960425_branch
 *
 * Revision 1.1.28.1  1996/04/08  01:42:31  bbenson
 * Branch: LE_Cal_V112_0_2_branch
 * Sync of LE_Cal to new V112_0_2 sync point (post Port Ready).
 *
 * Revision 1.1.16.1  1996/03/22  09:13:18  rlowe
 * Non-sync Synalc3_LE_Cal_V111_1_0_3_merge_branch to V111_1_3
 * yielding LE_Syn_Cal_V111_1_3_branch.
 * Branch: LE_Syn_Cal_V111_1_3_branch
 *
 * Revision 1.1.2.1  1996/03/13  07:54:03  rlowe
 * Add file content from Synergy repository.
 * Branch: Synalc3_LE_Cal_V111_1_0_3_merge_branch
 *
 * Revision 1.1  1996/03/11  07:43:36  rlowe
 * Placeholders for California.
 *
 *------------------------------------------------------------------
 * $Endlog$
 */

/********************************************************************
 *                                                                  
 * DIAGNOSTICS TEST SUITES 
 *                        
 * This file contains "Local Definitions" that are included as part
 * of Diagnostics Test Suites.
 ********************************************************************/

#ifndef RISC
#define VECTOR_LENGTH 	256
typedef uInt32	VECTOR_TABLE[VECTOR_LENGTH];	

#define	NMP_SONIC_T_ISR	64
#define	PHY_A_ISR	65
#define	PHY_B_ISR	66
#define	MAC_ISR1	67
#define	TIMER_D_ISR	68
#define	TIMER_C_ISR	69
#define	MAC_ISR2	70
#define	DMP_ISR		71
#define	TIMER_B_ISR	72
#define	USART_TE_ISR	73
#define	USART_TBE_ISR	74
#define	USART_RE_ISR	75
#define	USART_RBF_ISR	76
#define	TIMER_A_ISR	77
#define	CAM_ISR		78
#define	RESERVED_ISR	79
#endif /* RISC */

#define	parm_databus_test	"DBUSTEST"
#define	parm_addrbus_test	"ABUSTEST"
#define	parm_faccess_test	"FACCESSTEST"
#define	parm_cell_test		"CELLTEST"

#define	parm_start_address	"STARTADDRESS"
#define	parm_end_address		"ENDADDRESS"
#define	parm_data				"DATA"
#define	parm_access		"ACCESS"
#define	parm_mode		"MODE"
#define	parm_increment		"INCREMENT"
#define	parm_packetsize		"SIZE"
#define	parm_portnum		"PORTNUM"
#define	parm_lblevel		"LBLEVEL"
#define	parm_portbitmap		"PORTBITMAP"
#define	parm_qlevel		"QUEUELEVEL"
#define	parm_resetflag		"RESETFLAG"
#define	parm_no_of_packets	"NUMOFPACKETS"
#define	parm_loadgenmode	"LOADGENMODE"
#define	parm_txportnum		"TXPORTNUM"
#define	parm_rxportnum		"RXPORTNUM"
#define	parm_typeofaccess	"TYPEOFACCESS"
#define	parm_burstsize		"BURSTSIZE"
#define	parm_linkdisable	"LINKDISABLE"
#define	parm_bigainterface	"BIGAINTERFACE"
#define	parm_validation		"VALIDATION"
#define	parm_frequency		"FREQUENCYINMSECS"
#define	parm_nmparbitration	"NMPARBITRATION"
#define	parm_ethernetarbitration	"ETHERARBITRATION"

#define	result_description	"Test Description"
#define	result_time_of_run	"Time Of Run"
#define	result_error_code	"Error Code"
#define	result_start_address	"Start Address"
#define	result_end_address	"End Address"
#define	result_data		"Data Pattern"
#define	result_access		"Access Type"
#define	result_mode		"Mode Type"
#define	result_increment	"Increment Value"
#define	result_run_count	"Run Count"
#define	result_test_fail_count	"Test Fail Count"
#define	result_error_count	"Error Count"
#define	result_fail_address	"Fail Address"
#define	result_data_expected	"Data Expected"
#define	result_data_read	"Data Read"
#define	result_packetsize	"Packet Size"
#define	result_portnum		"Port Number"
#define	result_lblevel		"Loopback Level"
#define	result_portbitmap	"Port Bitmap"
#define	result_qlevel		"Queue Level"
#define	result_timedelaycount	"Time Delay Count"
#define	result_checksum_expected	"Checksum Expected"
#define	result_checksum_read	"Checksum Read"
#define	result_fail_portnum	"Port Number"
#define	result_tagmode		"Tag Mode"
#define	result_no_of_packets	"Number of Packets"
#define	result_loadgenmode	"LoadGen Mode"
#define	result_txportnum	"Transmit Port Number"
#define	result_rxportnum	"Receive Port Number"
#define	result_typeofaccess	"Type Of Access"
#define	result_cam_bank_no	"CAM Bank Number"
#define	result_cam_address	"CAM Address"
#define	result_burstsize	"Burst Size"
#define	result_validation	"Validation"
#define	result_frequency	"Frequency in msecs"

#ifdef RISC
#define	value_portnum		"/3/4/5/6/7/8/9/10/All/"
#else /* RISC */
#define	value_portnum		"/3/4/5/6/7/8/9/10/11/All/"
#endif /* RISC */
#define	value_portnum_AB	"/A/B/All/"
#define	value_portnum_A		"A"
#define	value_portnum_B		"B"
#define	value_portnum_3456	"3,4,5,6"
#define	value_portnum_78910	"7,8,9,10"
#define	value_portnum_all	"All"

#define	value_lblevel		"/LM_Loop/EB_Loop/XT_Loop/PMD_Loop/All/"
#define	value_phy_lblevel	"/LM_Loop/EB_Loop/XT_Loop/All/"
#define	value_eti_lblevel	"/MAC_Loop/ENDEC_Loop/XCVR_Loop/All/"
#define	value_lblevel_LM	"LM_Loop"
#define	value_lblevel_EB	"EB_Loop"
#define	value_lblevel_XT	"XT_Loop"
#define	value_lblevel_PMD	"PMD_Loop"
#define	value_lblevel_MAC	"MAC_Loop"
#define	value_lblevel_ENDEC	"ENDEC_Loop"
#define	value_lblevel_XCVR	"XCVR_Loop"
#define	value_lblevel_all	"All"

#define	value_qlevel		"/0/1/2/All/"
#define	value_qlevel_0		"0"
#define	value_qlevel_1		"1"
#define	value_qlevel_2		"2"
#define	value_qlevel_all	"All"

#define	value_loadgenmode	"/Transmit/Receive/Xceive/"
#define	value_loadgenmode_transmit	"Transmit"
#define	value_loadgenmode_receive	"Receive"
#define	value_loadgenmode_xceive	"Xceive"

#define	value_typeofaccess	"/Read/Write/"
#define	value_typeofaccess_read	"Read"

#define	value_burstsize		"/1/2/4/8/16/All/"
#define	value_burstsize_1	"1"
#define	value_burstsize_2	"2"
#define	value_burstsize_4	"4"
#define	value_burstsize_8	"8"
#define	value_burstsize_16	"16"
#define	value_burstsize_all	"All"

#define	value_bigainterface	"/16/32/"
#define	value_bigainterface_16	"16"

	enum	IOACC_RESULTS_TABLE {
	IOACC_DESCRIPTION,
	IOACC_TIME_OF_RUN,
	IOACC_ERROR_CODE,
	IOACC_RUN_COUNT,
	IOACC_TEST_FAIL_COUNT,
	IOACC_ERROR_COUNT,
	IOACC_FAIL_ADDRESS,
	IOACC_DATA_EXPECTED,
	IOACC_DATA_READ
	};

	enum	LEDDISP_RESULTS_TABLE {
	LEDDISP_DESCRIPTION,
	LEDDISP_TIME_OF_RUN,
	LEDDISP_ERROR_CODE,
	LEDDISP_TIMEDELAYCOUNT,
	LEDDISP_RUN_COUNT,
	LEDDISP_TEST_FAIL_COUNT,
	LEDDISP_ERROR_COUNT,
	LEDDISP_FAIL_ADDRESS,
	LEDDISP_DATA_EXPECTED,
	LEDDISP_DATA_READ
	};

	enum	TEMPFAN_RESULTS_TABLE {
	TEMPFAN_DESCRIPTION,
	TEMPFAN_TIME_OF_RUN,
	TEMPFAN_ERROR_CODE,
	TEMPFAN_TIMEDELAYCOUNT,
	TEMPFAN_RUN_COUNT,
	TEMPFAN_TEST_FAIL_COUNT,
	TEMPFAN_ERROR_COUNT,
	TEMPFAN_FAIL_ADDRESS,
	TEMPFAN_DATA_EXPECTED,
	TEMPFAN_DATA_READ
	};

	enum	POWERMON_RESULTS_TABLE {
	POWERMON_DESCRIPTION,
	POWERMON_TIME_OF_RUN,
	POWERMON_ERROR_CODE,
	POWERMON_RUN_COUNT,
	POWERMON_TEST_FAIL_COUNT,
	POWERMON_ERROR_COUNT,
	POWERMON_FAIL_ADDRESS,
	POWERMON_DATA_EXPECTED,
	POWERMON_DATA_READ
	};

	enum	EEPROM_RESULTS_TABLE {
	EEPROM_DESCRIPTION,
	EEPROM_TIME_OF_RUN,
	EEPROM_ERROR_CODE,
	EEPROM_START_ADDRESS,
	EEPROM_END_ADDRESS,
	EEPROM_DATA,
	EEPROM_ACCESS,
	EEPROM_MODE,
	EEPROM_INCREMENT,
	EEPROM_TYPEOFACCESS,
	EEPROM_RUN_COUNT,
	EEPROM_TEST_FAIL_COUNT,
	EEPROM_ERROR_COUNT,
	EEPROM_FAIL_ADDRESS,
	EEPROM_DATA_EXPECTED,
	EEPROM_DATA_READ,
	EEPROM_CHECKSUM_EXPECTED,
	EEPROM_CHECKSUM_READ
	};

	enum	MEMRO_RESULTS_TABLE {
	MEMRO_DESCRIPTION,
	MEMRO_TIME_OF_RUN,
	MEMRO_ERROR_CODE,
	MEMRO_START_ADDRESS,
	MEMRO_END_ADDRESS,
	MEMRO_ACCESS,
	MEMRO_RUN_COUNT,
	MEMRO_TEST_FAIL_COUNT,
	MEMRO_ERROR_COUNT,
	MEMRO_FAIL_ADDRESS,
	MEMRO_DATA_EXPECTED,
	MEMRO_DATA_READ,
	MEMRO_CHECKSUM_EXPECTED,
	MEMRO_CHECKSUM_READ
	};

	enum	NVRAM_RESULTS_TABLE {
	NVRAM_DESCRIPTION,
	NVRAM_TIME_OF_RUN,
	NVRAM_ERROR_CODE,
	NVRAM_START_ADDRESS,
	NVRAM_END_ADDRESS,
	NVRAM_DATA,
	NVRAM_ACCESS,
	NVRAM_MODE,
	NVRAM_INCREMENT,
	NVRAM_TYPEOFACCESS,
	NVRAM_RUN_COUNT,
	NVRAM_TEST_FAIL_COUNT,
	NVRAM_ERROR_COUNT,
	NVRAM_FAIL_ADDRESS,
	NVRAM_DATA_EXPECTED,
	NVRAM_DATA_READ,
	NVRAM_CHECKSUM_EXPECTED,
	NVRAM_CHECKSUM_READ
	};

	enum	MEMRW_RESULTS_TABLE {
	MEMRW_DESCRIPTION,
	MEMRW_TIME_OF_RUN,
	MEMRW_ERROR_CODE,
	MEMRW_START_ADDRESS,
	MEMRW_END_ADDRESS,
	MEMRW_DATA,
	MEMRW_ACCESS,
	MEMRW_MODE,
	MEMRW_INCREMENT,
	MEMRW_RUN_COUNT,
	MEMRW_TEST_FAIL_COUNT,
	MEMRW_ERROR_COUNT,
	MEMRW_FAIL_ADDRESS,
	MEMRW_DATA_EXPECTED,
	MEMRW_DATA_READ
	};

	enum	PHYACC_RESULTS_TABLE {
	PHYACC_DESCRIPTION,
	PHYACC_TIME_OF_RUN,
	PHYACC_ERROR_CODE,
	PHYACC_PORTNUM,
	PHYACC_RUN_COUNT,
	PHYACC_TEST_FAIL_COUNT,
	PHYACC_ERROR_COUNT,
	PHYACC_FAIL_ADDRESS,
	PHYACC_DATA_EXPECTED,
	PHYACC_DATA_READ
	};

	enum	PHYLB_RESULTS_TABLE {
	PHYLB_DESCRIPTION,
	PHYLB_TIME_OF_RUN,
	PHYLB_ERROR_CODE,
	PHYLB_PORTNUM,
	PHYLB_LBLEVEL,
	PHYLB_RUN_COUNT,
	PHYLB_TEST_FAIL_COUNT,
	PHYLB_ERROR_COUNT,
	PHYLB_FAIL_ADDRESS,
	PHYLB_DATA_EXPECTED,
	PHYLB_DATA_READ
	};

	enum	MACACC_RESULTS_TABLE {
	MACACC_DESCRIPTION,
	MACACC_TIME_OF_RUN,
	MACACC_ERROR_CODE,
	MACACC_RUN_COUNT,
	MACACC_TEST_FAIL_COUNT,
	MACACC_ERROR_COUNT,
	MACACC_FAIL_ADDRESS,
	MACACC_DATA_EXPECTED,
	MACACC_DATA_READ
	};

	enum	MACBUFRW_RESULTS_TABLE {
	MACBUFRW_DESCRIPTION,
	MACBUFRW_TIME_OF_RUN,
	MACBUFRW_ERROR_CODE,
	MACBUFRW_START_ADDRESS,
	MACBUFRW_END_ADDRESS,
	MACBUFRW_DATA,
	MACBUFRW_ACCESS,
	MACBUFRW_MODE,
	MACBUFRW_INCREMENT,
	MACBUFRW_RUN_COUNT,
	MACBUFRW_TEST_FAIL_COUNT,
	MACBUFRW_ERROR_COUNT,
	MACBUFRW_FAIL_ADDRESS,
	MACBUFRW_DATA_EXPECTED,
	MACBUFRW_DATA_READ
	};

	enum	MACCAM_RESULTS_TABLE {
	MACCAM_DESCRIPTION,
	MACCAM_TIME_OF_RUN,
	MACCAM_ERROR_CODE,
	MACCAM_RUN_COUNT,
	MACCAM_TEST_FAIL_COUNT,
	MACCAM_ERROR_COUNT,
	MACCAM_FAIL_ADDRESS,
	MACCAM_DATA_EXPECTED,
	MACCAM_DATA_READ,
	MACCAM_CAM_BANK_NO,
	MACCAM_CAM_ADDRESS
	};

	enum	MACINTLB_RESULTS_TABLE {
	MACINTLB_DESCRIPTION,
	MACINTLB_TIME_OF_RUN,
	MACINTLB_ERROR_CODE,
	MACINTLB_QLEVEL,
	MACINTLB_PACKETSIZE,
	MACINTLB_DATA,
	MACINTLB_ACCESS,
	MACINTLB_MODE,
	MACINTLB_INCREMENT,
	MACINTLB_RUN_COUNT,
	MACINTLB_TEST_FAIL_COUNT,
	MACINTLB_ERROR_COUNT,
	MACINTLB_FAIL_ADDRESS,
	MACINTLB_DATA_EXPECTED,
	MACINTLB_DATA_READ
	};

	enum	MACEXTLB_RESULTS_TABLE {
	MACEXTLB_DESCRIPTION,
	MACEXTLB_TIME_OF_RUN,
	MACEXTLB_ERROR_CODE,
	MACEXTLB_PORTNUM,
	MACEXTLB_QLEVEL,
	MACEXTLB_PACKETSIZE,
	MACEXTLB_DATA,
	MACEXTLB_ACCESS,
	MACEXTLB_MODE,
	MACEXTLB_INCREMENT,
	MACEXTLB_LBLEVEL,
	MACEXTLB_RUN_COUNT,
	MACEXTLB_TEST_FAIL_COUNT,
	MACEXTLB_ERROR_COUNT,
	MACEXTLB_FAIL_ADDRESS,
	MACEXTLB_DATA_EXPECTED,
	MACEXTLB_DATA_READ
	};

	enum	MACLOADGEN_RESULTS_TABLE {
	MACLOADGEN_DESCRIPTION,
	MACLOADGEN_TIME_OF_RUN,
	MACLOADGEN_ERROR_CODE,
	MACLOADGEN_NOOF_PACKETS,
	MACLOADGEN_PACKETSIZE,
	MACLOADGEN_DATA,
	MACLOADGEN_ACCESS,
	MACLOADGEN_MODE,
	MACLOADGEN_INCREMENT,
	MACLOADGEN_LOADGENMODE,
	MACLOADGEN_FREQUENCY,
	MACLOADGEN_RUNCOUNT,
	MACLOADGEN_RUN_COUNT,
	MACLOADGEN_TEST_FAIL_COUNT,
	MACLOADGEN_ERROR_COUNT,
	MACLOADGEN_FAIL_ADDRESS,
	MACLOADGEN_DATA_EXPECTED,
	MACLOADGEN_DATA_READ
	};

	enum	BIGAACC_RESULTS_TABLE {
	BIGAACC_DESCRIPTION,
	BIGAACC_TIME_OF_RUN,
	BIGAACC_ERROR_CODE,
	BIGAACC_RUN_COUNT,
	BIGAACC_TEST_FAIL_COUNT,
	BIGAACC_ERROR_COUNT,
	BIGAACC_FAIL_ADDRESS,
	BIGAACC_DATA_EXPECTED,
	BIGAACC_DATA_READ
	};

/* BIGA Packet Echo Test */
enum    BIGAECHO_RESULTS_TABLE
{
	BIGAECHO_DESCRIPTION,
	BIGAECHO_TIME_OF_RUN,
	BIGAECHO_ERROR_CODE,
	BIGAECHO_RUN_COUNT,
	BIGAECHO_TEST_FAIL_COUNT,
	BIGAECHO_ERROR_COUNT,
	BIGAECHO_FAIL_ADDRESS,
	BIGAECHO_DATA_EXPECTED,
	BIGAECHO_DATA_READ
};

	enum	BIGAMACBUFRW_RESULTS_TABLE {
	BIGAMACBUFRW_DESCRIPTION,
	BIGAMACBUFRW_TIME_OF_RUN,
	BIGAMACBUFRW_ERROR_CODE,
	BIGAMACBUFRW_START_ADDRESS,
	BIGAMACBUFRW_END_ADDRESS,
	BIGAMACBUFRW_DATA,
	BIGAMACBUFRW_ACCESS,
	BIGAMACBUFRW_MODE,
	BIGAMACBUFRW_INCREMENT,
	BIGAMACBUFRW_RUN_COUNT,
	BIGAMACBUFRW_TEST_FAIL_COUNT,
	BIGAMACBUFRW_ERROR_COUNT,
	BIGAMACBUFRW_FAIL_ADDRESS,
	BIGAMACBUFRW_DATA_EXPECTED,
	BIGAMACBUFRW_DATA_READ
	};

	enum	BIGATXDMA_RESULTS_TABLE {
	BIGATXDMA_DESCRIPTION,
	BIGATXDMA_TIME_OF_RUN,
	BIGATXDMA_ERROR_CODE,
	BIGATXDMA_QLEVEL,
	BIGATXDMA_PACKETSIZE,
	BIGATXDMA_DATA,
	BIGATXDMA_ACCESS,
	BIGATXDMA_MODE,
	BIGATXDMA_INCREMENT,
	BIGATXDMA_BURSTSIZE,
	BIGATXDMA_RUN_COUNT,
	BIGATXDMA_TEST_FAIL_COUNT,
	BIGATXDMA_ERROR_COUNT,
	BIGATXDMA_FAIL_ADDRESS,
	BIGATXDMA_DATA_EXPECTED,
	BIGATXDMA_DATA_READ
	};

	enum	BIGARXDMA_RESULTS_TABLE {
	BIGARXDMA_DESCRIPTION,
	BIGARXDMA_TIME_OF_RUN,
	BIGARXDMA_ERROR_CODE,
	BIGARXDMA_PACKETSIZE,
	BIGARXDMA_DATA,
	BIGARXDMA_ACCESS,
	BIGARXDMA_MODE,
	BIGARXDMA_INCREMENT,
	BIGARXDMA_BURSTSIZE,
	BIGARXDMA_RUN_COUNT,
	BIGARXDMA_TEST_FAIL_COUNT,
	BIGARXDMA_ERROR_COUNT,
	BIGARXDMA_FAIL_ADDRESS,
	BIGARXDMA_DATA_EXPECTED,
	BIGARXDMA_DATA_READ
	};

	enum	BIGAINTLB_RESULTS_TABLE {
	BIGAINTLB_DESCRIPTION,
	BIGAINTLB_TIME_OF_RUN,
	BIGAINTLB_ERROR_CODE,
	BIGAINTLB_QLEVEL,
	BIGAINTLB_PACKETSIZE,
	BIGAINTLB_DATA,
	BIGAINTLB_ACCESS,
	BIGAINTLB_MODE,
	BIGAINTLB_INCREMENT,
	BIGAINTLB_BURSTSIZE,
	BIGAINTLB_RUN_COUNT,
	BIGAINTLB_TEST_FAIL_COUNT,
	BIGAINTLB_ERROR_COUNT,
	BIGAINTLB_FAIL_ADDRESS,
	BIGAINTLB_DATA_EXPECTED,
	BIGAINTLB_DATA_READ
	};

	enum	BIGAEXTLB_RESULTS_TABLE {
	BIGAEXTLB_DESCRIPTION,
	BIGAEXTLB_TIME_OF_RUN,
	BIGAEXTLB_ERROR_CODE,
	BIGAEXTLB_PORTNUM,
	BIGAEXTLB_QLEVEL,
	BIGAEXTLB_PACKETSIZE,
	BIGAEXTLB_DATA,
	BIGAEXTLB_ACCESS,
	BIGAEXTLB_MODE,
	BIGAEXTLB_INCREMENT,
	BIGAEXTLB_BURSTSIZE,
	BIGAEXTLB_LBLEVEL,
	BIGAEXTLB_RUN_COUNT,
	BIGAEXTLB_TEST_FAIL_COUNT,
	BIGAEXTLB_ERROR_COUNT,
	BIGAEXTLB_FAIL_ADDRESS,
	BIGAEXTLB_DATA_EXPECTED,
	BIGAEXTLB_DATA_READ
	};

	enum	BIGALOADGEN_RESULTS_TABLE {
	BIGALOADGEN_DESCRIPTION,
	BIGALOADGEN_TIME_OF_RUN,
	BIGALOADGEN_ERROR_CODE,
	BIGALOADGEN_NOOF_PACKETS,
	BIGALOADGEN_PACKETSIZE,
	BIGALOADGEN_DATA,
	BIGALOADGEN_ACCESS,
	BIGALOADGEN_MODE,
	BIGALOADGEN_INCREMENT,
	BIGALOADGEN_BURSTSIZE,
	BIGALOADGEN_VALIDATION,
	BIGALOADGEN_LOADGENMODE,
	BIGALOADGEN_FREQUENCY,
	BIGALOADGEN_RUNCOUNT,
	BIGALOADGEN_RUN_COUNT,
	BIGALOADGEN_TEST_FAIL_COUNT,
	BIGALOADGEN_ERROR_COUNT,
	BIGALOADGEN_FAIL_ADDRESS,
	BIGALOADGEN_DATA_EXPECTED,
	BIGALOADGEN_DATA_READ
	};

	enum	ETIACC_RESULTS_TABLE {
	ETIACC_DESCRIPTION,
	ETIACC_TIME_OF_RUN,
	ETIACC_ERROR_CODE,
	ETIACC_PORTNUM,
	ETIACC_RUN_COUNT,
	ETIACC_TEST_FAIL_COUNT,
	ETIACC_ERROR_COUNT,
	ETIACC_FAIL_ADDRESS,
	ETIACC_DATA_EXPECTED,
	ETIACC_DATA_READ
	};

	enum	ETICAM_RESULTS_TABLE {
	ETICAM_DESCRIPTION,
	ETICAM_TIME_OF_RUN,
	ETICAM_ERROR_CODE,
	ETICAM_PORTNUM,
	ETICAM_RUN_COUNT,
	ETICAM_TEST_FAIL_COUNT,
	ETICAM_ERROR_COUNT,
	ETICAM_FAIL_ADDRESS,
	ETICAM_DATA_EXPECTED,
	ETICAM_DATA_READ
	};

	enum	ETIINTLB_RESULTS_TABLE {
	ETIINTLB_DESCRIPTION,
	ETIINTLB_TIME_OF_RUN,
	ETIINTLB_ERROR_CODE,
	ETIINTLB_PORTNUM,
	ETIINTLB_PACKETSIZE,
	ETIINTLB_DATA,
	ETIINTLB_ACCESS,
	ETIINTLB_MODE,
	ETIINTLB_INCREMENT,
	ETIINTLB_LBLEVEL,
	ETIINTLB_RUN_COUNT,
	ETIINTLB_TEST_FAIL_COUNT,
	ETIINTLB_ERROR_COUNT,
	ETIINTLB_FAIL_ADDRESS,
	ETIINTLB_DATA_EXPECTED,
	ETIINTLB_DATA_READ
	};

	enum	ETIEXTLB_RESULTS_TABLE {
	ETIEXTLB_DESCRIPTION,
	ETIEXTLB_TIME_OF_RUN,
	ETIEXTLB_ERROR_CODE,
	ETIEXTLB_TXPORTNUM,
	ETIEXTLB_RXPORTNUM,
	ETIEXTLB_PACKETSIZE,
	ETIEXTLB_DATA,
	ETIEXTLB_ACCESS,
	ETIEXTLB_MODE,
	ETIEXTLB_INCREMENT,
	ETIEXTLB_RUN_COUNT,
	ETIEXTLB_TEST_FAIL_COUNT,
	ETIEXTLB_ERROR_COUNT,
	ETIEXTLB_FAIL_ADDRESS,
	ETIEXTLB_DATA_EXPECTED,
	ETIEXTLB_DATA_READ
	};

	enum	ETILOADGEN_RESULTS_TABLE {
	ETILOADGEN_DESCRIPTION,
	ETILOADGEN_TIME_OF_RUN,
	ETILOADGEN_ERROR_CODE,
	ETILOADGEN_PORTBITMAP,
	ETILOADGEN_NOOF_PACKETS,
	ETILOADGEN_PACKETSIZE,
	ETILOADGEN_DATA,
	ETILOADGEN_ACCESS,
	ETILOADGEN_MODE,
	ETILOADGEN_INCREMENT,
	ETILOADGEN_LOADGENMODE,
	ETILOADGEN_FREQUENCY,
	ETILOADGEN_RUNCOUNT,
	ETILOADGEN_RUN_COUNT,
	ETILOADGEN_TEST_FAIL_COUNT,
	ETILOADGEN_ERROR_COUNT,
	ETILOADGEN_FAIL_ADDRESS,
	ETILOADGEN_DATA_EXPECTED,
	ETILOADGEN_DATA_READ,
	ETILOADGEN_PORTNUM
	};

/*
 * LOOPBACK DIAG: LOOP_1 Test 
 */
enum    LOOP1_RESULTS_TABLE
{
	LOOP1_DESCRIPTION,
	LOOP1_TIME_OF_RUN,
	LOOP1_ERROR_CODE,
	LOOP1_RUN_COUNT,
	LOOP1_TEST_FAIL_COUNT,
	LOOP1_ERROR_COUNT,
	LOOP1_FAIL_ADDRESS,
	LOOP1_DATA_EXPECTED,
	LOOP1_DATA_READ
};

/*
 * LOOPBACK DIAG: LOOP_2 Test
 */
enum    LOOP2_RESULTS_TABLE
{
	LOOP2_DESCRIPTION,
	LOOP2_TIME_OF_RUN,
	LOOP2_ERROR_CODE,
	LOOP2_RUN_COUNT,
	LOOP2_TEST_FAIL_COUNT,
	LOOP2_ERROR_COUNT,
	LOOP2_FAIL_ADDRESS,
	LOOP2_DATA_EXPECTED,
	LOOP2_DATA_READ
};

/*
 * LOOPBACK DIAG: LOOP_3 Test 
 */
enum    LOOP3_RESULTS_TABLE
{
	LOOP3_DESCRIPTION,
	LOOP3_TIME_OF_RUN,
	LOOP3_ERROR_CODE,
	LOOP3_RUN_COUNT,
	LOOP3_TEST_FAIL_COUNT,
	LOOP3_ERROR_COUNT,
	LOOP3_FAIL_ADDRESS,
	LOOP3_DATA_EXPECTED,
	LOOP3_DATA_READ
};

/*
 * LOOPBACK DIAG: LOOP_4 Test 
 */
enum    LOOP4_RESULTS_TABLE
{
	LOOP4_DESCRIPTION,
	LOOP4_TIME_OF_RUN,
	LOOP4_ERROR_CODE,
	LOOP4_RUN_COUNT,
	LOOP4_TEST_FAIL_COUNT,
	LOOP4_ERROR_COUNT,
	LOOP4_FAIL_ADDRESS,
	LOOP4_DATA_EXPECTED,
	LOOP4_DATA_READ
};

/*-------------------------------------------------------------------*/
