#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Sun Oct  9 00:51:29 2022
# Process ID: 33512
# Current directory: C:/Users/LENOVO/Desktop/Exp1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23708 C:\Users\LENOVO\Desktop\Exp1\Exp1.xpr
# Log file: C:/Users/LENOVO/Desktop/Exp1/vivado.log
# Journal file: C:/Users/LENOVO/Desktop/Exp1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xcvc1802-viva1596-1LHP-i-L C:/Users/LENOVO/Desktop/Exp1/Exp1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Zonghui Wang/Desktop/risc v/code/Exp1' since last save.
INFO: [Project 1-563] Overriding project part, 'xc7k325tffg676-2L', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7k325tffg676-2L', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7k325tffg676-2L', with new part: 'xcvc1802-viva1596-1LHP-i-L'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xili/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.223 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
ERROR: [VRFC 10-2989] 'cmp_EQ' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:103]
ERROR: [VRFC 10-2989] 'cmp_NE' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:104]
ERROR: [VRFC 10-2989] 'cmp_LT' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:105]
ERROR: [VRFC 10-2989] 'cmp_GE' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:106]
ERROR: [VRFC 10-2989] 'cmp_LTU' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:107]
ERROR: [VRFC 10-2989] 'cmp_GEU' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:108]
ERROR: [VRFC 10-2865] module 'CtrlUnit' ignored due to previous errors [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.223 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 4
[Sun Oct  9 01:04:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/synth_1/runme.log
[Sun Oct  9 01:04:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
ERROR: [VRFC 10-2989] 'cmp_EQ' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:103]
ERROR: [VRFC 10-2989] 'cmp_NE' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:104]
ERROR: [VRFC 10-2989] 'cmp_LT' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:105]
ERROR: [VRFC 10-2989] 'cmp_GE' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:106]
ERROR: [VRFC 10-2989] 'cmp_LTU' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:107]
ERROR: [VRFC 10-2989] 'cmp_GEU' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:108]
ERROR: [VRFC 10-2865] module 'CtrlUnit' ignored due to previous errors [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
ERROR: [VRFC 10-4982] syntax error near 'MUX2T1_32' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:92]
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:188]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:189]
ERROR: [VRFC 10-2865] module 'RV32core' ignored due to previous errors [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.223 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
ERROR: [VRFC 10-4982] syntax error near 'MUX2T1_32' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:92]
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:188]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:189]
ERROR: [VRFC 10-2865] module 'RV32core' ignored due to previous errors [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
ERROR: [VRFC 10-4982] syntax error near 'MUX2T1_32' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:92]
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:188]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:189]
ERROR: [VRFC 10-2865] module 'RV32core' ignored due to previous errors [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "MUX2T1_32". [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:92]
[Sun Oct  9 01:26:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Oct  9 01:28:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct  9 01:30:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:188]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xelab -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: Z:/Xili/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav

****** Webtalk v2020.3 (64-bit)
  **** SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
  **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xsim.dir/core_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xsim.dir/core_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct  9 01:31:21 2022. For additional details about this file, please refer to the WebTalk help file at Z:/Xili/Vivado/2020.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 99.336 ; gain = 0.367
INFO: [Common 17-206] Exiting Webtalk at Sun Oct  9 01:31:21 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1105.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -view {C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File rom2.hex referenced on C:/Users/LENOVO/Desktop/Exp1/code/core/ROM_D.v at line 11 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1105.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.223 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:188]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xelab -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: Z:/Xili/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -view {C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1105.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
ERROR: [VRFC 10-2989] 'cmp_EQ' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:107]
ERROR: [VRFC 10-2989] 'cmp_NE' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:108]
ERROR: [VRFC 10-2989] 'cmp_LT' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:109]
ERROR: [VRFC 10-2989] 'cmp_LTU' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:110]
ERROR: [VRFC 10-2989] 'cmp_GE' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:111]
ERROR: [VRFC 10-2989] 'cmp_GEU' is not declared [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:112]
ERROR: [VRFC 10-2865] module 'CtrlUnit' ignored due to previous errors [C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v:105]
[Sun Oct  9 23:25:08 2022] Launched synth_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v:105]
[Sun Oct  9 23:26:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v:105]
[Sun Oct  9 23:30:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Oct  9 23:38:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/LENOVO/Desktop/Exp1/Exp1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:189]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
"xelab -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: Z:/Xili/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 1995affe731d4385a79f1f7a3468775d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [C:/Users/LENOVO/Desktop/Exp1/code/core/RV32core.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/Exp1/Exp1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -view {C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/Exp1/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.223 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1105.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 10 00:36:25 2022...
