timer_LED_toggling_design_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_clk_wiz_0_0/timer_LED_toggling_design_clk_wiz_0_0_clk_wiz.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
timer_LED_toggling_design_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_clk_wiz_0_0/timer_LED_toggling_design_clk_wiz_0_0.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
timer_LED_toggling_design_Debounce_Switch_0_0.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_0_0/sim/timer_LED_toggling_design_Debounce_Switch_0_0.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
timer_LED_toggling_design_Debounce_Switch_0_2.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_0_2/sim/timer_LED_toggling_design_Debounce_Switch_0_2.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
timer_LED_toggling_design_Debounce_Switch_0_3.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_0_3/sim/timer_LED_toggling_design_Debounce_Switch_0_3.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
timer_LED_toggling_design_Debounce_Switch_0_4.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_0_4/sim/timer_LED_toggling_design_Debounce_Switch_0_4.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
timer_LED_toggling_design_timer_LED_toggling_F_0_1.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_timer_LED_toggling_F_0_1/sim/timer_LED_toggling_design_timer_LED_toggling_F_0_1.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
timer_LED_toggling_design_Debounce_Switch_1_0.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_1_0/sim/timer_LED_toggling_design_Debounce_Switch_1_0.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
timer_LED_toggling_design.v,verilog,xil_defaultlib,../../../bd/timer_LED_toggling_design/sim/timer_LED_toggling_design.v,incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be"
glbl.v,Verilog,xil_defaultlib,glbl.v
