# ğŸ“˜ åŸºç¤ç·¨ ç¬¬3ç« ï¼šãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨è¨­è¨ˆé™ç•Œã®ç†è§£  
# ğŸ“˜ Chapter 3: Process Evolution and Design Limits in CMOS

---

## ğŸ” å‰ç« ã¨ã®æ¥ç¶šï½œConnection to Previous Chapter

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|------------|
| ç¬¬2ç« ã§ã¯ã€**è«–ç†ã‚²ãƒ¼ãƒˆãƒ»çµ„ã¿åˆã‚ã›å›è·¯ãƒ»FSM**ãªã©ã€CMOSè«–ç†è¨­è¨ˆã®åŸºç¤ã‚’å­¦ç¿’ã—ã¾ã—ãŸã€‚ | Chapter 2 covered **logic gates, combinational logic, and FSMs** as fundamentals of CMOS design. |
| ç¬¬3ç« ã§ã¯ã€ãã‚Œã‚‰ã®è¨­è¨ˆãŒå®Ÿéš›ã«å‹•ä½œã™ã‚‹ãŸã‚ã®**ç‰©ç†çš„åŸºç›¤ï¼ˆãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ï¼‰**ã«è¸ã¿è¾¼ã¿ã¾ã™ã€‚ | Chapter 3 now explores the **physical foundation (process technology)** that enables those designs. |

ğŸ“ [â† ç¬¬2ç« ï¼šãƒ‡ã‚¸ã‚¿ãƒ«è«–ç†ã¨è«–ç†å›è·¯è¨­è¨ˆ](../chapter2_comb_logic/README.md)  
ğŸ“ [â† Chapter 2: Digital Logic and Logic Circuit Design](../chapter2_comb_logic/README.md)

---

## ğŸ§­ æ¦‚è¦ï½œOverview

æœ¬ç« ã§ã¯ã€0.5Âµmã‹ã‚‰90nmãƒãƒ¼ãƒ‰ã«è‡³ã‚‹CMOSæŠ€è¡“ã®å¤‰é·ã‚’é€šã˜ã¦ã€  
**è¨­è¨ˆå¯èƒ½æ€§ã‚’å·¦å³ã™ã‚‹ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã®é€²åŒ–ã¨ç‰©ç†é™ç•Œ**ã‚’ä½“ç³»çš„ã«å­¦ã³ã¾ã™ã€‚

> This chapter explores the evolution of CMOS technologies from 0.5Âµm to 90nm,  
> focusing on how process advancements and limitations shape circuit design.

---

## âœ¨ ä¸»ãªã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ï½œKey Concepts

```
STI, LDD, Salicide, Multi-Layer Interconnect, CMP, OPC, 
SCE, HCI, DIBL, Vth Variability, sky130, 0.18Âµm
```

---

## ğŸ¯ å­¦ç¿’ã®ã­ã‚‰ã„ï½œLearning Objectives

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                     | ğŸ‡ºğŸ‡¸ English                                                                                      |
|----------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|
| ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ãŒ**è¨­è¨ˆåˆ¶ç´„ã«ä¸ãˆã‚‹å½±éŸ¿**ã‚’ç†è§£ã™ã‚‹                                               | Understand how process technologies affect **design constraints**.                           |
| å¾®ç´°åŒ–ã«ã‚ˆã‚‹**æ§‹é€ é©æ–°ã¨ä¿¡é ¼æ€§èª²é¡Œ**ã‚’ä½“ç³»çš„ã«æ•´ç†ã™ã‚‹                                        | Learn about **structural evolution and reliability issues** caused by scaling.               |
| æ•™æã¨ã—ã¦é©ã—ãŸãƒãƒ¼ãƒ‰ï¼ˆsky130, 0.18Âµmï¼‰ã‚’é¸å®šã§ãã‚‹                                          | Develop criteria to choose **educationally suitable process nodes** (e.g., sky130, 0.18Âµm). |

---

## ğŸ“š ç« æ§‹æˆã¨ãƒªãƒ³ã‚¯ï½œChapter Contents and Links

| ç¯€ç•ªå· | ãƒ•ã‚¡ã‚¤ãƒ«å / Filename                                               | å†…å®¹æ¦‚è¦ / Summary                                                                 |
|--------|----------------------------------------------------------------------|-------------------------------------------------------------------------------------|
| 3.1    | [`3.1_node_scaling_history.md`](./3.1_node_scaling_history.md)       | ãƒãƒ¼ãƒ‰å¾®ç´°åŒ–ã®æ­´å²<br>ğŸ“ *History of Node Scaling*                                 |
| 3.2    | [`3.2_cmos_structure_shift.md`](./3.2_cmos_structure_shift.md)       | ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€ ã®é€²åŒ–ï¼ˆSTI, LDDãªã©ï¼‰<br>ğŸ”¬ *CMOS Structural Innovations*         |
| 3.3    | [`3.3_interconnect_and_litho.md`](./3.3_interconnect_and_litho.md)   | å¤šå±¤é…ç·šãƒ»ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£æŠ€è¡“<br>ğŸ§µ *Interconnect and Lithography Advancements*       |
| 3.4    | [`3.4_variation_and_reliability.md`](./3.4_variation_and_reliability.md) | SCE / DIBL / ä¿¡é ¼æ€§é™ç•Œ<br>âš ï¸ *Variability & Reliability Issues*             |
| 3.5    | [`3.5_summary_and_scope.md`](./3.5_summary_and_scope.md)             | æ•™è‚²ç”¨ãƒãƒ¼ãƒ‰ã®é¸å®šã¨é©ç”¨ç¯„å›²<br>ğŸ“ *Selecting Nodes for Education*               |

---

## ğŸ“ ä»˜éŒ²ï¼šãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆï¼ˆAppendixï¼‰  
### Appendix: Process Technology Flow Charts

| ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹ | ãƒ•ã‚¡ã‚¤ãƒ«å / Filename                                                                 | å†…å®¹æ¦‚è¦ / Description |
|--------------|------------------------------------------------------------------------------------------|-------------------------|
| A-1          | [`0.18um_Logic_ProcessFlow.md`](./docs/0.18um_Logic_ProcessFlow.md)                           | ğŸ§ª **0.18Âµm CMOSãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæ—¥æœ¬èªï¼‰**<br>Standard logic process flow in Japanese |
| A-1b         | [`0.18um_1.8_3.3_5V.md`](./docs/0.18um_1.8_3.3_5V.md)                                         | âš¡ **3é›»æºå¯¾å¿œãƒ—ãƒ­ã‚»ã‚¹ï¼ˆ1.8V / 3.3V / 5Vï¼‰**<br>Multi-V CMOS integration flow |
| A-1c         | [`0.18um_etests_summary_unified.md`](./docs/0.18um_etests_summary_unified.md)                 | ğŸ“ **E-Testç‰¹æ€§ã¾ã¨ã‚ï¼ˆé›»åœ§åˆ¥ãƒ»æ§‹é€ åˆ¥ï¼‰**<br>Unified E-test result overview |
| A-2          | [`0.18um_Logic_ProcessFlow_en.md`](./docs/0.18um_Logic_ProcessFlow_en.md)                     | ğŸ§ª **0.18Âµm CMOS Process Flowï¼ˆEnglishï¼‰**<br>Standard logic process flow in English |
| A-3          | [`0.13um_Logic_ProcessFlow.md`](./docs/0.13um_Logic_ProcessFlow.md)                           | ğŸ§ª **0.13Âµm CMOSãƒ—ãƒ­ã‚»ã‚¹ï¼ˆæ—¥æœ¬èªï¼‰**<br>Includes Cu interconnect, Low-k dielectric |
| A-4          | [`0.09um_Logic_ProcessFlow.md`](./docs/0.09um_Logic_ProcessFlow.md)                           | ğŸ§ª **90nm CMOSãƒ—ãƒ­ã‚»ã‚¹ï¼ˆæ—¥æœ¬èªï¼‰**<br>NiSi salicide, strained-Si, ULK integration |
| A-5          | [`process_node_comparison.md`](./docs/process_node_comparison.md)                             | ğŸ“Š **180nmã€œ90nm ãƒãƒ¼ãƒ‰æ¯”è¼ƒè¡¨ï¼ˆæ—¥æœ¬èªï¼‰**<br>Comparison of oxide, interconnect, scaling trends 

> ğŸ“Œ **æœ¬ç« ã®ç†è§£ã‚’è£œå¼·ã™ã‚‹è£œè¶³è³‡æ–™**ã§ã™ã€‚ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã®é€²åŒ–ã‚„ã€è¨­è¨ˆãƒ»è£½é€ ãƒ»ä¿¡é ¼æ€§ã®è¦³ç‚¹ã‹ã‚‰å„ä¸–ä»£ã®ç‰¹å¾´ã‚’æ¯”è¼ƒã™ã‚‹æ•™æã¨ã—ã¦æ´»ç”¨ã—ã¦ãã ã•ã„ã€‚  
> These reference files support your understanding of process evolution across technology nodes.

---

## ğŸ”„ æ¬¡ç« ã¸ã®æ¥ç¶šï½œTransition to Chapter 4

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                             | ğŸ‡ºğŸ‡¸ English                                                                                          |
|--------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|
| ç¬¬4ç« ã§ã¯ã€ã“ã“ã§æ‰±ã£ãŸCMOSãƒãƒ¼ãƒ‰ï¼ˆsky130 / 0.18Âµmï¼‰ã‚’åŸºç›¤ã¨ã—ã¦ã€<br>**PDKãƒ»MOSç‰¹æ€§ãƒ»è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®ç†è§£**ã¸ã¨é€²ã¿ã¾ã™ã€‚ | In Chapter 4, we build on these CMOS nodes (sky130 / 0.18Âµm) to explore **PDKs, MOS characteristics, and design rules**. |

â¡ï¸ [**ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤**](../chapter4_mos_characteristics/README.md) ã«é€²ã‚€  
â¡ï¸ [**Chapter 4: MOS Characteristics and Design Fundamentals**](../chapter4_mos_characteristics/README.md) (EN)

---

### ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------------|----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰<br>ä¿¡å·å¤§å­¦å¤§å­¦é™¢ ä¿®äº†ï¼å…ƒ ã‚»ã‚¤ã‚³ãƒ¼ã‚¨ãƒ—ã‚½ãƒ³ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

#### ğŸ  [Edusemi-v4x ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Edusemi-v4x Top](../README.md)

---
