
---------- Begin Simulation Statistics ----------
final_tick                               572575213463500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33664                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878468                       # Number of bytes of host memory used
host_op_rate                                    75666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   297.06                       # Real time elapsed on the host
host_tick_rate                               26594843                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007900                       # Number of seconds simulated
sim_ticks                                  7900209750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        94780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        192302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35136                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40233                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28160                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35136                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6976                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45731                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196468                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329172                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1560586                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468988                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15705241                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.431192                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.658000                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11040059     70.30%     70.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       676444      4.31%     74.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       823968      5.25%     79.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       257292      1.64%     81.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       560453      3.57%     85.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       258017      1.64%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       334586      2.13%     88.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       193836      1.23%     90.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1560586      9.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15705241                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.580039                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.580039                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11897658                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108611                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           755283                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2502619                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6089                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        605129                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786155                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367730                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45731                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084093                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14649529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473851                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12178                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002894                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1111280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33286                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.662885                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15766898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.478111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.959243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12290956     77.95%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103406      0.66%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215184      1.36%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169683      1.08%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176090      1.12%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           142410      0.90%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           217474      1.38%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72415      0.46%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2379280     15.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15766898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989494                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173086                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          840                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37003                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.463350                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10304080                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367730                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          438490                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789678                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419001                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042401                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7936350                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4664                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23121512                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3912443                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6089                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3923369                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28279                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       575625                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138591                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167392                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28938561                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920478                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605687                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17527718                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.450627                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963472                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21281104                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1344989                       # number of integer regfile writes
system.switch_cpus.ipc                       0.632896                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.632896                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41141      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237362     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2695      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47747      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5477006     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002301     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       761348      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94617      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7176603     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273263      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23126181                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22504863                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44070559                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444552                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671191                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1041731                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045046                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             486      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121733     11.69%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       262539     25.20%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          90090      8.65%     45.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11639      1.12%     46.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       499640     47.96%     94.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55604      5.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1621908                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18990871                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936568                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23126181                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          444                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       272474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15766898                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.466755                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.399879                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10379604     65.83%     65.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       691735      4.39%     70.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       713353      4.52%     74.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       631302      4.00%     78.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       891744      5.66%     84.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       698157      4.43%     88.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       777506      4.93%     93.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476939      3.02%     96.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       506558      3.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15766898                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.463645                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084093                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        26571                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        97659                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10611808                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15800399                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4436801                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         128651                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1030383                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2657000                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         13138                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938195                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064718                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906332                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2823743                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4590317                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6089                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7469762                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515446                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040378                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168444                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3734200                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37024292                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954142                       # The number of ROB writes
system.switch_cpus.timesIdled                     343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        92567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          92567                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26919                       # Transaction distribution
system.membus.trans_dist::CleanEvict            67861                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27024                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70498                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       289824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       289824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 289824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7964224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7964224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7964224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             97522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   97522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               97522                       # Request fanout histogram
system.membus.reqLayer2.occupancy           319113000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          538584000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7900209750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          167662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31648                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82685                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9945792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9978560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          122342                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1722816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           237071                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.390461                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144504     60.95%     60.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  92567     39.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             237071                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          155260500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171495000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           28                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17179                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17207                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           28                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17179                       # number of overall hits
system.l2.overall_hits::total                   17207                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          366                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        97151                       # number of demand (read+write) misses
system.l2.demand_misses::total                  97522                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          366                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        97151                       # number of overall misses
system.l2.overall_misses::total                 97522                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9818242500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9847092000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28849500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9818242500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9847092000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114729                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114729                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.928934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.849742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.850020                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.928934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.849742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.850020                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78823.770492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101061.672036                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100973.031726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78823.770492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101061.672036                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100973.031726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26919                       # number of writebacks
system.l2.writebacks::total                     26919                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        97151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             97517                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        97151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            97517                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     25189500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8846732500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8871922000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     25189500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8846732500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8871922000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.928934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.849742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.849977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.928934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.849742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.849977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68823.770492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91061.672036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90978.208928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68823.770492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91061.672036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90978.208928                       # average overall mshr miss latency
system.l2.replacements                         122342                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41070                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41070                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        65005                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         65005                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4624                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        27023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2648360500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2648360500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.853888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.853893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98003.941087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98000.314535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2378130500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2378130500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.853888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.853861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88003.941087                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88003.941087                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.928934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78823.770492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78395.380435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     25189500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25189500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.928934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68823.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68823.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        70128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           70130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7169882000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7169882000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.848155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.848159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102239.932695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102237.016968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        70128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        70128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6468602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6468602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.848155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.848134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92239.932695                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92239.932695                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2022.179230                       # Cycle average of tags in use
system.l2.tags.total_refs                      136442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    122342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.115251                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     262.757136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.050518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.068979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.573251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1746.729346                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.128299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.852895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987392                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1282                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1037006                       # Number of tag accesses
system.l2.tags.data_accesses                  1037006                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6217664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6241408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1722816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1722816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        97151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               97522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26919                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2964985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    787025180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             790030670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2964985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2981187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      218072185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218072185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      218072185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2964985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    787025180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1008102854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     97132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000136039750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1619                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1619                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              196166                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       97517                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26919                       # Number of write requests accepted
system.mem_ctrls.readBursts                     97517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26919                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1680                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3005237250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  487490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4833324750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30823.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49573.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16451                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20974                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 97517                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26919                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        86954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.544127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.749699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.947966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71880     82.66%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9774     11.24%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3443      3.96%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1093      1.26%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          444      0.51%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          189      0.22%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           80      0.09%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        86954                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.190241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.505448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.059274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1052     64.98%     64.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          546     33.72%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      1.05%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.19%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1619                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.613342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.583746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1160     71.65%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      1.48%     73.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              345     21.31%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      5.06%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.43%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1619                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6239872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1721408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6241088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1722816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    789.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    218.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7900133500                       # Total gap between requests
system.mem_ctrls.avgGap                      63487.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6216448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1721408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2964984.568922363222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 786871259.968762278557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217893961.612854659557                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        97151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26919                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10129000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4823195750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189930466250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27674.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49646.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7055628.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    30.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319822020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169959075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           364161420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72411840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     623244960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3547425210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46348800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5143373325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.042629                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     92200500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    263640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7544359000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            301143780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            160031355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           331974300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67990500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     623244960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3541941810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         50931840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5077258545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.673892                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    104102250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    263640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7532457250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7900199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083702                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083690                       # number of overall hits
system.cpu.icache.overall_hits::total         1083702                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30602000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30602000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30602000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30602000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084107                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084107                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75935.483871                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75560.493827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75935.483871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75560.493827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29747500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29747500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75501.269036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75501.269036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75501.269036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75501.269036                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083702                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30602000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30602000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75935.483871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75560.493827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29747500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29747500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75501.269036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75501.269036                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.818966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168610                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168610                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9275552                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9275555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9289768                       # number of overall hits
system.cpu.dcache.overall_hits::total         9289771                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169172                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169175                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       172318                       # number of overall misses
system.cpu.dcache.overall_misses::total        172321                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14586715192                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14586715192                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14586715192                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14586715192                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9444724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9444730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9462086                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9462092                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017912                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018212                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 86224.169437                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86222.640414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84649.979642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84648.505939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1932394                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28800                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.097014                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41070                       # number of writebacks
system.cpu.dcache.writebacks::total             41070                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114330                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10059031692                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10059031692                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10176522692                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10176522692                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011969                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012083                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012083                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88981.756913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88981.756913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89010.082148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89010.082148                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7055628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7055630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11808800500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11808800500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7193126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7193130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85883.434668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85882.185455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56099                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56099                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7313147500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7313147500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89843.210605                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89843.210605                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31674                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2777914692                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2777914692                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87703.311612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87700.542762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2745884192                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2745884192                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86766.018643                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86766.018643                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14216                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14216                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3146                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3146                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.181200                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.181200                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1284                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1284                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    117491000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    117491000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073955                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073955                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91503.894081                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91503.894081                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575213463500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8693040                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.719766                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          599                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19038517                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19038517                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572598678939000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45718                       # Simulator instruction rate (inst/s)
host_mem_usage                                 906852                       # Number of bytes of host memory used
host_op_rate                                   101787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   874.93                       # Real time elapsed on the host
host_tick_rate                               26819865                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023465                       # Number of seconds simulated
sim_ticks                                 23465475500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       302189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        604533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       551883                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15918                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       576508                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442840                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       551883                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       109043                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          620286                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28169                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5738                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2649775                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2442937                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        16155                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4681501                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1811070                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     46516252                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.431306                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.660970                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     32733389     70.37%     70.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1978620      4.25%     74.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2351629      5.06%     79.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       932031      2.00%     81.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1601486      3.44%     85.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       735568      1.58%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       948961      2.04%     88.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       553067      1.19%     89.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4681501     10.06%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     46516252                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.564365                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.564365                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      35158986                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69042679                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2265566                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7469828                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          32020                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1834649                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22205429                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5135                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684274                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1759                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              620286                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3134939                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              43476678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          202                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31846957                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1613                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           64040                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.013217                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3250278                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       471009                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.678592                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     46761049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.494376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.959747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         36220015     77.46%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           304068      0.65%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           609579      1.30%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           744755      1.59%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           529177      1.13%     82.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           428847      0.92%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           649626      1.39%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           237474      0.51%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7037508     15.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     46761049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059937                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711796                       # number of floating regfile writes
system.switch_cpus.idleCycles                  169902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        25013                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           525709                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.464418                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29302183                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684274                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1095332                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22233263                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           37                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          582                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6842160                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68673615                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22617909                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50524                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68726531                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10032                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11474152                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          32020                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11500899                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78592                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1609596                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          791                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       468394                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512662                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          791                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9330                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85764405                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68143917                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609738                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52293830                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.452004                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68275459                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63425898                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6232406                       # number of integer regfile writes
system.switch_cpus.ipc                       0.639237                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.639237                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134592      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12200096     17.74%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14871      0.02%     17.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           417      0.00%     17.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281700      0.41%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          832      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143123      0.21%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5167      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5446      0.01%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241524     22.16%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           19      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145358     16.21%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2350711      3.42%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311684      0.45%     61.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20279332     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374302      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68777056                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64059378                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125504900                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61085379                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61892865                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2915829                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042395                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19213      0.66%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            714      0.02%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       339800     11.65%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       727456     24.95%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         246561      8.46%     45.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35073      1.20%     46.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1390119     47.67%     94.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       156529      5.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7498915                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61731247                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7058538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8876127                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68662025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68777056                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2094613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5158                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10624                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1291061                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     46761049                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.470819                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.398607                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30654413     65.56%     65.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2168786      4.64%     70.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2097188      4.48%     74.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1865032      3.99%     78.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2658768      5.69%     84.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2117550      4.53%     88.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2294792      4.91%     93.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1408936      3.01%     96.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1495584      3.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     46761049                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.465495                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3135214                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   400                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        77775                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       289924                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22233263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6842160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31019106                       # number of misc regfile reads
system.switch_cpus.numCycles                 46930951                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14318638                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         509705                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3105186                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6767398                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        113792                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199568756                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68863272                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63904032                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8428049                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13343771                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          32020                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20876824                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2173554                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102317552                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63505324                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          332                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           30                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11208013                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            110025139                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137025320                       # The number of ROB writes
system.switch_cpus.timesIdled                    1907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       293140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         293141                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23465475500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             223607                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        80333                       # Transaction distribution
system.membus.trans_dist::CleanEvict           221855                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78738                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78738                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        223607                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       906878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       906878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 906878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24491392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24491392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24491392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            302345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  302345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              302345                       # Request fanout histogram
system.membus.reqLayer2.occupancy           987561500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1662737000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23465475500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23465475500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23465475500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23465475500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       202901                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          527725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91451                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3151                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256598                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       388544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30119488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30508032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          382577                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5141312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           733777                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.399499                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 440635     60.05%     60.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 293141     39.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             733777                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          476572500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522073500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4726500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23465475500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1087                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        47768                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48855                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1087                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        47768                       # number of overall hits
system.l2.overall_hits::total                   48855                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2064                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       300281                       # number of demand (read+write) misses
system.l2.demand_misses::total                 302345                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2064                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       300281                       # number of overall misses
system.l2.overall_misses::total                302345                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    169481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  29608325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29777806500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    169481500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  29608325000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29777806500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3151                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351200                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3151                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351200                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.655030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.862755                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.860891                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.655030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.862755                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.860891                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82113.129845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98602.059404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98489.495444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82113.129845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98602.059404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98489.495444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               80333                       # number of writebacks
system.l2.writebacks::total                     80333                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       300281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            302345                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       300281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           302345                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    148841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26605515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26754356500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    148841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26605515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26754356500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.655030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.862755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.655030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.862755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.860891                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72113.129845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88602.059404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88489.495444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72113.129845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88602.059404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88489.495444                       # average overall mshr miss latency
system.l2.replacements                         382577                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       122568                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           122568                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       122568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       122568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2919                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2919                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2919                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2919                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       212754                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        212754                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        12713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12713                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        78738                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78738                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7757575500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7757575500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.860986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98523.908405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98523.908405                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        78738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6970195500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6970195500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.860986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.860986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88523.908405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88523.908405                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2064                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2064                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    169481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.655030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.655030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82113.129845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82113.129845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    148841500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148841500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.655030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.655030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72113.129845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72113.129845                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        35055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       221543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          221543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21850749500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21850749500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.863386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.863386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98629.834840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98629.834840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       221543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       221543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19635319500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19635319500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.863386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.863386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88629.834840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88629.834840                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23465475500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      516121                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    384625                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.341881                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     342.571405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.344025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.662222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1696.422348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.167271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.828331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3191249                       # Number of tag accesses
system.l2.tags.data_accesses                  3191249                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23465475500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       132096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19217984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19350080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       132096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        132096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5141312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5141312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       300281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              302345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        80333                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              80333                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5629377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    818989754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             824619130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5629377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5629377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219101122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219101122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219101122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5629377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    818989754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1043720252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     80324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    300214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000403450500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4856                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4856                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              614131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              75557                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      302345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      80333                       # Number of write requests accepted
system.mem_ctrls.readBursts                    302345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    80333                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4935                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8574578000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1511390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14242290500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28366.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47116.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61779                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                302345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                80333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       248937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     98.365643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.916135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   114.767519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       206115     82.80%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25454     10.23%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10088      4.05%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3139      1.26%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1293      0.52%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          550      0.22%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          258      0.10%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          146      0.06%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1894      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       248937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.249588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.132490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.100590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4792     98.68%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.74%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.10%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.02%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.06%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4856                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.541186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.512629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3673     75.64%     75.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      1.50%     77.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              820     16.89%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              249      5.13%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.76%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4856                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19345792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5140736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19350080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5141312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       824.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    824.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23465388000                       # Total gap between requests
system.mem_ctrls.avgGap                      61318.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       132096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19213696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5140736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5629376.655930113047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 818807017.143121600151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219076574.859946906567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       300281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        80333                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     63880250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14178410250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 571925666000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30949.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47217.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7119436.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            914562600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            486105345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1121215620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          217266840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1852524960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10328632560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        312947040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15233254965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.177340                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    726024250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    783640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21955811250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            862826160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            458610570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1037049300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          202024440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1852524960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10338720420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        304452000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15056207850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.632336                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    704709250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    783640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21977126250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31365675000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4214991                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4215003                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4214991                       # number of overall hits
system.cpu.icache.overall_hits::total         4215003                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4041                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4041                       # number of overall misses
system.cpu.icache.overall_misses::total          4043                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    243484999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    243484999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    243484999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    243484999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4219032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4219046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4219032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4219046                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000958                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000958                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000958                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000958                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60253.649839                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60223.843433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60253.649839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60223.843433                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.705882                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3036                       # number of writebacks
system.cpu.icache.writebacks::total              3036                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          496                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          496                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3545                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    215477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    215477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    215477000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    215477000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000840                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000840                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000840                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000840                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60783.356841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60783.356841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60783.356841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60783.356841                       # average overall mshr miss latency
system.cpu.icache.replacements                   3036                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4214991                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4215003                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4041                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4043                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    243484999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    243484999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4219032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4219046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60253.649839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60223.843433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    215477000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    215477000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60783.356841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60783.356841                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.018755                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4218550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1189.329010                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8441639                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8441639                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35440053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35440056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35497091                       # number of overall hits
system.cpu.dcache.overall_hits::total        35497094                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       877731                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         877734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       889957                       # number of overall misses
system.cpu.dcache.overall_misses::total        889960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  69289035812                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69289035812                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  69289035812                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69289035812                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36317784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36317790                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36387048                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36387054                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024168                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024458                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024458                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78941.083102                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78940.813290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77856.610839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77856.348389                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7390741                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108938                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.843553                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       163638                       # number of writebacks
system.cpu.dcache.writebacks::total            163638                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       420476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       420476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       420476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       420476                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462379                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40364632812                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40364632812                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  40824585812                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40824585812                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012707                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88275.979075                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88275.979075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88292.473949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88292.473949                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461358                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26982153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26982155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       754534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        754536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  58387116500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58387116500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27736687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27736691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77381.690553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77381.485443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       420377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       420377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29587252500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29587252500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88542.967827                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88542.967827                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10901919312                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10901919312                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88491.759637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88491.041348                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           99                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10777380312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10777380312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87551.221888                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87551.221888                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        57038                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         57038                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12226                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12226                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69264                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69264                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.176513                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.176513                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5124                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5124                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    459953000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    459953000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073978                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073978                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89764.441842                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89764.441842                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572598678939000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.055976                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35959476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462382                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.770060                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.055975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73236490                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73236490                       # Number of data accesses

---------- End Simulation Statistics   ----------
