# RITTER-RISCV-CORE
Five-stage pipeline riscv kernel designed with verilog

ritter-code 0.1
plz go to the newest ritter version
![ritter-soc](https://github.com/tastynoob/ritter-soc)
