# write out verilog
write_verilog synth.v


