
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101662                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488076                       # Number of bytes of host memory used
host_op_rate                                   113253                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41186.72                       # Real time elapsed on the host
host_tick_rate                               26000143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4187143358                       # Number of instructions simulated
sim_ops                                    4664509650                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6337636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12675102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     76.590923                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       170641643                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    222796171                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3335687                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    293334324                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11262919                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     11265872                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         2953                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       346829416                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        14515850                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         632049372                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        623119605                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3334703                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          326742298                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     136786280                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     14841441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     88786124                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2187143357                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2436563058                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2555133179                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.953595                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.132986                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1845867267     72.24%     72.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    263650400     10.32%     82.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    162368827      6.35%     88.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     39065178      1.53%     90.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23091041      0.90%     91.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12232233      0.48%     91.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21339770      0.84%     92.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     50732183      1.99%     94.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    136786280      5.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2555133179                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13249171                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2084620558                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             516766711                       # Number of loads committed
system.switch_cpus.commit.membars            16490207                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1481311207     60.80%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     85765202      3.52%     64.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1648961      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     27421549      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     18139631      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7465115      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24735628      1.02%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     29766650      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4165086      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     29070112      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1648966      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    516766711     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    208658240      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2436563058                       # Class of committed instruction
system.switch_cpus.commit.refs              725424951                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         218406208                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2187143357                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2436563058                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.174139                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.174139                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2059075739                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1002                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    166125109                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2559718200                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        100657304                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         318235201                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3358293                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3580                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      86682561                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           346829416                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         182729249                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2380201681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        593335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2355982183                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6718554                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.135058                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    184448132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    196420412                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.917435                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568009102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.021242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.443113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2058319817     80.15%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        119524398      4.65%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         25546036      0.99%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         41257583      1.61%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37401406      1.46%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         17696896      0.69%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         21932576      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12158990      0.47%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        234171400      9.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568009102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3786829                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        332992958                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.974832                       # Inst execution rate
system.switch_cpus.iew.exec_refs            762672205                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          211041249                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       457849961                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     532607111                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     14894170                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1388609                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    212497809                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2525272263                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     551630956                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5301041                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2503379292                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        7533321                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     180206458                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3358293                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     190892895                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1103309                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     21256225                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        31802                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     19149073                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     15840391                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3839562                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        31802                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1162410                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2624419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2446448869                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2478485203                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682381                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1669409707                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.965138                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2479670938                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2796278915                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1803361395                       # number of integer regfile writes
system.switch_cpus.ipc                       0.851688                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.851688                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1505071953     59.99%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     85776688      3.42%     63.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1648961      0.07%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     29054714      1.16%     64.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     18140379      0.72%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8135085      0.32%     65.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     25566929      1.02%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     29766657      1.19%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      4986455      0.20%     68.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     35100227      1.40%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1648966      0.07%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    552599294     22.03%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    211183958      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2508680333                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            44247903                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017638                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8538483     19.30%     19.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            78      0.00%     19.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3210351      7.26%     26.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2074484      4.69%     31.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       795069      1.80%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18772754     42.43%     75.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      10856672     24.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2286965627                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7109039739                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2241605636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2302444434                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2510378092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2508680333                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     14894171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     88709168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        55121                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        52729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    163395074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568009102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.976897                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.794625                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1687228291     65.70%     65.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    327103815     12.74%     78.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    161829563      6.30%     84.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    117382997      4.57%     89.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     84516797      3.29%     92.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     45059560      1.75%     94.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     94754637      3.69%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27191945      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     22941497      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568009102                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.976896                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      265962545                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    520633053                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    236879567                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    311568748                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     47390656                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11243729                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    532607111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    212497809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      2947473584                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      171059027                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       780324847                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2715338777                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      182163570                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        136047851                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23074404                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        180640                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4493121053                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2541880814                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2848418019                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         365588847                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20155781                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3358293                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     263773745                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        133079210                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2812616697                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1018915515                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     20308673                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         523678848                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     14894172                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    356922787                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4943694781                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5063574565                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        292933849                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       190283475                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          174                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6524613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6503562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13049228                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6503736                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6263338                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1200797                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5136666                       # Transaction distribution
system.membus.trans_dist::ReadExReq             74299                       # Transaction distribution
system.membus.trans_dist::ReadExResp            74299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6263340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9534630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9478109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19012739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19012739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    484768128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    480151424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    964919552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               964919552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6337639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6337639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6337639                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14007352921                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13815232507                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        59665634213                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6434874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2586280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11657264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            89739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           89739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6434832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19573709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19573841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1012486656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1012497920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7718975                       # Total snoops (count)
system.tol2bus.snoopTraffic                 153702016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14243590                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.456632                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7739680     54.34%     54.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6503736     45.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    174      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14243590                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7752587112                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13603726365                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91740                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    406814592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         406817408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     77950848                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       77950848                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3178239                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3178261                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       608991                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            608991                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    379894973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            379897603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      72792707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            72792707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      72792707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    379894973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           452690309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1217617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6299878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000357091248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        69208                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        69208                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           10305442                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1149309                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3178261                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    608991                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6356522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1217982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 56600                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  365                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           207886                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           180399                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           160403                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           166882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           190408                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           183356                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1106039                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           752376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           233076                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1068493                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          648326                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          452892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          336628                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          216406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          206156                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          190196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            57212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            34144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            38510                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            37408                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            40219                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            48414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            42294                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            41469                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            99660                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           277263                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          149756                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           88987                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           98828                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           47852                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           46386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           69190                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.09                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                111730293425                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               31499610000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           229853830925                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17735.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36485.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4472768                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 779282                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                71.00                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.00                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6356522                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1217982                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3021914                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3022062                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 129073                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 126788                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 53920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 54229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 69083                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 69190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 69286                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 69281                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 69296                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 69319                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 69296                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 69335                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 69447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 69433                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 69361                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 69565                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 69493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 69210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 69208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 69208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   439                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2265457                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   212.372162                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   169.660399                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   189.877412                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        77661      3.43%      3.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1588413     70.11%     73.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       269880     11.91%     85.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       105301      4.65%     90.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        62511      2.76%     92.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        51168      2.26%     95.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        55287      2.44%     97.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        19654      0.87%     98.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        35582      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2265457                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        69208                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     91.028161                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    87.091968                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    26.588082                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31          142      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47         2036      2.94%      3.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63         7736     11.18%     14.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79        14111     20.39%     34.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95        16736     24.18%     58.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111        13701     19.80%     78.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127         8250     11.92%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143         3978      5.75%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159         1647      2.38%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175          598      0.86%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191          194      0.28%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207           57      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223           15      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        69208                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        69208                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.593226                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.570829                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.872668                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           14991     21.66%     21.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             279      0.40%     22.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           52720     76.18%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             336      0.49%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             875      1.26%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        69208                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             403195008                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                3622400                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               77925888                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              406817408                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            77950848                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      376.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       72.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   379.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    72.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.51                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.94                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860341804                       # Total gap between requests
system.mem_ctrls0.avgGap                    282753.92                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    403192192                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     77925888                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2629.660451897910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 376512273.372311353683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 72769398.385165452957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6356478                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1217982                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2120314                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 229851710611                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24913060495765                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     48188.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36160.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  20454374.94                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   69.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9296579880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4941234210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        23934515220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4582752840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    448616986650                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     33427664160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      609332401440                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       569.011832                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  83061693544                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 952040674180                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6878833080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3656175105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        21046927860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1773077400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    447003232860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     34786426560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      599677341345                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.995664                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  86636633403                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 948465734321                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    404397696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         404400384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     75751168                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       75751168                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3159357                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3159378                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       591806                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            591806                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    377638007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            377640517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      70738583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            70738583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      70738583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    377638007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           448379101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1183240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6270209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000385031082                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        67253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        67253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           10242128                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1116934                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3159378                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    591806                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6318756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1183612                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 48505                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  372                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           169999                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           234460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           157576                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           226958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           183106                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           195191                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1147351                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           779540                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           167662                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1026099                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          610575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          487092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          269662                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          207744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          208178                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          199058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            58119                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            34682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            37653                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            37305                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            40776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            48959                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            42130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            41525                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            48204                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           291790                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          147703                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           89806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          101105                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           48232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           45957                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           69273                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.10                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                109320487427                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               31351255000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           226887693677                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17434.79                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36184.79                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4481842                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 760050                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                71.48                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.23                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6318756                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1183612                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2997346                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2997738                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 138027                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 135876                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    634                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    628                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 52444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 52764                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 67114                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 67216                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 67316                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 67304                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 67321                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 67338                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 67329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 67372                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 67478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 67453                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 67379                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 67615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 67553                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 67258                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 67253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 67253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2211574                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   215.693069                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   170.701062                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   196.692207                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        75841      3.43%      3.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1550526     70.11%     73.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       252034     11.40%     84.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       102667      4.64%     89.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        62293      2.82%     92.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        50757      2.30%     94.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        55282      2.50%     97.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        20616      0.93%     98.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        41558      1.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2211574                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        67253                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     93.233120                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    89.144256                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    27.457846                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            9      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          120      0.18%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          484      0.72%      0.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1245      1.85%      2.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2630      3.91%      6.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         4237      6.30%     12.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         5766      8.57%     21.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         7133     10.61%     32.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         7983     11.87%     44.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         7955     11.83%     55.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         7211     10.72%     66.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         6223      9.25%     75.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         4896      7.28%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         3742      5.56%     88.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         2743      4.08%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143         1700      2.53%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151         1210      1.80%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          789      1.17%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167          494      0.73%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175          295      0.44%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183          172      0.26%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191           88      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199           56      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207           36      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215           23      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-231            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::232-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        67253                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        67253                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.593550                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.571277                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.870117                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           14514     21.58%     21.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             289      0.43%     22.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           51297     76.27%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             340      0.51%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             802      1.19%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        67253                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             401296064                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3104320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               75726016                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              404400384                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            75751168                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      374.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       70.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   377.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    70.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.48                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.93                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860319286                       # Total gap between requests
system.mem_ctrls1.avgGap                    285472.62                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    401293376                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     75726016                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2510.130431357096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 374739105.282598674297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 70715095.687140747905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6318714                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1183612                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2104524                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 226885589153                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24909258080649                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     50107.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35906.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21045121.27                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   70.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8612525040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4577658030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        22677139800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4395605400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    447362679990                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     34483180800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      606641457540                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       566.498952                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  85825781484                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 949276586240                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7178141880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3815265300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        22092452340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1780797780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    450254492340                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     32048703360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      601702521480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       561.886834                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  79509164180                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 955593203544                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       186975                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186976                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       186975                       # number of overall hits
system.l2.overall_hits::total                  186976                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6337596                       # number of demand (read+write) misses
system.l2.demand_misses::total                6337639                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6337596                       # number of overall misses
system.l2.overall_misses::total               6337639                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4496928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 552050509044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     552055005972                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4496928                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 552050509044                       # number of overall miss cycles
system.l2.overall_miss_latency::total    552055005972                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6524571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6524615                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6524571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6524615                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.971343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971343                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.971343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971343                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 104579.720930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87107.242091                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87107.360639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 104579.720930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87107.242091                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87107.360639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1200797                       # number of writebacks
system.l2.writebacks::total                   1200797                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6337596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6337639                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6337596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6337639                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4129986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 497884303718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 497888433704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4129986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 497884303718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 497888433704                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.971343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.971343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971343                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 96046.186047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78560.435805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78560.554444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 96046.186047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78560.435805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78560.554444                       # average overall mshr miss latency
system.l2.replacements                        7718975                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1385483                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1385483                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1385483                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1385483                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5122224                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5122224                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15440                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        74299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               74299                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6814912989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6814912989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        89739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             89739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.827945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91722.809042                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91722.809042                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        74299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          74299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6179711125                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6179711125                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.827945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.827945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83173.543722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83173.543722                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4496928                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4496928                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.977273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 104579.720930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104579.720930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4129986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4129986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.977273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 96046.186047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96046.186047                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       171535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            171535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6263297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6263297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 545235596055                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 545235596055                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6434832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6434832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.973343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.973343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87052.489456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87052.489456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6263297                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6263297                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 491704592593                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 491704592593                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.973343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.973343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78505.712342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78505.712342                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     7926957                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7719103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.026927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.192871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   103.805836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.189007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.810983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 216503839                       # Number of tag accesses
system.l2.tags.data_accesses                216503839                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    182729189                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2182933553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    182729189                       # number of overall hits
system.cpu.icache.overall_hits::total      2182933553                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            934                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total           934                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5839251                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5839251                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5839251                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5839251                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    182729249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2182934487                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    182729249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2182934487                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 97320.850000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6251.874732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 97320.850000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6251.874732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu.icache.writebacks::total               294                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4563231                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4563231                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4563231                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4563231                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 103709.795455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103709.795455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 103709.795455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103709.795455                       # average overall mshr miss latency
system.cpu.icache.replacements                    294                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    182729189                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2182933553                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           934                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5839251                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5839251                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    182729249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2182934487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 97320.850000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6251.874732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4563231                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4563231                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 103709.795455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103709.795455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2182934471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               918                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2377924.260349                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.946312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.987655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       85134445911                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      85134445911                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    654076026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1287450914                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    654076026                       # number of overall hits
system.cpu.dcache.overall_hits::total      1287450914                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     37492514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43659498                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     37492514                       # number of overall misses
system.cpu.dcache.overall_misses::total      43659498                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 3024158438525                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3024158438525                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 3024158438525                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3024158438525                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    691568540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1331110412                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    691568540                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1331110412                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032799                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054214                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032799                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80660.326980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69266.908166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80660.326980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69266.908166                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       253055                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    185374442                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2854                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1101442                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.666783                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   168.301592                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2916015                       # number of writebacks
system.cpu.dcache.writebacks::total           2916015                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     30968012                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     30968012                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     30968012                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     30968012                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6524502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6524502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6524502                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6524502                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 561919665141                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 561919665141                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 561919665141                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 561919665141                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004902                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004902                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86124.529526                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86124.529526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86124.529526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86124.529526                       # average overall mshr miss latency
system.cpu.dcache.replacements               12691370                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    460257408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       913746413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     37399038                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43227669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 3016678960287                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3016678960287                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    497656446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    956974082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80661.940029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69785.834630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     30887354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     30887354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6511684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6511684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 561726240525                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 561726240525                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86264.358118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86264.358118                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    193818618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      373704501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        93476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       431829                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7479478238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7479478238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    193912094                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    374136330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80014.958257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17320.463049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        80658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        80658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12818                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12818                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    193424616                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    193424616                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15090.077703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15090.077703                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14841322                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     28336940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          169                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          242                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     14627943                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14627943                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14841491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     28337182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 86555.875740                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60446.045455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          100                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           69                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4141644                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4141644                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 60023.826087                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60023.826087                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14841341                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     28337032                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14841341                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     28337032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1356816512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12691626                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.906437                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.736627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.262684                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.530221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.469776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44421799658                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44421799658                       # Number of data accesses

---------- End Simulation Statistics   ----------
