#-----------------------------------------------------------
# Webtalk v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 28 11:46:24 2025
# Process ID: 18868
# Current directory: F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.sim/sim_1/behav/xsim/xsim.dir/greater_than_2bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.sim/sim_1/behav/xsim/webtalk.log
# Journal file: F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.sim/sim_1/behav/xsim/xsim.dir/greater_than_2bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
