// Seed: 20746448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always @(negedge 1) begin
    id_3 <= 1;
  end
  always @(posedge id_2) begin
    SystemTFIdentifier(1, id_1, 1, 1, id_5, id_3, id_3, id_2, (id_3) + 1);
    id_3 <= 1'h0 == id_2;
  end
endmodule
