{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707359044785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707359044786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 02:24:04 2024 " "Processing started: Thu Feb  8 02:24:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707359044786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359044786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359044786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707359045057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707359045057 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359052511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:15 Progress: Loading lab3_opt/unsaved.qsys " "2024.02.08.02:24:15 Progress: Loading lab3_opt/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359055658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:15 Progress: Reading input file " "2024.02.08.02:24:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359055900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:15 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2024.02.08.02:24:15 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359055983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:16 Progress: Parameterizing module accelerometer_spi " "2024.02.08.02:24:16 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359056951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:16 Progress: Adding clk \[clock_source 18.1\] " "2024.02.08.02:24:16 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359056953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module clk " "2024.02.08.02:24:17 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.02.08.02:24:17 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module cpu " "2024.02.08.02:24:17 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding in_H \[altera_avalon_pio 18.1\] " "2024.02.08.02:24:17 Progress: Adding in_H \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module in_H " "2024.02.08.02:24:17 Progress: Parameterizing module in_H" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding in_L \[altera_avalon_pio 18.1\] " "2024.02.08.02:24:17 Progress: Adding in_L \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module in_L " "2024.02.08.02:24:17 Progress: Parameterizing module in_L" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.02.08.02:24:17 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module jtag_uart " "2024.02.08.02:24:17 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding led \[altera_avalon_pio 18.1\] " "2024.02.08.02:24:17 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module led " "2024.02.08.02:24:17 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2024.02.08.02:24:17 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module onchip_memory " "2024.02.08.02:24:17 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding out0 \[altera_avalon_pio 18.1\] " "2024.02.08.02:24:17 Progress: Adding out0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module out0 " "2024.02.08.02:24:17 Progress: Parameterizing module out0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding out1 \[altera_avalon_pio 18.1\] " "2024.02.08.02:24:17 Progress: Adding out1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module out1 " "2024.02.08.02:24:17 Progress: Parameterizing module out1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2024.02.08.02:24:17 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module timer " "2024.02.08.02:24:17 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.02.08.02:24:17 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing module timer_0 " "2024.02.08.02:24:17 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Building connections " "2024.02.08.02:24:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Parameterizing connections " "2024.02.08.02:24:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Validating " "2024.02.08.02:24:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:24:17 Progress: Done reading input file " "2024.02.08.02:24:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359057766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359058296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359058296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359058296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359059210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"unsaved\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"unsaved\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"unsaved\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"unsaved\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: Starting RTL generation for module 'unsaved_in_H' " "In_H: Starting RTL generation for module 'unsaved_in_H'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_in_H --dir=/tmp/alt9761_6500370917936490939.dir/0003_in_H_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0003_in_H_gen//unsaved_in_H_component_configuration.pl  --do_build_sim=0  \] " "In_H:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_in_H --dir=/tmp/alt9761_6500370917936490939.dir/0003_in_H_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0003_in_H_gen//unsaved_in_H_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: Done RTL generation for module 'unsaved_in_H' " "In_H: Done RTL generation for module 'unsaved_in_H'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: \"unsaved\" instantiated altera_avalon_pio \"in_H\" " "In_H: \"unsaved\" instantiated altera_avalon_pio \"in_H\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=/tmp/alt9761_6500370917936490939.dir/0004_jtag_uart_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0004_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=/tmp/alt9761_6500370917936490939.dir/0004_jtag_uart_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0004_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'unsaved_jtag_uart' " "Jtag_uart: Done RTL generation for module 'unsaved_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'unsaved_led' " "Led: Starting RTL generation for module 'unsaved_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=/tmp/alt9761_6500370917936490939.dir/0005_led_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0005_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=/tmp/alt9761_6500370917936490939.dir/0005_led_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0005_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'unsaved_led' " "Led: Done RTL generation for module 'unsaved_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"unsaved\" instantiated altera_avalon_pio \"led\" " "Led: \"unsaved\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=/tmp/alt9761_6500370917936490939.dir/0006_onchip_memory_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0006_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=/tmp/alt9761_6500370917936490939.dir/0006_onchip_memory_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0006_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'unsaved_onchip_memory' " "Onchip_memory: Done RTL generation for module 'unsaved_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: Starting RTL generation for module 'unsaved_out0' " "Out0: Starting RTL generation for module 'unsaved_out0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_out0 --dir=/tmp/alt9761_6500370917936490939.dir/0007_out0_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0007_out0_gen//unsaved_out0_component_configuration.pl  --do_build_sim=0  \] " "Out0:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_out0 --dir=/tmp/alt9761_6500370917936490939.dir/0007_out0_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0007_out0_gen//unsaved_out0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: Done RTL generation for module 'unsaved_out0' " "Out0: Done RTL generation for module 'unsaved_out0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: \"unsaved\" instantiated altera_avalon_pio \"out0\" " "Out0: \"unsaved\" instantiated altera_avalon_pio \"out0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'unsaved_timer' " "Timer: Starting RTL generation for module 'unsaved_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=/tmp/alt9761_6500370917936490939.dir/0008_timer_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0008_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=/tmp/alt9761_6500370917936490939.dir/0008_timer_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0008_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'unsaved_timer' " "Timer: Done RTL generation for module 'unsaved_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"unsaved\" instantiated altera_avalon_timer \"timer\" " "Timer: \"unsaved\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'unsaved_timer_0' " "Timer_0: Starting RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=/tmp/alt9761_6500370917936490939.dir/0009_timer_0_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0009_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=/tmp/alt9761_6500370917936490939.dir/0009_timer_0_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9761_6500370917936490939.dir/0009_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'unsaved_timer_0' " "Timer_0: Done RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359062925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359063926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359064362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359064366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359064367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_cpu_cpu' " "Cpu: Starting RTL generation for module 'unsaved_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359064378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=/tmp/alt9761_6500370917936490939.dir/0012_cpu_gen/ --quartus_bindir=/home/rahul/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9761_6500370917936490939.dir/0012_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=/tmp/alt9761_6500370917936490939.dir/0012_cpu_gen/ --quartus_bindir=/home/rahul/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9761_6500370917936490939.dir/0012_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359064379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:24 (*) Starting Nios II generation " "Cpu: # 2024.02.08 02:24:24 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:24 (*)   Checking for plaintext license. " "Cpu: # 2024.02.08 02:24:24 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   Couldn't query license setup in Quartus directory /home/rahul/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.02.08 02:24:25 (*)   Couldn't query license setup in Quartus directory /home/rahul/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.02.08 02:24:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.02.08 02:24:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   Plaintext license not found. " "Cpu: # 2024.02.08 02:24:25 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.02.08 02:24:25 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.02.08 02:24:25 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   Creating all objects for CPU " "Cpu: # 2024.02.08 02:24:25 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   Generating RTL from CPU objects " "Cpu: # 2024.02.08 02:24:25 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:25 (*)   Creating plain-text RTL " "Cpu: # 2024.02.08 02:24:25 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.08 02:24:26 (*) Done Nios II generation " "Cpu: # 2024.02.08 02:24:26 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_cpu_cpu' " "Cpu: Done RTL generation for module 'unsaved_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 37 modules, 62 files " "Unsaved: Done \"unsaved\" with 37 modules, 62 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359066597 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359067799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rahul/ELEC50009/lab3_opt/fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/rahul/ELEC50009/lab3_opt/fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../../fir.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/fir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rahul/ELEC50009/lab3_opt/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rahul/ELEC50009/lab3_opt/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../../mult.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_default_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_incr_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067896 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067899 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067899 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067899 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067899 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_translator.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067911 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_accelerometer_spi " "Found entity 1: unsaved_accelerometer_spi" {  } { { "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu " "Found entity 1: unsaved_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_register_bank_a_module " "Found entity 1: unsaved_cpu_cpu_register_bank_a_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_cpu_cpu_register_bank_b_module " "Found entity 2: unsaved_cpu_cpu_register_bank_b_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_cpu_cpu_nios2_oci_debug " "Found entity 3: unsaved_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_cpu_cpu_nios2_oci_break " "Found entity 4: unsaved_cpu_cpu_nios2_oci_break" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_cpu_cpu_nios2_oci_xbrk " "Found entity 5: unsaved_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_cpu_cpu_nios2_oci_dbrk " "Found entity 6: unsaved_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_cpu_cpu_nios2_oci_itrace " "Found entity 7: unsaved_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_cpu_cpu_nios2_oci_td_mode " "Found entity 8: unsaved_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_cpu_cpu_nios2_oci_dtrace " "Found entity 9: unsaved_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_cpu_cpu_nios2_oci_fifo " "Found entity 13: unsaved_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_cpu_cpu_nios2_oci_pib " "Found entity 14: unsaved_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_cpu_cpu_nios2_oci_im " "Found entity 15: unsaved_cpu_cpu_nios2_oci_im" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_cpu_cpu_nios2_performance_monitors " "Found entity 16: unsaved_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_cpu_cpu_nios2_avalon_reg " "Found entity 17: unsaved_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_cpu_cpu_ociram_sp_ram_module " "Found entity 18: unsaved_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_cpu_cpu_nios2_ocimem " "Found entity 19: unsaved_cpu_cpu_nios2_ocimem" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_cpu_cpu_nios2_oci " "Found entity 20: unsaved_cpu_cpu_nios2_oci" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_cpu_cpu " "Found entity 21: unsaved_cpu_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_sysclk " "Found entity 1: unsaved_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_tck " "Found entity 1: unsaved_cpu_cpu_debug_slave_tck" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_wrapper " "Found entity 1: unsaved_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_test_bench " "Found entity 1: unsaved_cpu_cpu_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_in_H.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_in_H.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_in_H " "Found entity 1: unsaved_in_H" {  } { { "db/ip/unsaved/submodules/unsaved_in_H.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_in_H.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "db/ip/unsaved/submodules/unsaved_irq_mapper.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_sim_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067929 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_scfifo_w " "Found entity 2: unsaved_jtag_uart_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067929 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_sim_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067929 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_scfifo_r " "Found entity 4: unsaved_jtag_uart_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067929 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart " "Found entity 5: unsaved_jtag_uart" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_led " "Found entity 1: unsaved_led" {  } { { "db/ip/unsaved/submodules/unsaved_led.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067943 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067944 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067945 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067945 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_003 " "Found entity 2: unsaved_mm_interconnect_0_router_003" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707359067946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067946 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_004 " "Found entity 2: unsaved_mm_interconnect_0_router_004" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory " "Found entity 1: unsaved_onchip_memory" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_out0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_out0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_out0 " "Found entity 1: unsaved_out0" {  } { { "db/ip/unsaved/submodules/unsaved_out0.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_out0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer " "Found entity 1: unsaved_timer" {  } { { "db/ip/unsaved/submodules/unsaved_timer.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer_0 " "Found entity 1: unsaved_timer_0" {  } { { "db/ip/unsaved/submodules/unsaved_timer_0.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "db/ip/unsaved/unsaved.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359067952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359067952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE10_LITE_Golden_Top.v 1 1 " "Using design file DE10_LITE_Golden_Top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359068056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707359068056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707359068059 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(14) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(15) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(27) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(27) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(28) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(28) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(29) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(29) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(30) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(30) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(31) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(31) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(32) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(32) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(44) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(44) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(45) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(45) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(47) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(16) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(17) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(18) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(19) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(21) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(22) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(23) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(24) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(46) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(48) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707359068061 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:u0 " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:u0\"" {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_accelerometer_spi unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi " "Elaborating entity \"unsaved_accelerometer_spi\" for hierarchy \"unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/unsaved/unsaved.v" "accelerometer_spi" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 unsaved_accelerometer_spi.v(226) " "Verilog HDL assignment warning at unsaved_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707359068088 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 unsaved_accelerometer_spi.v(241) " "Verilog HDL assignment warning at unsaved_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707359068088 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" "Auto_Init_Controller" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707359068096 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" "Serial_Bus_Controller" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707359068103 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"unsaved:u0\|unsaved_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707359068110 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu unsaved:u0\|unsaved_cpu:cpu " "Elaborating entity \"unsaved_cpu\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\"" {  } { { "db/ip/unsaved/unsaved.v" "cpu" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu " "Elaborating entity \"unsaved_cpu_cpu\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "cpu" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_test_bench unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_test_bench:the_unsaved_cpu_cpu_test_bench " "Elaborating entity \"unsaved_cpu_cpu_test_bench\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_test_bench:the_unsaved_cpu_cpu_test_bench\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_test_bench" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_register_bank_a_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a " "Elaborating entity \"unsaved_cpu_cpu_register_bank_a_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_register_bank_a" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068249 ""}  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707359068249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359068286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359068286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_register_bank_b_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_b_module:unsaved_cpu_cpu_register_bank_b " "Elaborating entity \"unsaved_cpu_cpu_register_bank_b_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_b_module:unsaved_cpu_cpu_register_bank_b\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_register_bank_b" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_debug unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_debug\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_debug" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068353 ""}  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707359068353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_break unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_break:the_unsaved_cpu_cpu_nios2_oci_break " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_break\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_break:the_unsaved_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_break" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_xbrk unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_xbrk:the_unsaved_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_xbrk:the_unsaved_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_xbrk" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_dbrk unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dbrk:the_unsaved_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dbrk:the_unsaved_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_dbrk" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_itrace unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_itrace:the_unsaved_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_itrace:the_unsaved_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_itrace" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_dtrace unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dtrace:the_unsaved_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dtrace:the_unsaved_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_dtrace" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_td_mode unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dtrace:the_unsaved_cpu_cpu_nios2_oci_dtrace\|unsaved_cpu_cpu_nios2_oci_td_mode:unsaved_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dtrace:the_unsaved_cpu_cpu_nios2_oci_dtrace\|unsaved_cpu_cpu_nios2_oci_td_mode:unsaved_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_fifo unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_fifo" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_pib unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_pib:the_unsaved_cpu_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_pib\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_pib:the_unsaved_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_pib" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_im unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_im:the_unsaved_cpu_cpu_nios2_oci_im " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_im\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_im:the_unsaved_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_im" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_avalon_reg unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_avalon_reg:the_unsaved_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_cpu_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_avalon_reg:the_unsaved_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_avalon_reg" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_ocimem unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem " "Elaborating entity \"unsaved_cpu_cpu_nios2_ocimem\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_ocimem" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_ociram_sp_ram_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_ociram_sp_ram" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068631 ""}  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707359068631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359068663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359068663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_debug_slave_wrapper unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_cpu_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_debug_slave_wrapper" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_debug_slave_tck unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|unsaved_cpu_cpu_debug_slave_tck:the_unsaved_cpu_cpu_debug_slave_tck " "Elaborating entity \"unsaved_cpu_cpu_debug_slave_tck\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|unsaved_cpu_cpu_debug_slave_tck:the_unsaved_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "the_unsaved_cpu_cpu_debug_slave_tck" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_debug_slave_sysclk unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|unsaved_cpu_cpu_debug_slave_sysclk:the_unsaved_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_cpu_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|unsaved_cpu_cpu_debug_slave_sysclk:the_unsaved_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "the_unsaved_cpu_cpu_debug_slave_sysclk" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "unsaved_cpu_cpu_debug_slave_phy" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359068785 ""}  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707359068785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359068789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_in_H unsaved:u0\|unsaved_in_H:in_h " "Elaborating entity \"unsaved_in_H\" for hierarchy \"unsaved:u0\|unsaved_in_H:in_h\"" {  } { { "db/ip/unsaved/unsaved.v" "in_h" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart unsaved:u0\|unsaved_jtag_uart:jtag_uart " "Elaborating entity \"unsaved_jtag_uart\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\"" {  } { { "db/ip/unsaved/unsaved.v" "jtag_uart" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_scfifo_w unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w " "Elaborating entity \"unsaved_jtag_uart_scfifo_w\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "the_unsaved_jtag_uart_scfifo_w" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "wfifo" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359069626 ""}  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707359069626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359069652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359069652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359069657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359069657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359069661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359069661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359069699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359069699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359069734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359069734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359069767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359069767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_scfifo_r unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_r:the_unsaved_jtag_uart_scfifo_r " "Elaborating entity \"unsaved_jtag_uart_scfifo_r\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_r:the_unsaved_jtag_uart_scfifo_r\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "the_unsaved_jtag_uart_scfifo_r" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359069773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "unsaved_jtag_uart_alt_jtag_atlantic" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070070 ""}  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707359070070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_led unsaved:u0\|unsaved_led:led " "Elaborating entity \"unsaved_led\" for hierarchy \"unsaved:u0\|unsaved_led:led\"" {  } { { "db/ip/unsaved/unsaved.v" "led" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_onchip_memory unsaved:u0\|unsaved_onchip_memory:onchip_memory " "Elaborating entity \"unsaved_onchip_memory\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\"" {  } { { "db/ip/unsaved/unsaved.v" "onchip_memory" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "the_altsyncram" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707359070158 ""}  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707359070158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/altsyncram_uoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359070188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359070188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/rahul/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359070236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359070236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/altsyncram_uoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707359070263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359070263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_out0 unsaved:u0\|unsaved_out0:out0 " "Elaborating entity \"unsaved_out0\" for hierarchy \"unsaved:u0\|unsaved_out0:out0\"" {  } { { "db/ip/unsaved/unsaved.v" "out0" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_timer unsaved:u0\|unsaved_timer:timer " "Elaborating entity \"unsaved_timer\" for hierarchy \"unsaved:u0\|unsaved_timer:timer\"" {  } { { "db/ip/unsaved/unsaved.v" "timer" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_timer_0 unsaved:u0\|unsaved_timer_0:timer_0 " "Elaborating entity \"unsaved_timer_0\" for hierarchy \"unsaved:u0\|unsaved_timer_0:timer_0\"" {  } { { "db/ip/unsaved/unsaved.v" "timer_0" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/unsaved/unsaved.v" "mm_interconnect_0" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "led_s1_translator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_mm_interconnect_0_router_001\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_001" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_003 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"unsaved_mm_interconnect_0_router_003\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_003" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_003_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\|unsaved_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_003_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\|unsaved_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"unsaved_mm_interconnect_0_router_004\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_004" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_004_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux_001 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux_002 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux_002\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_demux" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux_001 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707359070918 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707359070918 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707359070918 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_001 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359070996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved:u0\|unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved:u0\|unsaved_irq_mapper:irq_mapper\"" {  } { { "db/ip/unsaved/unsaved.v" "irq_mapper" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359071007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/unsaved/unsaved.v" "rst_controller" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/unsaved.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359071010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359071015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359071019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:filter " "Elaborating entity \"fir\" for hierarchy \"fir:filter\"" {  } { { "DE10_LITE_Golden_Top.v" "filter" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359071024 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sample_clk_external_connection_export u0 " "Port \"sample_clk_external_connection_export\" does not exist in macrofunction \"u0\"" {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.v" 85 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707359072431 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707359072446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg " "Generated suppressed messages file /home/rahul/ELEC50009/lab3_opt/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359072615 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1112 " "Peak virtual memory: 1112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707359073313 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb  8 02:24:33 2024 " "Processing ended: Thu Feb  8 02:24:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707359073313 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707359073313 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707359073313 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359073313 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 33 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 33 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707359073521 ""}
