d05.cpu_tile255: .defchr $4000, $0,\
$88111111,\
$86111111,\
$84111115,\
$71111118,\
$41111112,\
$11111111,\
$11111111,\
$11111111
d05.cpu_tile256: .defchr $4000, $0,\
$38711116,\
$78611115,\
$88611111,\
$87111111,\
$31111111,\
$11111111,\
$11111754,\
$11112888
d05.cpu_tile257: .defchr $4000, $0,\
$88752111,\
$88888111,\
$78888211,\
$15663111,\
$11111111,\
$11111114,\
$33335688,\
$88888888
d05.cpu_tile258: .defchr $4000, $0,\
$11151111,\
$11151111,\
$11221111,\
$11711111,\
$16863456,\
$88888888,\
$88888888,\
$88888888
d05.cpu_tile259: .defchr $4000, $0,\
$11148821,\
$11116884,\
$11128888,\
$12588888,\
$88888888,\
$88888888,\
$88888888,\
$88888888
d05.cpu_tile260: .defchr $4000, $0,\
$11111148,\
$12457888,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888888
d05.cpu_tile261: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88888088,\
$88880008,\
$88800000,\
$88000000,\
$88000000
d05.cpu_tile262: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$00888888,\
$00000800
d05.cpu_tile263: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88800888,\
$88888888,\
$88800000,\
$88800000,\
$80000000
d05.cpu_tile264: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$00000008,\
$00000000,\
$00000000
d05.cpu_tile265: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88088880,\
$80000000,\
$80000000,\
$00000000,\
$00000000,\
$00000000
d05.cpu_tile266: .defchr $4000, $0,\
$80000000,\
$80000000,\
$88000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000
d05.cpu_tile267: .defchr $4000, $0,\
$00000008,\
$00000000,\
$00000000,\
$00000000,\
$00000008,\
$00000008,\
$00000008,\
$00000000
d05.cpu_tile268: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88888884,\
$88888885,\
$88888888,\
$88888888,\
$80888888
d05.cpu_tile269: .defchr $4000, $0,\
$88611111,\
$88611111,\
$65211111,\
$11111111,\
$11111235,\
$88888888,\
$88888888,\
$88888888
d05.cpu_tile270: .defchr $4000, $0,\
$11133311,\
$11111111,\
$11111135,\
$11358888,\
$68888888,\
$88888888,\
$88888888,\
$88888888
d05.cpu_tile271: .defchr $4000, $0,\
$11111113,\
$11245788,\
$68888888,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888888
d05.cpu_tile272: .defchr $4000, $0,\
$43116888,\
$88568888,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888008,\
$88888888
d05.cpu_tile273: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888880,\
$88888888,\
$88888800,\
$88880000
d05.cpu_tile274: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88888000,\
$08080000,\
$80000000,\
$00000000,\
$00000000
d05.cpu_tile275: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88088800,\
$00000000,\
$00000000,\
$00000000,\
$00000000
d05.cpu_tile276: .defchr $4000, $0,\
$88888888,\
$88008888,\
$88000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000
d05.cpu_tile277: .defchr $4000, $0,\
$80000000,\
$08000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000
d05.cpu_tile278: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$00000808,\
$00000008,\
$00000000,\
$00000000,\
$00000000
d05.cpu_tile279: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$88888888,\
$00880800,\
$00080000,\
$00000000
d05.cpu_tile280: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88088088,\
$80000888,\
$00000088,\
$00000880,\
$00000000
d05.cpu_tile281: .defchr $4000, $0,\
$88888888,\
$88888888,\
$88888888,\
$88808000,\
$88800000,\
$00000000,\
$00000000,\
$00000000
d05.cpu_tile282: .defchr $4000, $0,\
$80000000,\
$88000000,\
$80000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000
d05.cpu_tile283: .defchr $4000, $0,\
$80880000,\
$00000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000,\
$00000000

D05.CPU_TILES01_COUNT .equ 29
D05.CPU_TILES01_LENGTH .equ D05.CPU_TILES01_COUNT * TILE_SIZE
D05.CPU_TILES01_OFFSET .equ D05.CPU_TILES00_OFFSET + D05.CPU_TILES00_LENGTH
d05.cpu_bat:    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 1)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 2)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 3)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 4)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 5)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 6)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 7)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 8)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 9)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 10)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 11)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 12)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 13)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 14)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 15)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 16)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 17)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 18)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 19)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 20)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 21)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 22)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 23)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 24)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 25)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 26)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 27)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 28)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 29)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 30)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 31)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 32)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 33)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 34)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 35)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 36)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 37)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 38)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 39)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 40)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 41)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 42)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 43)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 44)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 45)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 46)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 47)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 48)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 49)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 50)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 51)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 52)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 53)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 54)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 55)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 56)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 57)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 58)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 59)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 60)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 61)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 62)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 63)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 64)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 65)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 66)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 67)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 68)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 69)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 70)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 71)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 72)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 73)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 74)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 75)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 76)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 77)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 78)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 79)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 80)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 81)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 82)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 83)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 84)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 85)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 86)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 87)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 88)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 89)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 90)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 91)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 92)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 93)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 94)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 95)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 96)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 97)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 98)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 99)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 100)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 101)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 102)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 103)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 104)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 105)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 106)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 107)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 108)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 109)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 110)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 111)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 112)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 113)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 114)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 115)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 116)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 117)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 118)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 119)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 120)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 121)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 122)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 123)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 124)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 125)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 126)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 127)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 128)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 129)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 130)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 131)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 132)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 133)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 134)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 135)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 136)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 137)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 138)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 139)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 140)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 141)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 142)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 143)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 144)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 145)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 146)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 147)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 148)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 149)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 150)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 151)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 152)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 153)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 154)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 155)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 156)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 157)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 158)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 159)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 160)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 161)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 162)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 163)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 164)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 165)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 166)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 167)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 168)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 169)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 170)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 171)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 172)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 173)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 174)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 175)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 119)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 120)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 121)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 176)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 177)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 178)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 179)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 180)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 181)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 182)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 183)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 184)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 185)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 186)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 187)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 188)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 189)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 190)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 191)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 192)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 193)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 194)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 195)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 196)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 197)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 198)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 199)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 200)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 147)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 201)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 202)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 203)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 204)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 205)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 206)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 207)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 208)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 209)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 210)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 211)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 212)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 213)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 214)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 215)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 216)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 217)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 218)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 219)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 220)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 221)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 222)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 223)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 224)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 225)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 226)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 227)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 228)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 229)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 230)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 231)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 232)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 233)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 234)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 235)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 236)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 237)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 238)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 239)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 240)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 241)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 242)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 243)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 244)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 245)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 246)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 247)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 248)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 249)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 250)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 251)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 252)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 253)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 254)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 255)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 256)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 257)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 258)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 259)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 260)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 261)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 262)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 263)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 264)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 265)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 266)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 267)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 268)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 269)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 270)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 271)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 272)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 273)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 274)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 275)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 276)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 277)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 204)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 278)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 279)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 280)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 281)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 282)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 283)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
    .dw BATVAL(0, TILE_START + D05.CPU_TILES00_OFFSET + TILE_SIZE * 0)
