// Seed: 2047856758
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  id_5 :
  assert property (@(posedge id_3) -1) if (-1) $display("");
  wire id_6;
  wire id_7 = id_2, id_8, id_9;
  wire id_10;
  assign module_1.id_5 = 0;
  tri  id_11 = 1 == id_5;
  wire id_12;
endmodule
program module_1 ();
  assign id_1 = id_1;
  reg id_2 = 1, id_3, id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  for (id_5 = -1; id_4; id_4 = id_2) wire id_6;
  assign id_5 = -1;
  assign id_2 = id_3;
  assign id_5 = -1'b0;
  initial id_3 <= 1'h0;
endmodule
