Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 29 11:13:24 2024
| Host         : cadlab-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  379         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (379)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (842)
5. checking no_input_delay (21)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (379)
--------------------------
 There are 379 register/latch pins with no clock driven by root clock pin: clkGen/clkTog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (842)
--------------------------------------------------
 There are 842 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.291        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.291        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    clkGen/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.306    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    clkGen/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.306    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    clkGen/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.306    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    clkGen/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.209    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    clkGen/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    clkGen/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.209    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    clkGen/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.209    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.580ns (26.909%)  route 1.575ns (73.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.575     7.118    clkGen/clkDividerCtr[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.242 r  clkGen/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     7.242    clkGen/data0[1]
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.029    15.080    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.606ns (27.780%)  route 1.575ns (72.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.575     7.118    clkGen/clkDividerCtr[1]
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.150     7.268 r  clkGen/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.268    clkGen/data0[2]
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.075    15.126    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.842ns (40.199%)  route 1.253ns (59.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.909     6.415    clkGen/clkDividerCtr[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.299     6.714 r  clkGen/clkTog/O
                         net (fo=1, routed)           0.343     7.057    clkGen/clkTog_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.181 r  clkGen/clkTog_i_1/O
                         net (fo=1, routed)           0.000     7.181    clkGen/clkTog_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkGen/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkGen/clkTog_reg/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.055    clkGen/clkTog_reg
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.580ns (32.038%)  route 1.230ns (67.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.230     6.773    clkGen/clkDividerCtr[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  clkGen/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     6.897    clkGen/data0[5]
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.057    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  8.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[3]/Q
                         net (fo=5, routed)           0.109     1.696    clkGen/clkDividerCtr[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.741 r  clkGen/clkTog_i_1/O
                         net (fo=1, routed)           0.000     1.741    clkGen/clkTog_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkGen/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkGen/clkTog_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    clkGen/clkTog_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clkGen/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.089     1.663    clkGen/clkDividerCtr[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.099     1.762 r  clkGen/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     1.762    clkGen/data0[5]
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.183ns (43.516%)  route 0.238ns (56.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.238     1.825    clkGen/clkDividerCtr[1]
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.042     1.867 r  clkGen/clkDividerCtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    clkGen/data0[4]
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.569    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.916%)  route 0.238ns (56.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.238     1.825    clkGen/clkDividerCtr[1]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.870 r  clkGen/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    clkGen/data0[3]
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.185ns (43.107%)  route 0.244ns (56.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.244     1.831    clkGen/clkDividerCtr[0]
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.875 r  clkGen/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    clkGen/data0[2]
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.107     1.553    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.239%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.244     1.831    clkGen/clkDividerCtr[0]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  clkGen/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    clkGen/data0[1]
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.248     1.835    clkGen/clkDividerCtr[0]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  clkGen/clkDividerCtr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    clkGen/clkDividerCtr[0]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     1.538    clkGen/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.753    clkGen/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.994    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.753    clkGen/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.994    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.753    clkGen/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.994    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.550    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkExtPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clkExtPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clkGen/clkDividerCtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clkGen/clkDividerCtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clkGen/clkDividerCtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkGen/clkDividerCtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkGen/clkDividerCtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkGen/clkDividerCtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clkGen/clkTog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkGen/clkDividerCtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkGen/clkDividerCtr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkGen/clkDividerCtr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkGen/clkDividerCtr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkGen/clkDividerCtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkGen/clkDividerCtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkGen/clkDividerCtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkGen/clkDividerCtr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkGen/clkDividerCtr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           843 Endpoints
Min Delay           843 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toNum/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.631ns  (logic 5.944ns (33.713%)  route 11.687ns (66.287%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  toNum/intData_reg[9]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[9]/Q
                         net (fo=61, routed)          2.762     3.218    toNum/intData_reg_n_0_[9]
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.342 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.342    toNum/dig[1]_i_64_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.892    toNum/dig_reg[1]_i_44_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.131 r  toNum/dig_reg[1]_i_28/O[2]
                         net (fo=4, routed)           1.164     5.295    toNum/dig_reg[1]_i_28_n_5
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.330     5.625 r  toNum/dig[1]_i_35/O
                         net (fo=1, routed)           0.804     6.429    toNum/dig[1]_i_35_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326     6.755 r  toNum/dig[1]_i_17/O
                         net (fo=1, routed)           0.000     6.755    toNum/dig[1]_i_17_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.305    toNum/dig_reg[1]_i_6_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.527 f  toNum/dig_reg[3]_i_5/O[0]
                         net (fo=14, routed)          1.029     8.556    toNum_n_20
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.299     8.855 r  dig[0]_i_65/O
                         net (fo=1, routed)           0.463     9.318    dig[0]_i_65_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.703 r  dig_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.703    dig_reg[0]_i_41_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.037 r  dig_reg[0]_i_21/O[1]
                         net (fo=3, routed)           0.817    10.854    toNum/dig_reg[0]_i_18_0[1]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.303    11.157 r  toNum/dig[0]_i_40/O
                         net (fo=1, routed)           0.000    11.157    toNum/dig[0]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.670 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.670    toNum/dig_reg[0]_i_18_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.924 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.859    12.783    toNum/dig_reg[0]_i_10_n_3
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.359    13.142 f  toNum/dig[2]_i_6/O
                         net (fo=3, routed)           0.485    13.627    toNum/dig[2]_i_6_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.328    13.955 r  toNum/dig[3]_i_8/O
                         net (fo=1, routed)           0.976    14.931    toNum/dig[3]_i_8_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  toNum/dig[3]_i_3/O
                         net (fo=1, routed)           1.139    16.195    toNum/dig[3]_i_3_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.124    16.319 r  toNum/dig[3]_i_2/O
                         net (fo=1, routed)           1.188    17.507    toNum/dig[3]_i_2_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.124    17.631 r  toNum/dig[3]_i_1/O
                         net (fo=1, routed)           0.000    17.631    toNum/dig[3]_i_1_n_0
    SLICE_X8Y62          FDRE                                         r  toNum/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.060ns  (logic 5.768ns (33.809%)  route 11.292ns (66.191%))
  Logic Levels:           21  (CARRY4=10 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.212     3.730    toAns/intData_reg_n_0_[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  toAns/dig[1]_i_65__0/O
                         net (fo=1, routed)           0.000     3.854    toAns/dig[1]_i_65__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.386 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.386    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.608 r  toAns/dig_reg[1]_i_28__0/O[0]
                         net (fo=4, routed)           1.024     5.632    toAns/dig_reg[1]_i_28__0_n_7
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.327     5.959 r  toAns/dig[1]_i_48__0/O
                         net (fo=1, routed)           0.661     6.620    toAns/dig[1]_i_48__0_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.326     6.946 r  toAns/dig[1]_i_24__0/O
                         net (fo=1, routed)           0.000     6.946    toAns/dig[1]_i_24__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.347 r  toAns/dig_reg[1]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.347    toAns/dig_reg[1]_i_10__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.461    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.683 f  toAns/dig_reg[3]_i_5__0/O[0]
                         net (fo=14, routed)          1.163     8.847    toAns_n_24
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.299     9.146 r  dig[0]_i_65__0/O
                         net (fo=1, routed)           0.481     9.627    dig[0]_i_65__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.023 r  dig_reg[0]_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    dig_reg[0]_i_41__0_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  dig_reg[0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    10.140    dig_reg[0]_i_21__0_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.463 r  dig_reg[0]_i_11__0/O[1]
                         net (fo=3, routed)           1.101    11.564    toAns/dig_reg[0]_0[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.306    11.870 r  toAns/dig[0]_i_37__0/O
                         net (fo=1, routed)           0.000    11.870    toAns/dig[0]_i_37__0_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.271 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    12.271    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.542 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.596    13.138    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X5Y63          LUT5 (Prop_lut5_I3_O)        0.373    13.511 f  toAns/dig[2]_i_6__0/O
                         net (fo=3, routed)           1.137    14.648    toAns/dig[2]_i_6__0_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.124    14.772 r  toAns/dig[3]_i_8__0/O
                         net (fo=1, routed)           0.282    15.054    toAns/dig[3]_i_8__0_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  toAns/dig[3]_i_3__0/O
                         net (fo=1, routed)           0.494    15.673    toAns/dig[3]_i_3__0_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.124    15.797 r  toAns/dig[3]_i_2__0/O
                         net (fo=1, routed)           1.140    16.936    toAns/dig[3]_i_2__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124    17.060 r  toAns/dig[3]_i_1__0/O
                         net (fo=1, routed)           0.000    17.060    toAns/dig[3]_i_1__0_n_0
    SLICE_X6Y67          FDRE                                         r  toAns/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.461ns  (logic 5.756ns (34.966%)  route 10.705ns (65.034%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.212     3.730    toAns/intData_reg_n_0_[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  toAns/dig[1]_i_65__0/O
                         net (fo=1, routed)           0.000     3.854    toAns/dig[1]_i_65__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.386 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.386    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.608 r  toAns/dig_reg[1]_i_28__0/O[0]
                         net (fo=4, routed)           1.024     5.632    toAns/dig_reg[1]_i_28__0_n_7
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.327     5.959 r  toAns/dig[1]_i_48__0/O
                         net (fo=1, routed)           0.661     6.620    toAns/dig[1]_i_48__0_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.326     6.946 r  toAns/dig[1]_i_24__0/O
                         net (fo=1, routed)           0.000     6.946    toAns/dig[1]_i_24__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.347 r  toAns/dig_reg[1]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.347    toAns/dig_reg[1]_i_10__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.461    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.683 f  toAns/dig_reg[3]_i_5__0/O[0]
                         net (fo=14, routed)          1.163     8.847    toAns_n_24
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.299     9.146 r  dig[0]_i_65__0/O
                         net (fo=1, routed)           0.481     9.627    dig[0]_i_65__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.023 r  dig_reg[0]_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    dig_reg[0]_i_41__0_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  dig_reg[0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    10.140    dig_reg[0]_i_21__0_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.463 r  dig_reg[0]_i_11__0/O[1]
                         net (fo=3, routed)           1.101    11.564    toAns/dig_reg[0]_0[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.306    11.870 r  toAns/dig[0]_i_37__0/O
                         net (fo=1, routed)           0.000    11.870    toAns/dig[0]_i_37__0_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.271 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    12.271    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.542 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.854    13.395    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.401    13.796 r  toAns/dig[0]_i_9__0/O
                         net (fo=1, routed)           1.116    14.912    toAns/dig[0]_i_9__0_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.332    15.244 r  toAns/dig[0]_i_2__0/O
                         net (fo=1, routed)           1.093    16.337    toAns/dig[0]_i_2__0_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.124    16.461 r  toAns/dig[0]_i_1__0/O
                         net (fo=1, routed)           0.000    16.461    toAns/dig[0]_i_1__0_n_0
    SLICE_X6Y63          FDRE                                         r  toAns/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.761ns  (logic 5.520ns (35.023%)  route 10.241ns (64.977%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.212     3.730    toAns/intData_reg_n_0_[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  toAns/dig[1]_i_65__0/O
                         net (fo=1, routed)           0.000     3.854    toAns/dig[1]_i_65__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.386 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.386    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.608 r  toAns/dig_reg[1]_i_28__0/O[0]
                         net (fo=4, routed)           1.024     5.632    toAns/dig_reg[1]_i_28__0_n_7
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.327     5.959 r  toAns/dig[1]_i_48__0/O
                         net (fo=1, routed)           0.661     6.620    toAns/dig[1]_i_48__0_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.326     6.946 r  toAns/dig[1]_i_24__0/O
                         net (fo=1, routed)           0.000     6.946    toAns/dig[1]_i_24__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.347 r  toAns/dig_reg[1]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.347    toAns/dig_reg[1]_i_10__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.461    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.683 f  toAns/dig_reg[3]_i_5__0/O[0]
                         net (fo=14, routed)          1.163     8.847    toAns_n_24
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.299     9.146 r  dig[0]_i_65__0/O
                         net (fo=1, routed)           0.481     9.627    dig[0]_i_65__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.023 r  dig_reg[0]_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    dig_reg[0]_i_41__0_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  dig_reg[0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    10.140    dig_reg[0]_i_21__0_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.463 r  dig_reg[0]_i_11__0/O[1]
                         net (fo=3, routed)           1.101    11.564    toAns/dig_reg[0]_0[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.306    11.870 r  toAns/dig[0]_i_37__0/O
                         net (fo=1, routed)           0.000    11.870    toAns/dig[0]_i_37__0_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.271 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    12.271    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.542 r  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.596    13.138    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X5Y63          LUT5 (Prop_lut5_I3_O)        0.373    13.511 r  toAns/dig[2]_i_6__0/O
                         net (fo=3, routed)           1.199    14.710    toAns/dig[2]_i_6__0_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  toAns/dig[2]_i_4__0/O
                         net (fo=1, routed)           0.803    15.637    toAns/dig[2]_i_4__0_n_0
    SLICE_X8Y66          LUT5 (Prop_lut5_I2_O)        0.124    15.761 r  toAns/dig[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.761    toAns/dig[2]_i_1__0_n_0
    SLICE_X8Y66          FDRE                                         r  toAns/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.526ns  (logic 5.752ns (37.048%)  route 9.774ns (62.952%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.212     3.730    toAns/intData_reg_n_0_[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  toAns/dig[1]_i_65__0/O
                         net (fo=1, routed)           0.000     3.854    toAns/dig[1]_i_65__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.386 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.386    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.608 r  toAns/dig_reg[1]_i_28__0/O[0]
                         net (fo=4, routed)           1.024     5.632    toAns/dig_reg[1]_i_28__0_n_7
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.327     5.959 r  toAns/dig[1]_i_48__0/O
                         net (fo=1, routed)           0.661     6.620    toAns/dig[1]_i_48__0_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.326     6.946 r  toAns/dig[1]_i_24__0/O
                         net (fo=1, routed)           0.000     6.946    toAns/dig[1]_i_24__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.347 r  toAns/dig_reg[1]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.347    toAns/dig_reg[1]_i_10__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  toAns/dig_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.461    toAns/dig_reg[1]_i_6__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.683 f  toAns/dig_reg[3]_i_5__0/O[0]
                         net (fo=14, routed)          1.163     8.847    toAns_n_24
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.299     9.146 r  dig[0]_i_65__0/O
                         net (fo=1, routed)           0.481     9.627    dig[0]_i_65__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.023 r  dig_reg[0]_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    dig_reg[0]_i_41__0_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  dig_reg[0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    10.140    dig_reg[0]_i_21__0_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.463 r  dig_reg[0]_i_11__0/O[1]
                         net (fo=3, routed)           1.101    11.564    toAns/dig_reg[0]_0[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.306    11.870 r  toAns/dig[0]_i_37__0/O
                         net (fo=1, routed)           0.000    11.870    toAns/dig[0]_i_37__0_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.271 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    12.271    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.542 r  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.596    13.138    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X5Y63          LUT4 (Prop_lut4_I0_O)        0.402    13.540 r  toAns/dig[1]_i_5__0/O
                         net (fo=2, routed)           0.865    14.405    toAns/dig[1]_i_5__0_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.327    14.732 r  toAns/dig[1]_i_4__0/O
                         net (fo=1, routed)           0.670    15.402    toAns/dig[1]_i_4__0_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I2_O)        0.124    15.526 r  toAns/dig[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.526    toAns/dig[1]_i_1__0_n_0
    SLICE_X8Y65          FDRE                                         r  toAns/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.018ns  (logic 4.845ns (32.262%)  route 10.173ns (67.738%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE                         0.000     0.000 r  toNum/intData_reg[5]/C
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toNum/intData_reg[5]/Q
                         net (fo=63, routed)          3.950     4.468    toNum/intData_reg_n_0_[5]
    SLICE_X14Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.592 r  toNum/dig[2]_i_61/O
                         net (fo=1, routed)           0.000     4.592    toNum/dig[2]_i_61_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.972 r  toNum/dig_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001     4.972    toNum/dig_reg[2]_i_30_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.287 r  toNum/dig_reg[2]_i_19/O[3]
                         net (fo=20, routed)          1.610     6.897    toNum/intData_reg[15]_0[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.307     7.204 r  toNum/dig[2]_i_121/O
                         net (fo=1, routed)           0.636     7.840    toNum/dig[2]_i_121_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  toNum/dig_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.236    toNum/dig_reg[2]_i_112_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.475 r  toNum/dig_reg[2]_i_101/O[2]
                         net (fo=3, routed)           0.632     9.107    toNum/dig[2]_i_120[2]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.327     9.434 r  toNum/dig[2]_i_67/O
                         net (fo=1, routed)           0.543     9.977    toNum/dig[2]_i_67_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.692 r  toNum/dig_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.692    toNum/dig_reg[2]_i_34_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.914 r  toNum/dig_reg[2]_i_20/O[0]
                         net (fo=6, routed)           0.791    11.705    toNum/dig_reg[2]_i_20_n_7
    SLICE_X15Y52         LUT4 (Prop_lut4_I2_O)        0.299    12.004 r  toNum/dig[2]_i_41/O
                         net (fo=1, routed)           0.000    12.004    toNum/dig[2]_i_41_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.405 r  toNum/dig_reg[2]_i_21/CO[3]
                         net (fo=5, routed)           1.063    13.468    toNum/dig_reg[2]_i_21_n_0
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.150    13.618 r  toNum/dig[1]_i_9/O
                         net (fo=1, routed)           0.165    13.783    toNum/dig[1]_i_9_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.328    14.111 r  toNum/dig[1]_i_3/O
                         net (fo=1, routed)           0.782    14.894    toNum/dig[1]_i_3_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.124    15.018 r  toNum/dig[1]_i_1/O
                         net (fo=1, routed)           0.000    15.018    toNum/dig[1]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  toNum/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.994ns  (logic 4.615ns (30.779%)  route 10.379ns (69.221%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE                         0.000     0.000 r  toNum/intData_reg[5]/C
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toNum/intData_reg[5]/Q
                         net (fo=63, routed)          3.950     4.468    toNum/intData_reg_n_0_[5]
    SLICE_X14Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.592 r  toNum/dig[2]_i_61/O
                         net (fo=1, routed)           0.000     4.592    toNum/dig[2]_i_61_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.972 r  toNum/dig_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001     4.972    toNum/dig_reg[2]_i_30_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.287 r  toNum/dig_reg[2]_i_19/O[3]
                         net (fo=20, routed)          1.610     6.897    toNum/intData_reg[15]_0[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.307     7.204 r  toNum/dig[2]_i_121/O
                         net (fo=1, routed)           0.636     7.840    toNum/dig[2]_i_121_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  toNum/dig_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.236    toNum/dig_reg[2]_i_112_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.475 r  toNum/dig_reg[2]_i_101/O[2]
                         net (fo=3, routed)           0.632     9.107    toNum/dig[2]_i_120[2]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.327     9.434 r  toNum/dig[2]_i_67/O
                         net (fo=1, routed)           0.543     9.977    toNum/dig[2]_i_67_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.692 r  toNum/dig_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.692    toNum/dig_reg[2]_i_34_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.914 r  toNum/dig_reg[2]_i_20/O[0]
                         net (fo=6, routed)           0.791    11.705    toNum/dig_reg[2]_i_20_n_7
    SLICE_X15Y52         LUT4 (Prop_lut4_I2_O)        0.299    12.004 r  toNum/dig[2]_i_41/O
                         net (fo=1, routed)           0.000    12.004    toNum/dig[2]_i_41_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.405 r  toNum/dig_reg[2]_i_21/CO[3]
                         net (fo=5, routed)           1.063    13.468    toNum/dig_reg[2]_i_21_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.592 r  toNum/dig[0]_i_6/O
                         net (fo=1, routed)           0.999    14.592    toNum/dig[0]_i_6_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124    14.716 r  toNum/dig[0]_i_2/O
                         net (fo=1, routed)           0.154    14.870    toNum/dig[0]_i_2_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124    14.994 r  toNum/dig[0]_i_1/O
                         net (fo=1, routed)           0.000    14.994    toNum/dig[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  toNum/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.962ns  (logic 5.696ns (38.071%)  route 9.266ns (61.929%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  toNum/intData_reg[9]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[9]/Q
                         net (fo=61, routed)          2.762     3.218    toNum/intData_reg_n_0_[9]
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.342 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.342    toNum/dig[1]_i_64_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.892    toNum/dig_reg[1]_i_44_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.131 r  toNum/dig_reg[1]_i_28/O[2]
                         net (fo=4, routed)           1.164     5.295    toNum/dig_reg[1]_i_28_n_5
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.330     5.625 r  toNum/dig[1]_i_35/O
                         net (fo=1, routed)           0.804     6.429    toNum/dig[1]_i_35_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.326     6.755 r  toNum/dig[1]_i_17/O
                         net (fo=1, routed)           0.000     6.755    toNum/dig[1]_i_17_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  toNum/dig_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.305    toNum/dig_reg[1]_i_6_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.527 f  toNum/dig_reg[3]_i_5/O[0]
                         net (fo=14, routed)          1.029     8.556    toNum_n_20
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.299     8.855 r  dig[0]_i_65/O
                         net (fo=1, routed)           0.463     9.318    dig[0]_i_65_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.703 r  dig_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.703    dig_reg[0]_i_41_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.037 r  dig_reg[0]_i_21/O[1]
                         net (fo=3, routed)           0.817    10.854    toNum/dig_reg[0]_i_18_0[1]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.303    11.157 r  toNum/dig[0]_i_40/O
                         net (fo=1, routed)           0.000    11.157    toNum/dig[0]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.670 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.670    toNum/dig_reg[0]_i_18_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.924 r  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.859    12.783    toNum/dig_reg[0]_i_10_n_3
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.359    13.142 r  toNum/dig[2]_i_6/O
                         net (fo=3, routed)           0.634    13.776    toNum/dig[2]_i_6_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.328    14.104 r  toNum/dig[2]_i_4/O
                         net (fo=1, routed)           0.733    14.838    toNum/dig[2]_i_4_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.124    14.962 r  toNum/dig[2]_i_1/O
                         net (fo=1, routed)           0.000    14.962    toNum/dig[2]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  toNum/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/intData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.687ns  (logic 4.759ns (32.403%)  route 9.928ns (67.597%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.210     3.728    toAns/intData_reg_n_0_[8]
    SLICE_X5Y59          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.113 r  toAns/intData_reg[2]_i_45__0/CO[3]
                         net (fo=1, routed)           0.000     4.113    toAns/intData_reg[2]_i_45__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.447 r  toAns/intData_reg[2]_i_32__0/O[1]
                         net (fo=4, routed)           1.015     5.461    toAns/intData_reg[2]_i_32__0_n_6
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.331     5.792 r  toAns/intData[2]_i_37__0/O
                         net (fo=1, routed)           0.843     6.635    toAns/intData[2]_i_37__0_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.348     6.983 r  toAns/intData[2]_i_22__0/O
                         net (fo=1, routed)           0.000     6.983    toAns/intData[2]_i_22__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.515 r  toAns/intData_reg[2]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    toAns/intData_reg[2]_i_13__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 r  toAns/intData_reg[6]_i_13__0/O[1]
                         net (fo=3, routed)           0.955     8.803    toAns_n_56
    SLICE_X6Y59          LUT2 (Prop_lut2_I0_O)        0.303     9.106 r  intData[6]_i_17__0/O
                         net (fo=1, routed)           0.000     9.106    intData[6]_i_17__0_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.358 r  intData_reg[6]_i_12__0/O[0]
                         net (fo=1, routed)           0.824    10.182    toAns/intData_reg[6]_i_5__0_0[0]
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.295    10.477 r  toAns/intData[6]_i_10__0/O
                         net (fo=1, routed)           0.000    10.477    toAns/intData[6]_i_10__0_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.055 f  toAns/intData_reg[6]_i_5__0/O[2]
                         net (fo=6, routed)           1.008    12.063    toAns/intData_reg[6]_i_5__0_n_5
    SLICE_X7Y56          LUT5 (Prop_lut5_I1_O)        0.301    12.364 r  toAns/intData[3]_i_15__0/O
                         net (fo=1, routed)           0.824    13.188    toAns/intData[3]_i_15__0_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  toAns/intData[3]_i_5__0/O
                         net (fo=1, routed)           1.251    14.563    toAns/intData[3]_i_5__0_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124    14.687 r  toAns/intData[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.687    toAns/intData[3]_i_1__0_n_0
    SLICE_X7Y59          FDRE                                         r  toAns/intData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/intData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.329ns  (logic 4.954ns (34.573%)  route 9.375ns (65.427%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.210     3.728    toAns/intData_reg_n_0_[8]
    SLICE_X5Y59          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.113 r  toAns/intData_reg[2]_i_45__0/CO[3]
                         net (fo=1, routed)           0.000     4.113    toAns/intData_reg[2]_i_45__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.447 r  toAns/intData_reg[2]_i_32__0/O[1]
                         net (fo=4, routed)           1.015     5.461    toAns/intData_reg[2]_i_32__0_n_6
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.331     5.792 r  toAns/intData[2]_i_37__0/O
                         net (fo=1, routed)           0.843     6.635    toAns/intData[2]_i_37__0_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.348     6.983 r  toAns/intData[2]_i_22__0/O
                         net (fo=1, routed)           0.000     6.983    toAns/intData[2]_i_22__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.515 r  toAns/intData_reg[2]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    toAns/intData_reg[2]_i_13__0_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 r  toAns/intData_reg[6]_i_13__0/O[1]
                         net (fo=3, routed)           0.955     8.803    toAns_n_56
    SLICE_X6Y59          LUT2 (Prop_lut2_I0_O)        0.303     9.106 r  intData[6]_i_17__0/O
                         net (fo=1, routed)           0.000     9.106    intData[6]_i_17__0_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.358 r  intData_reg[6]_i_12__0/O[0]
                         net (fo=1, routed)           0.824    10.182    toAns/intData_reg[6]_i_5__0_0[0]
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.295    10.477 r  toAns/intData[6]_i_10__0/O
                         net (fo=1, routed)           0.000    10.477    toAns/intData[6]_i_10__0_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.120 f  toAns/intData_reg[6]_i_5__0/O[3]
                         net (fo=5, routed)           0.819    11.939    toAns/intData_reg[6]_i_5__0_n_4
    SLICE_X7Y57          LUT6 (Prop_lut6_I4_O)        0.307    12.246 r  toAns/intData[3]_i_18__0/O
                         net (fo=2, routed)           0.553    12.799    toAns/intData[3]_i_18__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124    12.923 r  toAns/intData[4]_i_5__0/O
                         net (fo=1, routed)           0.677    13.599    toAns/intData[4]_i_5__0_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I0_O)        0.124    13.723 r  toAns/intData[4]_i_3__0/O
                         net (fo=1, routed)           0.482    14.205    toAns/intData[4]_i_3__0_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I3_O)        0.124    14.329 r  toAns/intData[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.329    toAns/intData[4]_i_1__0_n_0
    SLICE_X12Y59         FDRE                                         r  toAns/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toAns/intReg_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/intReg_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  toAns/intReg_reg[1][1]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toAns/intReg_reg[1][1]/Q
                         net (fo=2, routed)           0.065     0.206    transmitter/toOout/ansReg[1][1]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  transmitter/toOout/intReg[1][1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.251    transmitter/toOout/intReg[1][1]_i_1__1_n_0
    SLICE_X5Y72          FDRE                                         r  transmitter/toOout/intReg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/toOout/FSM_onehot_cs_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/FSM_onehot_cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.120%)  route 0.150ns (53.880%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  transmitter/toOout/FSM_onehot_cs_reg[8]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/toOout/FSM_onehot_cs_reg[8]/Q
                         net (fo=4, routed)           0.150     0.278    transmitter/toOout/Q[1]
    SLICE_X2Y70          FDRE                                         r  transmitter/toOout/FSM_onehot_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/FSM_onehot_cs_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/FSM_onehot_cs_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.422%)  route 0.154ns (54.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE                         0.000     0.000 r  toNum/FSM_onehot_cs_reg[10]/C
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  toNum/FSM_onehot_cs_reg[10]/Q
                         net (fo=6, routed)           0.154     0.282    toNum/Q[2]
    SLICE_X11Y65         FDRE                                         r  toNum/FSM_onehot_cs_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intReg_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/intReg_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE                         0.000     0.000 r  toAns/intReg_reg[3][1]/C
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toAns/intReg_reg[3][1]/Q
                         net (fo=2, routed)           0.098     0.239    transmitter/toOout/ansReg[3][1]
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.284 r  transmitter/toOout/intReg[3][1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.284    transmitter/toOout/intReg[3][1]_i_1__1_n_0
    SLICE_X5Y74          FDRE                                         r  transmitter/toOout/intReg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/intReg_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.029%)  route 0.109ns (36.971%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  toAns/intReg_reg[3][2]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toAns/intReg_reg[3][2]/Q
                         net (fo=2, routed)           0.109     0.250    transmitter/toOout/ansReg[3][2]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  transmitter/toOout/intReg[3][2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.295    transmitter/toOout/intReg[3][2]_i_1__1_n_0
    SLICE_X7Y73          FDRE                                         r  transmitter/toOout/intReg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intReg_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/intReg_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.029%)  route 0.109ns (36.971%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE                         0.000     0.000 r  toAns/intReg_reg[3][3]/C
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toAns/intReg_reg[3][3]/Q
                         net (fo=2, routed)           0.109     0.250    transmitter/toOout/ansReg[3][3]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  transmitter/toOout/intReg[3][3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.295    transmitter/toOout/intReg[3][3]_i_1__1_n_0
    SLICE_X7Y74          FDRE                                         r  transmitter/toOout/intReg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/FSM_onehot_cs_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/FSM_onehot_cs_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.556%)  route 0.162ns (53.444%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE                         0.000     0.000 r  toAns/FSM_onehot_cs_reg[9]/C
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toAns/FSM_onehot_cs_reg[9]/Q
                         net (fo=14, routed)          0.162     0.303    toAns/newLine
    SLICE_X4Y68          FDRE                                         r  toAns/FSM_onehot_cs_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 path/A_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/intNum_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE                         0.000     0.000 r  path/A_reg[10]/C
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  path/A_reg[10]/Q
                         net (fo=5, routed)           0.094     0.258    path/APort[10]
    SLICE_X7Y53          LUT3 (Prop_lut3_I2_O)        0.045     0.303 r  path/intNum[10]_i_1/O
                         net (fo=1, routed)           0.000     0.303    toNum/intNum_reg[15]_0[10]
    SLICE_X7Y53          FDRE                                         r  toNum/intNum_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 path/B_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/intNum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE                         0.000     0.000 r  path/B_reg[0]/C
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  path/B_reg[0]/Q
                         net (fo=3, routed)           0.094     0.258    path/BPort[0]
    SLICE_X7Y52          LUT3 (Prop_lut3_I0_O)        0.045     0.303 r  path/intNum[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    toNum/intNum_reg[15]_0[0]
    SLICE_X7Y52          FDRE                                         r  toNum/intNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/toOout/intReg_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/toOout/intData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  transmitter/toOout/intReg_reg[4][4]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/toOout/intReg_reg[4][4]/Q
                         net (fo=1, routed)           0.056     0.197    transmitter/toOout/intReg_reg[4][4]
    SLICE_X6Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.242 r  transmitter/toOout/intData[4]_i_3__1/O
                         net (fo=1, routed)           0.000     0.242    transmitter/toOout/intData[4]_i_3__1_n_0
    SLICE_X6Y75          MUXF7 (Prop_muxf7_I1_O)      0.064     0.306 r  transmitter/toOout/intData_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.306    transmitter/toOout/intReg[0]_0[4]
    SLICE_X6Y75          FDRE                                         r  transmitter/toOout/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------





