INFO: [VRFC 10-2263] Analyzing Verilog file "A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3380] identifier 'IF_ID_inst' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:13]
WARNING: [VRFC 10-3380] identifier 'IF_ID_inst' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:14]
WARNING: [VRFC 10-3380] identifier 'IF_ID_inst' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:15]
WARNING: [VRFC 10-3380] identifier 'IF_ID_inst' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:16]
WARNING: [VRFC 10-3380] identifier 'IF_ID_inst' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:17]
WARNING: [VRFC 10-3380] identifier 'IF_ID_inst' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:18]
WARNING: [VRFC 10-3380] identifier 'IF_ID_inst' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:19]
WARNING: [VRFC 10-3380] identifier 'IF_ID_inst' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:20]
WARNING: [VRFC 10-3380] identifier 'ID_EX_rs_data' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:51]
WARNING: [VRFC 10-3380] identifier 'ID_EX_ALUSrc' is used before its declaration [A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/computer_arch/pipelined_cpu_forwarding_bp/verilog/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
