# 4-bit_Binary_Password_Finder_using_JK_Flip-Flop_and_Sequential_Logic
# TÃ¼rkÃ§e
Bu proje, Simulink kullanÄ±larak tasarlanmÄ±ÅŸ 4-bit binary ÅŸifre bulucu sistemidir. TasarÄ±mda JK flip-flop, XNOR kapÄ±sÄ± ve ardÄ±ÅŸÄ±l (sequential) mantÄ±k devreleri kullanÄ±lmÄ±ÅŸtÄ±r.
Devre, 4-bit senkron sayaÃ§ ile tÃ¼m olasÄ± kombinasyonlarÄ± (0000â€“1111) sÄ±rasÄ±yla deneyerek, kullanÄ±cÄ± tarafÄ±ndan girilen binary ÅŸifreyi bulmaya Ã§alÄ±ÅŸÄ±r. Åifre bulunduÄŸunda sistem durur.
ğŸ’¡ Ã–zellikler:
    ğŸ” JK Flip-Flopâ€™larla 4-bit yukarÄ± sayÄ±cÄ± (synchronous up counter)
    ğŸ”’ XNOR kapÄ±larÄ± ile kullanÄ±cÄ± giriÅŸi karÅŸÄ±laÅŸtÄ±rmasÄ±
    ğŸ›‘ EÅŸleÅŸme anÄ±nda sistemin dÃ¶ngÃ¼den Ã§Ä±kmasÄ±
    âœ… Durum diyagramÄ±, tablo, Karnaugh haritalarÄ± ve mantÄ±k denklemleri detaylÄ±ca Ã§Ä±karÄ±lmÄ±ÅŸtÄ±r
    ğŸ› ï¸ Simulink devresi, Ã§Ä±karÄ±lan denklemlere gÃ¶re modellenmiÅŸtir

# English
This project demonstrates the design of a 4-bit binary password finder using JK flip-flops, XNOR gates, and sequential logic circuits, implemented in Simulink.
The system is designed to brute-force all possible 4-bit binary combinations (from 0000 to 1111) using a 4-bit synchronous counter until it finds a match with a predefined user input. Once a match is detected, the system stops the counter loop.
ğŸ’¡ Features:
    ğŸ” 4-bit up counter using synchronous JK Flip-Flops
    ğŸ”’ XNOR gate logic for matching user input with current counter state
    ğŸ›‘ Stop condition via NOT gate logic once password match is detected
    âœ… State Diagram, State Table, Karnaugh Maps, and Boolean Equations derived manually
    ğŸ› ï¸ Simulink implementation based on derived logic equations
