Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Sep  8 15:29:27 2024
| Host         : sam-cosic running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file CKKS_wrapper_timing_summary_routed.rpt -pb CKKS_wrapper_timing_summary_routed.pb -rpx CKKS_wrapper_timing_summary_routed.rpx
| Design       : CKKS_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.082        0.000                      0                42477        0.050        0.000                      0                42477        1.100        0.000                       0                 19127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
sys_diff_clock_clk_p         {0.000 2.500}        5.000           200.000         
  clk_out1_CKKS_clk_wiz_0_0  {0.000 3.571}        7.143           140.000         
  clkfbout_CKKS_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_diff_clock_clk_p                                                                                                                                                           1.100        0.000                       0                     1  
  clk_out1_CKKS_clk_wiz_0_0        0.082        0.000                      0                41231        0.050        0.000                      0                41231        2.803        0.000                       0                 19123  
  clkfbout_CKKS_clk_wiz_0_0                                                                                                                                                   48.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_CKKS_clk_wiz_0_0  clk_out1_CKKS_clk_wiz_0_0        1.070        0.000                      0                 1246        0.296        0.000                      0                 1246  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CKKS_clk_wiz_0_0
  To Clock:  clk_out1_CKKS_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.803ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 0.223ns (3.394%)  route 6.348ns (96.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.385    -2.191    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X71Y114        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.223    -1.968 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=197, routed)         6.348     4.380    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/addra[4]
    RAMB36_X5Y63         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/clka
    RAMB36_X5Y63         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.997    
                         clock uncertainty           -0.119     4.878    
    RAMB36_X5Y63         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     4.462    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.462    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 0.223ns (3.469%)  route 6.205ns (96.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 5.556 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.384    -2.192    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X71Y115        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.223    -1.969 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/Q
                         net (fo=196, routed)         6.205     4.236    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y54         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.295     5.556    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/clka
    RAMB36_X1Y54         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.861    
                         clock uncertainty           -0.119     4.742    
    RAMB36_X1Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     4.326    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.223ns (3.394%)  route 6.347ns (96.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 5.700 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.385    -2.191    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X71Y114        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.223    -1.968 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=197, routed)         6.347     4.378    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y61         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.439     5.700    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clka
    RAMB36_X0Y61         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     5.005    
                         clock uncertainty           -0.119     4.886    
    RAMB36_X0Y61         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     4.470    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.470    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[59].bram_wrdata_int_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 0.259ns (4.038%)  route 6.155ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.690 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.401    -2.175    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X82Y100        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[59].bram_wrdata_int_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.916 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[59].bram_wrdata_int_reg[59]/Q
                         net (fo=24, routed)          6.155     4.239    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_init.ram/dina[3]
    RAMB36_X4Y66         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.429     5.690    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_init.ram/clka
    RAMB36_X4Y66         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.995    
                         clock uncertainty           -0.119     4.876    
    RAMB36_X4Y66         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543     4.333    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.333    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.223ns (3.514%)  route 6.122ns (96.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 5.482 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.384    -2.192    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X72Y115        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.223    -1.969 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/Q
                         net (fo=192, routed)         6.122     4.153    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y54         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.221     5.482    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/clka
    RAMB36_X2Y54         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.787    
                         clock uncertainty           -0.119     4.668    
    RAMB36_X2Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     4.252    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.252    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 0.223ns (3.503%)  route 6.143ns (96.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 5.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.384    -2.192    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X71Y115        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.223    -1.969 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/Q
                         net (fo=196, routed)         6.143     4.173    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y56         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.248     5.509    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_init.ram/clka
    RAMB36_X3Y56         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.814    
                         clock uncertainty           -0.119     4.695    
    RAMB36_X3Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     4.279    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.279    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 0.223ns (3.450%)  route 6.242ns (96.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 5.612 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.384    -2.192    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X72Y115        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.223    -1.969 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[13]/Q
                         net (fo=192, routed)         6.242     4.272    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y64         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.351     5.612    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X2Y64         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.917    
                         clock uncertainty           -0.119     4.798    
    RAMB36_X2Y64         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     4.382    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.382    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 0.259ns (3.991%)  route 6.231ns (96.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 5.639 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.382    -2.194    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X74Y116        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.935 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/Q
                         net (fo=192, routed)         6.231     4.296    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y66         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.378     5.639    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/clka
    RAMB36_X3Y66         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.944    
                         clock uncertainty           -0.119     4.825    
    RAMB36_X3Y66         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     4.409    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.409    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.223ns (3.445%)  route 6.250ns (96.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 5.626 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.384    -2.192    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X71Y115        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.223    -1.969 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/Q
                         net (fo=196, routed)         6.250     4.281    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y60         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.365     5.626    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_init.ram/clka
    RAMB36_X2Y60         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.931    
                         clock uncertainty           -0.119     4.812    
    RAMB36_X2Y60         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     4.396    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.259ns (3.964%)  route 6.275ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.685 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.382    -2.194    CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X74Y116        FDRE                                         r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.935 r  CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/Q
                         net (fo=192, routed)         6.275     4.339    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/addra[11]
    RAMB36_X4Y65         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.424     5.685    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/clka
    RAMB36_X4Y65         RAMB36E1                                     r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     4.990    
                         clock uncertainty           -0.119     4.871    
    RAMB36_X4Y65         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     4.455    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (60.014%)  route 0.061ns (39.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.697    -0.486    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/clk
    SLICE_X63Y40         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.091    -0.395 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][4]/Q
                         net (fo=2, routed)           0.061    -0.334    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/DIC0
    SLICE_X62Y40         RAMD32                                       r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.956    -0.477    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/WCLK
    SLICE_X62Y40         RAMD32                                       r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.003    -0.475    
    SLICE_X62Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.384    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s22_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/random_out_DP_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.171ns (41.941%)  route 0.237ns (58.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.648    -0.535    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/clk
    SLICE_X54Y51         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s22_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.107    -0.428 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s22_reg[1]/Q
                         net (fo=7, routed)           0.237    -0.191    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s171[51]
    SLICE_X54Y49         LUT6 (Prop_lut6_I1_O)        0.064    -0.127 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/random_out_DP[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/random_out[45]
    SLICE_X54Y49         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/random_out_DP_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.959    -0.474    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/clk
    SLICE_X54Y49         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/random_out_DP_reg[45]/C
                         clock pessimism              0.203    -0.272    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.087    -0.185    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/random_out_DP_reg[45]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.327%)  route 0.107ns (51.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.647    -0.536    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X65Y52         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDCE (Prop_fdce_C_Q)         0.100    -0.436 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][28]/Q
                         net (fo=3, routed)           0.107    -0.329    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/DIC0
    SLICE_X62Y51         RAMD32                                       r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.886    -0.547    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/WCLK
    SLICE_X62Y51         RAMD32                                       r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.026    -0.522    
    SLICE_X62Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.393    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.700%)  route 0.104ns (53.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.534    -0.649    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/clka
    SLICE_X107Y219       FDRE                                         r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y219       FDRE (Prop_fdre_C_Q)         0.091    -0.558 r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.104    -0.454    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_0
    SLICE_X106Y218       SRL16E                                       r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.738    -0.695    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/clka
    SLICE_X106Y218       SRL16E                                       r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.060    -0.636    
    SLICE_X106Y218       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.520    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.700%)  route 0.104ns (53.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.557    -0.626    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/clka
    SLICE_X47Y233        FDRE                                         r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.091    -0.535 r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.104    -0.431    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_0
    SLICE_X46Y232        SRL16E                                       r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.758    -0.675    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/clka
    SLICE_X46Y232        SRL16E                                       r  CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.061    -0.615    
    SLICE_X46Y232        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.499    CKKS_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[68].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.118ns (31.807%)  route 0.253ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.647    -0.536    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/clk
    SLICE_X56Y54         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_fdre_C_Q)         0.118    -0.418 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s11_reg[8]/Q
                         net (fo=4, routed)           0.253    -0.165    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s69[3]
    SLICE_X52Y49         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.960    -0.473    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/clk
    SLICE_X52Y49         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s12_reg[8]/C
                         clock pessimism              0.203    -0.271    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.038    -0.233    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_1DP_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_p_Th_delay/buffer_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.246ns (81.939%)  route 0.054ns (18.061%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.661    -0.522    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/clk
    SLICE_X105Y99        FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_1DP_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.100    -0.422 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_1DP_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.368    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_1DP_reg_n_0_[21]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.028    -0.340 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/buffer[0][43]_i_2/O
                         net (fo=1, routed)           0.000    -0.340    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/buffer[0][43]_i_2_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.263 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/buffer_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.262    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/buffer_reg[0][43]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.221 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/buffer_reg[0][47]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.221    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_p_Th_delay/T2_p_Th[44]
    SLICE_X104Y100       FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_p_Th_delay/buffer_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.829    -0.604    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_p_Th_delay/clk
    SLICE_X104Y100       FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_p_Th_delay/buffer_reg[0][44]/C
                         clock pessimism              0.223    -0.382    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.092    -0.290    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/T2_p_Th_delay/buffer_reg[0][44]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.697    -0.486    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/clk
    SLICE_X63Y40         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.100    -0.386 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][3]/Q
                         net (fo=2, routed)           0.096    -0.290    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/DIB1
    SLICE_X62Y40         RAMD32                                       r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.956    -0.477    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/WCLK
    SLICE_X62Y40         RAMD32                                       r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.003    -0.475    
    SLICE_X62Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.360    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.186%)  route 0.099ns (49.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.647    -0.536    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X65Y52         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDCE (Prop_fdce_C_Q)         0.100    -0.436 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][27]/Q
                         net (fo=3, routed)           0.099    -0.336    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/DIB1
    SLICE_X62Y51         RAMD32                                       r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.886    -0.547    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/WCLK
    SLICE_X62Y51         RAMD32                                       r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.026    -0.522    
    SLICE_X62Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.407    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s22_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s31_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_CKKS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.157ns (37.060%)  route 0.267ns (62.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.647    -0.536    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/clk
    SLICE_X55Y53         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s22_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.091    -0.445 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s22_reg[4]/Q
                         net (fo=7, routed)           0.267    -0.178    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s171[54]
    SLICE_X52Y48         LUT5 (Prop_lut5_I2_O)        0.066    -0.112 r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s31[48]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/t2_next[48]
    SLICE_X52Y48         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s31_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.960    -0.473    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/clk
    SLICE_X52Y48         FDRE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s31_reg[48]/C
                         clock pessimism              0.203    -0.271    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.087    -0.184    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s31_reg[48]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CKKS_clk_wiz_0_0
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X3Y28      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X4Y31      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/ah_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X3Y22      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X5Y36      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X4Y22      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X3Y30      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X4Y33      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X5Y31      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X3Y25      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         7.143       4.371      DSP48_X4Y18      CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y96     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y96     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y96     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y96     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X58Y91     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X58Y91     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y90     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y96     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.571       2.803      SLICE_X62Y96     CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_12_14/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CKKS_clk_wiz_0_0
  To Clock:  clkfbout_CKKS_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CKKS_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y1    CKKS_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_CKKS_clk_wiz_0_0
  To Clock:  clk_out1_CKKS_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.223ns (3.973%)  route 5.389ns (96.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        5.389     3.613    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X59Y54         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X59Y54         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][3]/C
                         clock pessimism             -0.678     5.014    
                         clock uncertainty           -0.119     4.895    
    SLICE_X59Y54         FDCE (Recov_fdce_C_CLR)     -0.212     4.683    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][3]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.223ns (3.973%)  route 5.389ns (96.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        5.389     3.613    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X59Y54         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X59Y54         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][5]/C
                         clock pessimism             -0.678     5.014    
                         clock uncertainty           -0.119     4.895    
    SLICE_X59Y54         FDCE (Recov_fdce_C_CLR)     -0.212     4.683    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][5]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.223ns (4.091%)  route 5.228ns (95.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        5.228     3.452    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X60Y53         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X60Y53         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][1]/C
                         clock pessimism             -0.678     5.014    
                         clock uncertainty           -0.119     4.895    
    SLICE_X60Y53         FDCE (Recov_fdce_C_CLR)     -0.212     4.683    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][1]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.223ns (4.161%)  route 5.136ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        5.136     3.359    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X61Y50         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X61Y50         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][29]/C
                         clock pessimism             -0.678     5.014    
                         clock uncertainty           -0.119     4.895    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.212     4.683    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][29]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.223ns (4.161%)  route 5.136ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        5.136     3.359    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X61Y50         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X61Y50         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][2]/C
                         clock pessimism             -0.678     5.014    
                         clock uncertainty           -0.119     4.895    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.212     4.683    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][2]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.223ns (4.161%)  route 5.136ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        5.136     3.359    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X61Y50         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X61Y50         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][3]/C
                         clock pessimism             -0.678     5.014    
                         clock uncertainty           -0.119     4.895    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.212     4.683    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][3]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.223ns (4.161%)  route 5.136ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        5.136     3.359    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X61Y50         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X61Y50         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][4]/C
                         clock pessimism             -0.678     5.014    
                         clock uncertainty           -0.119     4.895    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.212     4.683    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][4]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.223ns (4.161%)  route 5.136ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.692 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        5.136     3.359    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X61Y50         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.431     5.692    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X61Y50         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][5]/C
                         clock pessimism             -0.678     5.014    
                         clock uncertainty           -0.119     4.895    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.212     4.683    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][5]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][27]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.223ns (4.309%)  route 4.953ns (95.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 5.862 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        4.953     3.176    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X61Y49         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.601     5.862    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X61Y49         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][27]/C
                         clock pessimism             -0.678     5.184    
                         clock uncertainty           -0.119     5.065    
    SLICE_X61Y49         FDCE (Recov_fdce_C_CLR)     -0.212     4.853    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[1][27]
  -------------------------------------------------------------------
                         required time                          4.853    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][16]/CLR
                            (recovery check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_CKKS_clk_wiz_0_0 rise@7.143ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.223ns (4.384%)  route 4.863ns (95.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 5.862 - 7.143 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.577    -1.999    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.223    -1.776 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        4.863     3.087    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[0][31]_0
    SLICE_X61Y48         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      7.143     7.143 r  
    AD12                                              0.000     7.143 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.143    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.946 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.932    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.173 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.178    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.261 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       1.601     5.862    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/clk
    SLICE_X61Y48         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][16]/C
                         clock pessimism             -0.678     5.184    
                         clock uncertainty           -0.119     5.065    
    SLICE_X61Y48         FDCE (Recov_fdce_C_CLR)     -0.212     4.853    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg[2][16]
  -------------------------------------------------------------------
                         required time                          4.853    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  1.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][10]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.090%)  route 0.156ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.156    -0.275    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/memory_full_reset.fifo_write_reset_large.fifo_mem_reg[0][0]
    SLICE_X87Y50         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.889    -0.544    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/clk
    SLICE_X87Y50         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][10]/C
                         clock pessimism              0.043    -0.502    
    SLICE_X87Y50         FDCE (Remov_fdce_C_CLR)     -0.069    -0.571    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][10]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][5]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.090%)  route 0.156ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.156    -0.275    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/memory_full_reset.fifo_write_reset_large.fifo_mem_reg[0][0]
    SLICE_X87Y50         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.889    -0.544    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/clk
    SLICE_X87Y50         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][5]/C
                         clock pessimism              0.043    -0.502    
    SLICE_X87Y50         FDCE (Remov_fdce_C_CLR)     -0.069    -0.571    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][5]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_full_reset.fifo_write_reset_large.fifo_mem_reg[1][14]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.100ns (19.110%)  route 0.423ns (80.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.423    -0.007    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_full_reset.fifo_write_reset_large.fifo_mem_reg[0][0]_0
    SLICE_X86Y47         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_full_reset.fifo_write_reset_large.fifo_mem_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.961    -0.472    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X86Y47         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_full_reset.fifo_write_reset_large.fifo_mem_reg[1][14]/C
                         clock pessimism              0.203    -0.270    
    SLICE_X86Y47         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_full_reset.fifo_write_reset_large.fifo_mem_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][1]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.100ns (19.110%)  route 0.423ns (80.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.423    -0.007    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][0]_0
    SLICE_X87Y47         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.961    -0.472    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/clk
    SLICE_X87Y47         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][1]/C
                         clock pessimism              0.203    -0.270    
    SLICE_X87Y47         FDCE (Remov_fdce_C_CLR)     -0.069    -0.339    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][4]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.100ns (19.110%)  route 0.423ns (80.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.423    -0.007    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][0]_0
    SLICE_X87Y47         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.961    -0.472    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/clk
    SLICE_X87Y47         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][4]/C
                         clock pessimism              0.203    -0.270    
    SLICE_X87Y47         FDCE (Remov_fdce_C_CLR)     -0.069    -0.339    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[err]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.100ns (19.110%)  route 0.423ns (80.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.423    -0.007    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[cnt][0]_0
    SLICE_X87Y47         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[err]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.961    -0.472    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/clk
    SLICE_X87Y47         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[err]/C
                         clock pessimism              0.203    -0.270    
    SLICE_X87Y47         FDCE (Remov_fdce_C_CLR)     -0.069    -0.339    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_bus_gateway_inst/keeper_reg[err]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.083%)  route 0.202ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.202    -0.228    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/pending_reg_2
    SLICE_X85Y52         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.889    -0.544    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/clk
    SLICE_X85Y52         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[0]/C
                         clock pessimism              0.043    -0.502    
    SLICE_X85Y52         FDCE (Remov_fdce_C_CLR)     -0.069    -0.571    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.083%)  route 0.202ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.202    -0.228    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/pending_reg_2
    SLICE_X85Y52         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.889    -0.544    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/clk
    SLICE_X85Y52         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[1]/C
                         clock pessimism              0.043    -0.502    
    SLICE_X85Y52         FDCE (Remov_fdce_C_CLR)     -0.069    -0.571    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.083%)  route 0.202ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.202    -0.228    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/pending_reg_2
    SLICE_X85Y52         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.889    -0.544    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/clk
    SLICE_X85Y52         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[2]/C
                         clock pessimism              0.043    -0.502    
    SLICE_X85Y52         FDCE (Remov_fdce_C_CLR)     -0.069    -0.571    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_CKKS_clk_wiz_0_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns - clk_out1_CKKS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.083%)  route 0.202ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.652    -0.531    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X89Y50         FDPE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.100    -0.431 f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1238, routed)        0.202    -0.228    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/pending_reg_2
    SLICE_X85Y52         FDCE                                         f  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CKKS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CKKS_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CKKS_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CKKS_i/clk_wiz_0/inst/clk_in1_CKKS_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CKKS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CKKS_i/clk_wiz_0/inst/clk_out1_CKKS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CKKS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19121, routed)       0.889    -0.544    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/clk
    SLICE_X85Y52         FDCE                                         r  CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[3]/C
                         clock pessimism              0.043    -0.502    
    SLICE_X85Y52         FDCE (Remov_fdce_C_CLR)     -0.069    -0.571    CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst/timeout_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.342    





