{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:33:25 2016 " "Info: Processing started: Mon Jan 25 18:33:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 register inc_reg:AC\|Q\[6\] 86.99 MHz 11.496 ns Internal " "Info: Clock \"clock\" has Internal fmax of 86.99 MHz between source memory \"memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"inc_reg:AC\|Q\[6\]\" (period= 11.496 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.176 ns + Longest memory register " "Info: + Longest memory to register delay is 11.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y25; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.206 ns) 4.605 ns data_bus:system_bus\|databus\[1\]~1854 3 COMB LCCOMB_X25_Y25_N28 2 " "Info: 3: + IC(0.638 ns) + CELL(0.206 ns) = 4.605 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 2; COMB Node = 'data_bus:system_bus\|databus\[1\]~1854'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.844 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.206 ns) 5.835 ns data_bus:system_bus\|databus\[1\]~1855 4 COMB LCCOMB_X23_Y25_N4 6 " "Info: 4: + IC(1.024 ns) + CELL(0.206 ns) = 5.835 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 6; COMB Node = 'data_bus:system_bus\|databus\[1\]~1855'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.230 ns" { data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 6.587 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18 5 COMB LCCOMB_X23_Y25_N10 3 " "Info: 5: + IC(0.382 ns) + CELL(0.370 ns) = 6.587 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 3; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.752 ns" { data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 7.165 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20 6 COMB LCCOMB_X23_Y25_N14 1 " "Info: 6: + IC(0.372 ns) + CELL(0.206 ns) = 7.165 ns; Loc. = LCCOMB_X23_Y25_N14; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 7.906 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21 7 COMB LCCOMB_X23_Y25_N6 3 " "Info: 7: + IC(0.375 ns) + CELL(0.366 ns) = 7.906 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 3; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 8.484 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17 8 COMB LCCOMB_X23_Y25_N2 1 " "Info: 8: + IC(0.372 ns) + CELL(0.206 ns) = 8.484 ns; Loc. = LCCOMB_X23_Y25_N2; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.206 ns) 9.045 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18 9 COMB LCCOMB_X23_Y25_N12 2 " "Info: 9: + IC(0.355 ns) + CELL(0.206 ns) = 9.045 ns; Loc. = LCCOMB_X23_Y25_N12; Fanout = 2; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.370 ns) 10.116 ns inc_reg:AC\|Q~2360 10 COMB LCCOMB_X22_Y25_N30 1 " "Info: 10: + IC(0.701 ns) + CELL(0.370 ns) = 10.116 ns; Loc. = LCCOMB_X22_Y25_N30; Fanout = 1; COMB Node = 'inc_reg:AC\|Q~2360'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2360 } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.460 ns) 11.176 ns inc_reg:AC\|Q\[6\] 11 REG LCFF_X23_Y25_N29 5 " "Info: 11: + IC(0.600 ns) + CELL(0.460 ns) = 11.176 ns; Loc. = LCFF_X23_Y25_N29; Fanout = 5; REG Node = 'inc_reg:AC\|Q\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.060 ns" { inc_reg:AC|Q~2360 inc_reg:AC|Q[6] } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.357 ns ( 56.88 % ) " "Info: Total cell delay = 6.357 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.819 ns ( 43.12 % ) " "Info: Total interconnect delay = 4.819 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "11.176 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2360 inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "11.176 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] {} data_bus:system_bus|databus[1]~1854 {} data_bus:system_bus|databus[1]~1855 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 {} inc_reg:AC|Q~2360 {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.638ns 1.024ns 0.382ns 0.372ns 0.375ns 0.372ns 0.355ns 0.701ns 0.600ns } { 0.000ns 3.761ns 0.206ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.100 ns - Smallest " "Info: - Smallest clock skew is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.176 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.239 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.666 ns) 3.176 ns inc_reg:AC\|Q\[6\] 3 REG LCFF_X23_Y25_N29 5 " "Info: 3: + IC(1.181 ns) + CELL(0.666 ns) = 3.176 ns; Loc. = LCFF_X23_Y25_N29; Fanout = 5; REG Node = 'inc_reg:AC\|Q\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.847 ns" { clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.29 % ) " "Info: Total cell delay = 1.756 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.420 ns ( 44.71 % ) " "Info: Total interconnect delay = 1.420 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.176 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.176 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.239ns 1.181ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.276 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 3.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.239 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.835 ns) 3.276 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y25 8 " "Info: 3: + IC(1.112 ns) + CELL(0.835 ns) = 3.276 ns; Loc. = M4K_X26_Y25; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.947 ns" { clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 58.76 % ) " "Info: Total cell delay = 1.925 ns ( 58.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 41.24 % ) " "Info: Total interconnect delay = 1.351 ns ( 41.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.176 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.176 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.239ns 1.181ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "11.176 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2360 inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "11.176 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] {} data_bus:system_bus|databus[1]~1854 {} data_bus:system_bus|databus[1]~1855 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 {} inc_reg:AC|Q~2360 {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.638ns 1.024ns 0.382ns 0.372ns 0.375ns 0.372ns 0.355ns 0.701ns 0.600ns } { 0.000ns 3.761ns 0.206ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.176 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.176 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.239ns 1.181ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dataBus\[1\] memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 17.335 ns memory " "Info: tco from clock \"clock\" to destination pin \"dataBus\[1\]\" through memory \"memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0\" is 17.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.276 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 3.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.239 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.835 ns) 3.276 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y25 8 " "Info: 3: + IC(1.112 ns) + CELL(0.835 ns) = 3.276 ns; Loc. = M4K_X26_Y25; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.947 ns" { clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 58.76 % ) " "Info: Total cell delay = 1.925 ns ( 58.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 41.24 % ) " "Info: Total interconnect delay = 1.351 ns ( 41.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.799 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y25; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.206 ns) 4.605 ns data_bus:system_bus\|databus\[1\]~1854 3 COMB LCCOMB_X25_Y25_N28 2 " "Info: 3: + IC(0.638 ns) + CELL(0.206 ns) = 4.605 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 2; COMB Node = 'data_bus:system_bus\|databus\[1\]~1854'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.844 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.647 ns) 7.498 ns data_bus:system_bus\|databus\[1\]~1871 4 COMB LCCOMB_X24_Y25_N18 1 " "Info: 4: + IC(2.246 ns) + CELL(0.647 ns) = 7.498 ns; Loc. = LCCOMB_X24_Y25_N18; Fanout = 1; COMB Node = 'data_bus:system_bus\|databus\[1\]~1871'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.893 ns" { data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1871 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.255 ns) + CELL(3.046 ns) 13.799 ns dataBus\[1\] 5 PIN PIN_H2 0 " "Info: 5: + IC(3.255 ns) + CELL(3.046 ns) = 13.799 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'dataBus\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.301 ns" { data_bus:system_bus|databus[1]~1871 dataBus[1] } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.660 ns ( 55.51 % ) " "Info: Total cell delay = 7.660 ns ( 55.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 44.49 % ) " "Info: Total interconnect delay = 6.139 ns ( 44.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "13.799 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1871 dataBus[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "13.799 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] {} data_bus:system_bus|databus[1]~1854 {} data_bus:system_bus|databus[1]~1871 {} dataBus[1] {} } { 0.000ns 0.000ns 0.638ns 2.246ns 3.255ns } { 0.000ns 3.761ns 0.206ns 0.647ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "13.799 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1871 dataBus[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "13.799 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] {} data_bus:system_bus|databus[1]~1854 {} data_bus:system_bus|databus[1]~1871 {} dataBus[1] {} } { 0.000ns 0.000ns 0.638ns 2.246ns 3.255ns } { 0.000ns 3.761ns 0.206ns 0.647ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Allocated 255 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:34:02 2016 " "Info: Processing ended: Mon Jan 25 18:34:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
