module top
#(parameter param48 = ((!((8'h9c) == ((&(8'ha4)) ~^ {(8'haf)}))) ? (({(-(8'hae)), (|(7'h40))} >= {((8'ha4) ? (8'hb5) : (8'ha0)), ((8'haa) ? (8'ha5) : (8'ha7))}) ? ((((8'hb3) ? (8'hba) : (8'ha7)) ? (+(8'ha6)) : ((8'ha5) ^ (7'h40))) ? (~&{(8'hbb), (7'h41)}) : ((|(8'ha3)) && (&(7'h40)))) : (((-(8'ha4)) | (~^(8'h9d))) ? {((8'hb6) && (8'ha1)), ((8'ha3) ? (8'haf) : (8'ha3))} : ((+(8'hbb)) ? ((8'h9d) - (8'hb9)) : ((8'ha4) ? (7'h42) : (8'hb0))))) : ({(&(+(7'h41))), (|{(8'haa), (7'h43)})} ? ({((8'haf) ? (8'ha0) : (8'hb3)), (|(8'ha3))} ? {{(8'haa), (8'hba)}, {(8'hb1), (8'hb4)}} : (((7'h40) ? (8'ha9) : (8'ha2)) * (^(8'ha9)))) : ((((8'ha4) ? (7'h43) : (8'hae)) - {(8'hbe), (8'hb4)}) ? (^~((8'hb3) + (7'h41))) : ((~(7'h42)) | ((8'hbd) <<< (8'hb6)))))), 
parameter param49 = ((((!((7'h43) ? param48 : (8'hb4))) ? {(&param48), (8'hb5)} : ((param48 < param48) ? param48 : {param48, param48})) ? (param48 ? param48 : (8'ha5)) : (({param48} ? {param48} : param48) ? (~^(8'hbd)) : {{param48, param48}, ((8'hbb) ? (8'ha3) : param48)})) > param48))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1ec):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(5'h14):(1'h0)] wire2;
  input wire signed [(2'h2):(1'h0)] wire1;
  input wire signed [(5'h10):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire47;
  wire signed [(4'h9):(1'h0)] wire36;
  wire signed [(5'h10):(1'h0)] wire35;
  wire signed [(3'h7):(1'h0)] wire34;
  wire signed [(3'h4):(1'h0)] wire33;
  wire [(5'h11):(1'h0)] wire10;
  wire [(5'h12):(1'h0)] wire9;
  wire [(4'hd):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire7;
  wire [(5'h14):(1'h0)] wire6;
  wire signed [(5'h12):(1'h0)] wire5;
  wire signed [(4'hc):(1'h0)] wire4;
  reg [(4'hb):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg45 = (1'h0);
  reg [(5'h14):(1'h0)] reg44 = (1'h0);
  reg [(4'h9):(1'h0)] reg43 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg42 = (1'h0);
  reg [(2'h2):(1'h0)] reg41 = (1'h0);
  reg [(3'h5):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg39 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg38 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg37 = (1'h0);
  reg [(3'h4):(1'h0)] reg32 = (1'h0);
  reg [(4'ha):(1'h0)] reg31 = (1'h0);
  reg [(3'h6):(1'h0)] reg30 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg29 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg28 = (1'h0);
  reg [(3'h6):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg26 = (1'h0);
  reg [(4'h8):(1'h0)] reg25 = (1'h0);
  reg [(5'h15):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg23 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg22 = (1'h0);
  reg [(4'hc):(1'h0)] reg21 = (1'h0);
  reg [(3'h6):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg19 = (1'h0);
  reg [(3'h4):(1'h0)] reg18 = (1'h0);
  reg [(5'h12):(1'h0)] reg17 = (1'h0);
  reg [(4'he):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg12 = (1'h0);
  reg [(4'h9):(1'h0)] reg11 = (1'h0);
  assign y = {wire47,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 (1'h0)};
  assign wire4 = (-$signed(wire2));
  assign wire5 = ({($unsigned((wire3 ? (8'hae) : (8'hbe))) ?
                             ((~&wire2) ?
                                 {wire2,
                                     wire3} : (wire3 << wire4)) : $signed(wire2[(3'h7):(3'h4)])),
                         (~^wire0)} ?
                     wire4[(1'h0):(1'h0)] : wire4);
  assign wire6 = $signed($unsigned(((+(wire2 && wire2)) >>> wire0[(2'h3):(1'h1)])));
  assign wire7 = wire4;
  assign wire8 = (8'hb2);
  assign wire9 = wire5;
  assign wire10 = (((!$signed((wire3 && wire4))) + (^($signed(wire0) ?
                          (^wire4) : wire3[(1'h0):(1'h0)]))) ?
                      ((wire3 ?
                          wire6 : $signed((&wire2))) >> wire9[(3'h6):(1'h0)]) : $signed($unsigned((~|(wire4 ?
                          (8'h9e) : (8'hb4))))));
  always
    @(posedge clk) begin
      if ($signed((~&(wire5[(3'h5):(2'h3)] ? wire3 : wire6[(4'hc):(1'h0)]))))
        begin
          reg11 <= ($signed($signed((wire9 ?
              $unsigned(wire5) : (wire5 >> wire4)))) >> {wire7,
              (^~($unsigned(wire8) + (~&(8'hbc))))});
          reg12 <= (reg11 | (-$unsigned(((~&(8'hb8)) ~^ wire8))));
        end
      else
        begin
          reg11 <= reg12;
          reg12 <= wire2[(5'h14):(5'h10)];
          if ((~|reg11))
            begin
              reg13 <= (reg12[(2'h2):(2'h2)] ?
                  (($unsigned({wire2}) ? wire9 : wire0) ?
                      wire5 : wire8) : wire5);
            end
          else
            begin
              reg13 <= $unsigned(((~&wire10) ?
                  $unsigned($unsigned(wire4)) : (($signed(wire8) < (~wire10)) ?
                      $unsigned($signed(reg11)) : {(8'hb2),
                          wire7[(3'h5):(3'h5)]})));
              reg14 <= ($signed($signed(wire8)) ?
                  $unsigned($signed($signed(wire5[(5'h10):(3'h7)]))) : (wire5 != (+wire7[(4'h8):(3'h7)])));
              reg15 <= ((-reg13) ?
                  $unsigned((({wire0} + {wire2,
                      (8'hb8)}) ~^ ($unsigned(reg14) > wire9[(5'h10):(2'h3)]))) : $signed((|reg11)));
              reg16 <= wire8[(1'h0):(1'h0)];
            end
          reg17 <= $unsigned($unsigned((reg16[(4'he):(1'h1)] ?
              $signed($signed(wire1)) : ({wire5} ?
                  $signed((8'ha4)) : (&wire3)))));
          reg18 <= (8'hb3);
        end
      reg19 <= $unsigned((~^(-(!$signed((8'hbe))))));
      if (($unsigned((($unsigned(wire9) ~^ {reg12, wire7}) ?
          ((wire2 ~^ wire4) ?
              wire9[(2'h3):(1'h0)] : $unsigned(wire0)) : reg19[(4'hf):(2'h3)])) != (^~reg18[(1'h0):(1'h0)])))
        begin
          if ($unsigned($unsigned(wire3)))
            begin
              reg20 <= $signed($signed($signed(reg18)));
              reg21 <= (($unsigned((|wire1)) >>> ($signed((-reg17)) ^ reg16[(3'h4):(1'h1)])) ?
                  {$signed((|$unsigned(reg16))),
                      $unsigned((&reg19[(3'h6):(2'h3)]))} : $unsigned(wire8[(4'hd):(3'h7)]));
              reg22 <= (8'hb1);
              reg23 <= wire1[(1'h1):(1'h0)];
              reg24 <= wire0[(1'h1):(1'h1)];
            end
          else
            begin
              reg20 <= wire9;
              reg21 <= (8'ha0);
              reg22 <= (8'ha4);
              reg23 <= (-$unsigned((wire8 ?
                  {$signed(reg11)} : {wire5[(4'hb):(1'h0)]})));
            end
          reg25 <= $signed($unsigned(reg11[(2'h3):(2'h3)]));
          if ((((~&$signed($unsigned(wire6))) ?
                  $unsigned(wire0) : ({wire3[(1'h1):(1'h1)],
                          (reg24 ? reg24 : (8'ha2))} ?
                      ((reg20 ? wire6 : wire10) == (reg11 ?
                          (8'h9c) : reg14)) : (((8'hab) ? reg12 : wire8) ?
                          $unsigned(wire9) : (~^reg12)))) ?
              (~|$signed((^((8'hbf) ? reg25 : wire2)))) : (($unsigned((wire3 ?
                      reg13 : reg25)) - $signed($unsigned(reg12))) ?
                  {($signed(reg16) ? $signed((8'hae)) : reg15),
                      (+(wire10 ? wire7 : wire1))} : $signed((reg14 ?
                      {reg22, wire8} : reg14[(2'h3):(2'h2)])))))
            begin
              reg26 <= $signed($signed($unsigned($signed(((8'hbe) != reg20)))));
              reg27 <= wire9[(1'h0):(1'h0)];
              reg28 <= $signed($unsigned({$unsigned(reg13[(4'hd):(3'h6)])}));
              reg29 <= reg24[(4'hd):(3'h7)];
            end
          else
            begin
              reg26 <= (((8'ha2) ?
                  reg27 : ($signed($signed((8'ha6))) ?
                      (~&reg28) : reg28)) != (~|{$signed({wire10, reg25})}));
              reg27 <= (|(($signed(reg25) || (~reg29[(4'h9):(3'h6)])) <= wire3[(2'h2):(1'h1)]));
              reg28 <= reg12;
              reg29 <= $signed($unsigned(((^$signed(reg26)) > $unsigned(wire6[(2'h3):(2'h2)]))));
              reg30 <= wire2;
            end
          if ($unsigned($signed(reg13)))
            begin
              reg31 <= (!$unsigned((((reg29 ?
                      reg20 : reg26) <= reg30[(3'h5):(1'h0)]) ?
                  (!(|reg17)) : $signed({reg11, (8'ha0)}))));
              reg32 <= (reg30 ?
                  $signed(reg28[(4'hd):(4'hd)]) : $unsigned(reg22));
            end
          else
            begin
              reg31 <= (reg21[(3'h6):(1'h1)] ?
                  $unsigned(reg16) : $unsigned(reg19));
              reg32 <= $signed(($unsigned(reg32) != $signed($unsigned(((8'h9d) ?
                  reg23 : reg14)))));
            end
        end
      else
        begin
          reg20 <= (8'hae);
          reg21 <= ($unsigned(wire4) ?
              reg12 : ({((reg14 && wire9) ? (~wire2) : (wire3 ? reg31 : reg30)),
                  $unsigned((wire6 - reg22))} >> ({{wire9, wire7}} ?
                  ($unsigned(reg12) && (^reg30)) : $signed(reg31[(3'h5):(3'h4)]))));
        end
    end
  assign wire33 = wire0;
  assign wire34 = $unsigned(reg14);
  assign wire35 = ({$unsigned($unsigned(reg27)),
                          ({(reg19 <<< reg26),
                              (-wire34)} ~^ {(wire1 > (7'h42))})} ?
                      reg16 : wire33[(2'h2):(1'h0)]);
  assign wire36 = (-(^~{$signed((7'h43))}));
  always
    @(posedge clk) begin
      reg37 <= ((8'hb0) ?
          wire3[(1'h1):(1'h1)] : $unsigned($unsigned($unsigned($unsigned(reg24)))));
      if ({($unsigned($signed((~|wire9))) < (8'h9c))})
        begin
          reg38 <= $signed($unsigned(reg26[(1'h1):(1'h0)]));
          reg39 <= $signed(reg12[(2'h2):(1'h0)]);
          reg40 <= (8'ha1);
          reg41 <= (wire33 ?
              reg22[(1'h0):(1'h0)] : $signed((reg13[(1'h0):(1'h0)] >> $unsigned(wire34[(2'h2):(2'h2)]))));
        end
      else
        begin
          reg38 <= wire34[(1'h0):(1'h0)];
          reg39 <= $signed((~^{(~wire7), wire1}));
          reg40 <= (~(8'hbf));
          if (reg16[(4'hc):(4'h8)])
            begin
              reg41 <= {reg25[(1'h1):(1'h1)]};
              reg42 <= reg25[(3'h5):(1'h1)];
              reg43 <= (^($signed(($unsigned(reg21) ?
                  wire2 : ((8'hb9) <= wire34))) + (reg18[(2'h3):(2'h3)] >>> $unsigned($unsigned(wire9)))));
            end
          else
            begin
              reg41 <= ((wire1 <<< reg29[(3'h7):(2'h2)]) ?
                  ((&$unsigned((reg11 ? reg14 : reg37))) ?
                      (wire2[(4'he):(4'hd)] ?
                          ((reg17 ?
                              reg27 : (8'h9f)) && wire6[(1'h1):(1'h1)]) : $unsigned($signed(reg42))) : wire6) : (&(8'ha2)));
              reg42 <= ((($unsigned(reg19[(4'ha):(4'h8)]) ?
                      reg42[(3'h4):(3'h4)] : $signed($signed(reg23))) < (~|reg21[(4'hb):(3'h4)])) ?
                  (~(((reg31 ? reg41 : reg23) ?
                          $unsigned(wire10) : (reg28 ? reg20 : wire4)) ?
                      $signed((reg28 ?
                          wire34 : reg40)) : wire0[(1'h1):(1'h0)])) : wire4);
              reg43 <= (((~&reg23[(3'h4):(1'h1)]) ?
                      (~wire9[(3'h6):(3'h6)]) : ($unsigned((^reg21)) ?
                          {((8'hb3) ? wire7 : reg41)} : (&(reg40 ?
                              reg42 : reg32)))) ?
                  ((({wire34, reg11} == (reg19 ? reg39 : reg30)) ?
                      (~&reg37[(1'h1):(1'h1)]) : reg12[(1'h0):(1'h0)]) | {wire33[(2'h2):(1'h1)]}) : reg25);
            end
        end
      if ($unsigned($signed((8'ha4))))
        begin
          reg44 <= ($signed((((reg21 ? reg27 : reg40) ?
              {reg37,
                  reg19} : (reg28 << reg22)) > $signed((~|wire0)))) ~^ {wire35});
          if ($unsigned((~reg31)))
            begin
              reg45 <= (~|($unsigned({$signed((8'ha2))}) ?
                  (~|({reg14, reg37} ? (~|reg31) : (~|(8'haf)))) : ({reg22,
                      (-(8'hb3))} ~^ (&$signed(reg15)))));
              reg46 <= (((8'ha0) < (~|$signed(reg21[(3'h6):(3'h5)]))) ?
                  ((reg37[(1'h1):(1'h1)] ~^ {wire0,
                      reg13[(3'h4):(3'h4)]}) <<< $unsigned({reg24})) : wire4);
            end
          else
            begin
              reg45 <= reg20;
            end
        end
      else
        begin
          reg44 <= (&$signed(({(wire7 ? reg22 : wire0), {reg20}} ?
              ($signed(reg46) * (wire6 ? reg25 : reg22)) : (7'h42))));
        end
    end
  assign wire47 = reg42[(2'h3):(2'h3)];
endmodule
