<profile>

<section name = "Vivado HLS Report for 'udpRxEngine'" level="0">
<item name = "Date">Thu Aug  5 18:58:24 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">UDP_prj</item>
<item name = "Solution">ultrascale_plus</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50 ns, 1.150 ns, 0.20 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 2.500 ns, 2.500 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 1259, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_103">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_154">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_191">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_193">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_198">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_223">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op22_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op64_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op71_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op74_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op7_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_136_p5">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln173_fu_255_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="p_Result_s_fu_249_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172">15, 3, 1, 3</column>
<column name="prevWord_data_V">9, 2, 512, 1024</column>
<column name="prevWord_keep_V_1">9, 2, 64, 128</column>
<column name="rxUdpDataIn_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ureDataPayload_V_blk_n">9, 2, 1, 2</column>
<column name="ureDataPayload_V_din">21, 4, 577, 2308</column>
<column name="ureMetaData_V_blk_n">9, 2, 1, 2</column>
<column name="ure_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172">1, 0, 1, 0</column>
<column name="p_Result_237_1_i_i_reg_576">8, 0, 8, 0</column>
<column name="p_Result_237_1_i_reg_596">8, 0, 8, 0</column>
<column name="p_Result_237_2_i_i_reg_581">8, 0, 8, 0</column>
<column name="p_Result_237_2_i_reg_601">8, 0, 8, 0</column>
<column name="p_Result_237_3_i_i_reg_586">8, 0, 8, 0</column>
<column name="p_Result_237_3_i_reg_606">8, 0, 8, 0</column>
<column name="p_Result_237_i53_i_reg_591">8, 0, 8, 0</column>
<column name="p_Result_237_i_i_reg_571">8, 0, 8, 0</column>
<column name="p_Result_239_1_i1_reg_626">8, 0, 8, 0</column>
<column name="p_Result_239_1_i_reg_616">8, 0, 8, 0</column>
<column name="p_Result_239_i58_i_reg_611">8, 0, 8, 0</column>
<column name="p_Result_239_i61_i_reg_621">8, 0, 8, 0</column>
<column name="prevWord_data_V">512, 0, 512, 0</column>
<column name="prevWord_keep_V_1">64, 0, 64, 0</column>
<column name="reg_215">288, 0, 288, 0</column>
<column name="reg_219">36, 0, 36, 0</column>
<column name="tmp_5_reg_541">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_567">1, 0, 1, 0</column>
<column name="tmp_reg_563">1, 0, 1, 0</column>
<column name="trunc_ln647_10_reg_553">28, 0, 28, 0</column>
<column name="trunc_ln647_reg_548">224, 0, 224, 0</column>
<column name="ure_state">2, 0, 2, 0</column>
<column name="ure_state_load_reg_537">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, udpRxEngine, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, udpRxEngine, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, udpRxEngine, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, udpRxEngine, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, udpRxEngine, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, udpRxEngine, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, udpRxEngine, return value</column>
<column name="rxUdpDataIn_TVALID">in, 1, axis, DataIn_V_data_V, pointer</column>
<column name="rxUdpDataIn_TDATA">in, 512, axis, DataIn_V_data_V, pointer</column>
<column name="ureDataPayload_V_din">out, 577, ap_fifo, ureDataPayload_V, pointer</column>
<column name="ureDataPayload_V_full_n">in, 1, ap_fifo, ureDataPayload_V, pointer</column>
<column name="ureDataPayload_V_write">out, 1, ap_fifo, ureDataPayload_V, pointer</column>
<column name="ureMetaData_V_din">out, 97, ap_fifo, ureMetaData_V, pointer</column>
<column name="ureMetaData_V_full_n">in, 1, ap_fifo, ureMetaData_V, pointer</column>
<column name="ureMetaData_V_write">out, 1, ap_fifo, ureMetaData_V, pointer</column>
<column name="rxUdpDataIn_TREADY">out, 1, axis, DataIn_V_last_V, pointer</column>
<column name="rxUdpDataIn_TLAST">in, 1, axis, DataIn_V_last_V, pointer</column>
<column name="rxUdpDataIn_TKEEP">in, 64, axis, DataIn_V_keep_V, pointer</column>
</table>
</item>
</section>
</profile>
