

================================================================
== Vitis HLS Report for 'splitText_4u_256u_s'
================================================================
* Date:           Thu Jan 14 21:36:05 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        aes256CbcDecryptKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_MULTI_TASK   |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + LOOP_SPLIT_TEXT  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %IVStrm_V_V, i128 %IVStrm_1_V_V, i128 %IVStrm_2_V_V, i128 %IVStrm_3_V_V, i64, i64, i64"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %cipherkeyStrm_V_V, i256 %cipherkeyStrm_1_V_V, i256 %cipherkeyStrm_2_V_V, i256 %cipherkeyStrm_3_V_V, i64, i64, i64"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %textStrm_V_V, i128 %textStrm_1_V_V, i128 %textStrm_2_V_V, i128 %textStrm_3_V_V, i64, i64, i64"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %endTextStrm_V, i1 %endTextStrm_1_V, i1 %endTextStrm_2_V, i1 %endTextStrm_3_V, i64, i64, i64"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %cipherkeyInStrm, i64, i64, i64"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %IVInStrm, i64, i64, i64"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %taskNumStrm, i64, i64, i64"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %msgNumStrm, i64, i64, i64"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %textBlkStrm, i64, i64, i64"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyInStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVInStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %textBlkStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.46ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %IVInStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'tmp' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 37 [1/1] (1.46ns)   --->   "%tmp_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %cipherkeyInStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'tmp_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_1 : Operation 38 [1/1] (1.45ns)   --->   "%msgNum_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %msgNumStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'msgNum_V' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (1.45ns)   --->   "%taskNum_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %taskNumStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'taskNum_V' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.60ns)   --->   "%br_ln131 = br void" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:131]   --->   Operation 40 'br' 'br_ln131' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = phi i64, void %.lr.ph290, i64 %add_ln695, void %._crit_edge.loopexit"   --->   Operation 41 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.06ns)   --->   "%icmp_ln882 = icmp_eq  i64 %empty, i64 %taskNum_V"   --->   Operation 42 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln695 = add i64 %empty, i64"   --->   Operation 43 'add' 'add_ln695' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln882, void %.split3, void %._crit_edge291.loopexit" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:131]   --->   Operation 44 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:132]   --->   Operation 45 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.60ns)   --->   "%br_ln135 = br void" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:135]   --->   Operation 46 'br' 'br_ln135' <Predicate = (!icmp_ln882)> <Delay = 0.60>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln176 = ret" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:176]   --->   Operation 47 'ret' 'ret_ln176' <Predicate = (icmp_ln882)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_47 = phi i64, void %.split3, i64 %add_ln695_1, void %.split"   --->   Operation 48 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.06ns)   --->   "%icmp_ln135 = icmp_eq  i64 %empty_47, i64 %msgNum_V" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:135]   --->   Operation 49 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.14ns)   --->   "%add_ln695_1 = add i64 %empty_47, i64"   --->   Operation 50 'add' 'add_ln695_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %.split, void %._crit_edge.loopexit" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:135]   --->   Operation 51 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_4" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.46ns)   --->   "%p_Val2_s = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %textBlkStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'p_Val2_s' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.11> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %p_Val2_s, i32, i32"   --->   Operation 55 'partselect' 'p_Result_s' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_s_48 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %p_Val2_s, i32, i32"   --->   Operation 56 'partselect' 'p_Result_s_48' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_88 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %p_Val2_s, i32, i32"   --->   Operation 57 'partselect' 'p_Result_88' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_s"   --->   Operation 58 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %textStrm_V_V, i128 %trunc_ln674" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 59 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 65> <FIFO>
ST_4 : Operation 60 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 60 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_4 : Operation 61 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %textStrm_1_V_V, i128 %p_Result_88" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 61 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 65> <FIFO>
ST_4 : Operation 62 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_1_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 62 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_4 : Operation 63 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %textStrm_2_V_V, i128 %p_Result_s_48" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 63 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 65> <FIFO>
ST_4 : Operation 64 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_2_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 64 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_4 : Operation 65 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %textStrm_3_V_V, i128 %p_Result_s" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 65 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 65> <FIFO>
ST_4 : Operation 66 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_3_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 66 'write' 'write_ln167' <Predicate = (!icmp_ln135)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.46>
ST_5 : Operation 68 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %IVStrm_V_V, i128 %tmp" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 68 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 69 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %cipherkeyStrm_V_V, i256 %tmp_2" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 69 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_5 : Operation 70 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %IVStrm_1_V_V, i128 %tmp" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 70 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 71 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %cipherkeyStrm_1_V_V, i256 %tmp_2" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 71 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_5 : Operation 72 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %IVStrm_2_V_V, i128 %tmp" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 72 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 73 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %cipherkeyStrm_2_V_V, i256 %tmp_2" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 73 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_5 : Operation 74 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %IVStrm_3_V_V, i128 %tmp" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 74 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 75 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %cipherkeyStrm_3_V_V, i256 %tmp_2" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 75 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_5 : Operation 76 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 76 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_5 : Operation 77 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_1_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 77 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_5 : Operation 78 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_2_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 78 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_5 : Operation 79 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endTextStrm_3_V, i1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 79 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 65> <FIFO>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	fifo read on port 'IVInStrm' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [52]  (1.46 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('add_ln695') [58]  (0 ns)
	'add' operation ('add_ln695') [60]  (1.15 ns)
	blocking operation 0.04 ns on control path)

 <State 3>: 1.15ns
The critical path consists of the following:
	'phi' operation ('empty_47') with incoming values : ('add_ln695_1') [66]  (0 ns)
	'add' operation ('add_ln695_1') [68]  (1.15 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	fifo read on port 'textBlkStrm' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.46 ns)
	fifo write on port 'textStrm_V_V' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [78]  (1.46 ns)

 <State 5>: 1.46ns
The critical path consists of the following:
	fifo write on port 'IVStrm_V_V' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [88]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
