// Seed: 3026185496
module module_0 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wor id_7,
    output tri0 id_8,
    input wire id_9,
    input uwire id_10,
    output supply0 id_11
);
  always @(posedge id_0 or posedge 1'b0) begin
    id_6 = 1;
  end
  assign id_8 = 1'b0;
  wire id_13;
endmodule
module module_1 (
    output wand id_0
    , id_15,
    input supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    output wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    output wor id_11,
    input wand id_12,
    output supply1 id_13
);
  always @(posedge id_10) begin
    id_9 = 1;
  end
  module_0(
      id_8, id_6, id_12, id_4, id_1, id_5, id_7, id_4, id_4, id_12, id_1, id_7
  );
endmodule
