// Seed: 2485005261
module module_0;
  integer id_1;
  assign module_1.id_2 = 0;
  assign id_1 = 1'h0 - (id_1);
  wire id_2;
  wire id_3;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always id_2 <= 1;
  always begin : LABEL_0
    @(posedge 1) @(posedge id_6) id_7 <= #1 1;
  end
  wire id_8;
  module_0 modCall_1 ();
endmodule
