# 1 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 7 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sm8350.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm8350.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sm8350.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 14 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 17 "arch/arm64/boot/dts/qcom/sm8350.dtsi" 2


/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  ufs_phy_rx_symbol_0_clk: ufs-phy-rx-symbol-0 {
   compatible = "fixed-clock";
   clock-frequency = <1000>;
   #clock-cells = <0>;
  };

  ufs_phy_rx_symbol_1_clk: ufs-phy-rx-symbol-1 {
   compatible = "fixed-clock";
   clock-frequency = <1000>;
   #clock-cells = <0>;
  };

  ufs_phy_tx_symbol_0_clk: ufs-phy-tx-symbol-0 {
   compatible = "fixed-clock";
   clock-frequency = <1000>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo685";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
    L3_0: l3-cache {
          compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo685";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&L2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_100: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo685";
   reg = <0x0 0x200>;
   enable-method = "psci";
   next-level-cache = <&L2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_200: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo685";
   reg = <0x0 0x300>;
   enable-method = "psci";
   next-level-cache = <&L2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_300: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo685";
   reg = <0x0 0x400>;
   enable-method = "psci";
   next-level-cache = <&L2_400>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   power-domains = <&CPU_PD4>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_400: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo685";
   reg = <0x0 0x500>;
   enable-method = "psci";
   next-level-cache = <&L2_500>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   power-domains = <&CPU_PD5>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_500: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };

  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo685";
   reg = <0x0 0x600>;
   enable-method = "psci";
   next-level-cache = <&L2_600>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   power-domains = <&CPU_PD6>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_600: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo685";
   reg = <0x0 0x700>;
   enable-method = "psci";
   next-level-cache = <&L2_700>;
   qcom,freq-domain = <&cpufreq_hw 2>;
   power-domains = <&CPU_PD7>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_700: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <355>;
    exit-latency-us = <909>;
    min-residency-us = <3934>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "gold-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <241>;
    exit-latency-us = <1461>;
    min-residency-us = <4488>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    idle-state-name = "cluster-power-collapse";
    arm,psci-suspend-param = <0x4100c344>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9987>;
    local-timer-stop;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm8350", "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD1: cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD2: cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD3: cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD4: cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD5: cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD6: cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD7: cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CLUSTER_PD: cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0>;
  };
 };

 qup_opp_table_100mhz: opp-table-qup100mhz {
  compatible = "operating-points-v2";

  opp-50000000 {
   opp-hz = /bits/ 64 <50000000>;
   required-opps = <&rpmhpd_opp_min_svs>;
  };

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 qup_opp_table_120mhz: opp-table-qup120mhz {
  compatible = "operating-points-v2";

  opp-50000000 {
   opp-hz = /bits/ 64 <50000000>;
   required-opps = <&rpmhpd_opp_min_svs>;
  };

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-120000000 {
   opp-hz = /bits/ 64 <120000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@80000000 {
   reg = <0x0 0x80000000 0x0 0x600000>;
   no-map;
  };

  xbl_aop_mem: memory@80700000 {
   no-map;
   reg = <0x0 0x80700000 0x0 0x160000>;
  };

  cmd_db: memory@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x80860000 0x0 0x20000>;
   no-map;
  };

  reserved_xbl_uefi_log: memory@80880000 {
   reg = <0x0 0x80880000 0x0 0x14000>;
   no-map;
  };

  smem_mem: memory@80900000 {
   reg = <0x0 0x80900000 0x0 0x200000>;
   no-map;
  };

  cpucp_fw_mem: memory@80b00000 {
   reg = <0x0 0x80b00000 0x0 0x100000>;
   no-map;
  };

  cdsp_secure_heap: memory@80c00000 {
   reg = <0x0 0x80c00000 0x0 0x4600000>;
   no-map;
  };

  pil_camera_mem: mmeory@85200000 {
   reg = <0x0 0x85200000 0x0 0x500000>;
   no-map;
  };

  pil_video_mem: memory@85700000 {
   reg = <0x0 0x85700000 0x0 0x500000>;
   no-map;
  };

  pil_cvp_mem: memory@85c00000 {
   reg = <0x0 0x85c00000 0x0 0x500000>;
   no-map;
  };

  pil_adsp_mem: memory@86100000 {
   reg = <0x0 0x86100000 0x0 0x2100000>;
   no-map;
  };

  pil_slpi_mem: memory@88200000 {
   reg = <0x0 0x88200000 0x0 0x1500000>;
   no-map;
  };

  pil_cdsp_mem: memory@89700000 {
   reg = <0x0 0x89700000 0x0 0x1e00000>;
   no-map;
  };

  pil_ipa_fw_mem: memory@8b500000 {
   reg = <0x0 0x8b500000 0x0 0x10000>;
   no-map;
  };

  pil_ipa_gsi_mem: memory@8b510000 {
   reg = <0x0 0x8b510000 0x0 0xa000>;
   no-map;
  };

  pil_gpu_mem: memory@8b51a000 {
   reg = <0x0 0x8b51a000 0x0 0x2000>;
   no-map;
  };

  pil_spss_mem: memory@8b600000 {
   reg = <0x0 0x8b600000 0x0 0x100000>;
   no-map;
  };

  pil_modem_mem: memory@8b800000 {
   reg = <0x0 0x8b800000 0x0 0x10000000>;
   no-map;
  };

  rmtfs_mem: memory@9b800000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x9b800000 0x0 0x280000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  hyp_reserved_mem: memory@d0000000 {
   reg = <0x0 0xd0000000 0x0 0x800000>;
   no-map;
  };

  pil_trustedvm_mem: memory@d0800000 {
   reg = <0x0 0xd0800000 0x0 0x76f7000>;
   no-map;
  };

  qrtr_shbuf: memory@d7ef7000 {
   reg = <0x0 0xd7ef7000 0x0 0x9000>;
   no-map;
  };

  chan0_shbuf: memory@d7f00000 {
   reg = <0x0 0xd7f00000 0x0 0x80000>;
   no-map;
  };

  chan1_shbuf: memory@d7f80000 {
   reg = <0x0 0xd7f80000 0x0 0x80000>;
   no-map;
  };

  removed_mem: memory@d8800000 {
   reg = <0x0 0xd8800000 0x0 0x6800000>;
   no-map;
  };
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-modem {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts-extended = <&ipcc 2
          2
          1>;
  mboxes = <&ipcc 2
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  smp2p_modem_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_modem_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;
  interrupts-extended = <&ipcc 4
          2
          1>;
  mboxes = <&ipcc 4
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  smp2p_slpi_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_slpi_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sm8350";
   reg = <0x0 0x00100000 0x0 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clock-names = "bi_tcxo",
          "sleep_clk",
          "pcie_0_pipe_clk",
          "pcie_1_pipe_clk",
          "ufs_card_rx_symbol_0_clk",
          "ufs_card_rx_symbol_1_clk",
          "ufs_card_tx_symbol_0_clk",
          "ufs_phy_rx_symbol_0_clk",
          "ufs_phy_rx_symbol_1_clk",
          "ufs_phy_tx_symbol_0_clk",
          "usb3_phy_wrapper_gcc_usb30_pipe_clk",
          "usb3_uni_phy_sec_gcc_usb30_pipe_clk";
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <&ufs_phy_rx_symbol_0_clk>,
     <&ufs_phy_rx_symbol_1_clk>,
     <&ufs_phy_tx_symbol_0_clk>,
     <0>,
     <0>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sm8350-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;
   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  gpi_dma2: dma-controller@800000 {
   compatible = "qcom,sm8350-gpi-dma";
   reg = <0 0x00800000 0 0x60000>;
   interrupts = <0 588 4>,
         <0 589 4>,
         <0 590 4>,
         <0 591 4>,
         <0 592 4>,
         <0 593 4>,
         <0 594 4>,
         <0 595 4>,
         <0 596 4>,
         <0 597 4>,
         <0 598 4>,
         <0 599 4>;
   dma-channels = <12>;
   dma-channel-mask = <0xff>;
   iommus = <&apps_smmu 0x5f6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_2: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x008c0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 125>,
     <&gcc 126>;
   iommus = <&apps_smmu 0x5e3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c14: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 109>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c14_default>;
    interrupts = <0 373 4>;
    dmas = <&gpi_dma2 0 0 3>,
           <&gpi_dma2 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi14: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 109>;
    interrupts = <0 373 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;
    dmas = <&gpi_dma2 0 0 1>,
           <&gpi_dma2 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c15: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 111>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c15_default>;
    interrupts = <0 583 4>;
    dmas = <&gpi_dma2 0 1 3>,
           <&gpi_dma2 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi15: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 111>;
    interrupts = <0 583 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;
    dmas = <&gpi_dma2 0 1 1>,
           <&gpi_dma2 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c16: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c16_default>;
    interrupts = <0 584 4>;
    dmas = <&gpi_dma2 0 2 3>,
           <&gpi_dma2 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi16: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    interrupts = <0 584 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma2 0 2 1>,
           <&gpi_dma2 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c17: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 115>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c17_default>;
    interrupts = <0 585 4>;
    dmas = <&gpi_dma2 0 3 3>,
           <&gpi_dma2 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi17: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 115>;
    interrupts = <0 585 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma2 0 3 1>,
           <&gpi_dma2 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };



   spi18: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 117>;
    interrupts = <0 586 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma2 0 4 1>,
           <&gpi_dma2 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart18: serial@890000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 117>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart18_default>;
    interrupts = <0 586 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    status = "disabled";
   };

   i2c19: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 119>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c19_default>;
    interrupts = <0 587 4>;
    dmas = <&gpi_dma2 0 5 3>,
           <&gpi_dma2 1 5 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi19: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 119>;
    interrupts = <0 587 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma2 0 5 1>,
           <&gpi_dma2 1 5 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  gpi_dma0: dma-controller@900000 {
   compatible = "qcom,sm8350-gpi-dma";
   reg = <0 0x09800000 0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>;
   dma-channels = <12>;
   dma-channel-mask = <0x7e>;
   iommus = <&apps_smmu 0x5b6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x009c0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 121>,
     <&gcc 122>;
   iommus = <&apps_smmu 0x5a3 0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c0: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00980000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 77>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@980000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00980000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 77>;
    interrupts = <0 601 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00984000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 79>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 602 4>;
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00984000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 79>;
    interrupts = <0 602 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 81>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 81>;
    interrupts = <0 603 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart2: serial@98c000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x0098c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 83>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart3_default_state>;
    interrupts = <0 604 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };



   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0098c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 83>;
    interrupts = <0 604 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 85>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 605 4>;
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 85>;
    interrupts = <0 605 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00994000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 606 4>;
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00994000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    interrupts = <0 606 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c6: i2c@998000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 607 4>;
    dmas = <&gpi_dma0 0 6 3>,
           <&gpi_dma0 1 6 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@998000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    interrupts = <0 607 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma0 0 6 1>,
           <&gpi_dma0 1 6 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart6: serial@998000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart6_default>;
    interrupts = <0 607 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    status = "disabled";
   };

   i2c7: i2c@99c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0099c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 608 4>;
    dmas = <&gpi_dma0 0 7 3>,
           <&gpi_dma0 1 7 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi7: spi@99c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0099c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    interrupts = <0 608 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma0 0 7 1>,
           <&gpi_dma0 1 7 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,sm8350-gpi-dma";
   reg = <0 0x00a00000 0 0x60000>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>;
   dma-channels = <12>;
   dma-channel-mask = <0xff>;
   iommus = <&apps_smmu 0x56 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 123>,
     <&gcc 124>;
   iommus = <&apps_smmu 0x43 0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 95>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 353 4>;
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 95>;
    interrupts = <0 353 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 97>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_default>;
    interrupts = <0 354 4>;
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 97>;
    interrupts = <0 354 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 355 4>;
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    interrupts = <0 355 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 101>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_default>;
    interrupts = <0 356 4>;
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 101>;
    interrupts = <0 356 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 103>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c12_default>;
    interrupts = <0 357 4>;
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 103>;
    interrupts = <0 357 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 105>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c13_default>;
    interrupts = <0 358 4>;
    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 105>;
    interrupts = <0 358 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sm8350-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   interrupts = <0 64 4>,
     <0 65 4>,
     <0 97 4>,
     <0 98 4>,
     <0 99 4>,
     <0 100 4>,
     <0 101 4>,
     <0 102 4>,
     <0 103 4>,
     <0 104 4>,
     <0 105 4>,
     <0 106 4>,
     <0 107 4>,
     <0 108 4>,
     <0 109 4>,
     <0 110 4>,
     <0 111 4>,
     <0 112 4>,
     <0 113 4>,
     <0 114 4>,
     <0 115 4>,
     <0 116 4>,
     <0 117 4>,
     <0 118 4>,
     <0 181 4>,
     <0 182 4>,
     <0 183 4>,
     <0 184 4>,
     <0 185 4>,
     <0 186 4>,
     <0 187 4>,
     <0 188 4>,
     <0 189 4>,
     <0 190 4>,
     <0 191 4>,
     <0 192 4>,
     <0 315 4>,
     <0 316 4>,
     <0 317 4>,
     <0 318 4>,
     <0 319 4>,
     <0 320 4>,
     <0 321 4>,
     <0 322 4>,
     <0 323 4>,
     <0 324 4>,
     <0 325 4>,
     <0 326 4>,
     <0 327 4>,
     <0 328 4>,
     <0 329 4>,
     <0 330 4>,
     <0 331 4>,
     <0 332 4>,
     <0 333 4>,
     <0 334 4>,
     <0 335 4>,
     <0 336 4>,
     <0 337 4>,
     <0 338 4>,
     <0 339 4>,
     <0 340 4>,
     <0 341 4>,
     <0 342 4>,
     <0 343 4>,
     <0 344 4>,
     <0 345 4>,
     <0 395 4>,
     <0 396 4>,
     <0 397 4>,
     <0 398 4>,
     <0 399 4>,
     <0 400 4>,
     <0 401 4>,
     <0 402 4>,
     <0 403 4>,
     <0 404 4>,
     <0 405 4>,
     <0 406 4>,
     <0 407 4>,
     <0 408 4>,
     <0 409 4>,
     <0 412 4>,
     <0 418 4>,
     <0 419 4>,
     <0 421 4>,
     <0 423 4>,
     <0 424 4>,
     <0 425 4>,
     <0 690 4>,
     <0 691 4>,
     <0 692 4>,
     <0 693 4>,
     <0 694 4>,
     <0 695 4>,
     <0 696 4>,
     <0 697 4>,
     <0 707 4>;
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sm8350-config-noc";
   reg = <0 0x01500000 0 0xa580>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mc_virt: interconnect@1580000 {
   compatible = "qcom,sm8350-mc-virt";
   reg = <0 0x01580000 0 0x1000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1680000 {
   compatible = "qcom,sm8350-system-noc";
   reg = <0 0x01680000 0 0x1c200>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sm8350-aggre1-noc";
   reg = <0 0x016e0000 0 0x1f180>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sm8350-aggre2-noc";
   reg = <0 0x01700000 0 0x33000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sm8350-mmss-noc";
   reg = <0 0x01740000 0 0x1f080>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  lpass_ag_noc: interconnect@3c40000 {
   compatible = "qcom,sm8350-lpass-ag-noc";
   reg = <0 0x03c40000 0 0xf080>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  compute_noc: interconnect@a0c0000{
   compatible = "qcom,sm8350-compute-noc";
   reg = <0 0x0a0c0000 0 0xa180>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ipa: ipa@1e40000 {
   compatible = "qcom,sm8350-ipa";

   iommus = <&apps_smmu 0x5c0 0x0>,
     <&apps_smmu 0x5c2 0x0>;
   reg = <0 0x1e40000 0 0x8000>,
         <0 0x1e50000 0 0x4b20>,
         <0 0x1e04000 0 0x23000>;
   reg-names = "ipa-reg",
        "ipa-shared",
        "gsi";

   interrupts-extended = <&intc 0 655 1>,
           <&intc 0 432 4>,
           <&ipa_smp2p_in 0 1>,
           <&ipa_smp2p_in 1 1>;
   interrupt-names = "ipa",
       "gsi",
       "ipa-clock-query",
       "ipa-setup-ready";

   clocks = <&rpmhcc 12>;
   clock-names = "core";

   interconnects = <&aggre2_noc 5 &mc_virt 1>,
     <&gem_noc 2 &config_noc 20>;
   interconnect-names = "memory",
          "config";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&ipa_smp2p_out 0>,
        <&ipa_smp2p_out 1>;
   qcom,smem-state-names = "ipa-clock-enabled-valid",
      "ipa-clock-enabled";

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  mpss: remoteproc@4080000 {
   compatible = "qcom,sm8350-mpss-pas";
   reg = <0x0 0x04080000 0x0 0x4040>;

   interrupts-extended = <&intc 0 264 4>,
           <&smp2p_modem_in 0 1>,
           <&smp2p_modem_in 1 1>,
           <&smp2p_modem_in 2 1>,
           <&smp2p_modem_in 3 1>,
           <&smp2p_modem_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 12>;
   power-domain-names = "cx", "mss";

   interconnects = <&mc_virt 0 &mc_virt 1>;

   memory-region = <&pil_modem_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_modem_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 2
            0
            1>;
    mboxes = <&ipcc 2
      0>;
    label = "modem";
    qcom,remote-pid = <1>;
   };
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm8350-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x17c000f0 0 0x60>;
   qcom,pdc-ranges = <0 480 40>, <40 140 14>, <54 263 1>, <55 306 4>,
       <59 312 3>, <62 374 2>, <64 434 2>, <66 438 3>,
       <69 86 1>, <70 520 54>, <124 609 31>, <155 63 1>,
       <156 716 12>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sm8350-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x8>;
   #qcom,sensors = <15>;
   interrupts-extended = <&pdc 26 4>,
         <&pdc 28 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sm8350-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x8>;
   #qcom,sensors = <14>;
   interrupts-extended = <&pdc 27 4>,
         <&pdc 29 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sm8350-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x400>;
   interrupts-extended = <&ipcc 0 0
           1>;
   mboxes = <&ipcc 0 0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0xc440000 0x0 0x1100>,
         <0x0 0xc600000 0x0 0x2000000>,
         <0x0 0xe600000 0x0 0x100000>,
         <0x0 0xe700000 0x0 0xa0000>,
         <0x0 0xc40a000 0x0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sm8350-tlmm";
   reg = <0 0x0f100000 0 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 204>;
   wakeup-parent = <&pdc>;

   qup_uart3_default_state: qup-uart3-default-state {
    rx-pins {
     pins = "gpio18";
     function = "qup3";
    };
    tx-pins {
     pins = "gpio19";
     function = "qup3";
    };
   };

   qup_uart6_default: qup-uart6-default-state {
    pins = "gpio30", "gpio31";
    function = "qup6";
    drive-strength = <2>;
    bias-disable;
   };

   qup_uart18_default: qup-uart18-default-state {
    pins = "gpio58", "gpio59";
    function = "qup18";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c0_default: qup-i2c0-default-state {
    pins = "gpio4", "gpio5";
    function = "qup0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c1_default: qup-i2c1-default-state {
    pins = "gpio8", "gpio9";
    function = "qup1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_default: qup-i2c2-default-state {
    pins = "gpio12", "gpio13";
    function = "qup2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c4_default: qup-i2c4-default-state {
    pins = "gpio20", "gpio21";
    function = "qup4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c5_default: qup-i2c5-default-state {
    pins = "gpio24", "gpio25";
    function = "qup5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c6_default: qup-i2c6-default-state {
    pins = "gpio28", "gpio29";
    function = "qup6";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c7_default: qup-i2c7-default-state {
    pins = "gpio32", "gpio33";
    function = "qup7";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c8_default: qup-i2c8-default-state {
    pins = "gpio36", "gpio37";
    function = "qup8";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c9_default: qup-i2c9-default-state {
    pins = "gpio40", "gpio41";
    function = "qup9";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c10_default: qup-i2c10-default-state {
    pins = "gpio44", "gpio45";
    function = "qup10";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c11_default: qup-i2c11-default-state {
    pins = "gpio48", "gpio49";
    function = "qup11";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c12_default: qup-i2c12-default-state {
    pins = "gpio52", "gpio53";
    function = "qup12";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c13_default: qup-i2c13-default-state {
    pins = "gpio0", "gpio1";
    function = "qup13";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c14_default: qup-i2c14-default-state {
    pins = "gpio56", "gpio57";
    function = "qup14";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c15_default: qup-i2c15-default-state {
    pins = "gpio60", "gpio61";
    function = "qup15";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c16_default: qup-i2c16-default-state {
    pins = "gpio64", "gpio65";
    function = "qup16";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c17_default: qup-i2c17-default-state {
    pins = "gpio72", "gpio73";
    function = "qup17";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c19_default: qup-i2c19-default-state {
    pins = "gpio76", "gpio77";
    function = "qup19";
    drive-strength = <2>;
    bias-disable;
   };
  };

  rng: rng@10d3000 {
   compatible = "qcom,prng-ee";
   reg = <0 0x010d3000 0 0x1000>;
   clocks = <&rpmhcc 24>;
   clock-names = "core";
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0 0x20000>;
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 9 4>;
  };

  timer@17c20000 {
   compatible = "arm,armv7-timer-mem";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;
   reg = <0x0 0x17c20000 0x0 0x1000>;
   clock-frequency = <19200000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17c23000 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17c25000 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17c27000 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17c29000 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17c2b000 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17c2d000 0x1000>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   label = "apps_rsc";
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
    <0x0 0x18210000 0x0 0x10000>,
    <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>, <0 3>,
       <1 3>, <3 0>;

   rpmhcc: clock-controller {
    compatible = "qcom,sm8350-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm8350-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };
  };

  cpufreq_hw: cpufreq@18591000 {
   compatible = "qcom,sm8350-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0 0x18591000 0 0x1000>,
         <0 0x18592000 0 0x1000>,
         <0 0x18593000 0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1", "freq-domain2";

   clocks = <&rpmhcc 0>, <&gcc 35>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
  };

  ufs_mem_hc: ufshc@1d84000 {
   compatible = "qcom,sm8350-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x3000>;
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 25>;
   reset-names = "rst";

   power-domains = <&gcc 3>;

   iommus = <&apps_smmu 0xe0 0x0>;

   clock-names =
    "core_clk",
    "bus_aggr_clk",
    "iface_clk",
    "core_clk_unipro",
    "ref_clk",
    "tx_lane0_sync_clk",
    "rx_lane0_sync_clk",
    "rx_lane1_sync_clk";
   clocks =
    <&gcc 155>,
    <&gcc 16>,
    <&gcc 154>,
    <&gcc 170>,
    <&rpmhcc 0>,
    <&gcc 168>,
    <&gcc 164>,
    <&gcc 166>;
   freq-table-hz =
    <75000000 300000000>,
    <0 0>,
    <0 0>,
    <75000000 300000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>;
   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sm8350-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x1c4>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-names = "ref",
          "ref_aux";
   clocks = <&rpmhcc 0>,
     <&gcc 161>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";
   status = "disabled";

   ufs_mem_phy_lanes: phy@1d87400 {
    reg = <0 0x01d87400 0 0x188>,
          <0 0x01d87600 0 0x200>,
          <0 0x01d87c00 0 0x200>,
          <0 0x01d87800 0 0x188>,
          <0 0x01d87a00 0 0x200>;
    #phy-cells = <0>;
   };
  };

  slpi: remoteproc@5c00000 {
   compatible = "qcom,sm8350-slpi-pas";
   reg = <0 0x05c00000 0 0x4000>;

   interrupts-extended = <&pdc 9 4>,
           <&smp2p_slpi_in 0 1>,
           <&smp2p_slpi_in 1 1>,
           <&smp2p_slpi_in 2 1>,
           <&smp2p_slpi_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&pil_slpi_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_slpi_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 4
            0
            1>;
    mboxes = <&ipcc 4
      0>;

    label = "slpi";
    qcom,remote-pid = <3>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "sdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x0541 0x0>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x0542 0x0>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x0543 0x0>;

     };
    };
   };
  };

  cdsp: remoteproc@98900000 {
   compatible = "qcom,sm8350-cdsp-pas";
   reg = <0 0x098900000 0 0x1400000>;

   interrupts-extended = <&intc 0 578 4>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 10>;
   power-domain-names = "cx", "mxc";

   interconnects = <&compute_noc 1 &mc_virt 1>;

   memory-region = <&pil_cdsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;

    label = "cdsp";
    qcom,remote-pid = <5>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x2161 0x0400>,
        <&apps_smmu 0x1181 0x0420>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x2162 0x0400>,
        <&apps_smmu 0x1182 0x0420>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x2163 0x0400>,
        <&apps_smmu 0x1183 0x0420>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x2164 0x0400>,
        <&apps_smmu 0x1184 0x0420>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x2165 0x0400>,
        <&apps_smmu 0x1185 0x0420>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x2166 0x0400>,
        <&apps_smmu 0x1186 0x0420>;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x2167 0x0400>,
        <&apps_smmu 0x1187 0x0420>;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;
      iommus = <&apps_smmu 0x2168 0x0400>,
        <&apps_smmu 0x1188 0x0420>;
     };


    };
   };
  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sm8350-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 20>;
  };

  usb_2_hsphy: phy@88e4000 {
   compatible = "qcom,sm8250-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e4000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 21>;
  };

  usb_1_qmpphy: phy-wrapper@88e9000 {
   compatible = "qcom,sm8350-qmp-usb3-phy";
   reg = <0 0x088e9000 0 0x200>,
         <0 0x088e8000 0 0x20>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 187>,
     <&rpmhcc 0>,
     <&gcc 189>;
   clock-names = "aux", "ref_clk_src", "com_aux";

   resets = <&gcc 28>,
     <&gcc 30>;
   reset-names = "phy", "common";

   usb_1_ssphy: phy@88e9200 {
    reg = <0 0x088e9200 0 0x200>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x400>,
          <0 0x088e9600 0 0x200>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x100>;
    #phy-cells = <0>;
    #clock-cells = <0>;
    clocks = <&gcc 190>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };
  };

  usb_2_qmpphy: phy-wrapper@88eb000 {
   compatible = "qcom,sm8350-qmp-usb3-uni-phy";
   reg = <0 0x088eb000 0 0x200>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 193>,
     <&rpmhcc 0>,
     <&gcc 192>,
     <&gcc 195>;
   clock-names = "aux", "ref_clk_src", "ref", "com_aux";

   resets = <&gcc 33>,
     <&gcc 31>;
   reset-names = "phy", "common";

   usb_2_ssphy: phy@88ebe00 {
    reg = <0 0x088ebe00 0 0x200>,
          <0 0x088ec000 0 0x200>,
          <0 0x088eb200 0 0x1100>;
    #phy-cells = <0>;
    #clock-cells = <0>;
    clocks = <&gcc 196>;
    clock-names = "pipe0";
    clock-output-names = "usb3_uni_phy_pipe_clk_src";
   };
  };

  dc_noc: interconnect@90c0000 {
   compatible = "qcom,sm8350-dc-noc";
   reg = <0 0x090c0000 0 0x4200>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gem_noc: interconnect@9100000 {
   compatible = "qcom,sm8350-gem-noc";
   reg = <0 0x09100000 0 0xb4000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sm8350-llcc";
   reg = <0 0x09200000 0 0x1d0000>, <0 0x09600000 0 0x50000>;
   reg-names = "llcc_base", "llcc_broadcast_base";
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sm8350-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 23>,
     <&gcc 173>,
     <&gcc 18>,
     <&gcc 179>,
     <&gcc 176>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 176>,
       <&gcc 173>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 131 4>,
           <&pdc 17 4>,
           <&pdc 15 (2 | 1)>,
           <&pdc 14 (2 | 1)>;
   interrupt-names = "hs_phy_irq",
       "ss_phy_irq",
       "dm_hs_phy_irq",
       "dp_hs_phy_irq";

   power-domains = <&gcc 4>;

   resets = <&gcc 26>;

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x0 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  usb_2: usb@a8f8800 {
   compatible = "qcom,sm8350-dwc3", "qcom,dwc3";
   reg = <0 0x0a8f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 24>,
     <&gcc 180>,
     <&gcc 19>,
     <&gcc 186>,
     <&gcc 183>,
     <&gcc 192>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 183>,
       <&gcc 180>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 136 4>,
           <&pdc 16 4>,
           <&pdc 13 (2 | 1)>,
           <&pdc 12 (2 | 1)>;
   interrupt-names = "hs_phy_irq",
       "ss_phy_irq",
       "dm_hs_phy_irq",
       "dp_hs_phy_irq";

   power-domains = <&gcc 5>;

   resets = <&gcc 27>;

   usb_2_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a800000 0 0xcd00>;
    interrupts = <0 138 4>;
    iommus = <&apps_smmu 0x20 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_2_hsphy>, <&usb_2_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sm8350-dispcc";
   reg = <0 0x0af00000 0 0x10000>;
   clocks = <&rpmhcc 0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;
   clock-names = "bi_tcxo",
          "dsi0_phy_pll_out_byteclk",
          "dsi0_phy_pll_out_dsiclk",
          "dsi1_phy_pll_out_byteclk",
          "dsi1_phy_pll_out_dsiclk",
          "dp_phy_pll_link_clk",
          "dp_phy_pll_vco_div_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;

   power-domains = <&rpmhpd 6>;
   power-domain-names = "mmcx";
  };

  adsp: remoteproc@17300000 {
   compatible = "qcom,sm8350-adsp-pas";
   reg = <0 0x17300000 0 0x100>;

   interrupts-extended = <&pdc 6 4>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&pil_adsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1803 0x0>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1804 0x0>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1805 0x0>;
     };
    };
   };
  };
 };

 thermal_zones: thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu0_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu1_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu2_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu3_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu4-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu4_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu5_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu4-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cpu4_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cpu5_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 13>;

   trips {
    cpu6_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 14>;

   trips {
    cpu7_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cluster0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster0_crit: cluster0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cluster1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cluster1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster1_crit: cluster1_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  gpu-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 1>;

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };

  gpu-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 2>;

   trips {
    gpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };

  nspss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 3>;

   trips {
    nspss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };

  nspss2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 4>;

   trips {
    nspss2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };

  nspss3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 5>;

   trips {
    nspss3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 6>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 7>;

   trips {
    mem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem1-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 8>;

   trips {
    modem1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem2-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 9>;

   trips {
    modem2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem3-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 10>;

   trips {
    modem3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem4-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 11>;

   trips {
    modem4_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 12>;

   trips {
    camera1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cam-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 13>;

   trips {
    camera2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 10 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8350.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm8350.dtsi" 2

/ {
 thermal-zones {
  pm8350_thermal: pm8350c-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pm8350_temp_alarm>;

   trips {
    pm8350_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pm8350_crit: pm8350c-crit {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8350: pmic@1 {
  compatible = "qcom,pm8350", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8350_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x1 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8350_gpios: gpio@8800 {
   compatible = "qcom,pm8350-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8350_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8350b.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8350b.dtsi"
/ {
 thermal-zones {
  pm8350b_thermal: pm8350c-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pm8350b_temp_alarm>;

   trips {
    pm8350b_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pm8350b_crit: pm8350c-crit {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8350b: pmic@3 {
  compatible = "qcom,pm8350b", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8350b_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x3 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8350b_gpios: gpio@8800 {
   compatible = "qcom,pm8350b-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8350b_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8350c.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8350c.dtsi"
&spmi_bus {
 pm8350c: pmic@2 {
  compatible = "qcom,pm8350c", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8350c_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x2 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8350c_gpios: gpio@8800 {
   compatible = "qcom,pm8350c-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8350c_gpios 0 0 9>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8350c_pwm: pwm {
   compatible = "qcom,pm8350c-pwm";
   #pwm-cells = <2>;
   status = "disabled";
  };
 };
};

/ {
 thermal-zones {
  pm8350c_thermal: pm8350c-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pm8350c_temp_alarm>;

   trips {
    pm8350c_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pm8350c_crit: pm8350c-crit {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 2



&spmi_bus {
 pmk8350: pmic@0 {
  compatible = "qcom,pmk8350", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8350_pon: pon@1300 {
   compatible = "qcom,pm8998-pon";
   reg = <0x1300>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <0x0 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <0x0 0x13 0x6 (2 | 1)>;
    status = "disabled";
   };
  };

  pmk8350_vadc: adc@3100 {
   compatible = "qcom,spmi-adc7";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   #io-channel-cells = <1>;
  };

  pmk8350_adc_tm: adc-tm@3400 {
   compatible = "qcom,adc-tm7";
   reg = <0x3400>;
   interrupts = <0x0 0x34 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };

  pmk8350_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x62 0x1 1>;
   status = "disabled";
  };

  pmk8350_gpios: gpio@b000 {
   compatible = "qcom,pmk8350-gpio", "qcom,spmi-gpio";
   reg = <0xb000>;
   gpio-controller;
   gpio-ranges = <&pmk8350_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmr735a.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pmr735a.dtsi"
&spmi_bus {
 pmr735a: pmic@4 {
  compatible = "qcom,pmr735a", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmr735a_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x4 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmr735a_gpios: gpio@8800 {
   compatible = "qcom,pmr735a-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmr735a_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

/ {
 thermal-zones {
  pmr735a_thermal: pmr735a-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pmr735a_temp_alarm>;

   trips {
    pmr735a_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pmr735a_crit: pmr735a-crit {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmr735b.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pmr735b.dtsi"
/ {
 thermal-zones {
  pmr735a_thermal: pmr735a-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pmr735b_temp_alarm>;

   trips {
    pmr735b_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pmr735b_crit: pmr735a-crit {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmr735b: pmic@5 {
  compatible = "qcom,pmr735b", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmr735b_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x5 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmr735b_gpios: gpio@8800 {
   compatible = "qcom,pmr735b-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmr735b_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/sm8350-mtp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. sm8350 MTP";
 compatible = "qcom,sm8350-mtp", "qcom,sm8350";

 aliases {
  serial0 = &uart2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;

  regulator-always-on;
  regulator-boot-on;
 };
};

&adsp {
 status = "okay";
 firmware-name = "qcom/sm8350/adsp.mbn";
};

&apps_rsc {
 pm8350-rpmh-regulators {
  compatible = "qcom,pm8350-rpmh-regulators";
  qcom,pmic-id = "b";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;
  vdd-s11-supply = <&vph_pwr>;
  vdd-s12-supply = <&vph_pwr>;

  vdd-l1-l4-supply = <&vreg_s11b_0p95>;
  vdd-l2-l7-supply = <&vreg_bob>;
  vdd-l3-l5-supply = <&vreg_bob>;
  vdd-l6-l9-l10-supply = <&vreg_s11b_0p95>;
  vdd-l8-supply = <&vreg_s2c_0p8>;

  vreg_s10b_1p8: smps10 {
   regulator-name = "vreg_s10b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  vreg_s11b_0p95: smps11 {
   regulator-name = "vreg_s11b_0p95";
   regulator-min-microvolt = <752000>;
   regulator-max-microvolt = <1000000>;
  };

  vreg_s12b_1p25: smps12 {
   regulator-name = "vreg_s12b_1p25";
   regulator-min-microvolt = <1224000>;
   regulator-max-microvolt = <1360000>;
  };

  vreg_l1b_0p88: ldo1 {
   regulator-name = "vreg_l1b_0p88";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2b_3p07: ldo2 {
   regulator-name = "vreg_l2b_3p07";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3b_0p9: ldo3 {
   regulator-name = "vreg_l3b_0p9";
   regulator-min-microvolt = <904000>;
   regulator-max-microvolt = <904000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5b_0p88: ldo5 {
   regulator-name = "vreg_l3b_0p9";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <888000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6b_1p2: ldo6 {
   regulator-name = "vreg_l6b_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1208000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7b_2p96: ldo7 {
   regulator-name = "vreg_l7b_2p96";
   regulator-min-microvolt = <2400000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9b_1p2: ldo9 {
   regulator-name = "vreg_l9b_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };
 };

 pm8350c-rpmh-regulators {
  compatible = "qcom,pm8350c-rpmh-regulators";
  qcom,pmic-id = "c";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;

  vdd-l1-l12-supply = <&vreg_s1c_1p86>;
  vdd-l2-l8-supply = <&vreg_s1c_1p86>;
  vdd-l3-l4-l5-l7-l13-supply = <&vreg_bob>;
  vdd-l6-l9-l11-supply = <&vreg_bob>;
  vdd-l10-supply = <&vreg_s12b_1p25>;

  vdd-bob-supply = <&vph_pwr>;

  vreg_s1c_1p86: smps1 {
   regulator-name = "vreg_s1c_1p86";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1952000>;
  };

  vreg_s2c_0p8: smps2 {
   regulator-name = "vreg_s2c_0p8";
   regulator-min-microvolt = <640000>;
   regulator-max-microvolt = <1000000>;
  };

  vreg_s10c_1p05: smps10 {
   regulator-name = "vreg_s10c_1p05";
   regulator-min-microvolt = <1048000>;
   regulator-max-microvolt = <1128000>;
  };

  vreg_bob: bob {
   regulator-name = "vreg_bob";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
   regulator-initial-mode = <2>;
  };

  vreg_l1c_1p8: ldo1 {
   regulator-name = "vreg_l1c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2c_1p8: ldo2 {
   regulator-name = "vreg_l2c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3c_3p0: ldo3 {
   regulator-name = "vreg_l3c_3p0";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4c_uim1: ldo4 {
   regulator-name = "vreg_l4c_uim1";
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <3000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5c_uim2: ldo5 {
   regulator-name = "vreg_l5c_uim2";
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <3000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6c_1p8: ldo6 {
   regulator-name = "vreg_l6c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7c_3p0: ldo7 {
   regulator-name = "vreg_l7c_3p0";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8c_1p8: ldo8 {
   regulator-name = "vreg_l8c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9c_2p96: ldo9 {
   regulator-name = "vreg_l9c_2p96";
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10c_1p2: ldo10 {
   regulator-name = "vreg_l10c_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11c_2p96: ldo11 {
   regulator-name = "vreg_l11c_2p96";
   regulator-min-microvolt = <2400000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l12c_1p8: ldo12 {
   regulator-name = "vreg_l12c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l13c_3p0: ldo13 {
   regulator-name = "vreg_l13c_3p0";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-initial-mode = <3>;
  };
 };
};

&cdsp {
 status = "okay";
 firmware-name = "qcom/sm8350/cdsp.mbn";
};

&mpss {
 status = "okay";
 firmware-name = "qcom/sm8350/modem.mbn";
};

&pmk8350_rtc {
 status = "okay";
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 status = "okay";
 linux,code = <114>;
};

&qupv3_id_0 {
 status = "okay";
};

&slpi {
 status = "okay";
 firmware-name = "qcom/sm8350/slpi.mbn";
};

&tlmm {
 gpio-reserved-ranges = <52 8>;
};

&uart2 {
 status = "okay";
};

&ufs_mem_hc {
 status = "okay";

 reset-gpios = <&tlmm 203 1>;

 vcc-supply = <&vreg_l7b_2p96>;
 vcc-max-microamp = <800000>;
 vccq-supply = <&vreg_l9b_1p2>;
 vccq-max-microamp = <900000>;
};

&ufs_mem_phy {
 status = "okay";

 vdda-phy-supply = <&vreg_l5b_0p88>;
 vdda-pll-supply = <&vreg_l6b_1p2>;
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "peripheral";
};

&usb_1_hsphy {
 status = "okay";

 vdda-pll-supply = <&vreg_l5b_0p88>;
 vdda18-supply = <&vreg_l1c_1p8>;
 vdda33-supply = <&vreg_l2b_3p07>;
};

&usb_1_qmpphy {
 status = "okay";

 vdda-phy-supply = <&vreg_l6b_1p2>;
 vdda-pll-supply = <&vreg_l1b_0p88>;
};

&usb_2 {
 status = "okay";
};

&usb_2_hsphy {
 status = "okay";

 vdda-pll-supply = <&vreg_l5b_0p88>;
 vdda18-supply = <&vreg_l1c_1p8>;
 vdda33-supply = <&vreg_l2b_3p07>;
};

&usb_2_qmpphy {
 status = "okay";

 vdda-phy-supply = <&vreg_l6b_1p2>;
 vdda-pll-supply = <&vreg_l5b_0p88>;
};

&ipa {
 status = "okay";

 memory-region = <&pil_ipa_fw_mem>;
};
