
11. Stopwatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006710  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  080068a0  080068a0  000168a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ab8  08006ab8  000201c4  2**0
                  CONTENTS
  4 .ARM          00000008  08006ab8  08006ab8  00016ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ac0  08006ac0  000201c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ac0  08006ac0  00016ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ac4  08006ac4  00016ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c4  20000000  08006ac8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201c4  2**0
                  CONTENTS
 10 .bss          00000128  200001c4  200001c4  000201c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002ec  200002ec  000201c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ebe2  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d2c  00000000  00000000  0002edd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e68  00000000  00000000  00031b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000cc8  00000000  00000000  00032970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022257  00000000  00000000  00033638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012f72  00000000  00000000  0005588f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c89e8  00000000  00000000  00068801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001311e9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003988  00000000  00000000  0013123c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c4 	.word	0x200001c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006888 	.word	0x08006888

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001c8 	.word	0x200001c8
 80001cc:	08006888 	.word	0x08006888

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	; 0x28
 8000578:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	4b6b      	ldr	r3, [pc, #428]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a6a      	ldr	r2, [pc, #424]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
 800058a:	4b68      	ldr	r3, [pc, #416]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	4b64      	ldr	r3, [pc, #400]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059e:	4a63      	ldr	r2, [pc, #396]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	6313      	str	r3, [r2, #48]	; 0x30
 80005a6:	4b61      	ldr	r3, [pc, #388]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	4b5d      	ldr	r3, [pc, #372]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a5c      	ldr	r2, [pc, #368]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005bc:	f043 0308 	orr.w	r3, r3, #8
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b5a      	ldr	r3, [pc, #360]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	4b56      	ldr	r3, [pc, #344]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a55      	ldr	r2, [pc, #340]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d8:	f043 0310 	orr.w	r3, r3, #16
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b53      	ldr	r3, [pc, #332]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0310 	and.w	r3, r3, #16
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f0:	2301      	movs	r3, #1
 80005f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f8:	2300      	movs	r3, #0
 80005fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005fc:	f107 0314 	add.w	r3, r7, #20
 8000600:	4619      	mov	r1, r3
 8000602:	484b      	ldr	r0, [pc, #300]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000604:	f003 fdaa 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8000608:	f44f 7380 	mov.w	r3, #256	; 0x100
 800060c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	4619      	mov	r1, r3
 8000614:	4847      	ldr	r0, [pc, #284]	; (8000734 <_7SEG_GPIO_Init+0x1c0>)
 8000616:	f003 fda1 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800061a:	2340      	movs	r3, #64	; 0x40
 800061c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	4842      	ldr	r0, [pc, #264]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000626:	f003 fd99 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800062a:	2320      	movs	r3, #32
 800062c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	483e      	ldr	r0, [pc, #248]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000636:	f003 fd91 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800063a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800063e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	4619      	mov	r1, r3
 8000646:	483c      	ldr	r0, [pc, #240]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 8000648:	f003 fd88 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 800064c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000650:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	4837      	ldr	r0, [pc, #220]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 800065a:	f003 fd7f 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800065e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000662:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	4831      	ldr	r0, [pc, #196]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800066c:	f003 fd76 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000674:	f107 0314 	add.w	r3, r7, #20
 8000678:	4619      	mov	r1, r3
 800067a:	482d      	ldr	r0, [pc, #180]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800067c:	f003 fd6e 	bl	800415c <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000684:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	482b      	ldr	r0, [pc, #172]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800068e:	f003 fd65 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8000692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000696:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4827      	ldr	r0, [pc, #156]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006a0:	f003 fd5c 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 80006a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	4822      	ldr	r0, [pc, #136]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006b2:	f003 fd53 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006ba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	481e      	ldr	r0, [pc, #120]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006c4:	f003 fd4a 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006cc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4819      	ldr	r0, [pc, #100]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006d6:	f003 fd41 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	4815      	ldr	r0, [pc, #84]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006e8:	f003 fd38 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006f0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	4810      	ldr	r0, [pc, #64]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006fa:	f003 fd2f 	bl	800415c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000702:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	480c      	ldr	r0, [pc, #48]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800070c:	f003 fd26 	bl	800415c <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8000710:	2201      	movs	r2, #1
 8000712:	2100      	movs	r1, #0
 8000714:	2000      	movs	r0, #0
 8000716:	f000 f813 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800071a:	2201      	movs	r2, #1
 800071c:	2100      	movs	r1, #0
 800071e:	2001      	movs	r0, #1
 8000720:	f000 f80e 	bl	8000740 <_7SEG_SetNumber>
}
 8000724:	bf00      	nop
 8000726:	3728      	adds	r7, #40	; 0x28
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800
 8000730:	40020c00 	.word	0x40020c00
 8000734:	40020000 	.word	0x40020000
 8000738:	40020800 	.word	0x40020800
 800073c:	40021000 	.word	0x40021000

08000740 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f040 81dc 	bne.w	8000b0c <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000754:	68b9      	ldr	r1, [r7, #8]
 8000756:	4bcb      	ldr	r3, [pc, #812]	; (8000a84 <_7SEG_SetNumber+0x344>)
 8000758:	fb83 2301 	smull	r2, r3, r3, r1
 800075c:	109a      	asrs	r2, r3, #2
 800075e:	17cb      	asrs	r3, r1, #31
 8000760:	1ad2      	subs	r2, r2, r3
 8000762:	4613      	mov	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	4413      	add	r3, r2
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	1aca      	subs	r2, r1, r3
 800076c:	2a09      	cmp	r2, #9
 800076e:	f200 81ba 	bhi.w	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000772:	a301      	add	r3, pc, #4	; (adr r3, 8000778 <_7SEG_SetNumber+0x38>)
 8000774:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000778:	080007a1 	.word	0x080007a1
 800077c:	080007f3 	.word	0x080007f3
 8000780:	08000845 	.word	0x08000845
 8000784:	08000897 	.word	0x08000897
 8000788:	080008e9 	.word	0x080008e9
 800078c:	0800093b 	.word	0x0800093b
 8000790:	0800098d 	.word	0x0800098d
 8000794:	080009df 	.word	0x080009df
 8000798:	08000a31 	.word	0x08000a31
 800079c:	08000a95 	.word	0x08000a95
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a6:	48b8      	ldr	r0, [pc, #736]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007a8:	f003 fe8c 	bl	80044c4 <HAL_GPIO_WritePin>
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b2:	48b6      	ldr	r0, [pc, #728]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007b4:	f003 fe86 	bl	80044c4 <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007be:	f003 fe81 	bl	80044c4 <HAL_GPIO_WritePin>
 80007c2:	2200      	movs	r2, #0
 80007c4:	2120      	movs	r1, #32
 80007c6:	48b0      	ldr	r0, [pc, #704]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007c8:	f003 fe7c 	bl	80044c4 <HAL_GPIO_WritePin>
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d2:	48af      	ldr	r0, [pc, #700]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007d4:	f003 fe76 	bl	80044c4 <HAL_GPIO_WritePin>
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007de:	48ac      	ldr	r0, [pc, #688]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007e0:	f003 fe70 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ea:	48a7      	ldr	r0, [pc, #668]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007ec:	f003 fe6a 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 80007f0:	e179      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007f8:	48a4      	ldr	r0, [pc, #656]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007fa:	f003 fe63 	bl	80044c4 <HAL_GPIO_WritePin>
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	48a1      	ldr	r0, [pc, #644]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000804:	f003 fe5e 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8000808:	2201      	movs	r2, #1
 800080a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800080e:	489e      	ldr	r0, [pc, #632]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000810:	f003 fe58 	bl	80044c4 <HAL_GPIO_WritePin>
 8000814:	2201      	movs	r2, #1
 8000816:	2120      	movs	r1, #32
 8000818:	489b      	ldr	r0, [pc, #620]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800081a:	f003 fe53 	bl	80044c4 <HAL_GPIO_WritePin>
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000824:	489a      	ldr	r0, [pc, #616]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000826:	f003 fe4d 	bl	80044c4 <HAL_GPIO_WritePin>
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000830:	4897      	ldr	r0, [pc, #604]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000832:	f003 fe47 	bl	80044c4 <HAL_GPIO_WritePin>
 8000836:	2201      	movs	r2, #1
 8000838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083c:	4892      	ldr	r0, [pc, #584]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800083e:	f003 fe41 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000842:	e150      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084a:	488f      	ldr	r0, [pc, #572]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800084c:	f003 fe3a 	bl	80044c4 <HAL_GPIO_WritePin>
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000856:	488d      	ldr	r0, [pc, #564]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000858:	f003 fe34 	bl	80044c4 <HAL_GPIO_WritePin>
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000862:	4889      	ldr	r0, [pc, #548]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000864:	f003 fe2e 	bl	80044c4 <HAL_GPIO_WritePin>
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800086e:	4888      	ldr	r0, [pc, #544]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000870:	f003 fe28 	bl	80044c4 <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	2120      	movs	r1, #32
 8000878:	4883      	ldr	r0, [pc, #524]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800087a:	f003 fe23 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800087e:	2201      	movs	r2, #1
 8000880:	2140      	movs	r1, #64	; 0x40
 8000882:	4881      	ldr	r0, [pc, #516]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000884:	f003 fe1e 	bl	80044c4 <HAL_GPIO_WritePin>
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088e:	4880      	ldr	r0, [pc, #512]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000890:	f003 fe18 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000894:	e127      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089c:	487a      	ldr	r0, [pc, #488]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800089e:	f003 fe11 	bl	80044c4 <HAL_GPIO_WritePin>
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a8:	4878      	ldr	r0, [pc, #480]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80008aa:	f003 fe0b 	bl	80044c4 <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	; 0x40
 80008b2:	4875      	ldr	r0, [pc, #468]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008b4:	f003 fe06 	bl	80044c4 <HAL_GPIO_WritePin>
 80008b8:	2200      	movs	r2, #0
 80008ba:	2120      	movs	r1, #32
 80008bc:	4872      	ldr	r0, [pc, #456]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008be:	f003 fe01 	bl	80044c4 <HAL_GPIO_WritePin>
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c8:	486f      	ldr	r0, [pc, #444]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008ca:	f003 fdfb 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008d4:	486e      	ldr	r0, [pc, #440]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008d6:	f003 fdf5 	bl	80044c4 <HAL_GPIO_WritePin>
 80008da:	2201      	movs	r2, #1
 80008dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e0:	486b      	ldr	r0, [pc, #428]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008e2:	f003 fdef 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 80008e6:	e0fe      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ee:	4868      	ldr	r0, [pc, #416]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008f0:	f003 fde8 	bl	80044c4 <HAL_GPIO_WritePin>
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008fa:	4863      	ldr	r0, [pc, #396]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008fc:	f003 fde2 	bl	80044c4 <HAL_GPIO_WritePin>
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000906:	4861      	ldr	r0, [pc, #388]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000908:	f003 fddc 	bl	80044c4 <HAL_GPIO_WritePin>
 800090c:	2200      	movs	r2, #0
 800090e:	2140      	movs	r1, #64	; 0x40
 8000910:	485d      	ldr	r0, [pc, #372]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000912:	f003 fdd7 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000916:	2201      	movs	r2, #1
 8000918:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091c:	485a      	ldr	r0, [pc, #360]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800091e:	f003 fdd1 	bl	80044c4 <HAL_GPIO_WritePin>
 8000922:	2201      	movs	r2, #1
 8000924:	2120      	movs	r1, #32
 8000926:	4858      	ldr	r0, [pc, #352]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000928:	f003 fdcc 	bl	80044c4 <HAL_GPIO_WritePin>
 800092c:	2201      	movs	r2, #1
 800092e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000932:	4857      	ldr	r0, [pc, #348]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000934:	f003 fdc6 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000938:	e0d5      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800093a:	2200      	movs	r2, #0
 800093c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000940:	4851      	ldr	r0, [pc, #324]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000942:	f003 fdbf 	bl	80044c4 <HAL_GPIO_WritePin>
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094c:	4850      	ldr	r0, [pc, #320]	; (8000a90 <_7SEG_SetNumber+0x350>)
 800094e:	f003 fdb9 	bl	80044c4 <HAL_GPIO_WritePin>
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000958:	484b      	ldr	r0, [pc, #300]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800095a:	f003 fdb3 	bl	80044c4 <HAL_GPIO_WritePin>
 800095e:	2200      	movs	r2, #0
 8000960:	2140      	movs	r1, #64	; 0x40
 8000962:	4849      	ldr	r0, [pc, #292]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000964:	f003 fdae 	bl	80044c4 <HAL_GPIO_WritePin>
 8000968:	2200      	movs	r2, #0
 800096a:	2120      	movs	r1, #32
 800096c:	4846      	ldr	r0, [pc, #280]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800096e:	f003 fda9 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	4844      	ldr	r0, [pc, #272]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 800097a:	f003 fda3 	bl	80044c4 <HAL_GPIO_WritePin>
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000984:	4842      	ldr	r0, [pc, #264]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000986:	f003 fd9d 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 800098a:	e0ac      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000992:	483d      	ldr	r0, [pc, #244]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000994:	f003 fd96 	bl	80044c4 <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	2140      	movs	r1, #64	; 0x40
 800099c:	483a      	ldr	r0, [pc, #232]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800099e:	f003 fd91 	bl	80044c4 <HAL_GPIO_WritePin>
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	4838      	ldr	r0, [pc, #224]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009a8:	f003 fd8c 	bl	80044c4 <HAL_GPIO_WritePin>
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b2:	4837      	ldr	r0, [pc, #220]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009b4:	f003 fd86 	bl	80044c4 <HAL_GPIO_WritePin>
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009be:	4834      	ldr	r0, [pc, #208]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009c0:	f003 fd80 	bl	80044c4 <HAL_GPIO_WritePin>
 80009c4:	2200      	movs	r2, #0
 80009c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009ca:	482f      	ldr	r0, [pc, #188]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009cc:	f003 fd7a 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009d0:	2201      	movs	r2, #1
 80009d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d6:	482d      	ldr	r0, [pc, #180]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009d8:	f003 fd74 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 80009dc:	e083      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e4:	482a      	ldr	r0, [pc, #168]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009e6:	f003 fd6d 	bl	80044c4 <HAL_GPIO_WritePin>
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f0:	4825      	ldr	r0, [pc, #148]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009f2:	f003 fd67 	bl	80044c4 <HAL_GPIO_WritePin>
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009fc:	4823      	ldr	r0, [pc, #140]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009fe:	f003 fd61 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a02:	2200      	movs	r2, #0
 8000a04:	2140      	movs	r1, #64	; 0x40
 8000a06:	4820      	ldr	r0, [pc, #128]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a08:	f003 fd5c 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2120      	movs	r1, #32
 8000a10:	481d      	ldr	r0, [pc, #116]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a12:	f003 fd57 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1c:	481c      	ldr	r0, [pc, #112]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a1e:	f003 fd51 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a28:	4817      	ldr	r0, [pc, #92]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a2a:	f003 fd4b 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000a2e:	e05a      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a36:	4814      	ldr	r0, [pc, #80]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a38:	f003 fd44 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	4812      	ldr	r0, [pc, #72]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000a44:	f003 fd3e 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	480e      	ldr	r0, [pc, #56]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a4e:	f003 fd39 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a52:	2200      	movs	r2, #0
 8000a54:	2120      	movs	r1, #32
 8000a56:	480c      	ldr	r0, [pc, #48]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a58:	f003 fd34 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a62:	480b      	ldr	r0, [pc, #44]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a64:	f003 fd2e 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a6e:	4808      	ldr	r0, [pc, #32]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a70:	f003 fd28 	bl	80044c4 <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a7a:	4803      	ldr	r0, [pc, #12]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a7c:	f003 fd22 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000a80:	e031      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000a82:	bf00      	nop
 8000a84:	66666667 	.word	0x66666667
 8000a88:	40020c00 	.word	0x40020c00
 8000a8c:	40020000 	.word	0x40020000
 8000a90:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a9a:	48c8      	ldr	r0, [pc, #800]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000a9c:	f003 fd12 	bl	80044c4 <HAL_GPIO_WritePin>
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa6:	48c6      	ldr	r0, [pc, #792]	; (8000dc0 <_7SEG_SetNumber+0x680>)
 8000aa8:	f003 fd0c 	bl	80044c4 <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	2140      	movs	r1, #64	; 0x40
 8000ab0:	48c2      	ldr	r0, [pc, #776]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ab2:	f003 fd07 	bl	80044c4 <HAL_GPIO_WritePin>
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2120      	movs	r1, #32
 8000aba:	48c0      	ldr	r0, [pc, #768]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000abc:	f003 fd02 	bl	80044c4 <HAL_GPIO_WritePin>
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	48bf      	ldr	r0, [pc, #764]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ac8:	f003 fcfc 	bl	80044c4 <HAL_GPIO_WritePin>
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ad2:	48ba      	ldr	r0, [pc, #744]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ad4:	f003 fcf6 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ade:	48b9      	ldr	r0, [pc, #740]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ae0:	f003 fcf0 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000ae4:	bf00      	nop
		}

		if(dp == ON)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d105      	bne.n	8000af8 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000aec:	2200      	movs	r2, #0
 8000aee:	2180      	movs	r1, #128	; 0x80
 8000af0:	48b2      	ldr	r0, [pc, #712]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000af2:	f003 fce7 	bl	80044c4 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000af6:	e1ff      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f040 81fc 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000b00:	2201      	movs	r2, #1
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	48ad      	ldr	r0, [pc, #692]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000b06:	f003 fcdd 	bl	80044c4 <HAL_GPIO_WritePin>
}
 8000b0a:	e1f5      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	f040 81f2 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	4bac      	ldr	r3, [pc, #688]	; (8000dc8 <_7SEG_SetNumber+0x688>)
 8000b18:	fb83 2301 	smull	r2, r3, r3, r1
 8000b1c:	109a      	asrs	r2, r3, #2
 8000b1e:	17cb      	asrs	r3, r1, #31
 8000b20:	1ad2      	subs	r2, r2, r3
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	1aca      	subs	r2, r1, r3
 8000b2c:	2a09      	cmp	r2, #9
 8000b2e:	f200 81d0 	bhi.w	8000ed2 <_7SEG_SetNumber+0x792>
 8000b32:	a301      	add	r3, pc, #4	; (adr r3, 8000b38 <_7SEG_SetNumber+0x3f8>)
 8000b34:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b38:	08000b61 	.word	0x08000b61
 8000b3c:	08000bb7 	.word	0x08000bb7
 8000b40:	08000c0d 	.word	0x08000c0d
 8000b44:	08000c63 	.word	0x08000c63
 8000b48:	08000cb9 	.word	0x08000cb9
 8000b4c:	08000d0f 	.word	0x08000d0f
 8000b50:	08000d65 	.word	0x08000d65
 8000b54:	08000dd1 	.word	0x08000dd1
 8000b58:	08000e27 	.word	0x08000e27
 8000b5c:	08000e7d 	.word	0x08000e7d
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b66:	4899      	ldr	r0, [pc, #612]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b68:	f003 fcac 	bl	80044c4 <HAL_GPIO_WritePin>
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b72:	4896      	ldr	r0, [pc, #600]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b74:	f003 fca6 	bl	80044c4 <HAL_GPIO_WritePin>
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7e:	4893      	ldr	r0, [pc, #588]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b80:	f003 fca0 	bl	80044c4 <HAL_GPIO_WritePin>
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8a:	4890      	ldr	r0, [pc, #576]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b8c:	f003 fc9a 	bl	80044c4 <HAL_GPIO_WritePin>
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b96:	488d      	ldr	r0, [pc, #564]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b98:	f003 fc94 	bl	80044c4 <HAL_GPIO_WritePin>
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba2:	488a      	ldr	r0, [pc, #552]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ba4:	f003 fc8e 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4887      	ldr	r0, [pc, #540]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bb0:	f003 fc88 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000bb4:	e18d      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bbc:	4883      	ldr	r0, [pc, #524]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bbe:	f003 fc81 	bl	80044c4 <HAL_GPIO_WritePin>
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	4880      	ldr	r0, [pc, #512]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bca:	f003 fc7b 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bd4:	487d      	ldr	r0, [pc, #500]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bd6:	f003 fc75 	bl	80044c4 <HAL_GPIO_WritePin>
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	487a      	ldr	r0, [pc, #488]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000be2:	f003 fc6f 	bl	80044c4 <HAL_GPIO_WritePin>
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bec:	4877      	ldr	r0, [pc, #476]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bee:	f003 fc69 	bl	80044c4 <HAL_GPIO_WritePin>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf8:	4874      	ldr	r0, [pc, #464]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bfa:	f003 fc63 	bl	80044c4 <HAL_GPIO_WritePin>
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c04:	4871      	ldr	r0, [pc, #452]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c06:	f003 fc5d 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000c0a:	e162      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c12:	486e      	ldr	r0, [pc, #440]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c14:	f003 fc56 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c1e:	486b      	ldr	r0, [pc, #428]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c20:	f003 fc50 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2a:	4868      	ldr	r0, [pc, #416]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c2c:	f003 fc4a 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c36:	4865      	ldr	r0, [pc, #404]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c38:	f003 fc44 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c42:	4862      	ldr	r0, [pc, #392]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c44:	f003 fc3e 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c4e:	485f      	ldr	r0, [pc, #380]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c50:	f003 fc38 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5a:	485c      	ldr	r0, [pc, #368]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c5c:	f003 fc32 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000c60:	e137      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c68:	4858      	ldr	r0, [pc, #352]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c6a:	f003 fc2b 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c74:	4855      	ldr	r0, [pc, #340]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c76:	f003 fc25 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c80:	4852      	ldr	r0, [pc, #328]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c82:	f003 fc1f 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c8c:	484f      	ldr	r0, [pc, #316]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c8e:	f003 fc19 	bl	80044c4 <HAL_GPIO_WritePin>
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c98:	484c      	ldr	r0, [pc, #304]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c9a:	f003 fc13 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca4:	4849      	ldr	r0, [pc, #292]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ca6:	f003 fc0d 	bl	80044c4 <HAL_GPIO_WritePin>
 8000caa:	2201      	movs	r2, #1
 8000cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb0:	4846      	ldr	r0, [pc, #280]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cb2:	f003 fc07 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000cb6:	e10c      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cbe:	4843      	ldr	r0, [pc, #268]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cc0:	f003 fc00 	bl	80044c4 <HAL_GPIO_WritePin>
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cca:	4840      	ldr	r0, [pc, #256]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ccc:	f003 fbfa 	bl	80044c4 <HAL_GPIO_WritePin>
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd6:	483d      	ldr	r0, [pc, #244]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cd8:	f003 fbf4 	bl	80044c4 <HAL_GPIO_WritePin>
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ce2:	483a      	ldr	r0, [pc, #232]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ce4:	f003 fbee 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cee:	4837      	ldr	r0, [pc, #220]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cf0:	f003 fbe8 	bl	80044c4 <HAL_GPIO_WritePin>
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cfa:	4834      	ldr	r0, [pc, #208]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cfc:	f003 fbe2 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d06:	4831      	ldr	r0, [pc, #196]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d08:	f003 fbdc 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000d0c:	e0e1      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d14:	482d      	ldr	r0, [pc, #180]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d16:	f003 fbd5 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d20:	482a      	ldr	r0, [pc, #168]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d22:	f003 fbcf 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d26:	2200      	movs	r2, #0
 8000d28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d2c:	4827      	ldr	r0, [pc, #156]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d2e:	f003 fbc9 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d32:	2200      	movs	r2, #0
 8000d34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d38:	4824      	ldr	r0, [pc, #144]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d3a:	f003 fbc3 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d44:	4821      	ldr	r0, [pc, #132]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d46:	f003 fbbd 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d50:	481e      	ldr	r0, [pc, #120]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d52:	f003 fbb7 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d5c:	481b      	ldr	r0, [pc, #108]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d5e:	f003 fbb1 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000d62:	e0b6      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d64:	2200      	movs	r2, #0
 8000d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6a:	4818      	ldr	r0, [pc, #96]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d6c:	f003 fbaa 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d76:	4815      	ldr	r0, [pc, #84]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d78:	f003 fba4 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d82:	4812      	ldr	r0, [pc, #72]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d84:	f003 fb9e 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d8e:	480f      	ldr	r0, [pc, #60]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d90:	f003 fb98 	bl	80044c4 <HAL_GPIO_WritePin>
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d9c:	f003 fb92 	bl	80044c4 <HAL_GPIO_WritePin>
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000da6:	4809      	ldr	r0, [pc, #36]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000da8:	f003 fb8c 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000db4:	f003 fb86 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000db8:	e08b      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
 8000dba:	bf00      	nop
 8000dbc:	40020c00 	.word	0x40020c00
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40020800 	.word	0x40020800
 8000dc8:	66666667 	.word	0x66666667
 8000dcc:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd6:	484a      	ldr	r0, [pc, #296]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dd8:	f003 fb74 	bl	80044c4 <HAL_GPIO_WritePin>
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de2:	4847      	ldr	r0, [pc, #284]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000de4:	f003 fb6e 	bl	80044c4 <HAL_GPIO_WritePin>
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dee:	4844      	ldr	r0, [pc, #272]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000df0:	f003 fb68 	bl	80044c4 <HAL_GPIO_WritePin>
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfa:	4841      	ldr	r0, [pc, #260]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dfc:	f003 fb62 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e06:	483e      	ldr	r0, [pc, #248]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e08:	f003 fb5c 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e12:	483b      	ldr	r0, [pc, #236]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e14:	f003 fb56 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e1e:	4838      	ldr	r0, [pc, #224]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e20:	f003 fb50 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000e24:	e055      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e2c:	4834      	ldr	r0, [pc, #208]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e2e:	f003 fb49 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e38:	4831      	ldr	r0, [pc, #196]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e3a:	f003 fb43 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e44:	482e      	ldr	r0, [pc, #184]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e46:	f003 fb3d 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e50:	482b      	ldr	r0, [pc, #172]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e52:	f003 fb37 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5c:	4828      	ldr	r0, [pc, #160]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e5e:	f003 fb31 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e68:	4825      	ldr	r0, [pc, #148]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e6a:	f003 fb2b 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e74:	4822      	ldr	r0, [pc, #136]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e76:	f003 fb25 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000e7a:	e02a      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e82:	481f      	ldr	r0, [pc, #124]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e84:	f003 fb1e 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e8e:	481c      	ldr	r0, [pc, #112]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e90:	f003 fb18 	bl	80044c4 <HAL_GPIO_WritePin>
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e9a:	4819      	ldr	r0, [pc, #100]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e9c:	f003 fb12 	bl	80044c4 <HAL_GPIO_WritePin>
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea6:	4816      	ldr	r0, [pc, #88]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ea8:	f003 fb0c 	bl	80044c4 <HAL_GPIO_WritePin>
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb2:	4813      	ldr	r0, [pc, #76]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000eb4:	f003 fb06 	bl	80044c4 <HAL_GPIO_WritePin>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	4810      	ldr	r0, [pc, #64]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ec0:	f003 fb00 	bl	80044c4 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eca:	480d      	ldr	r0, [pc, #52]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f003 fafa 	bl	80044c4 <HAL_GPIO_WritePin>
				break;
 8000ed0:	bf00      	nop
		if(dp == ON)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d106      	bne.n	8000ee6 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ede:	4808      	ldr	r0, [pc, #32]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f003 faf0 	bl	80044c4 <HAL_GPIO_WritePin>
}
 8000ee4:	e008      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d105      	bne.n	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef2:	4803      	ldr	r0, [pc, #12]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ef4:	f003 fae6 	bl	80044c4 <HAL_GPIO_WritePin>
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000

08000f04 <show_7seg>:
#include "7SEG.h"

extern Clock clock;

void show_7seg()
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	// control flashing points.
	if(clock.time.milisecond < 500) clock.point = ON;
 8000f08:	4b16      	ldr	r3, [pc, #88]	; (8000f64 <show_7seg+0x60>)
 8000f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f10:	da03      	bge.n	8000f1a <show_7seg+0x16>
 8000f12:	4b14      	ldr	r3, [pc, #80]	; (8000f64 <show_7seg+0x60>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	e002      	b.n	8000f20 <show_7seg+0x1c>
	else clock.point = OFF;
 8000f1a:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <show_7seg+0x60>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]

	// display on 7-SEG
	_7SEG_SetNumber(DGT1, clock.time.second / 10, OFF);
 8000f20:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <show_7seg+0x60>)
 8000f22:	6a1b      	ldr	r3, [r3, #32]
 8000f24:	4a10      	ldr	r2, [pc, #64]	; (8000f68 <show_7seg+0x64>)
 8000f26:	fb82 1203 	smull	r1, r2, r2, r3
 8000f2a:	1092      	asrs	r2, r2, #2
 8000f2c:	17db      	asrs	r3, r3, #31
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2200      	movs	r2, #0
 8000f32:	4619      	mov	r1, r3
 8000f34:	2000      	movs	r0, #0
 8000f36:	f7ff fc03 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, clock.time.second % 10, clock.point);
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <show_7seg+0x60>)
 8000f3c:	6a1a      	ldr	r2, [r3, #32]
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <show_7seg+0x64>)
 8000f40:	fb83 1302 	smull	r1, r3, r3, r2
 8000f44:	1099      	asrs	r1, r3, #2
 8000f46:	17d3      	asrs	r3, r2, #31
 8000f48:	1ac9      	subs	r1, r1, r3
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	440b      	add	r3, r1
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	1ad1      	subs	r1, r2, r3
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <show_7seg+0x60>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f7ff fbf0 	bl	8000740 <_7SEG_SetNumber>
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	200000d0 	.word	0x200000d0
 8000f68:	66666667 	.word	0x66666667

08000f6c <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	603b      	str	r3, [r7, #0]
 8000f76:	4b23      	ldr	r3, [pc, #140]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	4a22      	ldr	r2, [pc, #136]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f7c:	f043 0310 	orr.w	r3, r3, #16
 8000f80:	6313      	str	r3, [r2, #48]	; 0x30
 8000f82:	4b20      	ldr	r3, [pc, #128]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	f003 0310 	and.w	r3, r3, #16
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4819      	ldr	r0, [pc, #100]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fa4:	f003 f8da 	bl	800415c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4815      	ldr	r0, [pc, #84]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fb2:	f003 f8d3 	bl	800415c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000fb6:	2304      	movs	r3, #4
 8000fb8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4812      	ldr	r0, [pc, #72]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fc0:	f003 f8cc 	bl	800415c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000fc4:	2310      	movs	r3, #16
 8000fc6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	4619      	mov	r1, r3
 8000fcc:	480e      	ldr	r0, [pc, #56]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fce:	f003 f8c5 	bl	800415c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000fd2:	2320      	movs	r3, #32
 8000fd4:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	4619      	mov	r1, r3
 8000fda:	480b      	ldr	r0, [pc, #44]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fdc:	f003 f8be 	bl	800415c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000fe0:	2340      	movs	r3, #64	; 0x40
 8000fe2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4807      	ldr	r0, [pc, #28]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fea:	f003 f8b7 	bl	800415c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000fee:	2380      	movs	r3, #128	; 0x80
 8000ff0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4804      	ldr	r0, [pc, #16]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000ff8:	f003 f8b0 	bl	800415c <HAL_GPIO_Init>
}
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40023800 	.word	0x40023800
 8001008:	40021000 	.word	0x40021000

0800100c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	2b00      	cmp	r3, #0
 800101c:	da04      	bge.n	8001028 <CLCD_Write_Instruction+0x1c>
 800101e:	4b5f      	ldr	r3, [pc, #380]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001026:	e003      	b.n	8001030 <CLCD_Write_Instruction+0x24>
 8001028:	4b5c      	ldr	r3, [pc, #368]	; (800119c <CLCD_Write_Instruction+0x190>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001030:	4a5a      	ldr	r2, [pc, #360]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001032:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800103a:	2b00      	cmp	r3, #0
 800103c:	d004      	beq.n	8001048 <CLCD_Write_Instruction+0x3c>
 800103e:	4b57      	ldr	r3, [pc, #348]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001046:	e003      	b.n	8001050 <CLCD_Write_Instruction+0x44>
 8001048:	4b54      	ldr	r3, [pc, #336]	; (800119c <CLCD_Write_Instruction+0x190>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001050:	4a52      	ldr	r2, [pc, #328]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001052:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 0320 	and.w	r3, r3, #32
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <CLCD_Write_Instruction+0x5c>
 800105e:	4b4f      	ldr	r3, [pc, #316]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f043 0320 	orr.w	r3, r3, #32
 8001066:	e003      	b.n	8001070 <CLCD_Write_Instruction+0x64>
 8001068:	4b4c      	ldr	r3, [pc, #304]	; (800119c <CLCD_Write_Instruction+0x190>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f023 0320 	bic.w	r3, r3, #32
 8001070:	4a4a      	ldr	r2, [pc, #296]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001072:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <CLCD_Write_Instruction+0x7c>
 800107e:	4b47      	ldr	r3, [pc, #284]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0310 	orr.w	r3, r3, #16
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x84>
 8001088:	4b44      	ldr	r3, [pc, #272]	; (800119c <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0310 	bic.w	r3, r3, #16
 8001090:	4a42      	ldr	r2, [pc, #264]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001094:	4b41      	ldr	r3, [pc, #260]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a40      	ldr	r2, [pc, #256]	; (800119c <CLCD_Write_Instruction+0x190>)
 800109a:	f023 0301 	bic.w	r3, r3, #1
 800109e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010a0:	4b3e      	ldr	r3, [pc, #248]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a3d      	ldr	r2, [pc, #244]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010a6:	f023 0302 	bic.w	r3, r3, #2
 80010aa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010ac:	4b3b      	ldr	r3, [pc, #236]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	4a3a      	ldr	r2, [pc, #232]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010b2:	f023 0304 	bic.w	r3, r3, #4
 80010b6:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010b8:	4b38      	ldr	r3, [pc, #224]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a37      	ldr	r2, [pc, #220]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010be:	f043 0304 	orr.w	r3, r3, #4
 80010c2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010c4:	4b35      	ldr	r3, [pc, #212]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	4a34      	ldr	r2, [pc, #208]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ca:	f023 0304 	bic.w	r3, r3, #4
 80010ce:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	f003 0308 	and.w	r3, r3, #8
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d004      	beq.n	80010e4 <CLCD_Write_Instruction+0xd8>
 80010da:	4b30      	ldr	r3, [pc, #192]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010e2:	e003      	b.n	80010ec <CLCD_Write_Instruction+0xe0>
 80010e4:	4b2d      	ldr	r3, [pc, #180]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010ec:	4a2b      	ldr	r2, [pc, #172]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ee:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d004      	beq.n	8001104 <CLCD_Write_Instruction+0xf8>
 80010fa:	4b28      	ldr	r3, [pc, #160]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001102:	e003      	b.n	800110c <CLCD_Write_Instruction+0x100>
 8001104:	4b25      	ldr	r3, [pc, #148]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800110c:	4a23      	ldr	r2, [pc, #140]	; (800119c <CLCD_Write_Instruction+0x190>)
 800110e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d004      	beq.n	8001124 <CLCD_Write_Instruction+0x118>
 800111a:	4b20      	ldr	r3, [pc, #128]	; (800119c <CLCD_Write_Instruction+0x190>)
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	f043 0320 	orr.w	r3, r3, #32
 8001122:	e003      	b.n	800112c <CLCD_Write_Instruction+0x120>
 8001124:	4b1d      	ldr	r3, [pc, #116]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	f023 0320 	bic.w	r3, r3, #32
 800112c:	4a1b      	ldr	r2, [pc, #108]	; (800119c <CLCD_Write_Instruction+0x190>)
 800112e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <CLCD_Write_Instruction+0x138>
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <CLCD_Write_Instruction+0x190>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f043 0310 	orr.w	r3, r3, #16
 8001142:	e003      	b.n	800114c <CLCD_Write_Instruction+0x140>
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	f023 0310 	bic.w	r3, r3, #16
 800114c:	4a13      	ldr	r2, [pc, #76]	; (800119c <CLCD_Write_Instruction+0x190>)
 800114e:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	4a11      	ldr	r2, [pc, #68]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001156:	f023 0301 	bic.w	r3, r3, #1
 800115a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <CLCD_Write_Instruction+0x190>)
 800115e:	695b      	ldr	r3, [r3, #20]
 8001160:	4a0e      	ldr	r2, [pc, #56]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001162:	f023 0302 	bic.w	r3, r3, #2
 8001166:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <CLCD_Write_Instruction+0x190>)
 800116a:	695b      	ldr	r3, [r3, #20]
 800116c:	4a0b      	ldr	r2, [pc, #44]	; (800119c <CLCD_Write_Instruction+0x190>)
 800116e:	f023 0304 	bic.w	r3, r3, #4
 8001172:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	4a08      	ldr	r2, [pc, #32]	; (800119c <CLCD_Write_Instruction+0x190>)
 800117a:	f043 0304 	orr.w	r3, r3, #4
 800117e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	4a05      	ldr	r2, [pc, #20]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001186:	f023 0304 	bic.w	r3, r3, #4
 800118a:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 800118c:	2001      	movs	r0, #1
 800118e:	f002 feaf 	bl	8003ef0 <HAL_Delay>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40021000 	.word	0x40021000

080011a0 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	da04      	bge.n	80011bc <CLCD_Write_Display+0x1c>
 80011b2:	4b5f      	ldr	r3, [pc, #380]	; (8001330 <CLCD_Write_Display+0x190>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ba:	e003      	b.n	80011c4 <CLCD_Write_Display+0x24>
 80011bc:	4b5c      	ldr	r3, [pc, #368]	; (8001330 <CLCD_Write_Display+0x190>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011c4:	4a5a      	ldr	r2, [pc, #360]	; (8001330 <CLCD_Write_Display+0x190>)
 80011c6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d004      	beq.n	80011dc <CLCD_Write_Display+0x3c>
 80011d2:	4b57      	ldr	r3, [pc, #348]	; (8001330 <CLCD_Write_Display+0x190>)
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011da:	e003      	b.n	80011e4 <CLCD_Write_Display+0x44>
 80011dc:	4b54      	ldr	r3, [pc, #336]	; (8001330 <CLCD_Write_Display+0x190>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011e4:	4a52      	ldr	r2, [pc, #328]	; (8001330 <CLCD_Write_Display+0x190>)
 80011e6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0320 	and.w	r3, r3, #32
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d004      	beq.n	80011fc <CLCD_Write_Display+0x5c>
 80011f2:	4b4f      	ldr	r3, [pc, #316]	; (8001330 <CLCD_Write_Display+0x190>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f043 0320 	orr.w	r3, r3, #32
 80011fa:	e003      	b.n	8001204 <CLCD_Write_Display+0x64>
 80011fc:	4b4c      	ldr	r3, [pc, #304]	; (8001330 <CLCD_Write_Display+0x190>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	f023 0320 	bic.w	r3, r3, #32
 8001204:	4a4a      	ldr	r2, [pc, #296]	; (8001330 <CLCD_Write_Display+0x190>)
 8001206:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 0310 	and.w	r3, r3, #16
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <CLCD_Write_Display+0x7c>
 8001212:	4b47      	ldr	r3, [pc, #284]	; (8001330 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0310 	orr.w	r3, r3, #16
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x84>
 800121c:	4b44      	ldr	r3, [pc, #272]	; (8001330 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0310 	bic.w	r3, r3, #16
 8001224:	4a42      	ldr	r2, [pc, #264]	; (8001330 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001228:	4b41      	ldr	r3, [pc, #260]	; (8001330 <CLCD_Write_Display+0x190>)
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4a40      	ldr	r2, [pc, #256]	; (8001330 <CLCD_Write_Display+0x190>)
 800122e:	f043 0301 	orr.w	r3, r3, #1
 8001232:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001234:	4b3e      	ldr	r3, [pc, #248]	; (8001330 <CLCD_Write_Display+0x190>)
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	4a3d      	ldr	r2, [pc, #244]	; (8001330 <CLCD_Write_Display+0x190>)
 800123a:	f023 0302 	bic.w	r3, r3, #2
 800123e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001240:	4b3b      	ldr	r3, [pc, #236]	; (8001330 <CLCD_Write_Display+0x190>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a3a      	ldr	r2, [pc, #232]	; (8001330 <CLCD_Write_Display+0x190>)
 8001246:	f023 0304 	bic.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800124c:	4b38      	ldr	r3, [pc, #224]	; (8001330 <CLCD_Write_Display+0x190>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4a37      	ldr	r2, [pc, #220]	; (8001330 <CLCD_Write_Display+0x190>)
 8001252:	f043 0304 	orr.w	r3, r3, #4
 8001256:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001258:	4b35      	ldr	r3, [pc, #212]	; (8001330 <CLCD_Write_Display+0x190>)
 800125a:	695b      	ldr	r3, [r3, #20]
 800125c:	4a34      	ldr	r2, [pc, #208]	; (8001330 <CLCD_Write_Display+0x190>)
 800125e:	f023 0304 	bic.w	r3, r3, #4
 8001262:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d004      	beq.n	8001278 <CLCD_Write_Display+0xd8>
 800126e:	4b30      	ldr	r3, [pc, #192]	; (8001330 <CLCD_Write_Display+0x190>)
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001276:	e003      	b.n	8001280 <CLCD_Write_Display+0xe0>
 8001278:	4b2d      	ldr	r3, [pc, #180]	; (8001330 <CLCD_Write_Display+0x190>)
 800127a:	695b      	ldr	r3, [r3, #20]
 800127c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001280:	4a2b      	ldr	r2, [pc, #172]	; (8001330 <CLCD_Write_Display+0x190>)
 8001282:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	2b00      	cmp	r3, #0
 800128c:	d004      	beq.n	8001298 <CLCD_Write_Display+0xf8>
 800128e:	4b28      	ldr	r3, [pc, #160]	; (8001330 <CLCD_Write_Display+0x190>)
 8001290:	695b      	ldr	r3, [r3, #20]
 8001292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001296:	e003      	b.n	80012a0 <CLCD_Write_Display+0x100>
 8001298:	4b25      	ldr	r3, [pc, #148]	; (8001330 <CLCD_Write_Display+0x190>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012a0:	4a23      	ldr	r2, [pc, #140]	; (8001330 <CLCD_Write_Display+0x190>)
 80012a2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d004      	beq.n	80012b8 <CLCD_Write_Display+0x118>
 80012ae:	4b20      	ldr	r3, [pc, #128]	; (8001330 <CLCD_Write_Display+0x190>)
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	f043 0320 	orr.w	r3, r3, #32
 80012b6:	e003      	b.n	80012c0 <CLCD_Write_Display+0x120>
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <CLCD_Write_Display+0x190>)
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	f023 0320 	bic.w	r3, r3, #32
 80012c0:	4a1b      	ldr	r2, [pc, #108]	; (8001330 <CLCD_Write_Display+0x190>)
 80012c2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d004      	beq.n	80012d8 <CLCD_Write_Display+0x138>
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <CLCD_Write_Display+0x190>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	f043 0310 	orr.w	r3, r3, #16
 80012d6:	e003      	b.n	80012e0 <CLCD_Write_Display+0x140>
 80012d8:	4b15      	ldr	r3, [pc, #84]	; (8001330 <CLCD_Write_Display+0x190>)
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f023 0310 	bic.w	r3, r3, #16
 80012e0:	4a13      	ldr	r2, [pc, #76]	; (8001330 <CLCD_Write_Display+0x190>)
 80012e2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80012e4:	4b12      	ldr	r3, [pc, #72]	; (8001330 <CLCD_Write_Display+0x190>)
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	4a11      	ldr	r2, [pc, #68]	; (8001330 <CLCD_Write_Display+0x190>)
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <CLCD_Write_Display+0x190>)
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	4a0e      	ldr	r2, [pc, #56]	; (8001330 <CLCD_Write_Display+0x190>)
 80012f6:	f023 0302 	bic.w	r3, r3, #2
 80012fa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012fc:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <CLCD_Write_Display+0x190>)
 80012fe:	695b      	ldr	r3, [r3, #20]
 8001300:	4a0b      	ldr	r2, [pc, #44]	; (8001330 <CLCD_Write_Display+0x190>)
 8001302:	f023 0304 	bic.w	r3, r3, #4
 8001306:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001308:	4b09      	ldr	r3, [pc, #36]	; (8001330 <CLCD_Write_Display+0x190>)
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	4a08      	ldr	r2, [pc, #32]	; (8001330 <CLCD_Write_Display+0x190>)
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <CLCD_Write_Display+0x190>)
 8001316:	695b      	ldr	r3, [r3, #20]
 8001318:	4a05      	ldr	r2, [pc, #20]	; (8001330 <CLCD_Write_Display+0x190>)
 800131a:	f023 0304 	bic.w	r3, r3, #4
 800131e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001320:	2001      	movs	r0, #1
 8001322:	f002 fde5 	bl	8003ef0 <HAL_Delay>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	460a      	mov	r2, r1
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	4613      	mov	r3, r2
 8001342:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8001344:	79bb      	ldrb	r3, [r7, #6]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d002      	beq.n	8001350 <CLCD_Gotoxy+0x1c>
 800134a:	2b01      	cmp	r3, #1
 800134c:	d007      	beq.n	800135e <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 800134e:	e00d      	b.n	800136c <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	3b80      	subs	r3, #128	; 0x80
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fe58 	bl	800100c <CLCD_Write_Instruction>
 800135c:	e006      	b.n	800136c <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	3b40      	subs	r3, #64	; 0x40
 8001362:	b2db      	uxtb	r3, r3
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fe51 	bl	800100c <CLCD_Write_Instruction>
 800136a:	bf00      	nop
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	603a      	str	r2, [r7, #0]
 800137e:	71fb      	strb	r3, [r7, #7]
 8001380:	460b      	mov	r3, r1
 8001382:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8001388:	79ba      	ldrb	r2, [r7, #6]
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	4611      	mov	r1, r2
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff ffd0 	bl	8001334 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4413      	add	r3, r2
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff feff 	bl	80011a0 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4413      	add	r3, r2
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1ef      	bne.n	8001394 <CLCD_Puts+0x20>
}
 80013b4:	bf00      	nop
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <CLCD_Init>:

void CLCD_Init(void)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80013c2:	2064      	movs	r0, #100	; 0x64
 80013c4:	f002 fd94 	bl	8003ef0 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80013c8:	2028      	movs	r0, #40	; 0x28
 80013ca:	f7ff fe1f 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013ce:	200a      	movs	r0, #10
 80013d0:	f002 fd8e 	bl	8003ef0 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80013d4:	2028      	movs	r0, #40	; 0x28
 80013d6:	f7ff fe19 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013da:	200a      	movs	r0, #10
 80013dc:	f002 fd88 	bl	8003ef0 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 80013e0:	200c      	movs	r0, #12
 80013e2:	f7ff fe13 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 80013e6:	2006      	movs	r0, #6
 80013e8:	f7ff fe10 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 80013ec:	2002      	movs	r0, #2
 80013ee:	f7ff fe0d 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f7ff fe0a 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80013f8:	2001      	movs	r0, #1
 80013fa:	f7ff fe07 	bl	800100c <CLCD_Write_Instruction>
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}

08001402 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 8001406:	2001      	movs	r0, #1
 8001408:	f7ff fe00 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800140c:	200a      	movs	r0, #10
 800140e:	f002 fd6f 	bl	8003ef0 <HAL_Delay>
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <init_alarm>:
extern Alarm alarm;
extern CLCD clcd;
extern void change_system_mode(System_Mode);

void init_alarm()
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
	system.wait_milisecond = 0;
 800141c:	4b05      	ldr	r3, [pc, #20]	; (8001434 <init_alarm+0x1c>)
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
	alarm.select = 0;
 8001422:	4b05      	ldr	r3, [pc, #20]	; (8001438 <init_alarm+0x20>)
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000000 	.word	0x20000000
 8001438:	200000fc 	.word	0x200000fc

0800143c <show_alarm>:

void show_alarm()
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af02      	add	r7, sp, #8
	// display on CLCD
	sprintf(clcd.str1, "ALARM #%d %s %s",
			alarm.select + 1,
 8001442:	4b3f      	ldr	r3, [pc, #252]	; (8001540 <show_alarm+0x104>)
 8001444:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 8001446:	1c5a      	adds	r2, r3, #1
			alarm.activate[alarm.select] ? "ON " : "OFF",
 8001448:	4b3d      	ldr	r3, [pc, #244]	; (8001540 <show_alarm+0x104>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	493c      	ldr	r1, [pc, #240]	; (8001540 <show_alarm+0x104>)
 800144e:	330a      	adds	r3, #10
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	440b      	add	r3, r1
 8001454:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <show_alarm+0x22>
 800145a:	493a      	ldr	r1, [pc, #232]	; (8001544 <show_alarm+0x108>)
 800145c:	e000      	b.n	8001460 <show_alarm+0x24>
 800145e:	493a      	ldr	r1, [pc, #232]	; (8001548 <show_alarm+0x10c>)
			alarm.repeat[alarm.select] ? "RPT" : "ONC");
 8001460:	4b37      	ldr	r3, [pc, #220]	; (8001540 <show_alarm+0x104>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4836      	ldr	r0, [pc, #216]	; (8001540 <show_alarm+0x104>)
 8001466:	3310      	adds	r3, #16
 8001468:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <show_alarm+0x38>
 8001470:	4b36      	ldr	r3, [pc, #216]	; (800154c <show_alarm+0x110>)
 8001472:	e000      	b.n	8001476 <show_alarm+0x3a>
 8001474:	4b36      	ldr	r3, [pc, #216]	; (8001550 <show_alarm+0x114>)
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	460b      	mov	r3, r1
 800147a:	4936      	ldr	r1, [pc, #216]	; (8001554 <show_alarm+0x118>)
 800147c:	4836      	ldr	r0, [pc, #216]	; (8001558 <show_alarm+0x11c>)
 800147e:	f004 fd95 	bl	8005fac <siprintf>
	sprintf(clcd.str2, "        %s %02d:%02d",
			clock.mode_24h ? "  " : (alarm.hour[alarm.select] < 12 ? "AM" : "PM"),
 8001482:	4b36      	ldr	r3, [pc, #216]	; (800155c <show_alarm+0x120>)
 8001484:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "        %s %02d:%02d",
 8001486:	2b00      	cmp	r3, #0
 8001488:	d10b      	bne.n	80014a2 <show_alarm+0x66>
			clock.mode_24h ? "  " : (alarm.hour[alarm.select] < 12 ? "AM" : "PM"),
 800148a:	4b2d      	ldr	r3, [pc, #180]	; (8001540 <show_alarm+0x104>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a2c      	ldr	r2, [pc, #176]	; (8001540 <show_alarm+0x104>)
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4413      	add	r3, r2
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2b0b      	cmp	r3, #11
 8001498:	dc01      	bgt.n	800149e <show_alarm+0x62>
 800149a:	4831      	ldr	r0, [pc, #196]	; (8001560 <show_alarm+0x124>)
 800149c:	e002      	b.n	80014a4 <show_alarm+0x68>
 800149e:	4831      	ldr	r0, [pc, #196]	; (8001564 <show_alarm+0x128>)
 80014a0:	e000      	b.n	80014a4 <show_alarm+0x68>
	sprintf(clcd.str2, "        %s %02d:%02d",
 80014a2:	4831      	ldr	r0, [pc, #196]	; (8001568 <show_alarm+0x12c>)
			clock.mode_24h ? alarm.hour[alarm.select] :
 80014a4:	4b2d      	ldr	r3, [pc, #180]	; (800155c <show_alarm+0x120>)
 80014a6:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "        %s %02d:%02d",
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d006      	beq.n	80014ba <show_alarm+0x7e>
			clock.mode_24h ? alarm.hour[alarm.select] :
 80014ac:	4b24      	ldr	r3, [pc, #144]	; (8001540 <show_alarm+0x104>)
 80014ae:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "        %s %02d:%02d",
 80014b0:	4a23      	ldr	r2, [pc, #140]	; (8001540 <show_alarm+0x104>)
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	e01a      	b.n	80014f0 <show_alarm+0xb4>
			alarm.hour[alarm.select] == 12 ?  12  : alarm.hour[alarm.select] % 12,
 80014ba:	4b21      	ldr	r3, [pc, #132]	; (8001540 <show_alarm+0x104>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a20      	ldr	r2, [pc, #128]	; (8001540 <show_alarm+0x104>)
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4413      	add	r3, r2
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2b0c      	cmp	r3, #12
 80014c8:	d011      	beq.n	80014ee <show_alarm+0xb2>
 80014ca:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <show_alarm+0x104>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a1c      	ldr	r2, [pc, #112]	; (8001540 <show_alarm+0x104>)
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	6859      	ldr	r1, [r3, #4]
 80014d6:	4b25      	ldr	r3, [pc, #148]	; (800156c <show_alarm+0x130>)
 80014d8:	fb83 2301 	smull	r2, r3, r3, r1
 80014dc:	105a      	asrs	r2, r3, #1
 80014de:	17cb      	asrs	r3, r1, #31
 80014e0:	1ad2      	subs	r2, r2, r3
 80014e2:	4613      	mov	r3, r2
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	4413      	add	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	1aca      	subs	r2, r1, r3
 80014ec:	e000      	b.n	80014f0 <show_alarm+0xb4>
 80014ee:	220c      	movs	r2, #12
			alarm.minute[alarm.select]);
 80014f0:	4b13      	ldr	r3, [pc, #76]	; (8001540 <show_alarm+0x104>)
 80014f2:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "        %s %02d:%02d",
 80014f4:	4912      	ldr	r1, [pc, #72]	; (8001540 <show_alarm+0x104>)
 80014f6:	3306      	adds	r3, #6
 80014f8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014fc:	9300      	str	r3, [sp, #0]
 80014fe:	4613      	mov	r3, r2
 8001500:	4602      	mov	r2, r0
 8001502:	491b      	ldr	r1, [pc, #108]	; (8001570 <show_alarm+0x134>)
 8001504:	481b      	ldr	r0, [pc, #108]	; (8001574 <show_alarm+0x138>)
 8001506:	f004 fd51 	bl	8005fac <siprintf>

	CLCD_Puts(0, 0, clcd.str1);
 800150a:	4a13      	ldr	r2, [pc, #76]	; (8001558 <show_alarm+0x11c>)
 800150c:	2100      	movs	r1, #0
 800150e:	2000      	movs	r0, #0
 8001510:	f7ff ff30 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 8001514:	4a17      	ldr	r2, [pc, #92]	; (8001574 <show_alarm+0x138>)
 8001516:	2101      	movs	r1, #1
 8001518:	2000      	movs	r0, #0
 800151a:	f7ff ff2b 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 800151e:	f7ff fcf1 	bl	8000f04 <show_7seg>

	// if idle time over 30 seconds, return to clock mode
	if(system.wait_milisecond > 30000) {
 8001522:	4b15      	ldr	r3, [pc, #84]	; (8001578 <show_alarm+0x13c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f247 5230 	movw	r2, #30000	; 0x7530
 800152a:	4293      	cmp	r3, r2
 800152c:	dd05      	ble.n	800153a <show_alarm+0xfe>
		system.wait_milisecond = 0;
 800152e:	4b12      	ldr	r3, [pc, #72]	; (8001578 <show_alarm+0x13c>)
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
		system.mode = CLOCK;
 8001534:	4b10      	ldr	r3, [pc, #64]	; (8001578 <show_alarm+0x13c>)
 8001536:	2201      	movs	r2, #1
 8001538:	711a      	strb	r2, [r3, #4]
	}
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	200000fc 	.word	0x200000fc
 8001544:	080068a0 	.word	0x080068a0
 8001548:	080068a4 	.word	0x080068a4
 800154c:	080068a8 	.word	0x080068a8
 8001550:	080068ac 	.word	0x080068ac
 8001554:	080068b0 	.word	0x080068b0
 8001558:	200001e0 	.word	0x200001e0
 800155c:	200000d0 	.word	0x200000d0
 8001560:	080068c0 	.word	0x080068c0
 8001564:	080068c4 	.word	0x080068c4
 8001568:	080068c8 	.word	0x080068c8
 800156c:	2aaaaaab 	.word	0x2aaaaaab
 8001570:	080068cc 	.word	0x080068cc
 8001574:	200001f0 	.word	0x200001f0
 8001578:	20000000 	.word	0x20000000

0800157c <next_alarm>:

void next_alarm()
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
	if(alarm.select + 1 == 5) alarm.select = 0;
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <next_alarm+0x28>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b04      	cmp	r3, #4
 8001586:	d103      	bne.n	8001590 <next_alarm+0x14>
 8001588:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <next_alarm+0x28>)
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
	else alarm.select++;
}
 800158e:	e004      	b.n	800159a <next_alarm+0x1e>
	else alarm.select++;
 8001590:	4b04      	ldr	r3, [pc, #16]	; (80015a4 <next_alarm+0x28>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	3301      	adds	r3, #1
 8001596:	4a03      	ldr	r2, [pc, #12]	; (80015a4 <next_alarm+0x28>)
 8001598:	6013      	str	r3, [r2, #0]
}
 800159a:	bf00      	nop
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	200000fc 	.word	0x200000fc

080015a8 <alarm_enable_disable>:

void alarm_enable_disable()
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
	alarm.activate[alarm.select] = !alarm.activate[alarm.select];
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <alarm_enable_disable+0x38>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a0b      	ldr	r2, [pc, #44]	; (80015e0 <alarm_enable_disable+0x38>)
 80015b2:	330a      	adds	r3, #10
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	bf0c      	ite	eq
 80015be:	2301      	moveq	r3, #1
 80015c0:	2300      	movne	r3, #0
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <alarm_enable_disable+0x38>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4611      	mov	r1, r2
 80015ca:	4a05      	ldr	r2, [pc, #20]	; (80015e0 <alarm_enable_disable+0x38>)
 80015cc:	330a      	adds	r3, #10
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	6059      	str	r1, [r3, #4]
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	200000fc 	.word	0x200000fc

080015e4 <check_alarm>:

void check_alarm()
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
	for(int i = 0; i < 5; i++)
 80015ea:	2300      	movs	r3, #0
 80015ec:	607b      	str	r3, [r7, #4]
 80015ee:	e02e      	b.n	800164e <check_alarm+0x6a>
		if(alarm.activate[i] &&
 80015f0:	4a1b      	ldr	r2, [pc, #108]	; (8001660 <check_alarm+0x7c>)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	330a      	adds	r3, #10
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d023      	beq.n	8001648 <check_alarm+0x64>
		   alarm.hour[i] == clock.time.hour &&
 8001600:	4a17      	ldr	r2, [pc, #92]	; (8001660 <check_alarm+0x7c>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	685a      	ldr	r2, [r3, #4]
 800160a:	4b16      	ldr	r3, [pc, #88]	; (8001664 <check_alarm+0x80>)
 800160c:	699b      	ldr	r3, [r3, #24]
		if(alarm.activate[i] &&
 800160e:	429a      	cmp	r2, r3
 8001610:	d11a      	bne.n	8001648 <check_alarm+0x64>
		   alarm.minute[i] == clock.time.minute)
 8001612:	4a13      	ldr	r2, [pc, #76]	; (8001660 <check_alarm+0x7c>)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3306      	adds	r3, #6
 8001618:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <check_alarm+0x80>)
 800161e:	69db      	ldr	r3, [r3, #28]
		   alarm.hour[i] == clock.time.hour &&
 8001620:	429a      	cmp	r2, r3
 8001622:	d111      	bne.n	8001648 <check_alarm+0x64>
		{
			change_system_mode(ALARM_TRIGGER);
 8001624:	2005      	movs	r0, #5
 8001626:	f002 f919 	bl	800385c <change_system_mode>

			if(alarm.repeat[i] == OFF) alarm.activate[i] = OFF;
 800162a:	4a0d      	ldr	r2, [pc, #52]	; (8001660 <check_alarm+0x7c>)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3310      	adds	r3, #16
 8001630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d10e      	bne.n	8001656 <check_alarm+0x72>
 8001638:	4a09      	ldr	r2, [pc, #36]	; (8001660 <check_alarm+0x7c>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	330a      	adds	r3, #10
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	4413      	add	r3, r2
 8001642:	2200      	movs	r2, #0
 8001644:	605a      	str	r2, [r3, #4]
			break;
 8001646:	e006      	b.n	8001656 <check_alarm+0x72>
	for(int i = 0; i < 5; i++)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3301      	adds	r3, #1
 800164c:	607b      	str	r3, [r7, #4]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2b04      	cmp	r3, #4
 8001652:	ddcd      	ble.n	80015f0 <check_alarm+0xc>
		}
}
 8001654:	e000      	b.n	8001658 <check_alarm+0x74>
			break;
 8001656:	bf00      	nop
}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	200000fc 	.word	0x200000fc
 8001664:	200000d0 	.word	0x200000d0

08001668 <trigger_alarm>:

void trigger_alarm()
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
	// toggle buzzer and LED on every 30ms.
	if((system.wait_milisecond / 30) % 2)
 800166c:	4b57      	ldr	r3, [pc, #348]	; (80017cc <trigger_alarm+0x164>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a57      	ldr	r2, [pc, #348]	; (80017d0 <trigger_alarm+0x168>)
 8001672:	fb82 1203 	smull	r1, r2, r2, r3
 8001676:	441a      	add	r2, r3
 8001678:	1112      	asrs	r2, r2, #4
 800167a:	17db      	asrs	r3, r3, #31
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	2b00      	cmp	r3, #0
 8001684:	d025      	beq.n	80016d2 <trigger_alarm+0x6a>
	{
		buzzer_start(HIGH);
 8001686:	f641 504c 	movw	r0, #7500	; 0x1d4c
 800168a:	f001 f8a9 	bl	80027e0 <buzzer_start>
		ALL_LED_ON();
 800168e:	2200      	movs	r2, #0
 8001690:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001694:	484f      	ldr	r0, [pc, #316]	; (80017d4 <trigger_alarm+0x16c>)
 8001696:	f002 ff15 	bl	80044c4 <HAL_GPIO_WritePin>
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016a0:	484c      	ldr	r0, [pc, #304]	; (80017d4 <trigger_alarm+0x16c>)
 80016a2:	f002 ff0f 	bl	80044c4 <HAL_GPIO_WritePin>
 80016a6:	2200      	movs	r2, #0
 80016a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016ac:	4849      	ldr	r0, [pc, #292]	; (80017d4 <trigger_alarm+0x16c>)
 80016ae:	f002 ff09 	bl	80044c4 <HAL_GPIO_WritePin>
 80016b2:	2200      	movs	r2, #0
 80016b4:	2140      	movs	r1, #64	; 0x40
 80016b6:	4848      	ldr	r0, [pc, #288]	; (80017d8 <trigger_alarm+0x170>)
 80016b8:	f002 ff04 	bl	80044c4 <HAL_GPIO_WritePin>
 80016bc:	2200      	movs	r2, #0
 80016be:	2120      	movs	r1, #32
 80016c0:	4846      	ldr	r0, [pc, #280]	; (80017dc <trigger_alarm+0x174>)
 80016c2:	f002 feff 	bl	80044c4 <HAL_GPIO_WritePin>
 80016c6:	2200      	movs	r2, #0
 80016c8:	2101      	movs	r1, #1
 80016ca:	4844      	ldr	r0, [pc, #272]	; (80017dc <trigger_alarm+0x174>)
 80016cc:	f002 fefa 	bl	80044c4 <HAL_GPIO_WritePin>
 80016d0:	e022      	b.n	8001718 <trigger_alarm+0xb0>
	}
	else
	{
		buzzer_stop();
 80016d2:	f001 f8a3 	bl	800281c <buzzer_stop>
		ALL_LED_OFF();
 80016d6:	2201      	movs	r2, #1
 80016d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016dc:	483d      	ldr	r0, [pc, #244]	; (80017d4 <trigger_alarm+0x16c>)
 80016de:	f002 fef1 	bl	80044c4 <HAL_GPIO_WritePin>
 80016e2:	2201      	movs	r2, #1
 80016e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016e8:	483a      	ldr	r0, [pc, #232]	; (80017d4 <trigger_alarm+0x16c>)
 80016ea:	f002 feeb 	bl	80044c4 <HAL_GPIO_WritePin>
 80016ee:	2201      	movs	r2, #1
 80016f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016f4:	4837      	ldr	r0, [pc, #220]	; (80017d4 <trigger_alarm+0x16c>)
 80016f6:	f002 fee5 	bl	80044c4 <HAL_GPIO_WritePin>
 80016fa:	2201      	movs	r2, #1
 80016fc:	2140      	movs	r1, #64	; 0x40
 80016fe:	4836      	ldr	r0, [pc, #216]	; (80017d8 <trigger_alarm+0x170>)
 8001700:	f002 fee0 	bl	80044c4 <HAL_GPIO_WritePin>
 8001704:	2201      	movs	r2, #1
 8001706:	2120      	movs	r1, #32
 8001708:	4834      	ldr	r0, [pc, #208]	; (80017dc <trigger_alarm+0x174>)
 800170a:	f002 fedb 	bl	80044c4 <HAL_GPIO_WritePin>
 800170e:	2201      	movs	r2, #1
 8001710:	2101      	movs	r1, #1
 8001712:	4832      	ldr	r0, [pc, #200]	; (80017dc <trigger_alarm+0x174>)
 8001714:	f002 fed6 	bl	80044c4 <HAL_GPIO_WritePin>
	}

	// toggle CLCD on every 500ms.
	if((clock.time.milisecond / 500) % 2)
 8001718:	4b31      	ldr	r3, [pc, #196]	; (80017e0 <trigger_alarm+0x178>)
 800171a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171c:	4a31      	ldr	r2, [pc, #196]	; (80017e4 <trigger_alarm+0x17c>)
 800171e:	fb82 1203 	smull	r1, r2, r2, r3
 8001722:	1152      	asrs	r2, r2, #5
 8001724:	17db      	asrs	r3, r3, #31
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	2b00      	cmp	r3, #0
 800172e:	d005      	beq.n	800173c <trigger_alarm+0xd4>
	{
		CLCD_Puts(0, 0, "ALARM TRIGGERED!");
 8001730:	4a2d      	ldr	r2, [pc, #180]	; (80017e8 <trigger_alarm+0x180>)
 8001732:	2100      	movs	r1, #0
 8001734:	2000      	movs	r0, #0
 8001736:	f7ff fe1d 	bl	8001374 <CLCD_Puts>
 800173a:	e001      	b.n	8001740 <trigger_alarm+0xd8>
	}
	else
	{
		CLCD_Clear();
 800173c:	f7ff fe61 	bl	8001402 <CLCD_Clear>
	}

	// display 7-seg.
	show_7seg();
 8001740:	f7ff fbe0 	bl	8000f04 <show_7seg>

	// exit when press any button.
	if(CHECK_SW1_PRESSING() ||
 8001744:	2108      	movs	r1, #8
 8001746:	4829      	ldr	r0, [pc, #164]	; (80017ec <trigger_alarm+0x184>)
 8001748:	f002 fea4 	bl	8004494 <HAL_GPIO_ReadPin>
 800174c:	4603      	mov	r3, r0
 800174e:	2b01      	cmp	r3, #1
 8001750:	d016      	beq.n	8001780 <trigger_alarm+0x118>
	   CHECK_SW2_PRESSING() ||
 8001752:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001756:	4820      	ldr	r0, [pc, #128]	; (80017d8 <trigger_alarm+0x170>)
 8001758:	f002 fe9c 	bl	8004494 <HAL_GPIO_ReadPin>
 800175c:	4603      	mov	r3, r0
	if(CHECK_SW1_PRESSING() ||
 800175e:	2b01      	cmp	r3, #1
 8001760:	d00e      	beq.n	8001780 <trigger_alarm+0x118>
	   CHECK_SW3_PRESSING() ||
 8001762:	2110      	movs	r1, #16
 8001764:	481b      	ldr	r0, [pc, #108]	; (80017d4 <trigger_alarm+0x16c>)
 8001766:	f002 fe95 	bl	8004494 <HAL_GPIO_ReadPin>
 800176a:	4603      	mov	r3, r0
	   CHECK_SW2_PRESSING() ||
 800176c:	2b01      	cmp	r3, #1
 800176e:	d007      	beq.n	8001780 <trigger_alarm+0x118>
	   CHECK_SW4_PRESSING())
 8001770:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001774:	4817      	ldr	r0, [pc, #92]	; (80017d4 <trigger_alarm+0x16c>)
 8001776:	f002 fe8d 	bl	8004494 <HAL_GPIO_ReadPin>
 800177a:	4603      	mov	r3, r0
	   CHECK_SW3_PRESSING() ||
 800177c:	2b01      	cmp	r3, #1
 800177e:	d123      	bne.n	80017c8 <trigger_alarm+0x160>
	{
		alarm.closing = TRUE;
 8001780:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <trigger_alarm+0x188>)
 8001782:	2201      	movs	r2, #1
 8001784:	655a      	str	r2, [r3, #84]	; 0x54
		ALL_LED_OFF();
 8001786:	2201      	movs	r2, #1
 8001788:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800178c:	4811      	ldr	r0, [pc, #68]	; (80017d4 <trigger_alarm+0x16c>)
 800178e:	f002 fe99 	bl	80044c4 <HAL_GPIO_WritePin>
 8001792:	2201      	movs	r2, #1
 8001794:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001798:	480e      	ldr	r0, [pc, #56]	; (80017d4 <trigger_alarm+0x16c>)
 800179a:	f002 fe93 	bl	80044c4 <HAL_GPIO_WritePin>
 800179e:	2201      	movs	r2, #1
 80017a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017a4:	480b      	ldr	r0, [pc, #44]	; (80017d4 <trigger_alarm+0x16c>)
 80017a6:	f002 fe8d 	bl	80044c4 <HAL_GPIO_WritePin>
 80017aa:	2201      	movs	r2, #1
 80017ac:	2140      	movs	r1, #64	; 0x40
 80017ae:	480a      	ldr	r0, [pc, #40]	; (80017d8 <trigger_alarm+0x170>)
 80017b0:	f002 fe88 	bl	80044c4 <HAL_GPIO_WritePin>
 80017b4:	2201      	movs	r2, #1
 80017b6:	2120      	movs	r1, #32
 80017b8:	4808      	ldr	r0, [pc, #32]	; (80017dc <trigger_alarm+0x174>)
 80017ba:	f002 fe83 	bl	80044c4 <HAL_GPIO_WritePin>
 80017be:	2201      	movs	r2, #1
 80017c0:	2101      	movs	r1, #1
 80017c2:	4806      	ldr	r0, [pc, #24]	; (80017dc <trigger_alarm+0x174>)
 80017c4:	f002 fe7e 	bl	80044c4 <HAL_GPIO_WritePin>
	}
}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000000 	.word	0x20000000
 80017d0:	88888889 	.word	0x88888889
 80017d4:	40020c00 	.word	0x40020c00
 80017d8:	40020800 	.word	0x40020800
 80017dc:	40020400 	.word	0x40020400
 80017e0:	200000d0 	.word	0x200000d0
 80017e4:	10624dd3 	.word	0x10624dd3
 80017e8:	080068e4 	.word	0x080068e4
 80017ec:	40021000 	.word	0x40021000
 80017f0:	200000fc 	.word	0x200000fc

080017f4 <init_alarm_config>:
extern Button button4;
extern Buzzer buzzer;
extern CLCD clcd;

void init_alarm_config()
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
	system.wait_milisecond = 0;
 80017f8:	4b06      	ldr	r3, [pc, #24]	; (8001814 <init_alarm_config+0x20>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
	alarm.select = 0;
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <init_alarm_config+0x24>)
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
	alarm_config.choose = SELECT;
 8001804:	4b05      	ldr	r3, [pc, #20]	; (800181c <init_alarm_config+0x28>)
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]
}
 800180a:	bf00      	nop
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	20000000 	.word	0x20000000
 8001818:	200000fc 	.word	0x200000fc
 800181c:	20000240 	.word	0x20000240

08001820 <show_alarm_config>:

void show_alarm_config()
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af02      	add	r7, sp, #8
	// display on CLCD
	sprintf(clcd.str1, "ALARM #%d %s %s",
			alarm.select + 1,
 8001826:	4b38      	ldr	r3, [pc, #224]	; (8001908 <show_alarm_config+0xe8>)
 8001828:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 800182a:	1c5a      	adds	r2, r3, #1
			alarm.activate[alarm.select] ? "ON " : "OFF",
 800182c:	4b36      	ldr	r3, [pc, #216]	; (8001908 <show_alarm_config+0xe8>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4935      	ldr	r1, [pc, #212]	; (8001908 <show_alarm_config+0xe8>)
 8001832:	330a      	adds	r3, #10
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <show_alarm_config+0x22>
 800183e:	4933      	ldr	r1, [pc, #204]	; (800190c <show_alarm_config+0xec>)
 8001840:	e000      	b.n	8001844 <show_alarm_config+0x24>
 8001842:	4933      	ldr	r1, [pc, #204]	; (8001910 <show_alarm_config+0xf0>)
			alarm.repeat[alarm.select] ? "RPT" : "ONC");
 8001844:	4b30      	ldr	r3, [pc, #192]	; (8001908 <show_alarm_config+0xe8>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	482f      	ldr	r0, [pc, #188]	; (8001908 <show_alarm_config+0xe8>)
 800184a:	3310      	adds	r3, #16
 800184c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <show_alarm_config+0x38>
 8001854:	4b2f      	ldr	r3, [pc, #188]	; (8001914 <show_alarm_config+0xf4>)
 8001856:	e000      	b.n	800185a <show_alarm_config+0x3a>
 8001858:	4b2f      	ldr	r3, [pc, #188]	; (8001918 <show_alarm_config+0xf8>)
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	460b      	mov	r3, r1
 800185e:	492f      	ldr	r1, [pc, #188]	; (800191c <show_alarm_config+0xfc>)
 8001860:	482f      	ldr	r0, [pc, #188]	; (8001920 <show_alarm_config+0x100>)
 8001862:	f004 fba3 	bl	8005fac <siprintf>
	sprintf(clcd.str2, "SET     %s %02d:%02d",
			alarm.hour[alarm.select] <  12 ? "AM" : "PM",
 8001866:	4b28      	ldr	r3, [pc, #160]	; (8001908 <show_alarm_config+0xe8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a27      	ldr	r2, [pc, #156]	; (8001908 <show_alarm_config+0xe8>)
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str2, "SET     %s %02d:%02d",
 8001872:	2b0b      	cmp	r3, #11
 8001874:	dc01      	bgt.n	800187a <show_alarm_config+0x5a>
 8001876:	482b      	ldr	r0, [pc, #172]	; (8001924 <show_alarm_config+0x104>)
 8001878:	e000      	b.n	800187c <show_alarm_config+0x5c>
 800187a:	482b      	ldr	r0, [pc, #172]	; (8001928 <show_alarm_config+0x108>)
			alarm.hour[alarm.select] == 12 ?  12  : alarm.hour[alarm.select] % 12,
 800187c:	4b22      	ldr	r3, [pc, #136]	; (8001908 <show_alarm_config+0xe8>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a21      	ldr	r2, [pc, #132]	; (8001908 <show_alarm_config+0xe8>)
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4413      	add	r3, r2
 8001886:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str2, "SET     %s %02d:%02d",
 8001888:	2b0c      	cmp	r3, #12
 800188a:	d011      	beq.n	80018b0 <show_alarm_config+0x90>
			alarm.hour[alarm.select] == 12 ?  12  : alarm.hour[alarm.select] % 12,
 800188c:	4b1e      	ldr	r3, [pc, #120]	; (8001908 <show_alarm_config+0xe8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a1d      	ldr	r2, [pc, #116]	; (8001908 <show_alarm_config+0xe8>)
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	4413      	add	r3, r2
 8001896:	6859      	ldr	r1, [r3, #4]
	sprintf(clcd.str2, "SET     %s %02d:%02d",
 8001898:	4b24      	ldr	r3, [pc, #144]	; (800192c <show_alarm_config+0x10c>)
 800189a:	fb83 2301 	smull	r2, r3, r3, r1
 800189e:	105a      	asrs	r2, r3, #1
 80018a0:	17cb      	asrs	r3, r1, #31
 80018a2:	1ad2      	subs	r2, r2, r3
 80018a4:	4613      	mov	r3, r2
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	4413      	add	r3, r2
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	1aca      	subs	r2, r1, r3
 80018ae:	e000      	b.n	80018b2 <show_alarm_config+0x92>
 80018b0:	220c      	movs	r2, #12
			alarm.minute[alarm.select]);
 80018b2:	4b15      	ldr	r3, [pc, #84]	; (8001908 <show_alarm_config+0xe8>)
 80018b4:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "SET     %s %02d:%02d",
 80018b6:	4914      	ldr	r1, [pc, #80]	; (8001908 <show_alarm_config+0xe8>)
 80018b8:	3306      	adds	r3, #6
 80018ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80018be:	9300      	str	r3, [sp, #0]
 80018c0:	4613      	mov	r3, r2
 80018c2:	4602      	mov	r2, r0
 80018c4:	491a      	ldr	r1, [pc, #104]	; (8001930 <show_alarm_config+0x110>)
 80018c6:	481b      	ldr	r0, [pc, #108]	; (8001934 <show_alarm_config+0x114>)
 80018c8:	f004 fb70 	bl	8005fac <siprintf>

	blink_choose_alarm_config_element();
 80018cc:	f000 f836 	bl	800193c <blink_choose_alarm_config_element>
	CLCD_Puts(0, 0, clcd.str1);
 80018d0:	4a13      	ldr	r2, [pc, #76]	; (8001920 <show_alarm_config+0x100>)
 80018d2:	2100      	movs	r1, #0
 80018d4:	2000      	movs	r0, #0
 80018d6:	f7ff fd4d 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 80018da:	4a16      	ldr	r2, [pc, #88]	; (8001934 <show_alarm_config+0x114>)
 80018dc:	2101      	movs	r1, #1
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff fd48 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 80018e4:	f7ff fb0e 	bl	8000f04 <show_7seg>

	// if idle time over 30 seconds, return to alarm mode
	if(system.wait_milisecond > 30000) {
 80018e8:	4b13      	ldr	r3, [pc, #76]	; (8001938 <show_alarm_config+0x118>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f247 5230 	movw	r2, #30000	; 0x7530
 80018f0:	4293      	cmp	r3, r2
 80018f2:	dd05      	ble.n	8001900 <show_alarm_config+0xe0>
		system.wait_milisecond = 0;
 80018f4:	4b10      	ldr	r3, [pc, #64]	; (8001938 <show_alarm_config+0x118>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
		system.mode = ALARM;
 80018fa:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <show_alarm_config+0x118>)
 80018fc:	2203      	movs	r2, #3
 80018fe:	711a      	strb	r2, [r3, #4]
	}
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	200000fc 	.word	0x200000fc
 800190c:	080068f8 	.word	0x080068f8
 8001910:	080068fc 	.word	0x080068fc
 8001914:	08006900 	.word	0x08006900
 8001918:	08006904 	.word	0x08006904
 800191c:	08006908 	.word	0x08006908
 8001920:	200001e0 	.word	0x200001e0
 8001924:	08006918 	.word	0x08006918
 8001928:	0800691c 	.word	0x0800691c
 800192c:	2aaaaaab 	.word	0x2aaaaaab
 8001930:	08006920 	.word	0x08006920
 8001934:	200001f0 	.word	0x200001f0
 8001938:	20000000 	.word	0x20000000

0800193c <blink_choose_alarm_config_element>:

void blink_choose_alarm_config_element()
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
	if(system.wait_milisecond > 250 && !clock.point)
 8001940:	4b22      	ldr	r3, [pc, #136]	; (80019cc <blink_choose_alarm_config_element+0x90>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2bfa      	cmp	r3, #250	; 0xfa
 8001946:	dd3b      	ble.n	80019c0 <blink_choose_alarm_config_element+0x84>
 8001948:	4b21      	ldr	r3, [pc, #132]	; (80019d0 <blink_choose_alarm_config_element+0x94>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d137      	bne.n	80019c0 <blink_choose_alarm_config_element+0x84>
	{
		switch(alarm_config.choose)
 8001950:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <blink_choose_alarm_config_element+0x98>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b04      	cmp	r3, #4
 8001956:	d834      	bhi.n	80019c2 <blink_choose_alarm_config_element+0x86>
 8001958:	a201      	add	r2, pc, #4	; (adr r2, 8001960 <blink_choose_alarm_config_element+0x24>)
 800195a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195e:	bf00      	nop
 8001960:	08001975 	.word	0x08001975
 8001964:	0800197d 	.word	0x0800197d
 8001968:	0800198b 	.word	0x0800198b
 800196c:	08001999 	.word	0x08001999
 8001970:	080019ad 	.word	0x080019ad
		{
		case SELECT:
			clcd.str1[7] = ' ';
 8001974:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 8001976:	2220      	movs	r2, #32
 8001978:	71da      	strb	r2, [r3, #7]
			break;
 800197a:	e022      	b.n	80019c2 <blink_choose_alarm_config_element+0x86>
		case ALARM_MINUTE:
			clcd.str2[14] = ' ';
 800197c:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 800197e:	2220      	movs	r2, #32
 8001980:	779a      	strb	r2, [r3, #30]
			clcd.str2[15] = ' ';
 8001982:	4b15      	ldr	r3, [pc, #84]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 8001984:	2220      	movs	r2, #32
 8001986:	77da      	strb	r2, [r3, #31]
			break;
 8001988:	e01b      	b.n	80019c2 <blink_choose_alarm_config_element+0x86>
		case ALARM_HOUR:
			clcd.str2[11] = ' ';
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 800198c:	2220      	movs	r2, #32
 800198e:	76da      	strb	r2, [r3, #27]
			clcd.str2[12] = ' ';
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 8001992:	2220      	movs	r2, #32
 8001994:	771a      	strb	r2, [r3, #28]
			break;
 8001996:	e014      	b.n	80019c2 <blink_choose_alarm_config_element+0x86>
		case REPEAT:
			clcd.str1[13] = ' ';
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 800199a:	2220      	movs	r2, #32
 800199c:	735a      	strb	r2, [r3, #13]
			clcd.str1[14] = ' ';
 800199e:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 80019a0:	2220      	movs	r2, #32
 80019a2:	739a      	strb	r2, [r3, #14]
			clcd.str1[15] = ' ';
 80019a4:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 80019a6:	2220      	movs	r2, #32
 80019a8:	73da      	strb	r2, [r3, #15]
			break;
 80019aa:	e00a      	b.n	80019c2 <blink_choose_alarm_config_element+0x86>
		case ACTIVATE:
			clcd.str1[9] = ' ';
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 80019ae:	2220      	movs	r2, #32
 80019b0:	725a      	strb	r2, [r3, #9]
			clcd.str1[10] = ' ';
 80019b2:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 80019b4:	2220      	movs	r2, #32
 80019b6:	729a      	strb	r2, [r3, #10]
			clcd.str1[11] = ' ';
 80019b8:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <blink_choose_alarm_config_element+0x9c>)
 80019ba:	2220      	movs	r2, #32
 80019bc:	72da      	strb	r2, [r3, #11]
			break;
 80019be:	e000      	b.n	80019c2 <blink_choose_alarm_config_element+0x86>
		}
	}
 80019c0:	bf00      	nop
}
 80019c2:	bf00      	nop
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	20000000 	.word	0x20000000
 80019d0:	200000d0 	.word	0x200000d0
 80019d4:	20000240 	.word	0x20000240
 80019d8:	200001e0 	.word	0x200001e0

080019dc <alarm_config_next_item>:

void alarm_config_next_item()
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
	switch(alarm_config.choose)
 80019e0:	4b15      	ldr	r3, [pc, #84]	; (8001a38 <alarm_config_next_item+0x5c>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	d821      	bhi.n	8001a2c <alarm_config_next_item+0x50>
 80019e8:	a201      	add	r2, pc, #4	; (adr r2, 80019f0 <alarm_config_next_item+0x14>)
 80019ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ee:	bf00      	nop
 80019f0:	08001a05 	.word	0x08001a05
 80019f4:	08001a0d 	.word	0x08001a0d
 80019f8:	08001a15 	.word	0x08001a15
 80019fc:	08001a1d 	.word	0x08001a1d
 8001a00:	08001a25 	.word	0x08001a25
	{
	case SELECT:       alarm_config.choose = ALARM_MINUTE; break;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <alarm_config_next_item+0x5c>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	701a      	strb	r2, [r3, #0]
 8001a0a:	e00f      	b.n	8001a2c <alarm_config_next_item+0x50>
	case ALARM_MINUTE: alarm_config.choose = ALARM_HOUR;   break;
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <alarm_config_next_item+0x5c>)
 8001a0e:	2202      	movs	r2, #2
 8001a10:	701a      	strb	r2, [r3, #0]
 8001a12:	e00b      	b.n	8001a2c <alarm_config_next_item+0x50>
	case ALARM_HOUR:   alarm_config.choose = REPEAT;       break;
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <alarm_config_next_item+0x5c>)
 8001a16:	2203      	movs	r2, #3
 8001a18:	701a      	strb	r2, [r3, #0]
 8001a1a:	e007      	b.n	8001a2c <alarm_config_next_item+0x50>
	case REPEAT:       alarm_config.choose = ACTIVATE;     break;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <alarm_config_next_item+0x5c>)
 8001a1e:	2204      	movs	r2, #4
 8001a20:	701a      	strb	r2, [r3, #0]
 8001a22:	e003      	b.n	8001a2c <alarm_config_next_item+0x50>
	case ACTIVATE:     alarm_config.choose = SELECT;       break;
 8001a24:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <alarm_config_next_item+0x5c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
 8001a2a:	bf00      	nop
	}
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	20000240 	.word	0x20000240

08001a3c <alarm_config_increase_once>:

void alarm_config_increase_once()
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
	switch(alarm_config.choose)
 8001a40:	4b43      	ldr	r3, [pc, #268]	; (8001b50 <alarm_config_increase_once+0x114>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d87d      	bhi.n	8001b44 <alarm_config_increase_once+0x108>
 8001a48:	a201      	add	r2, pc, #4	; (adr r2, 8001a50 <alarm_config_increase_once+0x14>)
 8001a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a4e:	bf00      	nop
 8001a50:	08001a65 	.word	0x08001a65
 8001a54:	08001a7f 	.word	0x08001a7f
 8001a58:	08001ab5 	.word	0x08001ab5
 8001a5c:	08001aeb 	.word	0x08001aeb
 8001a60:	08001b11 	.word	0x08001b11
	{
	case SELECT:
		alarm.select++;
 8001a64:	4b3b      	ldr	r3, [pc, #236]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	4a3a      	ldr	r2, [pc, #232]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a6c:	6013      	str	r3, [r2, #0]
		if(alarm.select >= 5) alarm.select = 0;
 8001a6e:	4b39      	ldr	r3, [pc, #228]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2b04      	cmp	r3, #4
 8001a74:	dd61      	ble.n	8001b3a <alarm_config_increase_once+0xfe>
 8001a76:	4b37      	ldr	r3, [pc, #220]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
		break;
 8001a7c:	e05d      	b.n	8001b3a <alarm_config_increase_once+0xfe>

	case ALARM_MINUTE:
		alarm.minute[alarm.select]++;
 8001a7e:	4b35      	ldr	r3, [pc, #212]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4934      	ldr	r1, [pc, #208]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a84:	1d9a      	adds	r2, r3, #6
 8001a86:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001a8a:	3201      	adds	r2, #1
 8001a8c:	4931      	ldr	r1, [pc, #196]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a8e:	3306      	adds	r3, #6
 8001a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(alarm.minute[alarm.select] >= 60) alarm.minute[alarm.select] = 0;
 8001a94:	4b2f      	ldr	r3, [pc, #188]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a2e      	ldr	r2, [pc, #184]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001a9a:	3306      	adds	r3, #6
 8001a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa0:	2b3b      	cmp	r3, #59	; 0x3b
 8001aa2:	dd4c      	ble.n	8001b3e <alarm_config_increase_once+0x102>
 8001aa4:	4b2b      	ldr	r3, [pc, #172]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a2a      	ldr	r2, [pc, #168]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001aaa:	3306      	adds	r3, #6
 8001aac:	2100      	movs	r1, #0
 8001aae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001ab2:	e044      	b.n	8001b3e <alarm_config_increase_once+0x102>

	case ALARM_HOUR:
		alarm.hour[alarm.select]++;
 8001ab4:	4b27      	ldr	r3, [pc, #156]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4926      	ldr	r1, [pc, #152]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001aba:	0093      	lsls	r3, r2, #2
 8001abc:	440b      	add	r3, r1
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	1c59      	adds	r1, r3, #1
 8001ac2:	4824      	ldr	r0, [pc, #144]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001ac4:	0093      	lsls	r3, r2, #2
 8001ac6:	4403      	add	r3, r0
 8001ac8:	6059      	str	r1, [r3, #4]
		if(alarm.hour[alarm.select] >= 24) alarm.hour[alarm.select] = 0;
 8001aca:	4b22      	ldr	r3, [pc, #136]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a21      	ldr	r2, [pc, #132]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	4413      	add	r3, r2
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b17      	cmp	r3, #23
 8001ad8:	dd33      	ble.n	8001b42 <alarm_config_increase_once+0x106>
 8001ada:	4b1e      	ldr	r3, [pc, #120]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a1d      	ldr	r2, [pc, #116]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	605a      	str	r2, [r3, #4]
		break;
 8001ae8:	e02b      	b.n	8001b42 <alarm_config_increase_once+0x106>

	case REPEAT:
		alarm.repeat[alarm.select] = !alarm.repeat[alarm.select];
 8001aea:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a19      	ldr	r2, [pc, #100]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001af0:	3310      	adds	r3, #16
 8001af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	bf0c      	ite	eq
 8001afa:	2301      	moveq	r3, #1
 8001afc:	2300      	movne	r3, #0
 8001afe:	b2da      	uxtb	r2, r3
 8001b00:	4b14      	ldr	r3, [pc, #80]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4611      	mov	r1, r2
 8001b06:	4a13      	ldr	r2, [pc, #76]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001b08:	3310      	adds	r3, #16
 8001b0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001b0e:	e019      	b.n	8001b44 <alarm_config_increase_once+0x108>

	case ACTIVATE:
		alarm.activate[alarm.select] = !alarm.activate[alarm.select];
 8001b10:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a0f      	ldr	r2, [pc, #60]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001b16:	330a      	adds	r3, #10
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4413      	add	r3, r2
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	bf0c      	ite	eq
 8001b22:	2301      	moveq	r3, #1
 8001b24:	2300      	movne	r3, #0
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	4b0a      	ldr	r3, [pc, #40]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4611      	mov	r1, r2
 8001b2e:	4a09      	ldr	r2, [pc, #36]	; (8001b54 <alarm_config_increase_once+0x118>)
 8001b30:	330a      	adds	r3, #10
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	4413      	add	r3, r2
 8001b36:	6059      	str	r1, [r3, #4]
		break;
 8001b38:	e004      	b.n	8001b44 <alarm_config_increase_once+0x108>
		break;
 8001b3a:	bf00      	nop
 8001b3c:	e002      	b.n	8001b44 <alarm_config_increase_once+0x108>
		break;
 8001b3e:	bf00      	nop
 8001b40:	e000      	b.n	8001b44 <alarm_config_increase_once+0x108>
		break;
 8001b42:	bf00      	nop
	}
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	20000240 	.word	0x20000240
 8001b54:	200000fc 	.word	0x200000fc

08001b58 <alarm_config_decrease_once>:

void alarm_config_decrease_once()
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
	switch(alarm_config.choose)
 8001b5c:	4b43      	ldr	r3, [pc, #268]	; (8001c6c <alarm_config_decrease_once+0x114>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b04      	cmp	r3, #4
 8001b62:	d87d      	bhi.n	8001c60 <alarm_config_decrease_once+0x108>
 8001b64:	a201      	add	r2, pc, #4	; (adr r2, 8001b6c <alarm_config_decrease_once+0x14>)
 8001b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6a:	bf00      	nop
 8001b6c:	08001b81 	.word	0x08001b81
 8001b70:	08001b9b 	.word	0x08001b9b
 8001b74:	08001bd1 	.word	0x08001bd1
 8001b78:	08001c07 	.word	0x08001c07
 8001b7c:	08001c2d 	.word	0x08001c2d
	{
	case SELECT:
		alarm.select--;
 8001b80:	4b3b      	ldr	r3, [pc, #236]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	3b01      	subs	r3, #1
 8001b86:	4a3a      	ldr	r2, [pc, #232]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001b88:	6013      	str	r3, [r2, #0]
		if(alarm.select < 0) alarm.select = 4;
 8001b8a:	4b39      	ldr	r3, [pc, #228]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	da61      	bge.n	8001c56 <alarm_config_decrease_once+0xfe>
 8001b92:	4b37      	ldr	r3, [pc, #220]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001b94:	2204      	movs	r2, #4
 8001b96:	601a      	str	r2, [r3, #0]
		break;
 8001b98:	e05d      	b.n	8001c56 <alarm_config_decrease_once+0xfe>

	case ALARM_MINUTE:
		alarm.minute[alarm.select]--;
 8001b9a:	4b35      	ldr	r3, [pc, #212]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4934      	ldr	r1, [pc, #208]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001ba0:	1d9a      	adds	r2, r3, #6
 8001ba2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001ba6:	3a01      	subs	r2, #1
 8001ba8:	4931      	ldr	r1, [pc, #196]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001baa:	3306      	adds	r3, #6
 8001bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(alarm.minute[alarm.select] < 0) alarm.minute[alarm.select] = 59;
 8001bb0:	4b2f      	ldr	r3, [pc, #188]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a2e      	ldr	r2, [pc, #184]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bb6:	3306      	adds	r3, #6
 8001bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	da4c      	bge.n	8001c5a <alarm_config_decrease_once+0x102>
 8001bc0:	4b2b      	ldr	r3, [pc, #172]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a2a      	ldr	r2, [pc, #168]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bc6:	3306      	adds	r3, #6
 8001bc8:	213b      	movs	r1, #59	; 0x3b
 8001bca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001bce:	e044      	b.n	8001c5a <alarm_config_decrease_once+0x102>

	case ALARM_HOUR:
		alarm.hour[alarm.select]--;
 8001bd0:	4b27      	ldr	r3, [pc, #156]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4926      	ldr	r1, [pc, #152]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bd6:	0093      	lsls	r3, r2, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	1e59      	subs	r1, r3, #1
 8001bde:	4824      	ldr	r0, [pc, #144]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001be0:	0093      	lsls	r3, r2, #2
 8001be2:	4403      	add	r3, r0
 8001be4:	6059      	str	r1, [r3, #4]
		if(alarm.hour[alarm.select] < 0) alarm.hour[alarm.select] = 23;
 8001be6:	4b22      	ldr	r3, [pc, #136]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a21      	ldr	r2, [pc, #132]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4413      	add	r3, r2
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	da33      	bge.n	8001c5e <alarm_config_decrease_once+0x106>
 8001bf6:	4b1e      	ldr	r3, [pc, #120]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a1d      	ldr	r2, [pc, #116]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	2217      	movs	r2, #23
 8001c02:	605a      	str	r2, [r3, #4]
		break;
 8001c04:	e02b      	b.n	8001c5e <alarm_config_decrease_once+0x106>

	case REPEAT:
		alarm.repeat[alarm.select] = !alarm.repeat[alarm.select];
 8001c06:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a19      	ldr	r2, [pc, #100]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001c0c:	3310      	adds	r3, #16
 8001c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	bf0c      	ite	eq
 8001c16:	2301      	moveq	r3, #1
 8001c18:	2300      	movne	r3, #0
 8001c1a:	b2da      	uxtb	r2, r3
 8001c1c:	4b14      	ldr	r3, [pc, #80]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4611      	mov	r1, r2
 8001c22:	4a13      	ldr	r2, [pc, #76]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001c24:	3310      	adds	r3, #16
 8001c26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001c2a:	e019      	b.n	8001c60 <alarm_config_decrease_once+0x108>

	case ACTIVATE:
		alarm.activate[alarm.select] = !alarm.activate[alarm.select];
 8001c2c:	4b10      	ldr	r3, [pc, #64]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a0f      	ldr	r2, [pc, #60]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001c32:	330a      	adds	r3, #10
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	bf0c      	ite	eq
 8001c3e:	2301      	moveq	r3, #1
 8001c40:	2300      	movne	r3, #0
 8001c42:	b2da      	uxtb	r2, r3
 8001c44:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4611      	mov	r1, r2
 8001c4a:	4a09      	ldr	r2, [pc, #36]	; (8001c70 <alarm_config_decrease_once+0x118>)
 8001c4c:	330a      	adds	r3, #10
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	6059      	str	r1, [r3, #4]
		break;
 8001c54:	e004      	b.n	8001c60 <alarm_config_decrease_once+0x108>
		break;
 8001c56:	bf00      	nop
 8001c58:	e002      	b.n	8001c60 <alarm_config_decrease_once+0x108>
		break;
 8001c5a:	bf00      	nop
 8001c5c:	e000      	b.n	8001c60 <alarm_config_decrease_once+0x108>
		break;
 8001c5e:	bf00      	nop
	}
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	20000240 	.word	0x20000240
 8001c70:	200000fc 	.word	0x200000fc

08001c74 <alarm_config_increase_continuous_150ms>:

void alarm_config_increase_continuous_150ms()
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 150)
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <alarm_config_increase_continuous_150ms+0x1c>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2b95      	cmp	r3, #149	; 0x95
 8001c7e:	dd04      	ble.n	8001c8a <alarm_config_increase_continuous_150ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8001c80:	4b03      	ldr	r3, [pc, #12]	; (8001c90 <alarm_config_increase_continuous_150ms+0x1c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]
		alarm_config_increase_once();
 8001c86:	f7ff fed9 	bl	8001a3c <alarm_config_increase_once>
	}
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000220 	.word	0x20000220

08001c94 <alarm_config_increase_continuous_20ms>:

void alarm_config_increase_continuous_20ms()
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 20)
 8001c98:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <alarm_config_increase_continuous_20ms+0x1c>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2b13      	cmp	r3, #19
 8001c9e:	dd04      	ble.n	8001caa <alarm_config_increase_continuous_20ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <alarm_config_increase_continuous_20ms+0x1c>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
		alarm_config_increase_once();
 8001ca6:	f7ff fec9 	bl	8001a3c <alarm_config_increase_once>
	}
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000220 	.word	0x20000220

08001cb4 <alarm_config_decrease_continuous_150ms>:

void alarm_config_decrease_continuous_150ms()
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 150)
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <alarm_config_decrease_continuous_150ms+0x1c>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	2b95      	cmp	r3, #149	; 0x95
 8001cbe:	dd04      	ble.n	8001cca <alarm_config_decrease_continuous_150ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	; (8001cd0 <alarm_config_decrease_continuous_150ms+0x1c>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
		alarm_config_decrease_once();
 8001cc6:	f7ff ff47 	bl	8001b58 <alarm_config_decrease_once>
	}
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000230 	.word	0x20000230

08001cd4 <alarm_config_decrease_continuous_20ms>:

void alarm_config_decrease_continuous_20ms()
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 20)
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <alarm_config_decrease_continuous_20ms+0x1c>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	2b13      	cmp	r3, #19
 8001cde:	dd04      	ble.n	8001cea <alarm_config_decrease_continuous_20ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8001ce0:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <alarm_config_decrease_continuous_20ms+0x1c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	609a      	str	r2, [r3, #8]
		alarm_config_decrease_once();
 8001ce6:	f7ff ff37 	bl	8001b58 <alarm_config_decrease_once>
	}
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000230 	.word	0x20000230

08001cf4 <button1_start>:
extern Lap lap;
extern void change_system_mode(System_Mode);

// Start
void button1_start()
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 8001cf8:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001cfc:	201e      	movs	r0, #30
 8001cfe:	f000 fd3d 	bl	800277c <beep_buzzer>

	button1.hold_milisecond = 0;
 8001d02:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <button1_start+0x38>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	605a      	str	r2, [r3, #4]
	button1.state = MEASURE_HOLD;
 8001d08:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <button1_start+0x38>)
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	731a      	strb	r2, [r3, #12]
	button1_measure_hold();
 8001d0e:	f000 f813 	bl	8001d38 <button1_measure_hold>

	switch(system.mode)
 8001d12:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <button1_start+0x3c>)
 8001d14:	791b      	ldrb	r3, [r3, #4]
 8001d16:	2b05      	cmp	r3, #5
 8001d18:	d105      	bne.n	8001d26 <button1_start+0x32>
	{
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
 8001d1a:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <button1_start+0x40>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f001 fd9c 	bl	800385c <change_system_mode>
		break;
 8001d24:	bf00      	nop
	}
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000200 	.word	0x20000200
 8001d30:	20000000 	.word	0x20000000
 8001d34:	20000008 	.word	0x20000008

08001d38 <button1_measure_hold>:

void button1_measure_hold()
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
	// measure
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8001d3c:	4b2a      	ldr	r3, [pc, #168]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001d44:	dc03      	bgt.n	8001d4e <button1_measure_hold+0x16>
	{
		                                               button1.state = SHORT_HOLD;
 8001d46:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d48:	2202      	movs	r2, #2
 8001d4a:	731a      	strb	r2, [r3, #12]
 8001d4c:	e024      	b.n	8001d98 <button1_measure_hold+0x60>
	}
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8001d4e:	4b26      	ldr	r3, [pc, #152]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001d56:	4293      	cmp	r3, r2
 8001d58:	dc0f      	bgt.n	8001d7a <button1_measure_hold+0x42>
	{
		if(button1.state == SHORT_HOLD)                button1.state = SHORT_MID_THRESHOLD;
 8001d5a:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d5c:	7b1b      	ldrb	r3, [r3, #12]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d103      	bne.n	8001d6a <button1_measure_hold+0x32>
 8001d62:	4b21      	ldr	r3, [pc, #132]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d64:	2203      	movs	r2, #3
 8001d66:	731a      	strb	r2, [r3, #12]
 8001d68:	e016      	b.n	8001d98 <button1_measure_hold+0x60>
		else if(button1.state == SHORT_MID_THRESHOLD)  button1.state = MID_HOLD;
 8001d6a:	4b1f      	ldr	r3, [pc, #124]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d6c:	7b1b      	ldrb	r3, [r3, #12]
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d112      	bne.n	8001d98 <button1_measure_hold+0x60>
 8001d72:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d74:	2204      	movs	r2, #4
 8001d76:	731a      	strb	r2, [r3, #12]
 8001d78:	e00e      	b.n	8001d98 <button1_measure_hold+0x60>
	}
	else
	{
		if(button1.state == MID_HOLD)                  button1.state = MID_LONG_THRESHOLD;
 8001d7a:	4b1b      	ldr	r3, [pc, #108]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d7c:	7b1b      	ldrb	r3, [r3, #12]
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	d103      	bne.n	8001d8a <button1_measure_hold+0x52>
 8001d82:	4b19      	ldr	r3, [pc, #100]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d84:	2205      	movs	r2, #5
 8001d86:	731a      	strb	r2, [r3, #12]
 8001d88:	e006      	b.n	8001d98 <button1_measure_hold+0x60>
		else if(button1.state == MID_LONG_THRESHOLD)   button1.state = LONG_HOLD;
 8001d8a:	4b17      	ldr	r3, [pc, #92]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d8c:	7b1b      	ldrb	r3, [r3, #12]
 8001d8e:	2b05      	cmp	r3, #5
 8001d90:	d102      	bne.n	8001d98 <button1_measure_hold+0x60>
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <button1_measure_hold+0xb0>)
 8001d94:	2206      	movs	r2, #6
 8001d96:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 8001d98:	4b14      	ldr	r3, [pc, #80]	; (8001dec <button1_measure_hold+0xb4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]

	switch(button1.state)
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <button1_measure_hold+0xb0>)
 8001da0:	7b1b      	ldrb	r3, [r3, #12]
 8001da2:	3b02      	subs	r3, #2
 8001da4:	2b04      	cmp	r3, #4
 8001da6:	d81c      	bhi.n	8001de2 <button1_measure_hold+0xaa>
 8001da8:	a201      	add	r2, pc, #4	; (adr r2, 8001db0 <button1_measure_hold+0x78>)
 8001daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dae:	bf00      	nop
 8001db0:	08001dc5 	.word	0x08001dc5
 8001db4:	08001dcb 	.word	0x08001dcb
 8001db8:	08001dd1 	.word	0x08001dd1
 8001dbc:	08001dd7 	.word	0x08001dd7
 8001dc0:	08001ddd 	.word	0x08001ddd
	{
	case SHORT_HOLD:          button1_short_hold();          break;
 8001dc4:	f000 f814 	bl	8001df0 <button1_short_hold>
 8001dc8:	e00b      	b.n	8001de2 <button1_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button1_short_mid_threshold(); break;
 8001dca:	f000 f819 	bl	8001e00 <button1_short_mid_threshold>
 8001dce:	e008      	b.n	8001de2 <button1_measure_hold+0xaa>
	case MID_HOLD:            button1_mid_hold();            break;
 8001dd0:	f000 f846 	bl	8001e60 <button1_mid_hold>
 8001dd4:	e005      	b.n	8001de2 <button1_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button1_mid_long_threshold();  break;
 8001dd6:	f000 f84a 	bl	8001e6e <button1_mid_long_threshold>
 8001dda:	e002      	b.n	8001de2 <button1_measure_hold+0xaa>
	case LONG_HOLD:           button1_long_hold();           break;
 8001ddc:	f000 f850 	bl	8001e80 <button1_long_hold>
 8001de0:	bf00      	nop
	}
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000200 	.word	0x20000200
 8001dec:	20000000 	.word	0x20000000

08001df0 <button1_short_hold>:

void button1_short_hold()
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0

}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
	...

08001e00 <button1_short_mid_threshold>:

void button1_short_mid_threshold()
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8001e04:	f242 7110 	movw	r1, #10000	; 0x2710
 8001e08:	201e      	movs	r0, #30
 8001e0a:	f000 fcb7 	bl	800277c <beep_buzzer>

	switch(system.mode)
 8001e0e:	4b13      	ldr	r3, [pc, #76]	; (8001e5c <button1_short_mid_threshold+0x5c>)
 8001e10:	791b      	ldrb	r3, [r3, #4]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	2b03      	cmp	r3, #3
 8001e16:	d81f      	bhi.n	8001e58 <button1_short_mid_threshold+0x58>
 8001e18:	a201      	add	r2, pc, #4	; (adr r2, 8001e20 <button1_short_mid_threshold+0x20>)
 8001e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e1e:	bf00      	nop
 8001e20:	08001e31 	.word	0x08001e31
 8001e24:	08001e3d 	.word	0x08001e3d
 8001e28:	08001e45 	.word	0x08001e45
 8001e2c:	08001e51 	.word	0x08001e51
	{
	case CLOCK:
		change_system_mode(CLOCK_CONFIG);
 8001e30:	2002      	movs	r0, #2
 8001e32:	f001 fd13 	bl	800385c <change_system_mode>
		init_clock_config();
 8001e36:	f000 fec9 	bl	8002bcc <init_clock_config>
		break;
 8001e3a:	e00d      	b.n	8001e58 <button1_short_mid_threshold+0x58>

	case CLOCK_CONFIG:
		change_system_mode(CLOCK);
 8001e3c:	2001      	movs	r0, #1
 8001e3e:	f001 fd0d 	bl	800385c <change_system_mode>
		break;
 8001e42:	e009      	b.n	8001e58 <button1_short_mid_threshold+0x58>

	case ALARM:
		change_system_mode(ALARM_CONFIG);
 8001e44:	2004      	movs	r0, #4
 8001e46:	f001 fd09 	bl	800385c <change_system_mode>
		init_alarm_config();
 8001e4a:	f7ff fcd3 	bl	80017f4 <init_alarm_config>
		break;
 8001e4e:	e003      	b.n	8001e58 <button1_short_mid_threshold+0x58>

	case ALARM_CONFIG:
		change_system_mode(ALARM);
 8001e50:	2003      	movs	r0, #3
 8001e52:	f001 fd03 	bl	800385c <change_system_mode>
		break;
 8001e56:	bf00      	nop
	}
}
 8001e58:	bf00      	nop
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20000000 	.word	0x20000000

08001e60 <button1_mid_hold>:

void button1_mid_hold()
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0

}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <button1_mid_long_threshold>:

void button1_mid_long_threshold()
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8001e72:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8001e76:	201e      	movs	r0, #30
 8001e78:	f000 fc80 	bl	800277c <beep_buzzer>
}
 8001e7c:	bf00      	nop
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <button1_long_hold>:

void button1_long_hold()
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0

}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
	...

08001e90 <button1_finish>:

// Finish
void button1_finish()
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 8001e94:	4b05      	ldr	r3, [pc, #20]	; (8001eac <button1_finish+0x1c>)
 8001e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <button1_finish+0x14>
 8001e9c:	4b03      	ldr	r3, [pc, #12]	; (8001eac <button1_finish+0x1c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	655a      	str	r2, [r3, #84]	; 0x54
	else button1_measure_release();
}
 8001ea2:	e001      	b.n	8001ea8 <button1_finish+0x18>
	else button1_measure_release();
 8001ea4:	f000 f804 	bl	8001eb0 <button1_measure_release>
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200000fc 	.word	0x200000fc

08001eb0 <button1_measure_release>:

void button1_measure_release()
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
	// measure
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button1.state = SHORT_RELEASE;
 8001eb4:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <button1_measure_release+0x5c>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001ebc:	dc03      	bgt.n	8001ec6 <button1_measure_release+0x16>
 8001ebe:	4b13      	ldr	r3, [pc, #76]	; (8001f0c <button1_measure_release+0x5c>)
 8001ec0:	2208      	movs	r2, #8
 8001ec2:	731a      	strb	r2, [r3, #12]
 8001ec4:	e00c      	b.n	8001ee0 <button1_measure_release+0x30>
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button1.state = MID_RELEASE;
 8001ec6:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <button1_measure_release+0x5c>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	dc03      	bgt.n	8001eda <button1_measure_release+0x2a>
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <button1_measure_release+0x5c>)
 8001ed4:	2209      	movs	r2, #9
 8001ed6:	731a      	strb	r2, [r3, #12]
 8001ed8:	e002      	b.n	8001ee0 <button1_measure_release+0x30>
	else                                                         button1.state = LONG_RELEASE;
 8001eda:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <button1_measure_release+0x5c>)
 8001edc:	220a      	movs	r2, #10
 8001ede:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button1.state)
 8001ee0:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <button1_measure_release+0x5c>)
 8001ee2:	7b1b      	ldrb	r3, [r3, #12]
 8001ee4:	2b0a      	cmp	r3, #10
 8001ee6:	d00c      	beq.n	8001f02 <button1_measure_release+0x52>
 8001ee8:	2b0a      	cmp	r3, #10
 8001eea:	dc0d      	bgt.n	8001f08 <button1_measure_release+0x58>
 8001eec:	2b08      	cmp	r3, #8
 8001eee:	d002      	beq.n	8001ef6 <button1_measure_release+0x46>
 8001ef0:	2b09      	cmp	r3, #9
 8001ef2:	d003      	beq.n	8001efc <button1_measure_release+0x4c>
	{
	case SHORT_RELEASE: button1_short_release(); break;
	case MID_RELEASE:   button1_mid_release();   break;
	case LONG_RELEASE:  button1_long_release();  break;
	}
}
 8001ef4:	e008      	b.n	8001f08 <button1_measure_release+0x58>
	case SHORT_RELEASE: button1_short_release(); break;
 8001ef6:	f000 f80b 	bl	8001f10 <button1_short_release>
 8001efa:	e005      	b.n	8001f08 <button1_measure_release+0x58>
	case MID_RELEASE:   button1_mid_release();   break;
 8001efc:	f000 f830 	bl	8001f60 <button1_mid_release>
 8001f00:	e002      	b.n	8001f08 <button1_measure_release+0x58>
	case LONG_RELEASE:  button1_long_release();  break;
 8001f02:	f000 f834 	bl	8001f6e <button1_long_release>
 8001f06:	bf00      	nop
}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20000200 	.word	0x20000200

08001f10 <button1_short_release>:

void button1_short_release()
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
	switch(system.mode)
 8001f14:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <button1_short_release+0x48>)
 8001f16:	791b      	ldrb	r3, [r3, #4]
 8001f18:	2b03      	cmp	r3, #3
 8001f1a:	d00b      	beq.n	8001f34 <button1_short_release+0x24>
 8001f1c:	2b03      	cmp	r3, #3
 8001f1e:	dc19      	bgt.n	8001f54 <button1_short_release+0x44>
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d011      	beq.n	8001f48 <button1_short_release+0x38>
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d115      	bne.n	8001f54 <button1_short_release+0x44>
	{
	case CLOCK:
		init_alarm();
 8001f28:	f7ff fa76 	bl	8001418 <init_alarm>
		change_system_mode(ALARM);
 8001f2c:	2003      	movs	r0, #3
 8001f2e:	f001 fc95 	bl	800385c <change_system_mode>
		break;
 8001f32:	e00f      	b.n	8001f54 <button1_short_release+0x44>
	case ALARM:
		init_stopwatch();
 8001f34:	f001 fd24 	bl	8003980 <init_stopwatch>
		change_system_mode(STOPWATCH);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f001 fc8f 	bl	800385c <change_system_mode>

		lap.state = INIT;
 8001f3e:	4b07      	ldr	r3, [pc, #28]	; (8001f5c <button1_short_release+0x4c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
		break;
 8001f46:	e005      	b.n	8001f54 <button1_short_release+0x44>
	case STOPWATCH:
		init_clock();
 8001f48:	f000 fc72 	bl	8002830 <init_clock>
		change_system_mode(CLOCK);
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	f001 fc85 	bl	800385c <change_system_mode>
		break;
 8001f52:	bf00      	nop
	}
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	2000000c 	.word	0x2000000c

08001f60 <button1_mid_release>:

void button1_mid_release()
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0

}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <button1_long_release>:

void button1_long_release()
{
 8001f6e:	b480      	push	{r7}
 8001f70:	af00      	add	r7, sp, #0

}
 8001f72:	bf00      	nop
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <button2_start>:
extern Lap lap;
extern void change_system_mode(System_Mode);

// Start
void button2_start()
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 8001f80:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001f84:	201e      	movs	r0, #30
 8001f86:	f000 fbf9 	bl	800277c <beep_buzzer>

	button2.hold_milisecond = 0;
 8001f8a:	4b20      	ldr	r3, [pc, #128]	; (800200c <button2_start+0x90>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	605a      	str	r2, [r3, #4]
	button2.state = MEASURE_HOLD;
 8001f90:	4b1e      	ldr	r3, [pc, #120]	; (800200c <button2_start+0x90>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	731a      	strb	r2, [r3, #12]
	button2_measure_hold();
 8001f96:	f000 f841 	bl	800201c <button2_measure_hold>

	switch(system.mode)
 8001f9a:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <button2_start+0x94>)
 8001f9c:	791b      	ldrb	r3, [r3, #4]
 8001f9e:	2b05      	cmp	r3, #5
 8001fa0:	d832      	bhi.n	8002008 <button2_start+0x8c>
 8001fa2:	a201      	add	r2, pc, #4	; (adr r2, 8001fa8 <button2_start+0x2c>)
 8001fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa8:	08001fd9 	.word	0x08001fd9
 8001fac:	08002009 	.word	0x08002009
 8001fb0:	08001fc1 	.word	0x08001fc1
 8001fb4:	08002009 	.word	0x08002009
 8001fb8:	08001fc7 	.word	0x08001fc7
 8001fbc:	08001fcd 	.word	0x08001fcd
	{
	case CLOCK_CONFIG:
		clock_config_next_item();
 8001fc0:	f000 feb6 	bl	8002d30 <clock_config_next_item>
		break;
 8001fc4:	e020      	b.n	8002008 <button2_start+0x8c>
	case ALARM_CONFIG:
		alarm_config_next_item();
 8001fc6:	f7ff fd09 	bl	80019dc <alarm_config_next_item>
		break;
 8001fca:	e01d      	b.n	8002008 <button2_start+0x8c>
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <button2_start+0x98>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f001 fc43 	bl	800385c <change_system_mode>
		break;
 8001fd6:	e017      	b.n	8002008 <button2_start+0x8c>
	case STOPWATCH:
		if(stopwatch.state == STOPPED)      stopwatch.state = RUNNING;
 8001fd8:	4b0f      	ldr	r3, [pc, #60]	; (8002018 <button2_start+0x9c>)
 8001fda:	7d1b      	ldrb	r3, [r3, #20]
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d103      	bne.n	8001fe8 <button2_start+0x6c>
 8001fe0:	4b0d      	ldr	r3, [pc, #52]	; (8002018 <button2_start+0x9c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	751a      	strb	r2, [r3, #20]
		else if(stopwatch.state == RUNNING) stopwatch.state = PAUSED;
		else if(stopwatch.state == PAUSED)  stopwatch.state = RUNNING;

		break;
 8001fe6:	e00e      	b.n	8002006 <button2_start+0x8a>
		else if(stopwatch.state == RUNNING) stopwatch.state = PAUSED;
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <button2_start+0x9c>)
 8001fea:	7d1b      	ldrb	r3, [r3, #20]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d103      	bne.n	8001ff8 <button2_start+0x7c>
 8001ff0:	4b09      	ldr	r3, [pc, #36]	; (8002018 <button2_start+0x9c>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	751a      	strb	r2, [r3, #20]
		break;
 8001ff6:	e006      	b.n	8002006 <button2_start+0x8a>
		else if(stopwatch.state == PAUSED)  stopwatch.state = RUNNING;
 8001ff8:	4b07      	ldr	r3, [pc, #28]	; (8002018 <button2_start+0x9c>)
 8001ffa:	7d1b      	ldrb	r3, [r3, #20]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d102      	bne.n	8002006 <button2_start+0x8a>
 8002000:	4b05      	ldr	r3, [pc, #20]	; (8002018 <button2_start+0x9c>)
 8002002:	2200      	movs	r2, #0
 8002004:	751a      	strb	r2, [r3, #20]
		break;
 8002006:	bf00      	nop
	}
}
 8002008:	bf00      	nop
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20000210 	.word	0x20000210
 8002010:	20000000 	.word	0x20000000
 8002014:	20000008 	.word	0x20000008
 8002018:	200000a8 	.word	0x200000a8

0800201c <button2_measure_hold>:

void button2_measure_hold()
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
	// measure
	if(button2.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8002020:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <button2_measure_hold+0xb0>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002028:	dc03      	bgt.n	8002032 <button2_measure_hold+0x16>
	{
		                                               button2.state = SHORT_HOLD;
 800202a:	4b28      	ldr	r3, [pc, #160]	; (80020cc <button2_measure_hold+0xb0>)
 800202c:	2202      	movs	r2, #2
 800202e:	731a      	strb	r2, [r3, #12]
 8002030:	e024      	b.n	800207c <button2_measure_hold+0x60>
	}
	else if(button2.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8002032:	4b26      	ldr	r3, [pc, #152]	; (80020cc <button2_measure_hold+0xb0>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800203a:	4293      	cmp	r3, r2
 800203c:	dc0f      	bgt.n	800205e <button2_measure_hold+0x42>
	{
		if(button2.state == SHORT_HOLD)                button2.state = SHORT_MID_THRESHOLD;
 800203e:	4b23      	ldr	r3, [pc, #140]	; (80020cc <button2_measure_hold+0xb0>)
 8002040:	7b1b      	ldrb	r3, [r3, #12]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d103      	bne.n	800204e <button2_measure_hold+0x32>
 8002046:	4b21      	ldr	r3, [pc, #132]	; (80020cc <button2_measure_hold+0xb0>)
 8002048:	2203      	movs	r2, #3
 800204a:	731a      	strb	r2, [r3, #12]
 800204c:	e016      	b.n	800207c <button2_measure_hold+0x60>
		else if(button2.state == SHORT_MID_THRESHOLD)  button2.state = MID_HOLD;
 800204e:	4b1f      	ldr	r3, [pc, #124]	; (80020cc <button2_measure_hold+0xb0>)
 8002050:	7b1b      	ldrb	r3, [r3, #12]
 8002052:	2b03      	cmp	r3, #3
 8002054:	d112      	bne.n	800207c <button2_measure_hold+0x60>
 8002056:	4b1d      	ldr	r3, [pc, #116]	; (80020cc <button2_measure_hold+0xb0>)
 8002058:	2204      	movs	r2, #4
 800205a:	731a      	strb	r2, [r3, #12]
 800205c:	e00e      	b.n	800207c <button2_measure_hold+0x60>
	}
	else
	{
		if(button2.state == MID_HOLD)                  button2.state = MID_LONG_THRESHOLD;
 800205e:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <button2_measure_hold+0xb0>)
 8002060:	7b1b      	ldrb	r3, [r3, #12]
 8002062:	2b04      	cmp	r3, #4
 8002064:	d103      	bne.n	800206e <button2_measure_hold+0x52>
 8002066:	4b19      	ldr	r3, [pc, #100]	; (80020cc <button2_measure_hold+0xb0>)
 8002068:	2205      	movs	r2, #5
 800206a:	731a      	strb	r2, [r3, #12]
 800206c:	e006      	b.n	800207c <button2_measure_hold+0x60>
		else if(button2.state == MID_LONG_THRESHOLD)   button2.state = LONG_HOLD;
 800206e:	4b17      	ldr	r3, [pc, #92]	; (80020cc <button2_measure_hold+0xb0>)
 8002070:	7b1b      	ldrb	r3, [r3, #12]
 8002072:	2b05      	cmp	r3, #5
 8002074:	d102      	bne.n	800207c <button2_measure_hold+0x60>
 8002076:	4b15      	ldr	r3, [pc, #84]	; (80020cc <button2_measure_hold+0xb0>)
 8002078:	2206      	movs	r2, #6
 800207a:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <button2_measure_hold+0xb4>)
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]

	switch(button2.state)
 8002082:	4b12      	ldr	r3, [pc, #72]	; (80020cc <button2_measure_hold+0xb0>)
 8002084:	7b1b      	ldrb	r3, [r3, #12]
 8002086:	3b02      	subs	r3, #2
 8002088:	2b04      	cmp	r3, #4
 800208a:	d81c      	bhi.n	80020c6 <button2_measure_hold+0xaa>
 800208c:	a201      	add	r2, pc, #4	; (adr r2, 8002094 <button2_measure_hold+0x78>)
 800208e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002092:	bf00      	nop
 8002094:	080020a9 	.word	0x080020a9
 8002098:	080020af 	.word	0x080020af
 800209c:	080020b5 	.word	0x080020b5
 80020a0:	080020bb 	.word	0x080020bb
 80020a4:	080020c1 	.word	0x080020c1
	{
	case SHORT_HOLD:          button2_short_hold();          break;
 80020a8:	f000 f814 	bl	80020d4 <button2_short_hold>
 80020ac:	e00b      	b.n	80020c6 <button2_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button2_short_mid_threshold(); break;
 80020ae:	f000 f818 	bl	80020e2 <button2_short_mid_threshold>
 80020b2:	e008      	b.n	80020c6 <button2_measure_hold+0xaa>
	case MID_HOLD:            button2_mid_hold();            break;
 80020b4:	f000 f81e 	bl	80020f4 <button2_mid_hold>
 80020b8:	e005      	b.n	80020c6 <button2_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button2_mid_long_threshold();  break;
 80020ba:	f000 f822 	bl	8002102 <button2_mid_long_threshold>
 80020be:	e002      	b.n	80020c6 <button2_measure_hold+0xaa>
	case LONG_HOLD:           button2_long_hold();           break;
 80020c0:	f000 f828 	bl	8002114 <button2_long_hold>
 80020c4:	bf00      	nop
	}
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20000210 	.word	0x20000210
 80020d0:	20000000 	.word	0x20000000

080020d4 <button2_short_hold>:

void button2_short_hold()
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0

}
 80020d8:	bf00      	nop
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <button2_short_mid_threshold>:

void button2_short_mid_threshold()
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 80020e6:	f242 7110 	movw	r1, #10000	; 0x2710
 80020ea:	201e      	movs	r0, #30
 80020ec:	f000 fb46 	bl	800277c <beep_buzzer>
}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <button2_mid_hold>:

void button2_mid_hold()
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <button2_mid_long_threshold>:

void button2_mid_long_threshold()
{
 8002102:	b580      	push	{r7, lr}
 8002104:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8002106:	f641 514c 	movw	r1, #7500	; 0x1d4c
 800210a:	201e      	movs	r0, #30
 800210c:	f000 fb36 	bl	800277c <beep_buzzer>
}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}

08002114 <button2_long_hold>:

void button2_long_hold()
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0

}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <button2_finish>:

// Finish
void button2_finish()
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 8002128:	4b05      	ldr	r3, [pc, #20]	; (8002140 <button2_finish+0x1c>)
 800212a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800212c:	2b00      	cmp	r3, #0
 800212e:	d003      	beq.n	8002138 <button2_finish+0x14>
 8002130:	4b03      	ldr	r3, [pc, #12]	; (8002140 <button2_finish+0x1c>)
 8002132:	2200      	movs	r2, #0
 8002134:	655a      	str	r2, [r3, #84]	; 0x54
	else button2_measure_release();
}
 8002136:	e001      	b.n	800213c <button2_finish+0x18>
	else button2_measure_release();
 8002138:	f000 f804 	bl	8002144 <button2_measure_release>
}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}
 8002140:	200000fc 	.word	0x200000fc

08002144 <button2_measure_release>:

void button2_measure_release()
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
	// measure
	if(button2.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button2.state = SHORT_RELEASE;
 8002148:	4b15      	ldr	r3, [pc, #84]	; (80021a0 <button2_measure_release+0x5c>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002150:	dc03      	bgt.n	800215a <button2_measure_release+0x16>
 8002152:	4b13      	ldr	r3, [pc, #76]	; (80021a0 <button2_measure_release+0x5c>)
 8002154:	2208      	movs	r2, #8
 8002156:	731a      	strb	r2, [r3, #12]
 8002158:	e00c      	b.n	8002174 <button2_measure_release+0x30>
	else if(button2.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button2.state = MID_RELEASE;
 800215a:	4b11      	ldr	r3, [pc, #68]	; (80021a0 <button2_measure_release+0x5c>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002162:	4293      	cmp	r3, r2
 8002164:	dc03      	bgt.n	800216e <button2_measure_release+0x2a>
 8002166:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <button2_measure_release+0x5c>)
 8002168:	2209      	movs	r2, #9
 800216a:	731a      	strb	r2, [r3, #12]
 800216c:	e002      	b.n	8002174 <button2_measure_release+0x30>
	else                                                         button2.state = LONG_RELEASE;
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <button2_measure_release+0x5c>)
 8002170:	220a      	movs	r2, #10
 8002172:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button2.state)
 8002174:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <button2_measure_release+0x5c>)
 8002176:	7b1b      	ldrb	r3, [r3, #12]
 8002178:	2b0a      	cmp	r3, #10
 800217a:	d00c      	beq.n	8002196 <button2_measure_release+0x52>
 800217c:	2b0a      	cmp	r3, #10
 800217e:	dc0d      	bgt.n	800219c <button2_measure_release+0x58>
 8002180:	2b08      	cmp	r3, #8
 8002182:	d002      	beq.n	800218a <button2_measure_release+0x46>
 8002184:	2b09      	cmp	r3, #9
 8002186:	d003      	beq.n	8002190 <button2_measure_release+0x4c>
	{
	case SHORT_RELEASE: button2_short_release(); break;
	case MID_RELEASE:   button2_mid_release();   break;
	case LONG_RELEASE:  button2_long_release();  break;
	}
}
 8002188:	e008      	b.n	800219c <button2_measure_release+0x58>
	case SHORT_RELEASE: button2_short_release(); break;
 800218a:	f000 f80b 	bl	80021a4 <button2_short_release>
 800218e:	e005      	b.n	800219c <button2_measure_release+0x58>
	case MID_RELEASE:   button2_mid_release();   break;
 8002190:	f000 f826 	bl	80021e0 <button2_mid_release>
 8002194:	e002      	b.n	800219c <button2_measure_release+0x58>
	case LONG_RELEASE:  button2_long_release();  break;
 8002196:	f000 f82a 	bl	80021ee <button2_long_release>
 800219a:	bf00      	nop
}
 800219c:	bf00      	nop
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000210 	.word	0x20000210

080021a4 <button2_short_release>:

void button2_short_release()
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	switch(system.mode)
 80021a8:	4b0b      	ldr	r3, [pc, #44]	; (80021d8 <button2_short_release+0x34>)
 80021aa:	791b      	ldrb	r3, [r3, #4]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d002      	beq.n	80021b6 <button2_short_release+0x12>
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d00b      	beq.n	80021cc <button2_short_release+0x28>
		break;
	case ALARM:
		next_alarm();
		break;
	}
}
 80021b4:	e00d      	b.n	80021d2 <button2_short_release+0x2e>
		buzzer.config = !buzzer.config;
 80021b6:	4b09      	ldr	r3, [pc, #36]	; (80021dc <button2_short_release+0x38>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	bf0c      	ite	eq
 80021be:	2301      	moveq	r3, #1
 80021c0:	2300      	movne	r3, #0
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b05      	ldr	r3, [pc, #20]	; (80021dc <button2_short_release+0x38>)
 80021c8:	609a      	str	r2, [r3, #8]
		break;
 80021ca:	e002      	b.n	80021d2 <button2_short_release+0x2e>
		next_alarm();
 80021cc:	f7ff f9d6 	bl	800157c <next_alarm>
		break;
 80021d0:	bf00      	nop
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000000 	.word	0x20000000
 80021dc:	200000c0 	.word	0x200000c0

080021e0 <button2_mid_release>:

void button2_mid_release()
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0

}
 80021e4:	bf00      	nop
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <button2_long_release>:

void button2_long_release()
{
 80021ee:	b480      	push	{r7}
 80021f0:	af00      	add	r7, sp, #0

}
 80021f2:	bf00      	nop
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <button3_start>:
extern Lap lap;
extern void change_system_mode(System_Mode);

// Start
void button3_start()
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 8002200:	f643 2198 	movw	r1, #15000	; 0x3a98
 8002204:	201e      	movs	r0, #30
 8002206:	f000 fab9 	bl	800277c <beep_buzzer>

	button3.hold_milisecond = 0;
 800220a:	4b20      	ldr	r3, [pc, #128]	; (800228c <button3_start+0x90>)
 800220c:	2200      	movs	r2, #0
 800220e:	605a      	str	r2, [r3, #4]
	button3.state = MEASURE_HOLD;
 8002210:	4b1e      	ldr	r3, [pc, #120]	; (800228c <button3_start+0x90>)
 8002212:	2201      	movs	r2, #1
 8002214:	731a      	strb	r2, [r3, #12]
	button3_measure_hold();
 8002216:	f000 f843 	bl	80022a0 <button3_measure_hold>

	switch(system.mode)
 800221a:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <button3_start+0x94>)
 800221c:	791b      	ldrb	r3, [r3, #4]
 800221e:	2b05      	cmp	r3, #5
 8002220:	d831      	bhi.n	8002286 <button3_start+0x8a>
 8002222:	a201      	add	r2, pc, #4	; (adr r2, 8002228 <button3_start+0x2c>)
 8002224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002228:	08002259 	.word	0x08002259
 800222c:	08002287 	.word	0x08002287
 8002230:	08002241 	.word	0x08002241
 8002234:	08002287 	.word	0x08002287
 8002238:	08002247 	.word	0x08002247
 800223c:	0800224d 	.word	0x0800224d
	{
	case CLOCK_CONFIG:
		clock_config_increase_once();
 8002240:	f000 fdac 	bl	8002d9c <clock_config_increase_once>
		break;
 8002244:	e01f      	b.n	8002286 <button3_start+0x8a>
	case ALARM_CONFIG:
		alarm_config_increase_once();
 8002246:	f7ff fbf9 	bl	8001a3c <alarm_config_increase_once>
		break;
 800224a:	e01c      	b.n	8002286 <button3_start+0x8a>
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
 800224c:	4b11      	ldr	r3, [pc, #68]	; (8002294 <button3_start+0x98>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	4618      	mov	r0, r3
 8002252:	f001 fb03 	bl	800385c <change_system_mode>
		break;
 8002256:	e016      	b.n	8002286 <button3_start+0x8a>
	case STOPWATCH:
		if(stopwatch.state == PAUSED)
 8002258:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <button3_start+0x9c>)
 800225a:	7d1b      	ldrb	r3, [r3, #20]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d109      	bne.n	8002274 <button3_start+0x78>
		{
			clear_stopwatch();
 8002260:	f001 fc04 	bl	8003a6c <clear_stopwatch>
			lap.state = CLEAR;
 8002264:	4b0d      	ldr	r3, [pc, #52]	; (800229c <button3_start+0xa0>)
 8002266:	2204      	movs	r2, #4
 8002268:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
			stopwatch.state = STOPPED;
 800226c:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <button3_start+0x9c>)
 800226e:	2202      	movs	r2, #2
 8002270:	751a      	strb	r2, [r3, #20]
		}
		else if(stopwatch.state == RUNNING)
			lap.state = SAVE;

		break;
 8002272:	e007      	b.n	8002284 <button3_start+0x88>
		else if(stopwatch.state == RUNNING)
 8002274:	4b08      	ldr	r3, [pc, #32]	; (8002298 <button3_start+0x9c>)
 8002276:	7d1b      	ldrb	r3, [r3, #20]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d103      	bne.n	8002284 <button3_start+0x88>
			lap.state = SAVE;
 800227c:	4b07      	ldr	r3, [pc, #28]	; (800229c <button3_start+0xa0>)
 800227e:	2202      	movs	r2, #2
 8002280:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
		break;
 8002284:	bf00      	nop
	}
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000220 	.word	0x20000220
 8002290:	20000000 	.word	0x20000000
 8002294:	20000008 	.word	0x20000008
 8002298:	200000a8 	.word	0x200000a8
 800229c:	2000000c 	.word	0x2000000c

080022a0 <button3_measure_hold>:

void button3_measure_hold()
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	// measure
	if(button3.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 80022a4:	4b2a      	ldr	r3, [pc, #168]	; (8002350 <button3_measure_hold+0xb0>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80022ac:	dc03      	bgt.n	80022b6 <button3_measure_hold+0x16>
	{
		                                               button3.state = SHORT_HOLD;
 80022ae:	4b28      	ldr	r3, [pc, #160]	; (8002350 <button3_measure_hold+0xb0>)
 80022b0:	2202      	movs	r2, #2
 80022b2:	731a      	strb	r2, [r3, #12]
 80022b4:	e024      	b.n	8002300 <button3_measure_hold+0x60>
	}
	else if(button3.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 80022b6:	4b26      	ldr	r3, [pc, #152]	; (8002350 <button3_measure_hold+0xb0>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80022be:	4293      	cmp	r3, r2
 80022c0:	dc0f      	bgt.n	80022e2 <button3_measure_hold+0x42>
	{
		if(button3.state == SHORT_HOLD)                button3.state = SHORT_MID_THRESHOLD;
 80022c2:	4b23      	ldr	r3, [pc, #140]	; (8002350 <button3_measure_hold+0xb0>)
 80022c4:	7b1b      	ldrb	r3, [r3, #12]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d103      	bne.n	80022d2 <button3_measure_hold+0x32>
 80022ca:	4b21      	ldr	r3, [pc, #132]	; (8002350 <button3_measure_hold+0xb0>)
 80022cc:	2203      	movs	r2, #3
 80022ce:	731a      	strb	r2, [r3, #12]
 80022d0:	e016      	b.n	8002300 <button3_measure_hold+0x60>
		else if(button3.state == SHORT_MID_THRESHOLD)  button3.state = MID_HOLD;
 80022d2:	4b1f      	ldr	r3, [pc, #124]	; (8002350 <button3_measure_hold+0xb0>)
 80022d4:	7b1b      	ldrb	r3, [r3, #12]
 80022d6:	2b03      	cmp	r3, #3
 80022d8:	d112      	bne.n	8002300 <button3_measure_hold+0x60>
 80022da:	4b1d      	ldr	r3, [pc, #116]	; (8002350 <button3_measure_hold+0xb0>)
 80022dc:	2204      	movs	r2, #4
 80022de:	731a      	strb	r2, [r3, #12]
 80022e0:	e00e      	b.n	8002300 <button3_measure_hold+0x60>
	}
	else
	{
		if(button3.state == MID_HOLD)                  button3.state = MID_LONG_THRESHOLD;
 80022e2:	4b1b      	ldr	r3, [pc, #108]	; (8002350 <button3_measure_hold+0xb0>)
 80022e4:	7b1b      	ldrb	r3, [r3, #12]
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	d103      	bne.n	80022f2 <button3_measure_hold+0x52>
 80022ea:	4b19      	ldr	r3, [pc, #100]	; (8002350 <button3_measure_hold+0xb0>)
 80022ec:	2205      	movs	r2, #5
 80022ee:	731a      	strb	r2, [r3, #12]
 80022f0:	e006      	b.n	8002300 <button3_measure_hold+0x60>
		else if(button3.state == MID_LONG_THRESHOLD)   button3.state = LONG_HOLD;
 80022f2:	4b17      	ldr	r3, [pc, #92]	; (8002350 <button3_measure_hold+0xb0>)
 80022f4:	7b1b      	ldrb	r3, [r3, #12]
 80022f6:	2b05      	cmp	r3, #5
 80022f8:	d102      	bne.n	8002300 <button3_measure_hold+0x60>
 80022fa:	4b15      	ldr	r3, [pc, #84]	; (8002350 <button3_measure_hold+0xb0>)
 80022fc:	2206      	movs	r2, #6
 80022fe:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 8002300:	4b14      	ldr	r3, [pc, #80]	; (8002354 <button3_measure_hold+0xb4>)
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]

	switch(button3.state)
 8002306:	4b12      	ldr	r3, [pc, #72]	; (8002350 <button3_measure_hold+0xb0>)
 8002308:	7b1b      	ldrb	r3, [r3, #12]
 800230a:	3b02      	subs	r3, #2
 800230c:	2b04      	cmp	r3, #4
 800230e:	d81c      	bhi.n	800234a <button3_measure_hold+0xaa>
 8002310:	a201      	add	r2, pc, #4	; (adr r2, 8002318 <button3_measure_hold+0x78>)
 8002312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002316:	bf00      	nop
 8002318:	0800232d 	.word	0x0800232d
 800231c:	08002333 	.word	0x08002333
 8002320:	08002339 	.word	0x08002339
 8002324:	0800233f 	.word	0x0800233f
 8002328:	08002345 	.word	0x08002345
	{
	case SHORT_HOLD:          button3_short_hold();          break;
 800232c:	f000 f814 	bl	8002358 <button3_short_hold>
 8002330:	e00b      	b.n	800234a <button3_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button3_short_mid_threshold(); break;
 8002332:	f000 f818 	bl	8002366 <button3_short_mid_threshold>
 8002336:	e008      	b.n	800234a <button3_measure_hold+0xaa>
	case MID_HOLD:            button3_mid_hold();            break;
 8002338:	f000 f81e 	bl	8002378 <button3_mid_hold>
 800233c:	e005      	b.n	800234a <button3_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button3_mid_long_threshold();  break;
 800233e:	f000 f835 	bl	80023ac <button3_mid_long_threshold>
 8002342:	e002      	b.n	800234a <button3_measure_hold+0xaa>
	case LONG_HOLD:           button3_long_hold();           break;
 8002344:	f000 f83c 	bl	80023c0 <button3_long_hold>
 8002348:	bf00      	nop
	}
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20000220 	.word	0x20000220
 8002354:	20000000 	.word	0x20000000

08002358 <button3_short_hold>:

void button3_short_hold()
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0

}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <button3_short_mid_threshold>:

void button3_short_mid_threshold()
{
 8002366:	b580      	push	{r7, lr}
 8002368:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 800236a:	f242 7110 	movw	r1, #10000	; 0x2710
 800236e:	201e      	movs	r0, #30
 8002370:	f000 fa04 	bl	800277c <beep_buzzer>
}
 8002374:	bf00      	nop
 8002376:	bd80      	pop	{r7, pc}

08002378 <button3_mid_hold>:

void button3_mid_hold()
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
	button3.repeating_milisecond++;
 800237c:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <button3_mid_hold+0x2c>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	3301      	adds	r3, #1
 8002382:	4a08      	ldr	r2, [pc, #32]	; (80023a4 <button3_mid_hold+0x2c>)
 8002384:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 8002386:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <button3_mid_hold+0x30>)
 8002388:	791b      	ldrb	r3, [r3, #4]
 800238a:	2b02      	cmp	r3, #2
 800238c:	d002      	beq.n	8002394 <button3_mid_hold+0x1c>
 800238e:	2b04      	cmp	r3, #4
 8002390:	d003      	beq.n	800239a <button3_mid_hold+0x22>
	{
	case CLOCK_CONFIG: clock_config_increase_continuous_150ms(); break;
	case ALARM_CONFIG: alarm_config_increase_continuous_150ms(); break;
	}
}
 8002392:	e005      	b.n	80023a0 <button3_mid_hold+0x28>
	case CLOCK_CONFIG: clock_config_increase_continuous_150ms(); break;
 8002394:	f000 fde4 	bl	8002f60 <clock_config_increase_continuous_150ms>
 8002398:	e002      	b.n	80023a0 <button3_mid_hold+0x28>
	case ALARM_CONFIG: alarm_config_increase_continuous_150ms(); break;
 800239a:	f7ff fc6b 	bl	8001c74 <alarm_config_increase_continuous_150ms>
 800239e:	bf00      	nop
}
 80023a0:	bf00      	nop
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000220 	.word	0x20000220
 80023a8:	20000000 	.word	0x20000000

080023ac <button3_mid_long_threshold>:

void button3_mid_long_threshold()
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 80023b0:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80023b4:	201e      	movs	r0, #30
 80023b6:	f000 f9e1 	bl	800277c <beep_buzzer>
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <button3_long_hold>:

void button3_long_hold()
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
	button3.repeating_milisecond++;
 80023c4:	4b09      	ldr	r3, [pc, #36]	; (80023ec <button3_long_hold+0x2c>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	3301      	adds	r3, #1
 80023ca:	4a08      	ldr	r2, [pc, #32]	; (80023ec <button3_long_hold+0x2c>)
 80023cc:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 80023ce:	4b08      	ldr	r3, [pc, #32]	; (80023f0 <button3_long_hold+0x30>)
 80023d0:	791b      	ldrb	r3, [r3, #4]
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d002      	beq.n	80023dc <button3_long_hold+0x1c>
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d003      	beq.n	80023e2 <button3_long_hold+0x22>
	{
	case CLOCK_CONFIG: clock_config_increase_continuous_20ms(); break;
	case ALARM_CONFIG: alarm_config_increase_continuous_20ms(); break;
	}
}
 80023da:	e005      	b.n	80023e8 <button3_long_hold+0x28>
	case CLOCK_CONFIG: clock_config_increase_continuous_20ms(); break;
 80023dc:	f000 fdd0 	bl	8002f80 <clock_config_increase_continuous_20ms>
 80023e0:	e002      	b.n	80023e8 <button3_long_hold+0x28>
	case ALARM_CONFIG: alarm_config_increase_continuous_20ms(); break;
 80023e2:	f7ff fc57 	bl	8001c94 <alarm_config_increase_continuous_20ms>
 80023e6:	bf00      	nop
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000220 	.word	0x20000220
 80023f0:	20000000 	.word	0x20000000

080023f4 <button3_finish>:

// Finish
void button3_finish()
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 80023f8:	4b05      	ldr	r3, [pc, #20]	; (8002410 <button3_finish+0x1c>)
 80023fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d003      	beq.n	8002408 <button3_finish+0x14>
 8002400:	4b03      	ldr	r3, [pc, #12]	; (8002410 <button3_finish+0x1c>)
 8002402:	2200      	movs	r2, #0
 8002404:	655a      	str	r2, [r3, #84]	; 0x54
	else button3_measure_release();
}
 8002406:	e001      	b.n	800240c <button3_finish+0x18>
	else button3_measure_release();
 8002408:	f000 f804 	bl	8002414 <button3_measure_release>
}
 800240c:	bf00      	nop
 800240e:	bd80      	pop	{r7, pc}
 8002410:	200000fc 	.word	0x200000fc

08002414 <button3_measure_release>:

void button3_measure_release()
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	// measure
	if(button3.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button3.state = SHORT_RELEASE;
 8002418:	4b15      	ldr	r3, [pc, #84]	; (8002470 <button3_measure_release+0x5c>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002420:	dc03      	bgt.n	800242a <button3_measure_release+0x16>
 8002422:	4b13      	ldr	r3, [pc, #76]	; (8002470 <button3_measure_release+0x5c>)
 8002424:	2208      	movs	r2, #8
 8002426:	731a      	strb	r2, [r3, #12]
 8002428:	e00c      	b.n	8002444 <button3_measure_release+0x30>
	else if(button3.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button3.state = MID_RELEASE;
 800242a:	4b11      	ldr	r3, [pc, #68]	; (8002470 <button3_measure_release+0x5c>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002432:	4293      	cmp	r3, r2
 8002434:	dc03      	bgt.n	800243e <button3_measure_release+0x2a>
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <button3_measure_release+0x5c>)
 8002438:	2209      	movs	r2, #9
 800243a:	731a      	strb	r2, [r3, #12]
 800243c:	e002      	b.n	8002444 <button3_measure_release+0x30>
	else                                                         button3.state = LONG_RELEASE;
 800243e:	4b0c      	ldr	r3, [pc, #48]	; (8002470 <button3_measure_release+0x5c>)
 8002440:	220a      	movs	r2, #10
 8002442:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button3.state)
 8002444:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <button3_measure_release+0x5c>)
 8002446:	7b1b      	ldrb	r3, [r3, #12]
 8002448:	2b0a      	cmp	r3, #10
 800244a:	d00c      	beq.n	8002466 <button3_measure_release+0x52>
 800244c:	2b0a      	cmp	r3, #10
 800244e:	dc0d      	bgt.n	800246c <button3_measure_release+0x58>
 8002450:	2b08      	cmp	r3, #8
 8002452:	d002      	beq.n	800245a <button3_measure_release+0x46>
 8002454:	2b09      	cmp	r3, #9
 8002456:	d003      	beq.n	8002460 <button3_measure_release+0x4c>
	{
	case SHORT_RELEASE: button3_short_release(); break;
	case MID_RELEASE:   button3_mid_release();   break;
	case LONG_RELEASE:  button3_long_release();  break;
	}
}
 8002458:	e008      	b.n	800246c <button3_measure_release+0x58>
	case SHORT_RELEASE: button3_short_release(); break;
 800245a:	f000 f80b 	bl	8002474 <button3_short_release>
 800245e:	e005      	b.n	800246c <button3_measure_release+0x58>
	case MID_RELEASE:   button3_mid_release();   break;
 8002460:	f000 f826 	bl	80024b0 <button3_mid_release>
 8002464:	e002      	b.n	800246c <button3_measure_release+0x58>
	case LONG_RELEASE:  button3_long_release();  break;
 8002466:	f000 f82a 	bl	80024be <button3_long_release>
 800246a:	bf00      	nop
}
 800246c:	bf00      	nop
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20000220 	.word	0x20000220

08002474 <button3_short_release>:

void button3_short_release()
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
	switch(system.mode)
 8002478:	4b0b      	ldr	r3, [pc, #44]	; (80024a8 <button3_short_release+0x34>)
 800247a:	791b      	ldrb	r3, [r3, #4]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d002      	beq.n	8002486 <button3_short_release+0x12>
 8002480:	2b03      	cmp	r3, #3
 8002482:	d00b      	beq.n	800249c <button3_short_release+0x28>
		break;
	case ALARM:
		alarm_enable_disable();
		break;
	}
}
 8002484:	e00d      	b.n	80024a2 <button3_short_release+0x2e>
		clock.mode_24h = !clock.mode_24h;
 8002486:	4b09      	ldr	r3, [pc, #36]	; (80024ac <button3_short_release+0x38>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	2b00      	cmp	r3, #0
 800248c:	bf0c      	ite	eq
 800248e:	2301      	moveq	r3, #1
 8002490:	2300      	movne	r3, #0
 8002492:	b2db      	uxtb	r3, r3
 8002494:	461a      	mov	r2, r3
 8002496:	4b05      	ldr	r3, [pc, #20]	; (80024ac <button3_short_release+0x38>)
 8002498:	609a      	str	r2, [r3, #8]
		break;
 800249a:	e002      	b.n	80024a2 <button3_short_release+0x2e>
		alarm_enable_disable();
 800249c:	f7ff f884 	bl	80015a8 <alarm_enable_disable>
		break;
 80024a0:	bf00      	nop
}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000000 	.word	0x20000000
 80024ac:	200000d0 	.word	0x200000d0

080024b0 <button3_mid_release>:

void button3_mid_release()
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0

}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <button3_long_release>:

void button3_long_release()
{
 80024be:	b480      	push	{r7}
 80024c0:	af00      	add	r7, sp, #0

}
 80024c2:	bf00      	nop
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <button4_start>:
extern Lap lap;
extern void change_system_mode(System_Mode);

// Start
void button4_start()
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 80024d0:	f643 2198 	movw	r1, #15000	; 0x3a98
 80024d4:	201e      	movs	r0, #30
 80024d6:	f000 f951 	bl	800277c <beep_buzzer>

	button4.hold_milisecond = 0;
 80024da:	4b17      	ldr	r3, [pc, #92]	; (8002538 <button4_start+0x6c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	605a      	str	r2, [r3, #4]
	button4.state = MEASURE_HOLD;
 80024e0:	4b15      	ldr	r3, [pc, #84]	; (8002538 <button4_start+0x6c>)
 80024e2:	2201      	movs	r2, #1
 80024e4:	731a      	strb	r2, [r3, #12]
	button4_measure_hold();
 80024e6:	f000 f82f 	bl	8002548 <button4_measure_hold>

	switch(system.mode)
 80024ea:	4b14      	ldr	r3, [pc, #80]	; (800253c <button4_start+0x70>)
 80024ec:	791b      	ldrb	r3, [r3, #4]
 80024ee:	2b05      	cmp	r3, #5
 80024f0:	d81f      	bhi.n	8002532 <button4_start+0x66>
 80024f2:	a201      	add	r2, pc, #4	; (adr r2, 80024f8 <button4_start+0x2c>)
 80024f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f8:	08002529 	.word	0x08002529
 80024fc:	08002533 	.word	0x08002533
 8002500:	08002511 	.word	0x08002511
 8002504:	08002533 	.word	0x08002533
 8002508:	08002517 	.word	0x08002517
 800250c:	0800251d 	.word	0x0800251d
	{
	case CLOCK_CONFIG:
		clock_config_decrease_once();
 8002510:	f000 fcb6 	bl	8002e80 <clock_config_decrease_once>
		break;
 8002514:	e00d      	b.n	8002532 <button4_start+0x66>
	case ALARM_CONFIG:
		alarm_config_decrease_once();
 8002516:	f7ff fb1f 	bl	8001b58 <alarm_config_decrease_once>
		break;
 800251a:	e00a      	b.n	8002532 <button4_start+0x66>
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
 800251c:	4b08      	ldr	r3, [pc, #32]	; (8002540 <button4_start+0x74>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f001 f99b 	bl	800385c <change_system_mode>
		break;
 8002526:	e004      	b.n	8002532 <button4_start+0x66>
	case STOPWATCH:
		lap.state = DISPLAY;
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <button4_start+0x78>)
 800252a:	2203      	movs	r2, #3
 800252c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
		break;
 8002530:	bf00      	nop
	}
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000230 	.word	0x20000230
 800253c:	20000000 	.word	0x20000000
 8002540:	20000008 	.word	0x20000008
 8002544:	2000000c 	.word	0x2000000c

08002548 <button4_measure_hold>:

void button4_measure_hold()
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	// measure
	if(button4.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 800254c:	4b2a      	ldr	r3, [pc, #168]	; (80025f8 <button4_measure_hold+0xb0>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002554:	dc03      	bgt.n	800255e <button4_measure_hold+0x16>
	{
		                                               button4.state = SHORT_HOLD;
 8002556:	4b28      	ldr	r3, [pc, #160]	; (80025f8 <button4_measure_hold+0xb0>)
 8002558:	2202      	movs	r2, #2
 800255a:	731a      	strb	r2, [r3, #12]
 800255c:	e024      	b.n	80025a8 <button4_measure_hold+0x60>
	}
	else if(button4.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 800255e:	4b26      	ldr	r3, [pc, #152]	; (80025f8 <button4_measure_hold+0xb0>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002566:	4293      	cmp	r3, r2
 8002568:	dc0f      	bgt.n	800258a <button4_measure_hold+0x42>
	{
		if(button4.state == SHORT_HOLD)                button4.state = SHORT_MID_THRESHOLD;
 800256a:	4b23      	ldr	r3, [pc, #140]	; (80025f8 <button4_measure_hold+0xb0>)
 800256c:	7b1b      	ldrb	r3, [r3, #12]
 800256e:	2b02      	cmp	r3, #2
 8002570:	d103      	bne.n	800257a <button4_measure_hold+0x32>
 8002572:	4b21      	ldr	r3, [pc, #132]	; (80025f8 <button4_measure_hold+0xb0>)
 8002574:	2203      	movs	r2, #3
 8002576:	731a      	strb	r2, [r3, #12]
 8002578:	e016      	b.n	80025a8 <button4_measure_hold+0x60>
		else if(button4.state == SHORT_MID_THRESHOLD)  button4.state = MID_HOLD;
 800257a:	4b1f      	ldr	r3, [pc, #124]	; (80025f8 <button4_measure_hold+0xb0>)
 800257c:	7b1b      	ldrb	r3, [r3, #12]
 800257e:	2b03      	cmp	r3, #3
 8002580:	d112      	bne.n	80025a8 <button4_measure_hold+0x60>
 8002582:	4b1d      	ldr	r3, [pc, #116]	; (80025f8 <button4_measure_hold+0xb0>)
 8002584:	2204      	movs	r2, #4
 8002586:	731a      	strb	r2, [r3, #12]
 8002588:	e00e      	b.n	80025a8 <button4_measure_hold+0x60>
	}
	else
	{
		if(button4.state == MID_HOLD)                  button4.state = MID_LONG_THRESHOLD;
 800258a:	4b1b      	ldr	r3, [pc, #108]	; (80025f8 <button4_measure_hold+0xb0>)
 800258c:	7b1b      	ldrb	r3, [r3, #12]
 800258e:	2b04      	cmp	r3, #4
 8002590:	d103      	bne.n	800259a <button4_measure_hold+0x52>
 8002592:	4b19      	ldr	r3, [pc, #100]	; (80025f8 <button4_measure_hold+0xb0>)
 8002594:	2205      	movs	r2, #5
 8002596:	731a      	strb	r2, [r3, #12]
 8002598:	e006      	b.n	80025a8 <button4_measure_hold+0x60>
		else if(button4.state == MID_LONG_THRESHOLD)   button4.state = LONG_HOLD;
 800259a:	4b17      	ldr	r3, [pc, #92]	; (80025f8 <button4_measure_hold+0xb0>)
 800259c:	7b1b      	ldrb	r3, [r3, #12]
 800259e:	2b05      	cmp	r3, #5
 80025a0:	d102      	bne.n	80025a8 <button4_measure_hold+0x60>
 80025a2:	4b15      	ldr	r3, [pc, #84]	; (80025f8 <button4_measure_hold+0xb0>)
 80025a4:	2206      	movs	r2, #6
 80025a6:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 80025a8:	4b14      	ldr	r3, [pc, #80]	; (80025fc <button4_measure_hold+0xb4>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]

	switch(button4.state)
 80025ae:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <button4_measure_hold+0xb0>)
 80025b0:	7b1b      	ldrb	r3, [r3, #12]
 80025b2:	3b02      	subs	r3, #2
 80025b4:	2b04      	cmp	r3, #4
 80025b6:	d81c      	bhi.n	80025f2 <button4_measure_hold+0xaa>
 80025b8:	a201      	add	r2, pc, #4	; (adr r2, 80025c0 <button4_measure_hold+0x78>)
 80025ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025be:	bf00      	nop
 80025c0:	080025d5 	.word	0x080025d5
 80025c4:	080025db 	.word	0x080025db
 80025c8:	080025e1 	.word	0x080025e1
 80025cc:	080025e7 	.word	0x080025e7
 80025d0:	080025ed 	.word	0x080025ed
	{
	case SHORT_HOLD:          button4_short_hold();          break;
 80025d4:	f000 f814 	bl	8002600 <button4_short_hold>
 80025d8:	e00b      	b.n	80025f2 <button4_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button4_short_mid_threshold(); break;
 80025da:	f000 f818 	bl	800260e <button4_short_mid_threshold>
 80025de:	e008      	b.n	80025f2 <button4_measure_hold+0xaa>
	case MID_HOLD:            button4_mid_hold();            break;
 80025e0:	f000 f81e 	bl	8002620 <button4_mid_hold>
 80025e4:	e005      	b.n	80025f2 <button4_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button4_mid_long_threshold();  break;
 80025e6:	f000 f835 	bl	8002654 <button4_mid_long_threshold>
 80025ea:	e002      	b.n	80025f2 <button4_measure_hold+0xaa>
	case LONG_HOLD:           button4_long_hold();           break;
 80025ec:	f000 f83c 	bl	8002668 <button4_long_hold>
 80025f0:	bf00      	nop
	}
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000230 	.word	0x20000230
 80025fc:	20000000 	.word	0x20000000

08002600 <button4_short_hold>:

void button4_short_hold()
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0

}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <button4_short_mid_threshold>:

void button4_short_mid_threshold()
{
 800260e:	b580      	push	{r7, lr}
 8002610:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8002612:	f242 7110 	movw	r1, #10000	; 0x2710
 8002616:	201e      	movs	r0, #30
 8002618:	f000 f8b0 	bl	800277c <beep_buzzer>
}
 800261c:	bf00      	nop
 800261e:	bd80      	pop	{r7, pc}

08002620 <button4_mid_hold>:

void button4_mid_hold()
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
	button4.repeating_milisecond++;
 8002624:	4b09      	ldr	r3, [pc, #36]	; (800264c <button4_mid_hold+0x2c>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	3301      	adds	r3, #1
 800262a:	4a08      	ldr	r2, [pc, #32]	; (800264c <button4_mid_hold+0x2c>)
 800262c:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 800262e:	4b08      	ldr	r3, [pc, #32]	; (8002650 <button4_mid_hold+0x30>)
 8002630:	791b      	ldrb	r3, [r3, #4]
 8002632:	2b02      	cmp	r3, #2
 8002634:	d002      	beq.n	800263c <button4_mid_hold+0x1c>
 8002636:	2b04      	cmp	r3, #4
 8002638:	d003      	beq.n	8002642 <button4_mid_hold+0x22>
	{
	case CLOCK_CONFIG: clock_config_decrease_continuous_150ms(); break;
	case ALARM_CONFIG: alarm_config_decrease_continuous_150ms(); break;
	}
}
 800263a:	e005      	b.n	8002648 <button4_mid_hold+0x28>
	case CLOCK_CONFIG: clock_config_decrease_continuous_150ms(); break;
 800263c:	f000 fcb0 	bl	8002fa0 <clock_config_decrease_continuous_150ms>
 8002640:	e002      	b.n	8002648 <button4_mid_hold+0x28>
	case ALARM_CONFIG: alarm_config_decrease_continuous_150ms(); break;
 8002642:	f7ff fb37 	bl	8001cb4 <alarm_config_decrease_continuous_150ms>
 8002646:	bf00      	nop
}
 8002648:	bf00      	nop
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20000230 	.word	0x20000230
 8002650:	20000000 	.word	0x20000000

08002654 <button4_mid_long_threshold>:

void button4_mid_long_threshold()
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8002658:	f641 514c 	movw	r1, #7500	; 0x1d4c
 800265c:	201e      	movs	r0, #30
 800265e:	f000 f88d 	bl	800277c <beep_buzzer>
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <button4_long_hold>:

void button4_long_hold()
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
	button4.repeating_milisecond++;
 800266c:	4b09      	ldr	r3, [pc, #36]	; (8002694 <button4_long_hold+0x2c>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	3301      	adds	r3, #1
 8002672:	4a08      	ldr	r2, [pc, #32]	; (8002694 <button4_long_hold+0x2c>)
 8002674:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 8002676:	4b08      	ldr	r3, [pc, #32]	; (8002698 <button4_long_hold+0x30>)
 8002678:	791b      	ldrb	r3, [r3, #4]
 800267a:	2b02      	cmp	r3, #2
 800267c:	d002      	beq.n	8002684 <button4_long_hold+0x1c>
 800267e:	2b04      	cmp	r3, #4
 8002680:	d003      	beq.n	800268a <button4_long_hold+0x22>
	{
	case CLOCK_CONFIG: clock_config_decrease_continuous_20ms(); break;
	case ALARM_CONFIG: alarm_config_decrease_continuous_20ms(); break;
	}
}
 8002682:	e005      	b.n	8002690 <button4_long_hold+0x28>
	case CLOCK_CONFIG: clock_config_decrease_continuous_20ms(); break;
 8002684:	f000 fc9c 	bl	8002fc0 <clock_config_decrease_continuous_20ms>
 8002688:	e002      	b.n	8002690 <button4_long_hold+0x28>
	case ALARM_CONFIG: alarm_config_decrease_continuous_20ms(); break;
 800268a:	f7ff fb23 	bl	8001cd4 <alarm_config_decrease_continuous_20ms>
 800268e:	bf00      	nop
}
 8002690:	bf00      	nop
 8002692:	bd80      	pop	{r7, pc}
 8002694:	20000230 	.word	0x20000230
 8002698:	20000000 	.word	0x20000000

0800269c <button4_finish>:

// Finish
void button4_finish()
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 80026a0:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <button4_finish+0x1c>)
 80026a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <button4_finish+0x14>
 80026a8:	4b03      	ldr	r3, [pc, #12]	; (80026b8 <button4_finish+0x1c>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	655a      	str	r2, [r3, #84]	; 0x54
	else button4_measure_release();
}
 80026ae:	e001      	b.n	80026b4 <button4_finish+0x18>
	else button4_measure_release();
 80026b0:	f000 f804 	bl	80026bc <button4_measure_release>
}
 80026b4:	bf00      	nop
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	200000fc 	.word	0x200000fc

080026bc <button4_measure_release>:

void button4_measure_release()
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
	// measure
	if(button4.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button4.state = SHORT_RELEASE;
 80026c0:	4b15      	ldr	r3, [pc, #84]	; (8002718 <button4_measure_release+0x5c>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80026c8:	dc03      	bgt.n	80026d2 <button4_measure_release+0x16>
 80026ca:	4b13      	ldr	r3, [pc, #76]	; (8002718 <button4_measure_release+0x5c>)
 80026cc:	2208      	movs	r2, #8
 80026ce:	731a      	strb	r2, [r3, #12]
 80026d0:	e00c      	b.n	80026ec <button4_measure_release+0x30>
	else if(button4.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button4.state = MID_RELEASE;
 80026d2:	4b11      	ldr	r3, [pc, #68]	; (8002718 <button4_measure_release+0x5c>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80026da:	4293      	cmp	r3, r2
 80026dc:	dc03      	bgt.n	80026e6 <button4_measure_release+0x2a>
 80026de:	4b0e      	ldr	r3, [pc, #56]	; (8002718 <button4_measure_release+0x5c>)
 80026e0:	2209      	movs	r2, #9
 80026e2:	731a      	strb	r2, [r3, #12]
 80026e4:	e002      	b.n	80026ec <button4_measure_release+0x30>
	else                                                         button4.state = LONG_RELEASE;
 80026e6:	4b0c      	ldr	r3, [pc, #48]	; (8002718 <button4_measure_release+0x5c>)
 80026e8:	220a      	movs	r2, #10
 80026ea:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button4.state)
 80026ec:	4b0a      	ldr	r3, [pc, #40]	; (8002718 <button4_measure_release+0x5c>)
 80026ee:	7b1b      	ldrb	r3, [r3, #12]
 80026f0:	2b0a      	cmp	r3, #10
 80026f2:	d00c      	beq.n	800270e <button4_measure_release+0x52>
 80026f4:	2b0a      	cmp	r3, #10
 80026f6:	dc0d      	bgt.n	8002714 <button4_measure_release+0x58>
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d002      	beq.n	8002702 <button4_measure_release+0x46>
 80026fc:	2b09      	cmp	r3, #9
 80026fe:	d003      	beq.n	8002708 <button4_measure_release+0x4c>
	{
	case SHORT_RELEASE: button4_short_release(); break;
	case MID_RELEASE:   button4_mid_release();   break;
	case LONG_RELEASE:  button4_long_release();  break;
	}
}
 8002700:	e008      	b.n	8002714 <button4_measure_release+0x58>
	case SHORT_RELEASE: button4_short_release(); break;
 8002702:	f000 f80b 	bl	800271c <button4_short_release>
 8002706:	e005      	b.n	8002714 <button4_measure_release+0x58>
	case MID_RELEASE:   button4_mid_release();   break;
 8002708:	f000 f82a 	bl	8002760 <button4_mid_release>
 800270c:	e002      	b.n	8002714 <button4_measure_release+0x58>
	case LONG_RELEASE:  button4_long_release();  break;
 800270e:	f000 f82e 	bl	800276e <button4_long_release>
 8002712:	bf00      	nop
}
 8002714:	bf00      	nop
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20000230 	.word	0x20000230

0800271c <button4_short_release>:

void button4_short_release()
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
	switch(system.mode)
 8002720:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <button4_short_release+0x3c>)
 8002722:	791b      	ldrb	r3, [r3, #4]
 8002724:	2b03      	cmp	r3, #3
 8002726:	d112      	bne.n	800274e <button4_short_release+0x32>
	{
	case ALARM:
		alarm.repeat[alarm.select] = !alarm.repeat[alarm.select];
 8002728:	4b0c      	ldr	r3, [pc, #48]	; (800275c <button4_short_release+0x40>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a0b      	ldr	r2, [pc, #44]	; (800275c <button4_short_release+0x40>)
 800272e:	3310      	adds	r3, #16
 8002730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002734:	2b00      	cmp	r3, #0
 8002736:	bf0c      	ite	eq
 8002738:	2301      	moveq	r3, #1
 800273a:	2300      	movne	r3, #0
 800273c:	b2da      	uxtb	r2, r3
 800273e:	4b07      	ldr	r3, [pc, #28]	; (800275c <button4_short_release+0x40>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4611      	mov	r1, r2
 8002744:	4a05      	ldr	r2, [pc, #20]	; (800275c <button4_short_release+0x40>)
 8002746:	3310      	adds	r3, #16
 8002748:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 800274c:	bf00      	nop
	}
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	20000000 	.word	0x20000000
 800275c:	200000fc 	.word	0x200000fc

08002760 <button4_mid_release>:

void button4_mid_release()
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0

}
 8002764:	bf00      	nop
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <button4_long_release>:

void button4_long_release()
{
 800276e:	b480      	push	{r7}
 8002770:	af00      	add	r7, sp, #0

}
 8002772:	bf00      	nop
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <beep_buzzer>:
#include "buzzer.h"

extern Buzzer buzzer;

void beep_buzzer(int beep_milisecond, Tone tone)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	460b      	mov	r3, r1
 8002786:	807b      	strh	r3, [r7, #2]
	// ready
	buzzer.beep_milisecond = beep_milisecond;
 8002788:	4a08      	ldr	r2, [pc, #32]	; (80027ac <beep_buzzer+0x30>)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6053      	str	r3, [r2, #4]
	buzzer.state = BEEP;
 800278e:	4b07      	ldr	r3, [pc, #28]	; (80027ac <beep_buzzer+0x30>)
 8002790:	2201      	movs	r2, #1
 8002792:	731a      	strb	r2, [r3, #12]
	buzzer.tone = tone;
 8002794:	4a05      	ldr	r2, [pc, #20]	; (80027ac <beep_buzzer+0x30>)
 8002796:	887b      	ldrh	r3, [r7, #2]
 8002798:	81d3      	strh	r3, [r2, #14]

	// running
	buzzer_start(tone);
 800279a:	887b      	ldrh	r3, [r7, #2]
 800279c:	4618      	mov	r0, r3
 800279e:	f000 f81f 	bl	80027e0 <buzzer_start>
}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	200000c0 	.word	0x200000c0

080027b0 <beep_buzzer_check>:

void beep_buzzer_check()
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
	// stop
	if(buzzer.running_milisecond > buzzer.beep_milisecond)
 80027b4:	4b09      	ldr	r3, [pc, #36]	; (80027dc <beep_buzzer_check+0x2c>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <beep_buzzer_check+0x2c>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	429a      	cmp	r2, r3
 80027be:	dd0a      	ble.n	80027d6 <beep_buzzer_check+0x26>
	{
		buzzer.running_milisecond = 0;
 80027c0:	4b06      	ldr	r3, [pc, #24]	; (80027dc <beep_buzzer_check+0x2c>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
		buzzer.beep_milisecond = 0;
 80027c6:	4b05      	ldr	r3, [pc, #20]	; (80027dc <beep_buzzer_check+0x2c>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	605a      	str	r2, [r3, #4]
		buzzer.state = STOP;
 80027cc:	4b03      	ldr	r3, [pc, #12]	; (80027dc <beep_buzzer_check+0x2c>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	731a      	strb	r2, [r3, #12]

		buzzer_stop();
 80027d2:	f000 f823 	bl	800281c <buzzer_stop>
	}
}
 80027d6:	bf00      	nop
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	200000c0 	.word	0x200000c0

080027e0 <buzzer_start>:

void buzzer_start(Tone tone)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	80fb      	strh	r3, [r7, #6]
	buzzer.tone = tone;
 80027ea:	4a0a      	ldr	r2, [pc, #40]	; (8002814 <buzzer_start+0x34>)
 80027ec:	88fb      	ldrh	r3, [r7, #6]
 80027ee:	81d3      	strh	r3, [r2, #14]

	if(buzzer.config == ON)
 80027f0:	4b08      	ldr	r3, [pc, #32]	; (8002814 <buzzer_start+0x34>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d108      	bne.n	800280a <buzzer_start+0x2a>
	{
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80027f8:	2100      	movs	r1, #0
 80027fa:	4807      	ldr	r0, [pc, #28]	; (8002818 <buzzer_start+0x38>)
 80027fc:	f002 fc12 	bl	8005024 <HAL_TIM_PWM_Start>
		TIM2->PSC = buzzer.tone;
 8002800:	4b04      	ldr	r3, [pc, #16]	; (8002814 <buzzer_start+0x34>)
 8002802:	89da      	ldrh	r2, [r3, #14]
 8002804:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002808:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	200000c0 	.word	0x200000c0
 8002818:	20000248 	.word	0x20000248

0800281c <buzzer_stop>:

void buzzer_stop()
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8002820:	2100      	movs	r1, #0
 8002822:	4802      	ldr	r0, [pc, #8]	; (800282c <buzzer_stop+0x10>)
 8002824:	f002 fcc6 	bl	80051b4 <HAL_TIM_PWM_Stop>
}
 8002828:	bf00      	nop
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20000248 	.word	0x20000248

08002830 <init_clock>:
extern Clock clock;
extern Buzzer buzzer;
extern CLCD clcd;

void init_clock()
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
	clock_convert_time_format();
 8002834:	f000 f888 	bl	8002948 <clock_convert_time_format>
	check_leap_year();
 8002838:	f000 f932 	bl	8002aa0 <check_leap_year>
}
 800283c:	bf00      	nop
 800283e:	bd80      	pop	{r7, pc}

08002840 <show_clock>:

void show_clock()
{
 8002840:	b590      	push	{r4, r7, lr}
 8002842:	b085      	sub	sp, #20
 8002844:	af04      	add	r7, sp, #16
	// display on CLCD
	sprintf(clcd.str1, "%s  %4d.%02d.%02d",
			clock.leap_year ? "LEAP" : "    ",
 8002846:	4b32      	ldr	r3, [pc, #200]	; (8002910 <show_clock+0xd0>)
 8002848:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "%s  %4d.%02d.%02d",
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <show_clock+0x12>
 800284e:	4931      	ldr	r1, [pc, #196]	; (8002914 <show_clock+0xd4>)
 8002850:	e000      	b.n	8002854 <show_clock+0x14>
 8002852:	4931      	ldr	r1, [pc, #196]	; (8002918 <show_clock+0xd8>)
 8002854:	4b2e      	ldr	r3, [pc, #184]	; (8002910 <show_clock+0xd0>)
 8002856:	68d8      	ldr	r0, [r3, #12]
 8002858:	4b2d      	ldr	r3, [pc, #180]	; (8002910 <show_clock+0xd0>)
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	4a2c      	ldr	r2, [pc, #176]	; (8002910 <show_clock+0xd0>)
 800285e:	6952      	ldr	r2, [r2, #20]
 8002860:	9201      	str	r2, [sp, #4]
 8002862:	9300      	str	r3, [sp, #0]
 8002864:	4603      	mov	r3, r0
 8002866:	460a      	mov	r2, r1
 8002868:	492c      	ldr	r1, [pc, #176]	; (800291c <show_clock+0xdc>)
 800286a:	482d      	ldr	r0, [pc, #180]	; (8002920 <show_clock+0xe0>)
 800286c:	f003 fb9e 	bl	8005fac <siprintf>
			clock.time.year,
			clock.time.month,
			clock.time.day);
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
			buzzer.config ? "ON " : "OFF",
 8002870:	4b2c      	ldr	r3, [pc, #176]	; (8002924 <show_clock+0xe4>)
 8002872:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <show_clock+0x3c>
 8002878:	4c2b      	ldr	r4, [pc, #172]	; (8002928 <show_clock+0xe8>)
 800287a:	e000      	b.n	800287e <show_clock+0x3e>
 800287c:	4c2b      	ldr	r4, [pc, #172]	; (800292c <show_clock+0xec>)
			clock.mode_24h ? "  " : (clock.time.hour < 12 ? "AM" : "PM"),
 800287e:	4b24      	ldr	r3, [pc, #144]	; (8002910 <show_clock+0xd0>)
 8002880:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8002882:	2b00      	cmp	r3, #0
 8002884:	d107      	bne.n	8002896 <show_clock+0x56>
			clock.mode_24h ? "  " : (clock.time.hour < 12 ? "AM" : "PM"),
 8002886:	4b22      	ldr	r3, [pc, #136]	; (8002910 <show_clock+0xd0>)
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	2b0b      	cmp	r3, #11
 800288c:	dc01      	bgt.n	8002892 <show_clock+0x52>
 800288e:	4828      	ldr	r0, [pc, #160]	; (8002930 <show_clock+0xf0>)
 8002890:	e002      	b.n	8002898 <show_clock+0x58>
 8002892:	4828      	ldr	r0, [pc, #160]	; (8002934 <show_clock+0xf4>)
 8002894:	e000      	b.n	8002898 <show_clock+0x58>
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8002896:	4828      	ldr	r0, [pc, #160]	; (8002938 <show_clock+0xf8>)
			clock.mode_24h ? clock.time.hour :
 8002898:	4b1d      	ldr	r3, [pc, #116]	; (8002910 <show_clock+0xd0>)
 800289a:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 800289c:	2b00      	cmp	r3, #0
 800289e:	d002      	beq.n	80028a6 <show_clock+0x66>
 80028a0:	4b1b      	ldr	r3, [pc, #108]	; (8002910 <show_clock+0xd0>)
 80028a2:	699a      	ldr	r2, [r3, #24]
 80028a4:	e012      	b.n	80028cc <show_clock+0x8c>
			clock.time.hour == 12 ? 12 : clock.time.hour % 12,
 80028a6:	4b1a      	ldr	r3, [pc, #104]	; (8002910 <show_clock+0xd0>)
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	2b0c      	cmp	r3, #12
 80028ac:	d00d      	beq.n	80028ca <show_clock+0x8a>
 80028ae:	4b18      	ldr	r3, [pc, #96]	; (8002910 <show_clock+0xd0>)
 80028b0:	6999      	ldr	r1, [r3, #24]
 80028b2:	4b22      	ldr	r3, [pc, #136]	; (800293c <show_clock+0xfc>)
 80028b4:	fb83 2301 	smull	r2, r3, r3, r1
 80028b8:	105a      	asrs	r2, r3, #1
 80028ba:	17cb      	asrs	r3, r1, #31
 80028bc:	1ad2      	subs	r2, r2, r3
 80028be:	4613      	mov	r3, r2
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	4413      	add	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	1aca      	subs	r2, r1, r3
 80028c8:	e000      	b.n	80028cc <show_clock+0x8c>
 80028ca:	220c      	movs	r2, #12
			clock.point ? ':' : ' ',
 80028cc:	4b10      	ldr	r3, [pc, #64]	; (8002910 <show_clock+0xd0>)
 80028ce:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <show_clock+0x98>
 80028d4:	233a      	movs	r3, #58	; 0x3a
 80028d6:	e000      	b.n	80028da <show_clock+0x9a>
 80028d8:	2320      	movs	r3, #32
 80028da:	490d      	ldr	r1, [pc, #52]	; (8002910 <show_clock+0xd0>)
 80028dc:	69c9      	ldr	r1, [r1, #28]
 80028de:	9102      	str	r1, [sp, #8]
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	9200      	str	r2, [sp, #0]
 80028e4:	4603      	mov	r3, r0
 80028e6:	4622      	mov	r2, r4
 80028e8:	4915      	ldr	r1, [pc, #84]	; (8002940 <show_clock+0x100>)
 80028ea:	4816      	ldr	r0, [pc, #88]	; (8002944 <show_clock+0x104>)
 80028ec:	f003 fb5e 	bl	8005fac <siprintf>
			clock.time.minute);

	CLCD_Puts(0, 0, clcd.str1);
 80028f0:	4a0b      	ldr	r2, [pc, #44]	; (8002920 <show_clock+0xe0>)
 80028f2:	2100      	movs	r1, #0
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7fe fd3d 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 80028fa:	4a12      	ldr	r2, [pc, #72]	; (8002944 <show_clock+0x104>)
 80028fc:	2101      	movs	r1, #1
 80028fe:	2000      	movs	r0, #0
 8002900:	f7fe fd38 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 8002904:	f7fe fafe 	bl	8000f04 <show_7seg>
}
 8002908:	bf00      	nop
 800290a:	3704      	adds	r7, #4
 800290c:	46bd      	mov	sp, r7
 800290e:	bd90      	pop	{r4, r7, pc}
 8002910:	200000d0 	.word	0x200000d0
 8002914:	08006938 	.word	0x08006938
 8002918:	08006940 	.word	0x08006940
 800291c:	08006948 	.word	0x08006948
 8002920:	200001e0 	.word	0x200001e0
 8002924:	200000c0 	.word	0x200000c0
 8002928:	0800695c 	.word	0x0800695c
 800292c:	08006960 	.word	0x08006960
 8002930:	08006964 	.word	0x08006964
 8002934:	08006968 	.word	0x08006968
 8002938:	0800696c 	.word	0x0800696c
 800293c:	2aaaaaab 	.word	0x2aaaaaab
 8002940:	08006970 	.word	0x08006970
 8002944:	200001f0 	.word	0x200001f0

08002948 <clock_convert_time_format>:

void clock_convert_time_format()
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
	if(clock.time.milisecond == 1000)
 800294c:	4b2b      	ldr	r3, [pc, #172]	; (80029fc <clock_convert_time_format+0xb4>)
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002954:	d107      	bne.n	8002966 <clock_convert_time_format+0x1e>
	{
		clock.time.milisecond = 0;
 8002956:	4b29      	ldr	r3, [pc, #164]	; (80029fc <clock_convert_time_format+0xb4>)
 8002958:	2200      	movs	r2, #0
 800295a:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second++;
 800295c:	4b27      	ldr	r3, [pc, #156]	; (80029fc <clock_convert_time_format+0xb4>)
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	3301      	adds	r3, #1
 8002962:	4a26      	ldr	r2, [pc, #152]	; (80029fc <clock_convert_time_format+0xb4>)
 8002964:	6213      	str	r3, [r2, #32]
	}
	if(clock.time.second == 60)
 8002966:	4b25      	ldr	r3, [pc, #148]	; (80029fc <clock_convert_time_format+0xb4>)
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	2b3c      	cmp	r3, #60	; 0x3c
 800296c:	d107      	bne.n	800297e <clock_convert_time_format+0x36>
	{
		clock.time.second = 0;
 800296e:	4b23      	ldr	r3, [pc, #140]	; (80029fc <clock_convert_time_format+0xb4>)
 8002970:	2200      	movs	r2, #0
 8002972:	621a      	str	r2, [r3, #32]
		clock.time.minute++;
 8002974:	4b21      	ldr	r3, [pc, #132]	; (80029fc <clock_convert_time_format+0xb4>)
 8002976:	69db      	ldr	r3, [r3, #28]
 8002978:	3301      	adds	r3, #1
 800297a:	4a20      	ldr	r2, [pc, #128]	; (80029fc <clock_convert_time_format+0xb4>)
 800297c:	61d3      	str	r3, [r2, #28]
	}
	if(clock.time.minute == 60)
 800297e:	4b1f      	ldr	r3, [pc, #124]	; (80029fc <clock_convert_time_format+0xb4>)
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	2b3c      	cmp	r3, #60	; 0x3c
 8002984:	d10c      	bne.n	80029a0 <clock_convert_time_format+0x58>
	{
		clock.time.minute = 0;
 8002986:	4b1d      	ldr	r3, [pc, #116]	; (80029fc <clock_convert_time_format+0xb4>)
 8002988:	2200      	movs	r2, #0
 800298a:	61da      	str	r2, [r3, #28]
		clock.time.hour++;
 800298c:	4b1b      	ldr	r3, [pc, #108]	; (80029fc <clock_convert_time_format+0xb4>)
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	3301      	adds	r3, #1
 8002992:	4a1a      	ldr	r2, [pc, #104]	; (80029fc <clock_convert_time_format+0xb4>)
 8002994:	6193      	str	r3, [r2, #24]

		beep_buzzer(30, MID);
 8002996:	f242 7110 	movw	r1, #10000	; 0x2710
 800299a:	201e      	movs	r0, #30
 800299c:	f7ff feee 	bl	800277c <beep_buzzer>
	}
	if(clock.time.hour == 24)
 80029a0:	4b16      	ldr	r3, [pc, #88]	; (80029fc <clock_convert_time_format+0xb4>)
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	2b18      	cmp	r3, #24
 80029a6:	d10c      	bne.n	80029c2 <clock_convert_time_format+0x7a>
	{
		clock.time.hour = 0;
 80029a8:	4b14      	ldr	r3, [pc, #80]	; (80029fc <clock_convert_time_format+0xb4>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	619a      	str	r2, [r3, #24]
		clock.time.day++;
 80029ae:	4b13      	ldr	r3, [pc, #76]	; (80029fc <clock_convert_time_format+0xb4>)
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	3301      	adds	r3, #1
 80029b4:	4a11      	ldr	r2, [pc, #68]	; (80029fc <clock_convert_time_format+0xb4>)
 80029b6:	6153      	str	r3, [r2, #20]

		beep_buzzer(30, HIGH);
 80029b8:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80029bc:	201e      	movs	r0, #30
 80029be:	f7ff fedd 	bl	800277c <beep_buzzer>
	}
	if(check_day_reach_end())
 80029c2:	f000 f81d 	bl	8002a00 <check_day_reach_end>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d007      	beq.n	80029dc <clock_convert_time_format+0x94>
	{
		clock.time.day = 1;
 80029cc:	4b0b      	ldr	r3, [pc, #44]	; (80029fc <clock_convert_time_format+0xb4>)
 80029ce:	2201      	movs	r2, #1
 80029d0:	615a      	str	r2, [r3, #20]
		clock.time.month++;
 80029d2:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <clock_convert_time_format+0xb4>)
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	3301      	adds	r3, #1
 80029d8:	4a08      	ldr	r2, [pc, #32]	; (80029fc <clock_convert_time_format+0xb4>)
 80029da:	6113      	str	r3, [r2, #16]
	}
	if(clock.time.month == 13)
 80029dc:	4b07      	ldr	r3, [pc, #28]	; (80029fc <clock_convert_time_format+0xb4>)
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	2b0d      	cmp	r3, #13
 80029e2:	d109      	bne.n	80029f8 <clock_convert_time_format+0xb0>
	{
		clock.time.month = 1;
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <clock_convert_time_format+0xb4>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	611a      	str	r2, [r3, #16]
		clock.time.year++;
 80029ea:	4b04      	ldr	r3, [pc, #16]	; (80029fc <clock_convert_time_format+0xb4>)
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	3301      	adds	r3, #1
 80029f0:	4a02      	ldr	r2, [pc, #8]	; (80029fc <clock_convert_time_format+0xb4>)
 80029f2:	60d3      	str	r3, [r2, #12]

		check_leap_year();
 80029f4:	f000 f854 	bl	8002aa0 <check_leap_year>
	}
}
 80029f8:	bf00      	nop
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	200000d0 	.word	0x200000d0

08002a00 <check_day_reach_end>:

int check_day_reach_end()
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
	switch(clock.time.month)
 8002a04:	4b25      	ldr	r3, [pc, #148]	; (8002a9c <check_day_reach_end+0x9c>)
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	2b0b      	cmp	r3, #11
 8002a0c:	d840      	bhi.n	8002a90 <check_day_reach_end+0x90>
 8002a0e:	a201      	add	r2, pc, #4	; (adr r2, 8002a14 <check_day_reach_end+0x14>)
 8002a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a14:	08002a45 	.word	0x08002a45
 8002a18:	08002a65 	.word	0x08002a65
 8002a1c:	08002a45 	.word	0x08002a45
 8002a20:	08002a55 	.word	0x08002a55
 8002a24:	08002a45 	.word	0x08002a45
 8002a28:	08002a55 	.word	0x08002a55
 8002a2c:	08002a45 	.word	0x08002a45
 8002a30:	08002a45 	.word	0x08002a45
 8002a34:	08002a55 	.word	0x08002a55
 8002a38:	08002a45 	.word	0x08002a45
 8002a3c:	08002a55 	.word	0x08002a55
 8002a40:	08002a45 	.word	0x08002a45
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		if(clock.time.day > 31) return TRUE;
 8002a44:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <check_day_reach_end+0x9c>)
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	2b1f      	cmp	r3, #31
 8002a4a:	dd01      	ble.n	8002a50 <check_day_reach_end+0x50>
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e020      	b.n	8002a92 <check_day_reach_end+0x92>
		else return FALSE;
 8002a50:	2300      	movs	r3, #0
 8002a52:	e01e      	b.n	8002a92 <check_day_reach_end+0x92>

	case 4: case 6: case 9: case 11:
		if(clock.time.day > 30) return TRUE;
 8002a54:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <check_day_reach_end+0x9c>)
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	2b1e      	cmp	r3, #30
 8002a5a:	dd01      	ble.n	8002a60 <check_day_reach_end+0x60>
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e018      	b.n	8002a92 <check_day_reach_end+0x92>
		else return FALSE;
 8002a60:	2300      	movs	r3, #0
 8002a62:	e016      	b.n	8002a92 <check_day_reach_end+0x92>

	case 2:
		if(clock.time.day > 28 && !clock.leap_year) return TRUE;
 8002a64:	4b0d      	ldr	r3, [pc, #52]	; (8002a9c <check_day_reach_end+0x9c>)
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	2b1c      	cmp	r3, #28
 8002a6a:	dd05      	ble.n	8002a78 <check_day_reach_end+0x78>
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <check_day_reach_end+0x9c>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <check_day_reach_end+0x78>
 8002a74:	2301      	movs	r3, #1
 8002a76:	e00c      	b.n	8002a92 <check_day_reach_end+0x92>
		else if(clock.time.day > 29 && clock.leap_year) return TRUE;
 8002a78:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <check_day_reach_end+0x9c>)
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	2b1d      	cmp	r3, #29
 8002a7e:	dd05      	ble.n	8002a8c <check_day_reach_end+0x8c>
 8002a80:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <check_day_reach_end+0x9c>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <check_day_reach_end+0x8c>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e002      	b.n	8002a92 <check_day_reach_end+0x92>
		else return FALSE;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e000      	b.n	8002a92 <check_day_reach_end+0x92>

	default:
		return FALSE;
 8002a90:	2300      	movs	r3, #0
	}
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr
 8002a9c:	200000d0 	.word	0x200000d0

08002aa0 <check_leap_year>:

void check_leap_year() {
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
	     if(!(clock.time.year % 4) && !(clock.time.year % 100) && !(clock.time.year % 400)) clock.leap_year = TRUE;
 8002aa4:	4b28      	ldr	r3, [pc, #160]	; (8002b48 <check_leap_year+0xa8>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	f003 0303 	and.w	r3, r3, #3
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d120      	bne.n	8002af2 <check_leap_year+0x52>
 8002ab0:	4b25      	ldr	r3, [pc, #148]	; (8002b48 <check_leap_year+0xa8>)
 8002ab2:	68da      	ldr	r2, [r3, #12]
 8002ab4:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <check_leap_year+0xac>)
 8002ab6:	fb83 1302 	smull	r1, r3, r3, r2
 8002aba:	1159      	asrs	r1, r3, #5
 8002abc:	17d3      	asrs	r3, r2, #31
 8002abe:	1acb      	subs	r3, r1, r3
 8002ac0:	2164      	movs	r1, #100	; 0x64
 8002ac2:	fb01 f303 	mul.w	r3, r1, r3
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d112      	bne.n	8002af2 <check_leap_year+0x52>
 8002acc:	4b1e      	ldr	r3, [pc, #120]	; (8002b48 <check_leap_year+0xa8>)
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	4b1e      	ldr	r3, [pc, #120]	; (8002b4c <check_leap_year+0xac>)
 8002ad2:	fb83 1302 	smull	r1, r3, r3, r2
 8002ad6:	11d9      	asrs	r1, r3, #7
 8002ad8:	17d3      	asrs	r3, r2, #31
 8002ada:	1acb      	subs	r3, r1, r3
 8002adc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002ae0:	fb01 f303 	mul.w	r3, r1, r3
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d103      	bne.n	8002af2 <check_leap_year+0x52>
 8002aea:	4b17      	ldr	r3, [pc, #92]	; (8002b48 <check_leap_year+0xa8>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	605a      	str	r2, [r3, #4]
 8002af0:	e025      	b.n	8002b3e <check_leap_year+0x9e>
	else if(!(clock.time.year % 4) && !(clock.time.year % 100))                             clock.leap_year = FALSE;
 8002af2:	4b15      	ldr	r3, [pc, #84]	; (8002b48 <check_leap_year+0xa8>)
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d111      	bne.n	8002b22 <check_leap_year+0x82>
 8002afe:	4b12      	ldr	r3, [pc, #72]	; (8002b48 <check_leap_year+0xa8>)
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	4b12      	ldr	r3, [pc, #72]	; (8002b4c <check_leap_year+0xac>)
 8002b04:	fb83 1302 	smull	r1, r3, r3, r2
 8002b08:	1159      	asrs	r1, r3, #5
 8002b0a:	17d3      	asrs	r3, r2, #31
 8002b0c:	1acb      	subs	r3, r1, r3
 8002b0e:	2164      	movs	r1, #100	; 0x64
 8002b10:	fb01 f303 	mul.w	r3, r1, r3
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d103      	bne.n	8002b22 <check_leap_year+0x82>
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <check_leap_year+0xa8>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	605a      	str	r2, [r3, #4]
 8002b20:	e00d      	b.n	8002b3e <check_leap_year+0x9e>
	else if(!(clock.time.year % 4))                                                         clock.leap_year = TRUE;
 8002b22:	4b09      	ldr	r3, [pc, #36]	; (8002b48 <check_leap_year+0xa8>)
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	f003 0303 	and.w	r3, r3, #3
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d103      	bne.n	8002b36 <check_leap_year+0x96>
 8002b2e:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <check_leap_year+0xa8>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	605a      	str	r2, [r3, #4]
	else                                                                                    clock.leap_year = FALSE;
}
 8002b34:	e003      	b.n	8002b3e <check_leap_year+0x9e>
	else                                                                                    clock.leap_year = FALSE;
 8002b36:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <check_leap_year+0xa8>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	605a      	str	r2, [r3, #4]
}
 8002b3c:	e7ff      	b.n	8002b3e <check_leap_year+0x9e>
 8002b3e:	bf00      	nop
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	200000d0 	.word	0x200000d0
 8002b4c:	51eb851f 	.word	0x51eb851f

08002b50 <set_max_day>:

void set_max_day() {
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
	switch(clock.time.month)
 8002b54:	4b1c      	ldr	r3, [pc, #112]	; (8002bc8 <set_max_day+0x78>)
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	2b0b      	cmp	r3, #11
 8002b5c:	d82e      	bhi.n	8002bbc <set_max_day+0x6c>
 8002b5e:	a201      	add	r2, pc, #4	; (adr r2, 8002b64 <set_max_day+0x14>)
 8002b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b64:	08002b95 	.word	0x08002b95
 8002b68:	08002ba5 	.word	0x08002ba5
 8002b6c:	08002b95 	.word	0x08002b95
 8002b70:	08002b9d 	.word	0x08002b9d
 8002b74:	08002b95 	.word	0x08002b95
 8002b78:	08002b9d 	.word	0x08002b9d
 8002b7c:	08002b95 	.word	0x08002b95
 8002b80:	08002b95 	.word	0x08002b95
 8002b84:	08002b9d 	.word	0x08002b9d
 8002b88:	08002b95 	.word	0x08002b95
 8002b8c:	08002b9d 	.word	0x08002b9d
 8002b90:	08002b95 	.word	0x08002b95
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		clock.time.day = 31;
 8002b94:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <set_max_day+0x78>)
 8002b96:	221f      	movs	r2, #31
 8002b98:	615a      	str	r2, [r3, #20]
		break;
 8002b9a:	e00f      	b.n	8002bbc <set_max_day+0x6c>

	case 4: case 6: case 9: case 11:
		clock.time.day = 30;
 8002b9c:	4b0a      	ldr	r3, [pc, #40]	; (8002bc8 <set_max_day+0x78>)
 8002b9e:	221e      	movs	r2, #30
 8002ba0:	615a      	str	r2, [r3, #20]
		break;
 8002ba2:	e00b      	b.n	8002bbc <set_max_day+0x6c>

	case 2:
		if(clock.leap_year) clock.time.day = 29;
 8002ba4:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <set_max_day+0x78>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <set_max_day+0x64>
 8002bac:	4b06      	ldr	r3, [pc, #24]	; (8002bc8 <set_max_day+0x78>)
 8002bae:	221d      	movs	r2, #29
 8002bb0:	615a      	str	r2, [r3, #20]
		else                clock.time.day = 28;
		break;
 8002bb2:	e002      	b.n	8002bba <set_max_day+0x6a>
		else                clock.time.day = 28;
 8002bb4:	4b04      	ldr	r3, [pc, #16]	; (8002bc8 <set_max_day+0x78>)
 8002bb6:	221c      	movs	r2, #28
 8002bb8:	615a      	str	r2, [r3, #20]
		break;
 8002bba:	bf00      	nop
	}
}
 8002bbc:	bf00      	nop
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	200000d0 	.word	0x200000d0

08002bcc <init_clock_config>:
extern Button button4;
extern Buzzer buzzer;
extern CLCD clcd;

void init_clock_config()
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
	system.wait_milisecond = 0;
 8002bd0:	4b05      	ldr	r3, [pc, #20]	; (8002be8 <init_clock_config+0x1c>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	601a      	str	r2, [r3, #0]
	clock_config.choose = SECOND;
 8002bd6:	4b05      	ldr	r3, [pc, #20]	; (8002bec <init_clock_config+0x20>)
 8002bd8:	2205      	movs	r2, #5
 8002bda:	701a      	strb	r2, [r3, #0]
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	20000000 	.word	0x20000000
 8002bec:	200000f8 	.word	0x200000f8

08002bf0 <show_clock_config>:

void show_clock_config()
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af02      	add	r7, sp, #8
	// display on CLCD
	sprintf(clcd.str1, "CLOCK %4d.%2d.%2d",
 8002bf6:	4b1a      	ldr	r3, [pc, #104]	; (8002c60 <show_clock_config+0x70>)
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	4b19      	ldr	r3, [pc, #100]	; (8002c60 <show_clock_config+0x70>)
 8002bfc:	6919      	ldr	r1, [r3, #16]
 8002bfe:	4b18      	ldr	r3, [pc, #96]	; (8002c60 <show_clock_config+0x70>)
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	460b      	mov	r3, r1
 8002c06:	4917      	ldr	r1, [pc, #92]	; (8002c64 <show_clock_config+0x74>)
 8002c08:	4817      	ldr	r0, [pc, #92]	; (8002c68 <show_clock_config+0x78>)
 8002c0a:	f003 f9cf 	bl	8005fac <siprintf>
			clock.time.year,
			clock.time.month,
			clock.time.day);
	sprintf(clcd.str2, "SET     %2d:%2d:%2d",
 8002c0e:	4b14      	ldr	r3, [pc, #80]	; (8002c60 <show_clock_config+0x70>)
 8002c10:	699a      	ldr	r2, [r3, #24]
 8002c12:	4b13      	ldr	r3, [pc, #76]	; (8002c60 <show_clock_config+0x70>)
 8002c14:	69d9      	ldr	r1, [r3, #28]
 8002c16:	4b12      	ldr	r3, [pc, #72]	; (8002c60 <show_clock_config+0x70>)
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	4913      	ldr	r1, [pc, #76]	; (8002c6c <show_clock_config+0x7c>)
 8002c20:	4813      	ldr	r0, [pc, #76]	; (8002c70 <show_clock_config+0x80>)
 8002c22:	f003 f9c3 	bl	8005fac <siprintf>
			clock.time.hour,
			clock.time.minute,
			clock.time.second);

	blink_choose_clock_config_element();
 8002c26:	f000 f827 	bl	8002c78 <blink_choose_clock_config_element>
	CLCD_Puts(0, 0, clcd.str1);
 8002c2a:	4a0f      	ldr	r2, [pc, #60]	; (8002c68 <show_clock_config+0x78>)
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	2000      	movs	r0, #0
 8002c30:	f7fe fba0 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 8002c34:	4a0e      	ldr	r2, [pc, #56]	; (8002c70 <show_clock_config+0x80>)
 8002c36:	2101      	movs	r1, #1
 8002c38:	2000      	movs	r0, #0
 8002c3a:	f7fe fb9b 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 8002c3e:	f7fe f961 	bl	8000f04 <show_7seg>

	// if idle time over 30 seconds, return to clock mode
	if(system.wait_milisecond > 30000) {
 8002c42:	4b0c      	ldr	r3, [pc, #48]	; (8002c74 <show_clock_config+0x84>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f247 5230 	movw	r2, #30000	; 0x7530
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	dd05      	ble.n	8002c5a <show_clock_config+0x6a>
		system.wait_milisecond = 0;
 8002c4e:	4b09      	ldr	r3, [pc, #36]	; (8002c74 <show_clock_config+0x84>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]
		system.mode = CLOCK;
 8002c54:	4b07      	ldr	r3, [pc, #28]	; (8002c74 <show_clock_config+0x84>)
 8002c56:	2201      	movs	r2, #1
 8002c58:	711a      	strb	r2, [r3, #4]
	}
}
 8002c5a:	bf00      	nop
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	200000d0 	.word	0x200000d0
 8002c64:	08006988 	.word	0x08006988
 8002c68:	200001e0 	.word	0x200001e0
 8002c6c:	0800699c 	.word	0x0800699c
 8002c70:	200001f0 	.word	0x200001f0
 8002c74:	20000000 	.word	0x20000000

08002c78 <blink_choose_clock_config_element>:

void blink_choose_clock_config_element()
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
	if(system.wait_milisecond > 250 && !clock.point)
 8002c7c:	4b28      	ldr	r3, [pc, #160]	; (8002d20 <blink_choose_clock_config_element+0xa8>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2bfa      	cmp	r3, #250	; 0xfa
 8002c82:	dd47      	ble.n	8002d14 <blink_choose_clock_config_element+0x9c>
 8002c84:	4b27      	ldr	r3, [pc, #156]	; (8002d24 <blink_choose_clock_config_element+0xac>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d143      	bne.n	8002d14 <blink_choose_clock_config_element+0x9c>
	{
		switch(clock_config.choose)
 8002c8c:	4b26      	ldr	r3, [pc, #152]	; (8002d28 <blink_choose_clock_config_element+0xb0>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b05      	cmp	r3, #5
 8002c92:	d840      	bhi.n	8002d16 <blink_choose_clock_config_element+0x9e>
 8002c94:	a201      	add	r2, pc, #4	; (adr r2, 8002c9c <blink_choose_clock_config_element+0x24>)
 8002c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9a:	bf00      	nop
 8002c9c:	08002cb5 	.word	0x08002cb5
 8002ca0:	08002ccf 	.word	0x08002ccf
 8002ca4:	08002cdd 	.word	0x08002cdd
 8002ca8:	08002ceb 	.word	0x08002ceb
 8002cac:	08002cf9 	.word	0x08002cf9
 8002cb0:	08002d07 	.word	0x08002d07
		{
		case YEAR:
			clcd.str1[6] = ' ';
 8002cb4:	4b1d      	ldr	r3, [pc, #116]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	719a      	strb	r2, [r3, #6]
			clcd.str1[7] = ' ';
 8002cba:	4b1c      	ldr	r3, [pc, #112]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	71da      	strb	r2, [r3, #7]
			clcd.str1[8] = ' ';
 8002cc0:	4b1a      	ldr	r3, [pc, #104]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	721a      	strb	r2, [r3, #8]
			clcd.str1[9] = ' ';
 8002cc6:	4b19      	ldr	r3, [pc, #100]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cc8:	2220      	movs	r2, #32
 8002cca:	725a      	strb	r2, [r3, #9]
			break;
 8002ccc:	e023      	b.n	8002d16 <blink_choose_clock_config_element+0x9e>
		case MONTH:
			clcd.str1[11] = ' ';
 8002cce:	4b17      	ldr	r3, [pc, #92]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	72da      	strb	r2, [r3, #11]
			clcd.str1[12] = ' ';
 8002cd4:	4b15      	ldr	r3, [pc, #84]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	731a      	strb	r2, [r3, #12]
			break;
 8002cda:	e01c      	b.n	8002d16 <blink_choose_clock_config_element+0x9e>
		case DAY:
			clcd.str1[14] = ' ';
 8002cdc:	4b13      	ldr	r3, [pc, #76]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cde:	2220      	movs	r2, #32
 8002ce0:	739a      	strb	r2, [r3, #14]
			clcd.str1[15] = ' ';
 8002ce2:	4b12      	ldr	r3, [pc, #72]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002ce4:	2220      	movs	r2, #32
 8002ce6:	73da      	strb	r2, [r3, #15]
			break;
 8002ce8:	e015      	b.n	8002d16 <blink_choose_clock_config_element+0x9e>
		case HOUR:
			clcd.str2[8] = ' ';
 8002cea:	4b10      	ldr	r3, [pc, #64]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cec:	2220      	movs	r2, #32
 8002cee:	761a      	strb	r2, [r3, #24]
			clcd.str2[9] = ' ';
 8002cf0:	4b0e      	ldr	r3, [pc, #56]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	765a      	strb	r2, [r3, #25]
			break;
 8002cf6:	e00e      	b.n	8002d16 <blink_choose_clock_config_element+0x9e>
		case MINUTE:
			clcd.str2[11] = ' ';
 8002cf8:	4b0c      	ldr	r3, [pc, #48]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	76da      	strb	r2, [r3, #27]
			clcd.str2[12] = ' ';
 8002cfe:	4b0b      	ldr	r3, [pc, #44]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002d00:	2220      	movs	r2, #32
 8002d02:	771a      	strb	r2, [r3, #28]
			break;
 8002d04:	e007      	b.n	8002d16 <blink_choose_clock_config_element+0x9e>
		case SECOND:
			clcd.str2[14] = ' ';
 8002d06:	4b09      	ldr	r3, [pc, #36]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002d08:	2220      	movs	r2, #32
 8002d0a:	779a      	strb	r2, [r3, #30]
			clcd.str2[15] = ' ';
 8002d0c:	4b07      	ldr	r3, [pc, #28]	; (8002d2c <blink_choose_clock_config_element+0xb4>)
 8002d0e:	2220      	movs	r2, #32
 8002d10:	77da      	strb	r2, [r3, #31]
			break;
 8002d12:	e000      	b.n	8002d16 <blink_choose_clock_config_element+0x9e>
		}
	}
 8002d14:	bf00      	nop
}
 8002d16:	bf00      	nop
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr
 8002d20:	20000000 	.word	0x20000000
 8002d24:	200000d0 	.word	0x200000d0
 8002d28:	200000f8 	.word	0x200000f8
 8002d2c:	200001e0 	.word	0x200001e0

08002d30 <clock_config_next_item>:

void clock_config_next_item()
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002d34:	4b18      	ldr	r3, [pc, #96]	; (8002d98 <clock_config_next_item+0x68>)
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	2b05      	cmp	r3, #5
 8002d3a:	d827      	bhi.n	8002d8c <clock_config_next_item+0x5c>
 8002d3c:	a201      	add	r2, pc, #4	; (adr r2, 8002d44 <clock_config_next_item+0x14>)
 8002d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d42:	bf00      	nop
 8002d44:	08002d85 	.word	0x08002d85
 8002d48:	08002d7d 	.word	0x08002d7d
 8002d4c:	08002d75 	.word	0x08002d75
 8002d50:	08002d6d 	.word	0x08002d6d
 8002d54:	08002d65 	.word	0x08002d65
 8002d58:	08002d5d 	.word	0x08002d5d
	{
	case SECOND: clock_config.choose = MINUTE; break;
 8002d5c:	4b0e      	ldr	r3, [pc, #56]	; (8002d98 <clock_config_next_item+0x68>)
 8002d5e:	2204      	movs	r2, #4
 8002d60:	701a      	strb	r2, [r3, #0]
 8002d62:	e013      	b.n	8002d8c <clock_config_next_item+0x5c>
	case MINUTE: clock_config.choose = HOUR;   break;
 8002d64:	4b0c      	ldr	r3, [pc, #48]	; (8002d98 <clock_config_next_item+0x68>)
 8002d66:	2203      	movs	r2, #3
 8002d68:	701a      	strb	r2, [r3, #0]
 8002d6a:	e00f      	b.n	8002d8c <clock_config_next_item+0x5c>
	case HOUR:   clock_config.choose = DAY;    break;
 8002d6c:	4b0a      	ldr	r3, [pc, #40]	; (8002d98 <clock_config_next_item+0x68>)
 8002d6e:	2202      	movs	r2, #2
 8002d70:	701a      	strb	r2, [r3, #0]
 8002d72:	e00b      	b.n	8002d8c <clock_config_next_item+0x5c>
	case DAY:    clock_config.choose = MONTH;  break;
 8002d74:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <clock_config_next_item+0x68>)
 8002d76:	2201      	movs	r2, #1
 8002d78:	701a      	strb	r2, [r3, #0]
 8002d7a:	e007      	b.n	8002d8c <clock_config_next_item+0x5c>
	case MONTH:  clock_config.choose = YEAR;   break;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <clock_config_next_item+0x68>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	701a      	strb	r2, [r3, #0]
 8002d82:	e003      	b.n	8002d8c <clock_config_next_item+0x5c>
	case YEAR:   clock_config.choose = SECOND; break;
 8002d84:	4b04      	ldr	r3, [pc, #16]	; (8002d98 <clock_config_next_item+0x68>)
 8002d86:	2205      	movs	r2, #5
 8002d88:	701a      	strb	r2, [r3, #0]
 8002d8a:	bf00      	nop
	}
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	200000f8 	.word	0x200000f8

08002d9c <clock_config_increase_once>:

void clock_config_increase_once()
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002da0:	4b35      	ldr	r3, [pc, #212]	; (8002e78 <clock_config_increase_once+0xdc>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	2b05      	cmp	r3, #5
 8002da6:	d864      	bhi.n	8002e72 <clock_config_increase_once+0xd6>
 8002da8:	a201      	add	r2, pc, #4	; (adr r2, 8002db0 <clock_config_increase_once+0x14>)
 8002daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dae:	bf00      	nop
 8002db0:	08002e45 	.word	0x08002e45
 8002db4:	08002e27 	.word	0x08002e27
 8002db8:	08002e0b 	.word	0x08002e0b
 8002dbc:	08002df1 	.word	0x08002df1
 8002dc0:	08002dd7 	.word	0x08002dd7
 8002dc4:	08002dc9 	.word	0x08002dc9
	{
	case SECOND:
		clock.time.milisecond = 0;
 8002dc8:	4b2c      	ldr	r3, [pc, #176]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second = 0;
 8002dce:	4b2b      	ldr	r3, [pc, #172]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	621a      	str	r2, [r3, #32]
		break;
 8002dd4:	e04d      	b.n	8002e72 <clock_config_increase_once+0xd6>

	case MINUTE:
		clock.time.minute++;
 8002dd6:	4b29      	ldr	r3, [pc, #164]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	4a27      	ldr	r2, [pc, #156]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002dde:	61d3      	str	r3, [r2, #28]
		if(clock.time.minute >= 60) clock.time.minute = 0;
 8002de0:	4b26      	ldr	r3, [pc, #152]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002de2:	69db      	ldr	r3, [r3, #28]
 8002de4:	2b3b      	cmp	r3, #59	; 0x3b
 8002de6:	dd3f      	ble.n	8002e68 <clock_config_increase_once+0xcc>
 8002de8:	4b24      	ldr	r3, [pc, #144]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
		break;
 8002dee:	e03b      	b.n	8002e68 <clock_config_increase_once+0xcc>

	case HOUR:
		clock.time.hour++;
 8002df0:	4b22      	ldr	r3, [pc, #136]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	3301      	adds	r3, #1
 8002df6:	4a21      	ldr	r2, [pc, #132]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002df8:	6193      	str	r3, [r2, #24]
		if(clock.time.hour >= 24) clock.time.hour = 0;
 8002dfa:	4b20      	ldr	r3, [pc, #128]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	2b17      	cmp	r3, #23
 8002e00:	dd34      	ble.n	8002e6c <clock_config_increase_once+0xd0>
 8002e02:	4b1e      	ldr	r3, [pc, #120]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	619a      	str	r2, [r3, #24]
		break;
 8002e08:	e030      	b.n	8002e6c <clock_config_increase_once+0xd0>

	case DAY:
		clock.time.day++;
 8002e0a:	4b1c      	ldr	r3, [pc, #112]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	4a1a      	ldr	r2, [pc, #104]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e12:	6153      	str	r3, [r2, #20]
		if(check_day_reach_end()) clock.time.day = 1;
 8002e14:	f7ff fdf4 	bl	8002a00 <check_day_reach_end>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d028      	beq.n	8002e70 <clock_config_increase_once+0xd4>
 8002e1e:	4b17      	ldr	r3, [pc, #92]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	615a      	str	r2, [r3, #20]
		break;
 8002e24:	e024      	b.n	8002e70 <clock_config_increase_once+0xd4>

	case MONTH:
		clock.time.month++;
 8002e26:	4b15      	ldr	r3, [pc, #84]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	4a13      	ldr	r2, [pc, #76]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e2e:	6113      	str	r3, [r2, #16]
		if(clock.time.month >= 13) clock.time.month = 1;
 8002e30:	4b12      	ldr	r3, [pc, #72]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	2b0c      	cmp	r3, #12
 8002e36:	dd02      	ble.n	8002e3e <clock_config_increase_once+0xa2>
 8002e38:	4b10      	ldr	r3, [pc, #64]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	611a      	str	r2, [r3, #16]

		adjust_to_max_day();
 8002e3e:	f000 f8cf 	bl	8002fe0 <adjust_to_max_day>
		break;
 8002e42:	e016      	b.n	8002e72 <clock_config_increase_once+0xd6>

	case YEAR:
		clock.time.year++;
 8002e44:	4b0d      	ldr	r3, [pc, #52]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	4a0c      	ldr	r2, [pc, #48]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e4c:	60d3      	str	r3, [r2, #12]
		if(clock.time.year > 9999) clock.time.year = 9999;
 8002e4e:	4b0b      	ldr	r3, [pc, #44]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	f242 720f 	movw	r2, #9999	; 0x270f
 8002e56:	4293      	cmp	r3, r2
 8002e58:	dd03      	ble.n	8002e62 <clock_config_increase_once+0xc6>
 8002e5a:	4b08      	ldr	r3, [pc, #32]	; (8002e7c <clock_config_increase_once+0xe0>)
 8002e5c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002e60:	60da      	str	r2, [r3, #12]

		adjust_to_max_day();
 8002e62:	f000 f8bd 	bl	8002fe0 <adjust_to_max_day>
		break;
 8002e66:	e004      	b.n	8002e72 <clock_config_increase_once+0xd6>
		break;
 8002e68:	bf00      	nop
 8002e6a:	e002      	b.n	8002e72 <clock_config_increase_once+0xd6>
		break;
 8002e6c:	bf00      	nop
 8002e6e:	e000      	b.n	8002e72 <clock_config_increase_once+0xd6>
		break;
 8002e70:	bf00      	nop
	}
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200000f8 	.word	0x200000f8
 8002e7c:	200000d0 	.word	0x200000d0

08002e80 <clock_config_decrease_once>:

void clock_config_decrease_once()
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002e84:	4b34      	ldr	r3, [pc, #208]	; (8002f58 <clock_config_decrease_once+0xd8>)
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	2b05      	cmp	r3, #5
 8002e8a:	d862      	bhi.n	8002f52 <clock_config_decrease_once+0xd2>
 8002e8c:	a201      	add	r2, pc, #4	; (adr r2, 8002e94 <clock_config_decrease_once+0x14>)
 8002e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e92:	bf00      	nop
 8002e94:	08002f25 	.word	0x08002f25
 8002e98:	08002f07 	.word	0x08002f07
 8002e9c:	08002eef 	.word	0x08002eef
 8002ea0:	08002ed5 	.word	0x08002ed5
 8002ea4:	08002ebb 	.word	0x08002ebb
 8002ea8:	08002ead 	.word	0x08002ead
	{
	case SECOND:
		clock.time.milisecond = 0;
 8002eac:	4b2b      	ldr	r3, [pc, #172]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second = 0;
 8002eb2:	4b2a      	ldr	r3, [pc, #168]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	621a      	str	r2, [r3, #32]
		break;
 8002eb8:	e04b      	b.n	8002f52 <clock_config_decrease_once+0xd2>

	case MINUTE:
		clock.time.minute--;
 8002eba:	4b28      	ldr	r3, [pc, #160]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	4a26      	ldr	r2, [pc, #152]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ec2:	61d3      	str	r3, [r2, #28]
		if(clock.time.minute < 0) clock.time.minute = 59;
 8002ec4:	4b25      	ldr	r3, [pc, #148]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	da3d      	bge.n	8002f48 <clock_config_decrease_once+0xc8>
 8002ecc:	4b23      	ldr	r3, [pc, #140]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ece:	223b      	movs	r2, #59	; 0x3b
 8002ed0:	61da      	str	r2, [r3, #28]
		break;
 8002ed2:	e039      	b.n	8002f48 <clock_config_decrease_once+0xc8>

	case HOUR:
		clock.time.hour--;
 8002ed4:	4b21      	ldr	r3, [pc, #132]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	4a20      	ldr	r2, [pc, #128]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002edc:	6193      	str	r3, [r2, #24]
		if(clock.time.hour < 0) clock.time.hour = 23;
 8002ede:	4b1f      	ldr	r3, [pc, #124]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	da32      	bge.n	8002f4c <clock_config_decrease_once+0xcc>
 8002ee6:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ee8:	2217      	movs	r2, #23
 8002eea:	619a      	str	r2, [r3, #24]
		break;
 8002eec:	e02e      	b.n	8002f4c <clock_config_decrease_once+0xcc>

	case DAY:
		clock.time.day--;
 8002eee:	4b1b      	ldr	r3, [pc, #108]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	4a19      	ldr	r2, [pc, #100]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002ef6:	6153      	str	r3, [r2, #20]
		if(clock.time.day < 1) set_max_day();
 8002ef8:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	dc27      	bgt.n	8002f50 <clock_config_decrease_once+0xd0>
 8002f00:	f7ff fe26 	bl	8002b50 <set_max_day>
		break;
 8002f04:	e024      	b.n	8002f50 <clock_config_decrease_once+0xd0>

	case MONTH:
		clock.time.month--;
 8002f06:	4b15      	ldr	r3, [pc, #84]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	4a13      	ldr	r2, [pc, #76]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002f0e:	6113      	str	r3, [r2, #16]
		if(clock.time.month < 1) clock.time.month = 12;
 8002f10:	4b12      	ldr	r3, [pc, #72]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	dc02      	bgt.n	8002f1e <clock_config_decrease_once+0x9e>
 8002f18:	4b10      	ldr	r3, [pc, #64]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002f1a:	220c      	movs	r2, #12
 8002f1c:	611a      	str	r2, [r3, #16]

		adjust_to_max_day();
 8002f1e:	f000 f85f 	bl	8002fe0 <adjust_to_max_day>
		break;
 8002f22:	e016      	b.n	8002f52 <clock_config_decrease_once+0xd2>

	case YEAR:
		clock.time.year--;
 8002f24:	4b0d      	ldr	r3, [pc, #52]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	4a0c      	ldr	r2, [pc, #48]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002f2c:	60d3      	str	r3, [r2, #12]
		if(clock.time.year < 1900) clock.time.year = 1900;
 8002f2e:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	f240 726b 	movw	r2, #1899	; 0x76b
 8002f36:	4293      	cmp	r3, r2
 8002f38:	dc03      	bgt.n	8002f42 <clock_config_decrease_once+0xc2>
 8002f3a:	4b08      	ldr	r3, [pc, #32]	; (8002f5c <clock_config_decrease_once+0xdc>)
 8002f3c:	f240 726c 	movw	r2, #1900	; 0x76c
 8002f40:	60da      	str	r2, [r3, #12]

		adjust_to_max_day();
 8002f42:	f000 f84d 	bl	8002fe0 <adjust_to_max_day>
		break;
 8002f46:	e004      	b.n	8002f52 <clock_config_decrease_once+0xd2>
		break;
 8002f48:	bf00      	nop
 8002f4a:	e002      	b.n	8002f52 <clock_config_decrease_once+0xd2>
		break;
 8002f4c:	bf00      	nop
 8002f4e:	e000      	b.n	8002f52 <clock_config_decrease_once+0xd2>
		break;
 8002f50:	bf00      	nop
	}
}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	200000f8 	.word	0x200000f8
 8002f5c:	200000d0 	.word	0x200000d0

08002f60 <clock_config_increase_continuous_150ms>:

void clock_config_increase_continuous_150ms()
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 150)
 8002f64:	4b05      	ldr	r3, [pc, #20]	; (8002f7c <clock_config_increase_continuous_150ms+0x1c>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	2b95      	cmp	r3, #149	; 0x95
 8002f6a:	dd04      	ble.n	8002f76 <clock_config_increase_continuous_150ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	; (8002f7c <clock_config_increase_continuous_150ms+0x1c>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	609a      	str	r2, [r3, #8]
		clock_config_increase_once();
 8002f72:	f7ff ff13 	bl	8002d9c <clock_config_increase_once>
	}
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	20000220 	.word	0x20000220

08002f80 <clock_config_increase_continuous_20ms>:

void clock_config_increase_continuous_20ms()
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 20)
 8002f84:	4b05      	ldr	r3, [pc, #20]	; (8002f9c <clock_config_increase_continuous_20ms+0x1c>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	2b13      	cmp	r3, #19
 8002f8a:	dd04      	ble.n	8002f96 <clock_config_increase_continuous_20ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8002f8c:	4b03      	ldr	r3, [pc, #12]	; (8002f9c <clock_config_increase_continuous_20ms+0x1c>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	609a      	str	r2, [r3, #8]
		clock_config_increase_once();
 8002f92:	f7ff ff03 	bl	8002d9c <clock_config_increase_once>
	}
}
 8002f96:	bf00      	nop
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000220 	.word	0x20000220

08002fa0 <clock_config_decrease_continuous_150ms>:

void clock_config_decrease_continuous_150ms()
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 150)
 8002fa4:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <clock_config_decrease_continuous_150ms+0x1c>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b95      	cmp	r3, #149	; 0x95
 8002faa:	dd04      	ble.n	8002fb6 <clock_config_decrease_continuous_150ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8002fac:	4b03      	ldr	r3, [pc, #12]	; (8002fbc <clock_config_decrease_continuous_150ms+0x1c>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	609a      	str	r2, [r3, #8]
		clock_config_decrease_once();
 8002fb2:	f7ff ff65 	bl	8002e80 <clock_config_decrease_once>
	}
}
 8002fb6:	bf00      	nop
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	20000230 	.word	0x20000230

08002fc0 <clock_config_decrease_continuous_20ms>:

void clock_config_decrease_continuous_20ms()
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 20)
 8002fc4:	4b05      	ldr	r3, [pc, #20]	; (8002fdc <clock_config_decrease_continuous_20ms+0x1c>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2b13      	cmp	r3, #19
 8002fca:	dd04      	ble.n	8002fd6 <clock_config_decrease_continuous_20ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8002fcc:	4b03      	ldr	r3, [pc, #12]	; (8002fdc <clock_config_decrease_continuous_20ms+0x1c>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
		clock_config_decrease_once();
 8002fd2:	f7ff ff55 	bl	8002e80 <clock_config_decrease_once>
	}
}
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	20000230 	.word	0x20000230

08002fe0 <adjust_to_max_day>:

void adjust_to_max_day()
{
 8002fe0:	b5b0      	push	{r4, r5, r7, lr}
 8002fe2:	b08e      	sub	sp, #56	; 0x38
 8002fe4:	af00      	add	r7, sp, #0
	int max_day[13] = {-1, 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}; // index 1 = month 1
 8002fe6:	4b15      	ldr	r3, [pc, #84]	; (800303c <adjust_to_max_day+0x5c>)
 8002fe8:	1d3c      	adds	r4, r7, #4
 8002fea:	461d      	mov	r5, r3
 8002fec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ff0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ff2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ff8:	682b      	ldr	r3, [r5, #0]
 8002ffa:	6023      	str	r3, [r4, #0]

	check_leap_year();
 8002ffc:	f7ff fd50 	bl	8002aa0 <check_leap_year>
	if(clock.leap_year) max_day[2] = 29;
 8003000:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <adjust_to_max_day+0x60>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <adjust_to_max_day+0x2c>
 8003008:	231d      	movs	r3, #29
 800300a:	60fb      	str	r3, [r7, #12]

	if(clock.time.day > max_day[clock.time.month])
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <adjust_to_max_day+0x60>)
 800300e:	695a      	ldr	r2, [r3, #20]
 8003010:	4b0b      	ldr	r3, [pc, #44]	; (8003040 <adjust_to_max_day+0x60>)
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	3338      	adds	r3, #56	; 0x38
 8003018:	443b      	add	r3, r7
 800301a:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800301e:	429a      	cmp	r2, r3
 8003020:	dd08      	ble.n	8003034 <adjust_to_max_day+0x54>
	   clock.time.day = max_day[clock.time.month];
 8003022:	4b07      	ldr	r3, [pc, #28]	; (8003040 <adjust_to_max_day+0x60>)
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	3338      	adds	r3, #56	; 0x38
 800302a:	443b      	add	r3, r7
 800302c:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8003030:	4a03      	ldr	r2, [pc, #12]	; (8003040 <adjust_to_max_day+0x60>)
 8003032:	6153      	str	r3, [r2, #20]
}
 8003034:	bf00      	nop
 8003036:	3738      	adds	r7, #56	; 0x38
 8003038:	46bd      	mov	sp, r7
 800303a:	bdb0      	pop	{r4, r5, r7, pc}
 800303c:	080069b0 	.word	0x080069b0
 8003040:	200000d0 	.word	0x200000d0

08003044 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b08c      	sub	sp, #48	; 0x30
 8003048:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800304a:	f107 031c 	add.w	r3, r7, #28
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	605a      	str	r2, [r3, #4]
 8003054:	609a      	str	r2, [r3, #8]
 8003056:	60da      	str	r2, [r3, #12]
 8003058:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	61bb      	str	r3, [r7, #24]
 800305e:	4b72      	ldr	r3, [pc, #456]	; (8003228 <MX_GPIO_Init+0x1e4>)
 8003060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003062:	4a71      	ldr	r2, [pc, #452]	; (8003228 <MX_GPIO_Init+0x1e4>)
 8003064:	f043 0310 	orr.w	r3, r3, #16
 8003068:	6313      	str	r3, [r2, #48]	; 0x30
 800306a:	4b6f      	ldr	r3, [pc, #444]	; (8003228 <MX_GPIO_Init+0x1e4>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306e:	f003 0310 	and.w	r3, r3, #16
 8003072:	61bb      	str	r3, [r7, #24]
 8003074:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	4b6b      	ldr	r3, [pc, #428]	; (8003228 <MX_GPIO_Init+0x1e4>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307e:	4a6a      	ldr	r2, [pc, #424]	; (8003228 <MX_GPIO_Init+0x1e4>)
 8003080:	f043 0304 	orr.w	r3, r3, #4
 8003084:	6313      	str	r3, [r2, #48]	; 0x30
 8003086:	4b68      	ldr	r3, [pc, #416]	; (8003228 <MX_GPIO_Init+0x1e4>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308a:	f003 0304 	and.w	r3, r3, #4
 800308e:	617b      	str	r3, [r7, #20]
 8003090:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003092:	2300      	movs	r3, #0
 8003094:	613b      	str	r3, [r7, #16]
 8003096:	4b64      	ldr	r3, [pc, #400]	; (8003228 <MX_GPIO_Init+0x1e4>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309a:	4a63      	ldr	r2, [pc, #396]	; (8003228 <MX_GPIO_Init+0x1e4>)
 800309c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030a0:	6313      	str	r3, [r2, #48]	; 0x30
 80030a2:	4b61      	ldr	r3, [pc, #388]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030aa:	613b      	str	r3, [r7, #16]
 80030ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	4b5d      	ldr	r3, [pc, #372]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	4a5c      	ldr	r2, [pc, #368]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030b8:	f043 0301 	orr.w	r3, r3, #1
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
 80030be:	4b5a      	ldr	r3, [pc, #360]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	60bb      	str	r3, [r7, #8]
 80030ce:	4b56      	ldr	r3, [pc, #344]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	4a55      	ldr	r2, [pc, #340]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030d4:	f043 0302 	orr.w	r3, r3, #2
 80030d8:	6313      	str	r3, [r2, #48]	; 0x30
 80030da:	4b53      	ldr	r3, [pc, #332]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	60bb      	str	r3, [r7, #8]
 80030e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030e6:	2300      	movs	r3, #0
 80030e8:	607b      	str	r3, [r7, #4]
 80030ea:	4b4f      	ldr	r3, [pc, #316]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	4a4e      	ldr	r2, [pc, #312]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030f0:	f043 0308 	orr.w	r3, r3, #8
 80030f4:	6313      	str	r3, [r2, #48]	; 0x30
 80030f6:	4b4c      	ldr	r3, [pc, #304]	; (8003228 <MX_GPIO_Init+0x1e4>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	607b      	str	r3, [r7, #4]
 8003100:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8003102:	2200      	movs	r2, #0
 8003104:	21f7      	movs	r1, #247	; 0xf7
 8003106:	4849      	ldr	r0, [pc, #292]	; (800322c <MX_GPIO_Init+0x1e8>)
 8003108:	f001 f9dc 	bl	80044c4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 800310c:	2200      	movs	r2, #0
 800310e:	2121      	movs	r1, #33	; 0x21
 8003110:	4847      	ldr	r0, [pc, #284]	; (8003230 <MX_GPIO_Init+0x1ec>)
 8003112:	f001 f9d7 	bl	80044c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8003116:	2200      	movs	r2, #0
 8003118:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800311c:	4845      	ldr	r0, [pc, #276]	; (8003234 <MX_GPIO_Init+0x1f0>)
 800311e:	f001 f9d1 	bl	80044c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8003122:	2200      	movs	r2, #0
 8003124:	2140      	movs	r1, #64	; 0x40
 8003126:	4844      	ldr	r0, [pc, #272]	; (8003238 <MX_GPIO_Init+0x1f4>)
 8003128:	f001 f9cc 	bl	80044c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800312c:	23f7      	movs	r3, #247	; 0xf7
 800312e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003130:	2301      	movs	r3, #1
 8003132:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003134:	2300      	movs	r3, #0
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003138:	2300      	movs	r3, #0
 800313a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800313c:	f107 031c 	add.w	r3, r7, #28
 8003140:	4619      	mov	r1, r3
 8003142:	483a      	ldr	r0, [pc, #232]	; (800322c <MX_GPIO_Init+0x1e8>)
 8003144:	f001 f80a 	bl	800415c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003148:	2308      	movs	r3, #8
 800314a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800314c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003150:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003152:	2300      	movs	r3, #0
 8003154:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003156:	f107 031c 	add.w	r3, r7, #28
 800315a:	4619      	mov	r1, r3
 800315c:	4833      	ldr	r0, [pc, #204]	; (800322c <MX_GPIO_Init+0x1e8>)
 800315e:	f000 fffd 	bl	800415c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003162:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003166:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003168:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800316c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316e:	2300      	movs	r3, #0
 8003170:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003172:	f107 031c 	add.w	r3, r7, #28
 8003176:	4619      	mov	r1, r3
 8003178:	482f      	ldr	r0, [pc, #188]	; (8003238 <MX_GPIO_Init+0x1f4>)
 800317a:	f000 ffef 	bl	800415c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 800317e:	2321      	movs	r3, #33	; 0x21
 8003180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003182:	2301      	movs	r3, #1
 8003184:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003186:	2300      	movs	r3, #0
 8003188:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800318a:	2300      	movs	r3, #0
 800318c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318e:	f107 031c 	add.w	r3, r7, #28
 8003192:	4619      	mov	r1, r3
 8003194:	4826      	ldr	r0, [pc, #152]	; (8003230 <MX_GPIO_Init+0x1ec>)
 8003196:	f000 ffe1 	bl	800415c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 800319a:	f44f 6382 	mov.w	r3, #1040	; 0x410
 800319e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80031a0:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80031a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a6:	2300      	movs	r3, #0
 80031a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031aa:	f107 031c 	add.w	r3, r7, #28
 80031ae:	4619      	mov	r1, r3
 80031b0:	4820      	ldr	r0, [pc, #128]	; (8003234 <MX_GPIO_Init+0x1f0>)
 80031b2:	f000 ffd3 	bl	800415c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80031b6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80031ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031bc:	2301      	movs	r3, #1
 80031be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c0:	2300      	movs	r3, #0
 80031c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c4:	2300      	movs	r3, #0
 80031c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031c8:	f107 031c 	add.w	r3, r7, #28
 80031cc:	4619      	mov	r1, r3
 80031ce:	4819      	ldr	r0, [pc, #100]	; (8003234 <MX_GPIO_Init+0x1f0>)
 80031d0:	f000 ffc4 	bl	800415c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80031d4:	2340      	movs	r3, #64	; 0x40
 80031d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d8:	2301      	movs	r3, #1
 80031da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031dc:	2300      	movs	r3, #0
 80031de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031e0:	2300      	movs	r3, #0
 80031e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031e4:	f107 031c 	add.w	r3, r7, #28
 80031e8:	4619      	mov	r1, r3
 80031ea:	4813      	ldr	r0, [pc, #76]	; (8003238 <MX_GPIO_Init+0x1f4>)
 80031ec:	f000 ffb6 	bl	800415c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80031f0:	2200      	movs	r2, #0
 80031f2:	2100      	movs	r1, #0
 80031f4:	2009      	movs	r0, #9
 80031f6:	f000 ff7a 	bl	80040ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80031fa:	2009      	movs	r0, #9
 80031fc:	f000 ff93 	bl	8004126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8003200:	2200      	movs	r2, #0
 8003202:	2100      	movs	r1, #0
 8003204:	200a      	movs	r0, #10
 8003206:	f000 ff72 	bl	80040ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800320a:	200a      	movs	r0, #10
 800320c:	f000 ff8b 	bl	8004126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003210:	2200      	movs	r2, #0
 8003212:	2100      	movs	r1, #0
 8003214:	2028      	movs	r0, #40	; 0x28
 8003216:	f000 ff6a 	bl	80040ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800321a:	2028      	movs	r0, #40	; 0x28
 800321c:	f000 ff83 	bl	8004126 <HAL_NVIC_EnableIRQ>

}
 8003220:	bf00      	nop
 8003222:	3730      	adds	r7, #48	; 0x30
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40023800 	.word	0x40023800
 800322c:	40021000 	.word	0x40021000
 8003230:	40020400 	.word	0x40020400
 8003234:	40020c00 	.word	0x40020c00
 8003238:	40020800 	.word	0x40020800

0800323c <init_lap>:
extern Lap lap;
extern Stopwatch stopwatch;
extern CLCD clcd;

void init_lap()
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
	//  
	CLCD_Puts(0, 1, "                ");
 8003240:	4a05      	ldr	r2, [pc, #20]	; (8003258 <init_lap+0x1c>)
 8003242:	2101      	movs	r1, #1
 8003244:	2000      	movs	r0, #0
 8003246:	f7fe f895 	bl	8001374 <CLCD_Puts>

	//     .
	lap.state = READY;
 800324a:	4b04      	ldr	r3, [pc, #16]	; (800325c <init_lap+0x20>)
 800324c:	2201      	movs	r2, #1
 800324e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8003252:	bf00      	nop
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	080069e4 	.word	0x080069e4
 800325c:	2000000c 	.word	0x2000000c

08003260 <save_lap>:

/* lap   */
void save_lap()
{
 8003260:	b5b0      	push	{r4, r5, r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af04      	add	r7, sp, #16
	// lap 9    .
	if(lap.count == 9) sprintf(clcd.str2, "LAP FULL(9/9)   ");
 8003266:	4b35      	ldr	r3, [pc, #212]	; (800333c <save_lap+0xdc>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2b09      	cmp	r3, #9
 800326c:	d104      	bne.n	8003278 <save_lap+0x18>
 800326e:	4934      	ldr	r1, [pc, #208]	; (8003340 <save_lap+0xe0>)
 8003270:	4834      	ldr	r0, [pc, #208]	; (8003344 <save_lap+0xe4>)
 8003272:	f002 fe9b 	bl	8005fac <siprintf>
 8003276:	e052      	b.n	800331e <save_lap+0xbe>

	// lap 9  lap .
	else
	{
		// lap   stopwatch  .
		lap.record[lap.count].hour = stopwatch.time.hour;
 8003278:	4b30      	ldr	r3, [pc, #192]	; (800333c <save_lap+0xdc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a32      	ldr	r2, [pc, #200]	; (8003348 <save_lap+0xe8>)
 800327e:	6852      	ldr	r2, [r2, #4]
 8003280:	492e      	ldr	r1, [pc, #184]	; (800333c <save_lap+0xdc>)
 8003282:	011b      	lsls	r3, r3, #4
 8003284:	440b      	add	r3, r1
 8003286:	3308      	adds	r3, #8
 8003288:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].minute = stopwatch.time.minute;
 800328a:	4b2c      	ldr	r3, [pc, #176]	; (800333c <save_lap+0xdc>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a2e      	ldr	r2, [pc, #184]	; (8003348 <save_lap+0xe8>)
 8003290:	6892      	ldr	r2, [r2, #8]
 8003292:	492a      	ldr	r1, [pc, #168]	; (800333c <save_lap+0xdc>)
 8003294:	011b      	lsls	r3, r3, #4
 8003296:	440b      	add	r3, r1
 8003298:	330c      	adds	r3, #12
 800329a:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].second = stopwatch.time.second;
 800329c:	4b27      	ldr	r3, [pc, #156]	; (800333c <save_lap+0xdc>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a29      	ldr	r2, [pc, #164]	; (8003348 <save_lap+0xe8>)
 80032a2:	68d2      	ldr	r2, [r2, #12]
 80032a4:	4925      	ldr	r1, [pc, #148]	; (800333c <save_lap+0xdc>)
 80032a6:	3301      	adds	r3, #1
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	440b      	add	r3, r1
 80032ac:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].milisecond = stopwatch.time.milisecond;
 80032ae:	4b23      	ldr	r3, [pc, #140]	; (800333c <save_lap+0xdc>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a25      	ldr	r2, [pc, #148]	; (8003348 <save_lap+0xe8>)
 80032b4:	6912      	ldr	r2, [r2, #16]
 80032b6:	4921      	ldr	r1, [pc, #132]	; (800333c <save_lap+0xdc>)
 80032b8:	3301      	adds	r3, #1
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	440b      	add	r3, r1
 80032be:	3304      	adds	r3, #4
 80032c0:	601a      	str	r2, [r3, #0]

		// lap  string .
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
				lap.count + 1,
 80032c2:	4b1e      	ldr	r3, [pc, #120]	; (800333c <save_lap+0xdc>)
 80032c4:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80032c6:	1c58      	adds	r0, r3, #1
				lap.record[lap.count].hour,
 80032c8:	4b1c      	ldr	r3, [pc, #112]	; (800333c <save_lap+0xdc>)
 80032ca:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80032cc:	4a1b      	ldr	r2, [pc, #108]	; (800333c <save_lap+0xdc>)
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	4413      	add	r3, r2
 80032d2:	3308      	adds	r3, #8
 80032d4:	681c      	ldr	r4, [r3, #0]
				lap.record[lap.count].minute,
 80032d6:	4b19      	ldr	r3, [pc, #100]	; (800333c <save_lap+0xdc>)
 80032d8:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80032da:	4a18      	ldr	r2, [pc, #96]	; (800333c <save_lap+0xdc>)
 80032dc:	011b      	lsls	r3, r3, #4
 80032de:	4413      	add	r3, r2
 80032e0:	330c      	adds	r3, #12
 80032e2:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.count].second,
 80032e4:	4a15      	ldr	r2, [pc, #84]	; (800333c <save_lap+0xdc>)
 80032e6:	6812      	ldr	r2, [r2, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80032e8:	4914      	ldr	r1, [pc, #80]	; (800333c <save_lap+0xdc>)
 80032ea:	3201      	adds	r2, #1
 80032ec:	0112      	lsls	r2, r2, #4
 80032ee:	440a      	add	r2, r1
 80032f0:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.count].milisecond);
 80032f2:	4912      	ldr	r1, [pc, #72]	; (800333c <save_lap+0xdc>)
 80032f4:	6809      	ldr	r1, [r1, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80032f6:	4d11      	ldr	r5, [pc, #68]	; (800333c <save_lap+0xdc>)
 80032f8:	3101      	adds	r1, #1
 80032fa:	0109      	lsls	r1, r1, #4
 80032fc:	4429      	add	r1, r5
 80032fe:	3104      	adds	r1, #4
 8003300:	6809      	ldr	r1, [r1, #0]
 8003302:	9102      	str	r1, [sp, #8]
 8003304:	9201      	str	r2, [sp, #4]
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	4623      	mov	r3, r4
 800330a:	4602      	mov	r2, r0
 800330c:	490f      	ldr	r1, [pc, #60]	; (800334c <save_lap+0xec>)
 800330e:	480d      	ldr	r0, [pc, #52]	; (8003344 <save_lap+0xe4>)
 8003310:	f002 fe4c 	bl	8005fac <siprintf>

		// lap  1 .
		lap.count++;
 8003314:	4b09      	ldr	r3, [pc, #36]	; (800333c <save_lap+0xdc>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	3301      	adds	r3, #1
 800331a:	4a08      	ldr	r2, [pc, #32]	; (800333c <save_lap+0xdc>)
 800331c:	6013      	str	r3, [r2, #0]
	}

	// CLCD lap  .
	CLCD_Puts(0, 1, clcd.str2);
 800331e:	4a09      	ldr	r2, [pc, #36]	; (8003344 <save_lap+0xe4>)
 8003320:	2101      	movs	r1, #1
 8003322:	2000      	movs	r0, #0
 8003324:	f7fe f826 	bl	8001374 <CLCD_Puts>

	//   lap   ,     .
	lap.show_num = 0;
 8003328:	4b04      	ldr	r3, [pc, #16]	; (800333c <save_lap+0xdc>)
 800332a:	2200      	movs	r2, #0
 800332c:	605a      	str	r2, [r3, #4]

	//     .
	lap.state = READY;
 800332e:	4b03      	ldr	r3, [pc, #12]	; (800333c <save_lap+0xdc>)
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8003336:	bf00      	nop
 8003338:	46bd      	mov	sp, r7
 800333a:	bdb0      	pop	{r4, r5, r7, pc}
 800333c:	2000000c 	.word	0x2000000c
 8003340:	080069f8 	.word	0x080069f8
 8003344:	200001f0 	.word	0x200001f0
 8003348:	200000a8 	.word	0x200000a8
 800334c:	08006a0c 	.word	0x08006a0c

08003350 <display_lap>:


/*  lap   */
void display_lap()
{
 8003350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003352:	b085      	sub	sp, #20
 8003354:	af04      	add	r7, sp, #16
	//  lap ,  .
	if(lap.count == 0) sprintf(clcd.str2, "NO LAP          ");
 8003356:	4b28      	ldr	r3, [pc, #160]	; (80033f8 <display_lap+0xa8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d104      	bne.n	8003368 <display_lap+0x18>
 800335e:	4927      	ldr	r1, [pc, #156]	; (80033fc <display_lap+0xac>)
 8003360:	4827      	ldr	r0, [pc, #156]	; (8003400 <display_lap+0xb0>)
 8003362:	f002 fe23 	bl	8005fac <siprintf>
 8003366:	e039      	b.n	80033dc <display_lap+0x8c>

	//  lap ,   lap  .
	else
	{
		//  lap  ,   lap .
		if(lap.show_num == lap.count) lap.show_num = 0;
 8003368:	4b23      	ldr	r3, [pc, #140]	; (80033f8 <display_lap+0xa8>)
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	4b22      	ldr	r3, [pc, #136]	; (80033f8 <display_lap+0xa8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	429a      	cmp	r2, r3
 8003372:	d102      	bne.n	800337a <display_lap+0x2a>
 8003374:	4b20      	ldr	r3, [pc, #128]	; (80033f8 <display_lap+0xa8>)
 8003376:	2200      	movs	r2, #0
 8003378:	605a      	str	r2, [r3, #4]

		//  lap  string  .
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
				lap.show_num + 1,
 800337a:	4b1f      	ldr	r3, [pc, #124]	; (80033f8 <display_lap+0xa8>)
 800337c:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800337e:	1c5c      	adds	r4, r3, #1
 8003380:	4b1d      	ldr	r3, [pc, #116]	; (80033f8 <display_lap+0xa8>)
 8003382:	681d      	ldr	r5, [r3, #0]
				lap.count,
				lap.record[lap.show_num].hour,
 8003384:	4b1c      	ldr	r3, [pc, #112]	; (80033f8 <display_lap+0xa8>)
 8003386:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8003388:	4a1b      	ldr	r2, [pc, #108]	; (80033f8 <display_lap+0xa8>)
 800338a:	011b      	lsls	r3, r3, #4
 800338c:	4413      	add	r3, r2
 800338e:	3308      	adds	r3, #8
 8003390:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.show_num].minute,
 8003392:	4a19      	ldr	r2, [pc, #100]	; (80033f8 <display_lap+0xa8>)
 8003394:	6852      	ldr	r2, [r2, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8003396:	4918      	ldr	r1, [pc, #96]	; (80033f8 <display_lap+0xa8>)
 8003398:	0112      	lsls	r2, r2, #4
 800339a:	440a      	add	r2, r1
 800339c:	320c      	adds	r2, #12
 800339e:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.show_num].second,
 80033a0:	4915      	ldr	r1, [pc, #84]	; (80033f8 <display_lap+0xa8>)
 80033a2:	6849      	ldr	r1, [r1, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 80033a4:	4814      	ldr	r0, [pc, #80]	; (80033f8 <display_lap+0xa8>)
 80033a6:	3101      	adds	r1, #1
 80033a8:	0109      	lsls	r1, r1, #4
 80033aa:	4401      	add	r1, r0
 80033ac:	6809      	ldr	r1, [r1, #0]
				lap.record[lap.show_num].milisecond);
 80033ae:	4812      	ldr	r0, [pc, #72]	; (80033f8 <display_lap+0xa8>)
 80033b0:	6840      	ldr	r0, [r0, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 80033b2:	4e11      	ldr	r6, [pc, #68]	; (80033f8 <display_lap+0xa8>)
 80033b4:	3001      	adds	r0, #1
 80033b6:	0100      	lsls	r0, r0, #4
 80033b8:	4430      	add	r0, r6
 80033ba:	3004      	adds	r0, #4
 80033bc:	6800      	ldr	r0, [r0, #0]
 80033be:	9003      	str	r0, [sp, #12]
 80033c0:	9102      	str	r1, [sp, #8]
 80033c2:	9201      	str	r2, [sp, #4]
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	462b      	mov	r3, r5
 80033c8:	4622      	mov	r2, r4
 80033ca:	490e      	ldr	r1, [pc, #56]	; (8003404 <display_lap+0xb4>)
 80033cc:	480c      	ldr	r0, [pc, #48]	; (8003400 <display_lap+0xb0>)
 80033ce:	f002 fded 	bl	8005fac <siprintf>

		//    lap    ,  1 .
		lap.show_num++;
 80033d2:	4b09      	ldr	r3, [pc, #36]	; (80033f8 <display_lap+0xa8>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	3301      	adds	r3, #1
 80033d8:	4a07      	ldr	r2, [pc, #28]	; (80033f8 <display_lap+0xa8>)
 80033da:	6053      	str	r3, [r2, #4]
	}

	//  lap  CLCD  .
	CLCD_Puts(0, 1, clcd.str2);
 80033dc:	4a08      	ldr	r2, [pc, #32]	; (8003400 <display_lap+0xb0>)
 80033de:	2101      	movs	r1, #1
 80033e0:	2000      	movs	r0, #0
 80033e2:	f7fd ffc7 	bl	8001374 <CLCD_Puts>

	//     .
	lap.state = READY;
 80033e6:	4b04      	ldr	r3, [pc, #16]	; (80033f8 <display_lap+0xa8>)
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80033ee:	bf00      	nop
 80033f0:	3704      	adds	r7, #4
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033f6:	bf00      	nop
 80033f8:	2000000c 	.word	0x2000000c
 80033fc:	08006a28 	.word	0x08006a28
 8003400:	200001f0 	.word	0x200001f0
 8003404:	08006a3c 	.word	0x08006a3c

08003408 <clear_lap>:


/* lap    */
void clear_lap()
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
	//  lap    .
	lap.count = 0;
 800340c:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <clear_lap+0x30>)
 800340e:	2200      	movs	r2, #0
 8003410:	601a      	str	r2, [r3, #0]
	lap.show_num = 0;
 8003412:	4b09      	ldr	r3, [pc, #36]	; (8003438 <clear_lap+0x30>)
 8003414:	2200      	movs	r2, #0
 8003416:	605a      	str	r2, [r3, #4]
	sprintf(clcd.str2, "                ");
 8003418:	4908      	ldr	r1, [pc, #32]	; (800343c <clear_lap+0x34>)
 800341a:	4809      	ldr	r0, [pc, #36]	; (8003440 <clear_lap+0x38>)
 800341c:	f002 fdc6 	bl	8005fac <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8003420:	4a07      	ldr	r2, [pc, #28]	; (8003440 <clear_lap+0x38>)
 8003422:	2101      	movs	r1, #1
 8003424:	2000      	movs	r0, #0
 8003426:	f7fd ffa5 	bl	8001374 <CLCD_Puts>

	//     .
	lap.state = READY;
 800342a:	4b03      	ldr	r3, [pc, #12]	; (8003438 <clear_lap+0x30>)
 800342c:	2201      	movs	r2, #1
 800342e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8003432:	bf00      	nop
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	2000000c 	.word	0x2000000c
 800343c:	080069e4 	.word	0x080069e4
 8003440:	200001f0 	.word	0x200001f0

08003444 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003448:	f000 fce0 	bl	8003e0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800344c:	f000 f888 	bl	8003560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003450:	f7ff fdf8 	bl	8003044 <MX_GPIO_Init>
  MX_TIM6_Init();
 8003454:	f000 fc0c 	bl	8003c70 <MX_TIM6_Init>
  MX_TIM2_Init();
 8003458:	f000 fb94 	bl	8003b84 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800345c:	f000 f8ea 	bl	8003634 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  L_RED_LED_OFF();
 8003460:	2201      	movs	r2, #1
 8003462:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003466:	4838      	ldr	r0, [pc, #224]	; (8003548 <main+0x104>)
 8003468:	f001 f82c 	bl	80044c4 <HAL_GPIO_WritePin>
  L_GREEN_LED_OFF();
 800346c:	2201      	movs	r2, #1
 800346e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003472:	4835      	ldr	r0, [pc, #212]	; (8003548 <main+0x104>)
 8003474:	f001 f826 	bl	80044c4 <HAL_GPIO_WritePin>
  L_BLUE_LED_OFF();
 8003478:	2201      	movs	r2, #1
 800347a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800347e:	4832      	ldr	r0, [pc, #200]	; (8003548 <main+0x104>)
 8003480:	f001 f820 	bl	80044c4 <HAL_GPIO_WritePin>
  R_RED_LED_OFF();
 8003484:	2201      	movs	r2, #1
 8003486:	2140      	movs	r1, #64	; 0x40
 8003488:	4830      	ldr	r0, [pc, #192]	; (800354c <main+0x108>)
 800348a:	f001 f81b 	bl	80044c4 <HAL_GPIO_WritePin>
  R_GREEN_LED_OFF();
 800348e:	2201      	movs	r2, #1
 8003490:	2120      	movs	r1, #32
 8003492:	482f      	ldr	r0, [pc, #188]	; (8003550 <main+0x10c>)
 8003494:	f001 f816 	bl	80044c4 <HAL_GPIO_WritePin>
  R_BLUE_LED_OFF();
 8003498:	2201      	movs	r2, #1
 800349a:	2101      	movs	r1, #1
 800349c:	482c      	ldr	r0, [pc, #176]	; (8003550 <main+0x10c>)
 800349e:	f001 f811 	bl	80044c4 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim6);
 80034a2:	482c      	ldr	r0, [pc, #176]	; (8003554 <main+0x110>)
 80034a4:	f001 fcf4 	bl	8004e90 <HAL_TIM_Base_Start_IT>
  _7SEG_GPIO_Init();
 80034a8:	f7fd f864 	bl	8000574 <_7SEG_GPIO_Init>
  CLCD_GPIO_Init();
 80034ac:	f7fd fd5e 	bl	8000f6c <CLCD_GPIO_Init>
  CLCD_Init();
 80034b0:	f7fd ff85 	bl	80013be <CLCD_Init>
  CLCD_Clear();
 80034b4:	f7fd ffa5 	bl	8001402 <CLCD_Clear>
  init_clock();
 80034b8:	f7ff f9ba 	bl	8002830 <init_clock>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch(system.mode)
 80034bc:	4b26      	ldr	r3, [pc, #152]	; (8003558 <main+0x114>)
 80034be:	791b      	ldrb	r3, [r3, #4]
 80034c0:	2b05      	cmp	r3, #5
 80034c2:	d8fb      	bhi.n	80034bc <main+0x78>
 80034c4:	a201      	add	r2, pc, #4	; (adr r2, 80034cc <main+0x88>)
 80034c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ca:	bf00      	nop
 80034cc:	080034e5 	.word	0x080034e5
 80034d0:	08003527 	.word	0x08003527
 80034d4:	0800352d 	.word	0x0800352d
 80034d8:	08003533 	.word	0x08003533
 80034dc:	08003539 	.word	0x08003539
 80034e0:	0800353f 	.word	0x0800353f
	  {
	    case STOPWATCH:
	    	show_stopwatch();
 80034e4:	f000 fa58 	bl	8003998 <show_stopwatch>

			switch(lap.state)
 80034e8:	4b1c      	ldr	r3, [pc, #112]	; (800355c <main+0x118>)
 80034ea:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d828      	bhi.n	8003544 <main+0x100>
 80034f2:	a201      	add	r2, pc, #4	; (adr r2, 80034f8 <main+0xb4>)
 80034f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f8:	0800350d 	.word	0x0800350d
 80034fc:	08003545 	.word	0x08003545
 8003500:	08003513 	.word	0x08003513
 8003504:	08003519 	.word	0x08003519
 8003508:	0800351f 	.word	0x0800351f
			{
			case INIT    : init_lap();   break;
 800350c:	f7ff fe96 	bl	800323c <init_lap>
 8003510:	e008      	b.n	8003524 <main+0xe0>
			case SAVE    : save_lap();    break;
 8003512:	f7ff fea5 	bl	8003260 <save_lap>
 8003516:	e005      	b.n	8003524 <main+0xe0>
			case DISPLAY : display_lap(); break;
 8003518:	f7ff ff1a 	bl	8003350 <display_lap>
 800351c:	e002      	b.n	8003524 <main+0xe0>
			case CLEAR   : clear_lap();   break;
 800351e:	f7ff ff73 	bl	8003408 <clear_lap>
 8003522:	bf00      	nop
			}

			break;
 8003524:	e00e      	b.n	8003544 <main+0x100>

		case CLOCK:
			show_clock();
 8003526:	f7ff f98b 	bl	8002840 <show_clock>

			break;
 800352a:	e00c      	b.n	8003546 <main+0x102>

		case CLOCK_CONFIG:
			show_clock_config();
 800352c:	f7ff fb60 	bl	8002bf0 <show_clock_config>

			break;
 8003530:	e009      	b.n	8003546 <main+0x102>

		case ALARM:
			show_alarm();
 8003532:	f7fd ff83 	bl	800143c <show_alarm>

			break;
 8003536:	e006      	b.n	8003546 <main+0x102>

		case ALARM_CONFIG:
			show_alarm_config();
 8003538:	f7fe f972 	bl	8001820 <show_alarm_config>

			break;
 800353c:	e003      	b.n	8003546 <main+0x102>

		case ALARM_TRIGGER:
			trigger_alarm();
 800353e:	f7fe f893 	bl	8001668 <trigger_alarm>

			break;
 8003542:	e000      	b.n	8003546 <main+0x102>
			break;
 8003544:	bf00      	nop
	  switch(system.mode)
 8003546:	e7b9      	b.n	80034bc <main+0x78>
 8003548:	40020c00 	.word	0x40020c00
 800354c:	40020800 	.word	0x40020800
 8003550:	40020400 	.word	0x40020400
 8003554:	20000290 	.word	0x20000290
 8003558:	20000000 	.word	0x20000000
 800355c:	2000000c 	.word	0x2000000c

08003560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b094      	sub	sp, #80	; 0x50
 8003564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003566:	f107 0320 	add.w	r3, r7, #32
 800356a:	2230      	movs	r2, #48	; 0x30
 800356c:	2100      	movs	r1, #0
 800356e:	4618      	mov	r0, r3
 8003570:	f002 fd14 	bl	8005f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003574:	f107 030c 	add.w	r3, r7, #12
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	605a      	str	r2, [r3, #4]
 800357e:	609a      	str	r2, [r3, #8]
 8003580:	60da      	str	r2, [r3, #12]
 8003582:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003584:	2300      	movs	r3, #0
 8003586:	60bb      	str	r3, [r7, #8]
 8003588:	4b28      	ldr	r3, [pc, #160]	; (800362c <SystemClock_Config+0xcc>)
 800358a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358c:	4a27      	ldr	r2, [pc, #156]	; (800362c <SystemClock_Config+0xcc>)
 800358e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003592:	6413      	str	r3, [r2, #64]	; 0x40
 8003594:	4b25      	ldr	r3, [pc, #148]	; (800362c <SystemClock_Config+0xcc>)
 8003596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800359c:	60bb      	str	r3, [r7, #8]
 800359e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80035a0:	2300      	movs	r3, #0
 80035a2:	607b      	str	r3, [r7, #4]
 80035a4:	4b22      	ldr	r3, [pc, #136]	; (8003630 <SystemClock_Config+0xd0>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a21      	ldr	r2, [pc, #132]	; (8003630 <SystemClock_Config+0xd0>)
 80035aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035ae:	6013      	str	r3, [r2, #0]
 80035b0:	4b1f      	ldr	r3, [pc, #124]	; (8003630 <SystemClock_Config+0xd0>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035b8:	607b      	str	r3, [r7, #4]
 80035ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80035bc:	2302      	movs	r3, #2
 80035be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035c0:	2301      	movs	r3, #1
 80035c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80035c4:	2310      	movs	r3, #16
 80035c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035c8:	2302      	movs	r3, #2
 80035ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80035cc:	2300      	movs	r3, #0
 80035ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80035d0:	2308      	movs	r3, #8
 80035d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80035d4:	23a8      	movs	r3, #168	; 0xa8
 80035d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80035d8:	2302      	movs	r3, #2
 80035da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80035dc:	2304      	movs	r3, #4
 80035de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035e0:	f107 0320 	add.w	r3, r7, #32
 80035e4:	4618      	mov	r0, r3
 80035e6:	f000 ff9f 	bl	8004528 <HAL_RCC_OscConfig>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80035f0:	f000 f94a 	bl	8003888 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035f4:	230f      	movs	r3, #15
 80035f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035f8:	2302      	movs	r3, #2
 80035fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003600:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003604:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800360a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800360c:	f107 030c 	add.w	r3, r7, #12
 8003610:	2105      	movs	r1, #5
 8003612:	4618      	mov	r0, r3
 8003614:	f001 fa00 	bl	8004a18 <HAL_RCC_ClockConfig>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800361e:	f000 f933 	bl	8003888 <Error_Handler>
  }
}
 8003622:	bf00      	nop
 8003624:	3750      	adds	r7, #80	; 0x50
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	40023800 	.word	0x40023800
 8003630:	40007000 	.word	0x40007000

08003634 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003638:	2200      	movs	r2, #0
 800363a:	2100      	movs	r1, #0
 800363c:	2036      	movs	r0, #54	; 0x36
 800363e:	f000 fd56 	bl	80040ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003642:	2036      	movs	r0, #54	; 0x36
 8003644:	f000 fd6f 	bl	8004126 <HAL_NVIC_EnableIRQ>
}
 8003648:	bf00      	nop
 800364a:	bd80      	pop	{r7, pc}

0800364c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a38      	ldr	r2, [pc, #224]	; (800373c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d169      	bne.n	8003732 <HAL_TIM_PeriodElapsedCallback+0xe6>
	{
		// timers for system
		system.wait_milisecond++;
 800365e:	4b38      	ldr	r3, [pc, #224]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	3301      	adds	r3, #1
 8003664:	4a36      	ldr	r2, [pc, #216]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003666:	6013      	str	r3, [r2, #0]
		clock.time.milisecond++;
 8003668:	4b36      	ldr	r3, [pc, #216]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	3301      	adds	r3, #1
 800366e:	4a35      	ldr	r2, [pc, #212]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003670:	6253      	str	r3, [r2, #36]	; 0x24
		clock_convert_time_format();
 8003672:	f7ff f969 	bl	8002948 <clock_convert_time_format>

		if(stopwatch.state == RUNNING)
 8003676:	4b34      	ldr	r3, [pc, #208]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003678:	7d1b      	ldrb	r3, [r3, #20]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <HAL_TIM_PeriodElapsedCallback+0x40>
		{
			stopwatch.time.milisecond++;
 800367e:	4b32      	ldr	r3, [pc, #200]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	3301      	adds	r3, #1
 8003684:	4a30      	ldr	r2, [pc, #192]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003686:	6113      	str	r3, [r2, #16]
			stopwatch_convert_time_format();
 8003688:	f000 fa06 	bl	8003a98 <stopwatch_convert_time_format>
		}
		if(buzzer.state == BEEP)
 800368c:	4b2f      	ldr	r3, [pc, #188]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800368e:	7b1b      	ldrb	r3, [r3, #12]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d106      	bne.n	80036a2 <HAL_TIM_PeriodElapsedCallback+0x56>
		{
			buzzer.running_milisecond++;
 8003694:	4b2d      	ldr	r3, [pc, #180]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	3301      	adds	r3, #1
 800369a:	4a2c      	ldr	r2, [pc, #176]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800369c:	6013      	str	r3, [r2, #0]
			beep_buzzer_check();
 800369e:	f7ff f887 	bl	80027b0 <beep_buzzer_check>
		}
		if(system.mode != ALARM_CONFIG &&
 80036a2:	4b27      	ldr	r3, [pc, #156]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80036a4:	791b      	ldrb	r3, [r3, #4]
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d009      	beq.n	80036be <HAL_TIM_PeriodElapsedCallback+0x72>
		   clock.time.milisecond == 0 && clock.time.second == 0)
 80036aa:	4b26      	ldr	r3, [pc, #152]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		if(system.mode != ALARM_CONFIG &&
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d105      	bne.n	80036be <HAL_TIM_PeriodElapsedCallback+0x72>
		   clock.time.milisecond == 0 && clock.time.second == 0)
 80036b2:	4b24      	ldr	r3, [pc, #144]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_TIM_PeriodElapsedCallback+0x72>
		{
			check_alarm();
 80036ba:	f7fd ff93 	bl	80015e4 <check_alarm>
		}

		// timers for buttons
		if(CHECK_SW1_PRESSING())
 80036be:	2108      	movs	r1, #8
 80036c0:	4823      	ldr	r0, [pc, #140]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80036c2:	f000 fee7 	bl	8004494 <HAL_GPIO_ReadPin>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d106      	bne.n	80036da <HAL_TIM_PeriodElapsedCallback+0x8e>
		{
			button1.hold_milisecond++;
 80036cc:	4b21      	ldr	r3, [pc, #132]	; (8003754 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	3301      	adds	r3, #1
 80036d2:	4a20      	ldr	r2, [pc, #128]	; (8003754 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80036d4:	6053      	str	r3, [r2, #4]
			button1_measure_hold();
 80036d6:	f7fe fb2f 	bl	8001d38 <button1_measure_hold>
		}
		if(CHECK_SW2_PRESSING())
 80036da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036de:	481e      	ldr	r0, [pc, #120]	; (8003758 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80036e0:	f000 fed8 	bl	8004494 <HAL_GPIO_ReadPin>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d106      	bne.n	80036f8 <HAL_TIM_PeriodElapsedCallback+0xac>
		{
			button2.hold_milisecond++;
 80036ea:	4b1c      	ldr	r3, [pc, #112]	; (800375c <HAL_TIM_PeriodElapsedCallback+0x110>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	3301      	adds	r3, #1
 80036f0:	4a1a      	ldr	r2, [pc, #104]	; (800375c <HAL_TIM_PeriodElapsedCallback+0x110>)
 80036f2:	6053      	str	r3, [r2, #4]
			button2_measure_hold();
 80036f4:	f7fe fc92 	bl	800201c <button2_measure_hold>
		}
		if(CHECK_SW3_PRESSING())
 80036f8:	2110      	movs	r1, #16
 80036fa:	4819      	ldr	r0, [pc, #100]	; (8003760 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80036fc:	f000 feca 	bl	8004494 <HAL_GPIO_ReadPin>
 8003700:	4603      	mov	r3, r0
 8003702:	2b01      	cmp	r3, #1
 8003704:	d106      	bne.n	8003714 <HAL_TIM_PeriodElapsedCallback+0xc8>
		{
			button3.hold_milisecond++;
 8003706:	4b17      	ldr	r3, [pc, #92]	; (8003764 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	3301      	adds	r3, #1
 800370c:	4a15      	ldr	r2, [pc, #84]	; (8003764 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800370e:	6053      	str	r3, [r2, #4]
			button3_measure_hold();
 8003710:	f7fe fdc6 	bl	80022a0 <button3_measure_hold>
		}
		if(CHECK_SW4_PRESSING())
 8003714:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003718:	4811      	ldr	r0, [pc, #68]	; (8003760 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800371a:	f000 febb 	bl	8004494 <HAL_GPIO_ReadPin>
 800371e:	4603      	mov	r3, r0
 8003720:	2b01      	cmp	r3, #1
 8003722:	d106      	bne.n	8003732 <HAL_TIM_PeriodElapsedCallback+0xe6>
		{
			button4.hold_milisecond++;
 8003724:	4b10      	ldr	r3, [pc, #64]	; (8003768 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	3301      	adds	r3, #1
 800372a:	4a0f      	ldr	r2, [pc, #60]	; (8003768 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800372c:	6053      	str	r3, [r2, #4]
			button4_measure_hold();
 800372e:	f7fe ff0b 	bl	8002548 <button4_measure_hold>
		}
	}
}
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40001000 	.word	0x40001000
 8003740:	20000000 	.word	0x20000000
 8003744:	200000d0 	.word	0x200000d0
 8003748:	200000a8 	.word	0x200000a8
 800374c:	200000c0 	.word	0x200000c0
 8003750:	40021000 	.word	0x40021000
 8003754:	20000200 	.word	0x20000200
 8003758:	40020800 	.word	0x40020800
 800375c:	20000210 	.word	0x20000210
 8003760:	40020c00 	.word	0x40020c00
 8003764:	20000220 	.word	0x20000220
 8003768:	20000230 	.word	0x20000230

0800376c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	4603      	mov	r3, r0
 8003774:	80fb      	strh	r3, [r7, #6]
	// SW1 press
	if(GPIO_Pin == SW1 && CHECK_SW1_PRESSING())
 8003776:	88fb      	ldrh	r3, [r7, #6]
 8003778:	2b08      	cmp	r3, #8
 800377a:	d108      	bne.n	800378e <HAL_GPIO_EXTI_Callback+0x22>
 800377c:	2108      	movs	r1, #8
 800377e:	4834      	ldr	r0, [pc, #208]	; (8003850 <HAL_GPIO_EXTI_Callback+0xe4>)
 8003780:	f000 fe88 	bl	8004494 <HAL_GPIO_ReadPin>
 8003784:	4603      	mov	r3, r0
 8003786:	2b01      	cmp	r3, #1
 8003788:	d101      	bne.n	800378e <HAL_GPIO_EXTI_Callback+0x22>
	{
		button1_start();
 800378a:	f7fe fab3 	bl	8001cf4 <button1_start>
	}

	// SW1 release
	if(GPIO_Pin == SW1 && !CHECK_SW1_PRESSING())
 800378e:	88fb      	ldrh	r3, [r7, #6]
 8003790:	2b08      	cmp	r3, #8
 8003792:	d108      	bne.n	80037a6 <HAL_GPIO_EXTI_Callback+0x3a>
 8003794:	2108      	movs	r1, #8
 8003796:	482e      	ldr	r0, [pc, #184]	; (8003850 <HAL_GPIO_EXTI_Callback+0xe4>)
 8003798:	f000 fe7c 	bl	8004494 <HAL_GPIO_ReadPin>
 800379c:	4603      	mov	r3, r0
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d001      	beq.n	80037a6 <HAL_GPIO_EXTI_Callback+0x3a>
	{
		button1_finish();
 80037a2:	f7fe fb75 	bl	8001e90 <button1_finish>
	}

	// SW2 press
	if(GPIO_Pin == SW2 && CHECK_SW2_PRESSING())
 80037a6:	88fb      	ldrh	r3, [r7, #6]
 80037a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037ac:	d109      	bne.n	80037c2 <HAL_GPIO_EXTI_Callback+0x56>
 80037ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037b2:	4828      	ldr	r0, [pc, #160]	; (8003854 <HAL_GPIO_EXTI_Callback+0xe8>)
 80037b4:	f000 fe6e 	bl	8004494 <HAL_GPIO_ReadPin>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d101      	bne.n	80037c2 <HAL_GPIO_EXTI_Callback+0x56>
	{
		button2_start();
 80037be:	f7fe fbdd 	bl	8001f7c <button2_start>
	}

	// SW2 release
	if(GPIO_Pin == SW2 && !CHECK_SW2_PRESSING())
 80037c2:	88fb      	ldrh	r3, [r7, #6]
 80037c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037c8:	d109      	bne.n	80037de <HAL_GPIO_EXTI_Callback+0x72>
 80037ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037ce:	4821      	ldr	r0, [pc, #132]	; (8003854 <HAL_GPIO_EXTI_Callback+0xe8>)
 80037d0:	f000 fe60 	bl	8004494 <HAL_GPIO_ReadPin>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d001      	beq.n	80037de <HAL_GPIO_EXTI_Callback+0x72>
	{
		button2_finish();
 80037da:	f7fe fca3 	bl	8002124 <button2_finish>
	}

	// SW3 press
	if(GPIO_Pin == SW3 && CHECK_SW3_PRESSING())
 80037de:	88fb      	ldrh	r3, [r7, #6]
 80037e0:	2b10      	cmp	r3, #16
 80037e2:	d108      	bne.n	80037f6 <HAL_GPIO_EXTI_Callback+0x8a>
 80037e4:	2110      	movs	r1, #16
 80037e6:	481c      	ldr	r0, [pc, #112]	; (8003858 <HAL_GPIO_EXTI_Callback+0xec>)
 80037e8:	f000 fe54 	bl	8004494 <HAL_GPIO_ReadPin>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d101      	bne.n	80037f6 <HAL_GPIO_EXTI_Callback+0x8a>
	{
		button3_start();
 80037f2:	f7fe fd03 	bl	80021fc <button3_start>
	}

	// SW3 release
	if(GPIO_Pin == SW3 && !CHECK_SW3_PRESSING())
 80037f6:	88fb      	ldrh	r3, [r7, #6]
 80037f8:	2b10      	cmp	r3, #16
 80037fa:	d108      	bne.n	800380e <HAL_GPIO_EXTI_Callback+0xa2>
 80037fc:	2110      	movs	r1, #16
 80037fe:	4816      	ldr	r0, [pc, #88]	; (8003858 <HAL_GPIO_EXTI_Callback+0xec>)
 8003800:	f000 fe48 	bl	8004494 <HAL_GPIO_ReadPin>
 8003804:	4603      	mov	r3, r0
 8003806:	2b01      	cmp	r3, #1
 8003808:	d001      	beq.n	800380e <HAL_GPIO_EXTI_Callback+0xa2>
	{
		button3_finish();
 800380a:	f7fe fdf3 	bl	80023f4 <button3_finish>
	}

	// SW4 press
	if(GPIO_Pin == SW4 && CHECK_SW4_PRESSING())
 800380e:	88fb      	ldrh	r3, [r7, #6]
 8003810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003814:	d109      	bne.n	800382a <HAL_GPIO_EXTI_Callback+0xbe>
 8003816:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800381a:	480f      	ldr	r0, [pc, #60]	; (8003858 <HAL_GPIO_EXTI_Callback+0xec>)
 800381c:	f000 fe3a 	bl	8004494 <HAL_GPIO_ReadPin>
 8003820:	4603      	mov	r3, r0
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <HAL_GPIO_EXTI_Callback+0xbe>
	{
		button4_start();
 8003826:	f7fe fe51 	bl	80024cc <button4_start>
	}

	// SW4 release
	if(GPIO_Pin == SW4 && !CHECK_SW4_PRESSING())
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003830:	d109      	bne.n	8003846 <HAL_GPIO_EXTI_Callback+0xda>
 8003832:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003836:	4808      	ldr	r0, [pc, #32]	; (8003858 <HAL_GPIO_EXTI_Callback+0xec>)
 8003838:	f000 fe2c 	bl	8004494 <HAL_GPIO_ReadPin>
 800383c:	4603      	mov	r3, r0
 800383e:	2b01      	cmp	r3, #1
 8003840:	d001      	beq.n	8003846 <HAL_GPIO_EXTI_Callback+0xda>
	{
		button4_finish();
 8003842:	f7fe ff2b 	bl	800269c <button4_finish>
	}
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40021000 	.word	0x40021000
 8003854:	40020800 	.word	0x40020800
 8003858:	40020c00 	.word	0x40020c00

0800385c <change_system_mode>:

void change_system_mode(System_Mode new_mode)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
	previous_system_mode = system.mode;
 8003866:	4b06      	ldr	r3, [pc, #24]	; (8003880 <change_system_mode+0x24>)
 8003868:	791a      	ldrb	r2, [r3, #4]
 800386a:	4b06      	ldr	r3, [pc, #24]	; (8003884 <change_system_mode+0x28>)
 800386c:	701a      	strb	r2, [r3, #0]
	system.mode = new_mode;
 800386e:	4a04      	ldr	r2, [pc, #16]	; (8003880 <change_system_mode+0x24>)
 8003870:	79fb      	ldrb	r3, [r7, #7]
 8003872:	7113      	strb	r3, [r2, #4]
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	20000000 	.word	0x20000000
 8003884:	20000008 	.word	0x20000008

08003888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800388c:	b672      	cpsid	i
}
 800388e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003890:	e7fe      	b.n	8003890 <Error_Handler+0x8>
	...

08003894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800389a:	2300      	movs	r3, #0
 800389c:	607b      	str	r3, [r7, #4]
 800389e:	4b10      	ldr	r3, [pc, #64]	; (80038e0 <HAL_MspInit+0x4c>)
 80038a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a2:	4a0f      	ldr	r2, [pc, #60]	; (80038e0 <HAL_MspInit+0x4c>)
 80038a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038a8:	6453      	str	r3, [r2, #68]	; 0x44
 80038aa:	4b0d      	ldr	r3, [pc, #52]	; (80038e0 <HAL_MspInit+0x4c>)
 80038ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038b2:	607b      	str	r3, [r7, #4]
 80038b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038b6:	2300      	movs	r3, #0
 80038b8:	603b      	str	r3, [r7, #0]
 80038ba:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <HAL_MspInit+0x4c>)
 80038bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038be:	4a08      	ldr	r2, [pc, #32]	; (80038e0 <HAL_MspInit+0x4c>)
 80038c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c4:	6413      	str	r3, [r2, #64]	; 0x40
 80038c6:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <HAL_MspInit+0x4c>)
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ce:	603b      	str	r3, [r7, #0]
 80038d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	40023800 	.word	0x40023800

080038e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80038e8:	e7fe      	b.n	80038e8 <NMI_Handler+0x4>

080038ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038ea:	b480      	push	{r7}
 80038ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038ee:	e7fe      	b.n	80038ee <HardFault_Handler+0x4>

080038f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038f4:	e7fe      	b.n	80038f4 <MemManage_Handler+0x4>

080038f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038f6:	b480      	push	{r7}
 80038f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038fa:	e7fe      	b.n	80038fa <BusFault_Handler+0x4>

080038fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003900:	e7fe      	b.n	8003900 <UsageFault_Handler+0x4>

08003902 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003902:	b480      	push	{r7}
 8003904:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003906:	bf00      	nop
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003914:	bf00      	nop
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800391e:	b480      	push	{r7}
 8003920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003922:	bf00      	nop
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003930:	f000 fabe 	bl	8003eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003934:	bf00      	nop
 8003936:	bd80      	pop	{r7, pc}

08003938 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800393c:	2008      	movs	r0, #8
 800393e:	f000 fddb 	bl	80044f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003942:	bf00      	nop
 8003944:	bd80      	pop	{r7, pc}

08003946 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800394a:	2010      	movs	r0, #16
 800394c:	f000 fdd4 	bl	80044f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003950:	bf00      	nop
 8003952:	bd80      	pop	{r7, pc}

08003954 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003958:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800395c:	f000 fdcc 	bl	80044f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003960:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003964:	f000 fdc8 	bl	80044f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003968:	bf00      	nop
 800396a:	bd80      	pop	{r7, pc}

0800396c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003970:	4802      	ldr	r0, [pc, #8]	; (800397c <TIM6_DAC_IRQHandler+0x10>)
 8003972:	f001 fc8f 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20000290 	.word	0x20000290

08003980 <init_stopwatch>:
extern Lap lap;
extern Stopwatch stopwatch;
extern CLCD clcd;

void init_stopwatch()
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
	system.wait_milisecond = 0;
 8003984:	4b03      	ldr	r3, [pc, #12]	; (8003994 <init_stopwatch+0x14>)
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
}
 800398a:	bf00      	nop
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	20000000 	.word	0x20000000

08003998 <show_stopwatch>:

void show_stopwatch()
{
 8003998:	b590      	push	{r4, r7, lr}
 800399a:	b085      	sub	sp, #20
 800399c:	af04      	add	r7, sp, #16
  	// 0.5    
	if(stopwatch.time.milisecond < 500) stopwatch.point = ON;
 800399e:	4b2d      	ldr	r3, [pc, #180]	; (8003a54 <show_stopwatch+0xbc>)
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80039a6:	d203      	bcs.n	80039b0 <show_stopwatch+0x18>
 80039a8:	4b2a      	ldr	r3, [pc, #168]	; (8003a54 <show_stopwatch+0xbc>)
 80039aa:	2201      	movs	r2, #1
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	e002      	b.n	80039b6 <show_stopwatch+0x1e>
	else stopwatch.point = OFF;
 80039b0:	4b28      	ldr	r3, [pc, #160]	; (8003a54 <show_stopwatch+0xbc>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]

	// 7-Seg  
	_7SEG_SetNumber(DGT1, stopwatch.time.second % 10, stopwatch.point);
 80039b6:	4b27      	ldr	r3, [pc, #156]	; (8003a54 <show_stopwatch+0xbc>)
 80039b8:	68d9      	ldr	r1, [r3, #12]
 80039ba:	4b27      	ldr	r3, [pc, #156]	; (8003a58 <show_stopwatch+0xc0>)
 80039bc:	fba3 2301 	umull	r2, r3, r3, r1
 80039c0:	08da      	lsrs	r2, r3, #3
 80039c2:	4613      	mov	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	1aca      	subs	r2, r1, r3
 80039cc:	4611      	mov	r1, r2
 80039ce:	4b21      	ldr	r3, [pc, #132]	; (8003a54 <show_stopwatch+0xbc>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	461a      	mov	r2, r3
 80039d4:	2000      	movs	r0, #0
 80039d6:	f7fc feb3 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, stopwatch.time.milisecond / 100, OFF);
 80039da:	4b1e      	ldr	r3, [pc, #120]	; (8003a54 <show_stopwatch+0xbc>)
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	4a1f      	ldr	r2, [pc, #124]	; (8003a5c <show_stopwatch+0xc4>)
 80039e0:	fba2 2303 	umull	r2, r3, r2, r3
 80039e4:	095b      	lsrs	r3, r3, #5
 80039e6:	2200      	movs	r2, #0
 80039e8:	4619      	mov	r1, r3
 80039ea:	2001      	movs	r0, #1
 80039ec:	f7fc fea8 	bl	8000740 <_7SEG_SetNumber>

	// CLCD  
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 80039f0:	4b18      	ldr	r3, [pc, #96]	; (8003a54 <show_stopwatch+0xbc>)
 80039f2:	6858      	ldr	r0, [r3, #4]
 80039f4:	4b17      	ldr	r3, [pc, #92]	; (8003a54 <show_stopwatch+0xbc>)
 80039f6:	689c      	ldr	r4, [r3, #8]
 80039f8:	4b16      	ldr	r3, [pc, #88]	; (8003a54 <show_stopwatch+0xbc>)
 80039fa:	68db      	ldr	r3, [r3, #12]
			stopwatch.time.hour,
			stopwatch.time.minute,
			stopwatch.time.second,
			stopwatch.point ? '.' : ' ',
 80039fc:	4a15      	ldr	r2, [pc, #84]	; (8003a54 <show_stopwatch+0xbc>)
 80039fe:	6812      	ldr	r2, [r2, #0]
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 8003a00:	2a00      	cmp	r2, #0
 8003a02:	d001      	beq.n	8003a08 <show_stopwatch+0x70>
 8003a04:	222e      	movs	r2, #46	; 0x2e
 8003a06:	e000      	b.n	8003a0a <show_stopwatch+0x72>
 8003a08:	2220      	movs	r2, #32
 8003a0a:	4912      	ldr	r1, [pc, #72]	; (8003a54 <show_stopwatch+0xbc>)
 8003a0c:	6909      	ldr	r1, [r1, #16]
 8003a0e:	9102      	str	r1, [sp, #8]
 8003a10:	9201      	str	r2, [sp, #4]
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	4623      	mov	r3, r4
 8003a16:	4602      	mov	r2, r0
 8003a18:	4911      	ldr	r1, [pc, #68]	; (8003a60 <show_stopwatch+0xc8>)
 8003a1a:	4812      	ldr	r0, [pc, #72]	; (8003a64 <show_stopwatch+0xcc>)
 8003a1c:	f002 fac6 	bl	8005fac <siprintf>
			stopwatch.time.milisecond);
	CLCD_Puts(0, 0, clcd.str1);
 8003a20:	4a10      	ldr	r2, [pc, #64]	; (8003a64 <show_stopwatch+0xcc>)
 8003a22:	2100      	movs	r1, #0
 8003a24:	2000      	movs	r0, #0
 8003a26:	f7fd fca5 	bl	8001374 <CLCD_Puts>

	//  STOPPED ,  30    
	if(system.wait_milisecond > 30000 && stopwatch.state == STOPPED) {
 8003a2a:	4b0f      	ldr	r3, [pc, #60]	; (8003a68 <show_stopwatch+0xd0>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f247 5230 	movw	r2, #30000	; 0x7530
 8003a32:	4293      	cmp	r3, r2
 8003a34:	dd09      	ble.n	8003a4a <show_stopwatch+0xb2>
 8003a36:	4b07      	ldr	r3, [pc, #28]	; (8003a54 <show_stopwatch+0xbc>)
 8003a38:	7d1b      	ldrb	r3, [r3, #20]
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d105      	bne.n	8003a4a <show_stopwatch+0xb2>
		system.wait_milisecond = 0;
 8003a3e:	4b0a      	ldr	r3, [pc, #40]	; (8003a68 <show_stopwatch+0xd0>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
		system.mode = CLOCK;
 8003a44:	4b08      	ldr	r3, [pc, #32]	; (8003a68 <show_stopwatch+0xd0>)
 8003a46:	2201      	movs	r2, #1
 8003a48:	711a      	strb	r2, [r3, #4]
	}
}
 8003a4a:	bf00      	nop
 8003a4c:	3704      	adds	r7, #4
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd90      	pop	{r4, r7, pc}
 8003a52:	bf00      	nop
 8003a54:	200000a8 	.word	0x200000a8
 8003a58:	cccccccd 	.word	0xcccccccd
 8003a5c:	51eb851f 	.word	0x51eb851f
 8003a60:	08006a58 	.word	0x08006a58
 8003a64:	200001e0 	.word	0x200001e0
 8003a68:	20000000 	.word	0x20000000

08003a6c <clear_stopwatch>:

void clear_stopwatch()
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
	stopwatch.time.hour = 0;
 8003a70:	4b08      	ldr	r3, [pc, #32]	; (8003a94 <clear_stopwatch+0x28>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	605a      	str	r2, [r3, #4]
	stopwatch.time.minute = 0;
 8003a76:	4b07      	ldr	r3, [pc, #28]	; (8003a94 <clear_stopwatch+0x28>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	609a      	str	r2, [r3, #8]
	stopwatch.time.second = 0;
 8003a7c:	4b05      	ldr	r3, [pc, #20]	; (8003a94 <clear_stopwatch+0x28>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	60da      	str	r2, [r3, #12]
	stopwatch.time.milisecond = 0;
 8003a82:	4b04      	ldr	r3, [pc, #16]	; (8003a94 <clear_stopwatch+0x28>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	611a      	str	r2, [r3, #16]
}
 8003a88:	bf00      	nop
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	200000a8 	.word	0x200000a8

08003a98 <stopwatch_convert_time_format>:

void stopwatch_convert_time_format()
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
	if(stopwatch.time.milisecond == 1000)
 8003a9c:	4b14      	ldr	r3, [pc, #80]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003aa4:	d107      	bne.n	8003ab6 <stopwatch_convert_time_format+0x1e>
	{
		stopwatch.time.milisecond = 0;
 8003aa6:	4b12      	ldr	r3, [pc, #72]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	611a      	str	r2, [r3, #16]
		stopwatch.time.second++;
 8003aac:	4b10      	ldr	r3, [pc, #64]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	4a0f      	ldr	r2, [pc, #60]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003ab4:	60d3      	str	r3, [r2, #12]
	}
	if(stopwatch.time.second == 60)
 8003ab6:	4b0e      	ldr	r3, [pc, #56]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	2b3c      	cmp	r3, #60	; 0x3c
 8003abc:	d107      	bne.n	8003ace <stopwatch_convert_time_format+0x36>
	{
		stopwatch.time.second = 0;
 8003abe:	4b0c      	ldr	r3, [pc, #48]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	60da      	str	r2, [r3, #12]
		stopwatch.time.minute++;
 8003ac4:	4b0a      	ldr	r3, [pc, #40]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	4a09      	ldr	r2, [pc, #36]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003acc:	6093      	str	r3, [r2, #8]
	}
	if(stopwatch.time.minute == 60)
 8003ace:	4b08      	ldr	r3, [pc, #32]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	2b3c      	cmp	r3, #60	; 0x3c
 8003ad4:	d107      	bne.n	8003ae6 <stopwatch_convert_time_format+0x4e>
	{
		stopwatch.time.minute = 0;
 8003ad6:	4b06      	ldr	r3, [pc, #24]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	609a      	str	r2, [r3, #8]
		stopwatch.time.hour++;
 8003adc:	4b04      	ldr	r3, [pc, #16]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	4a03      	ldr	r2, [pc, #12]	; (8003af0 <stopwatch_convert_time_format+0x58>)
 8003ae4:	6053      	str	r3, [r2, #4]
	}
}
 8003ae6:	bf00      	nop
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	200000a8 	.word	0x200000a8

08003af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003afc:	4a14      	ldr	r2, [pc, #80]	; (8003b50 <_sbrk+0x5c>)
 8003afe:	4b15      	ldr	r3, [pc, #84]	; (8003b54 <_sbrk+0x60>)
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b08:	4b13      	ldr	r3, [pc, #76]	; (8003b58 <_sbrk+0x64>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d102      	bne.n	8003b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b10:	4b11      	ldr	r3, [pc, #68]	; (8003b58 <_sbrk+0x64>)
 8003b12:	4a12      	ldr	r2, [pc, #72]	; (8003b5c <_sbrk+0x68>)
 8003b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b16:	4b10      	ldr	r3, [pc, #64]	; (8003b58 <_sbrk+0x64>)
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d207      	bcs.n	8003b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b24:	f002 fa10 	bl	8005f48 <__errno>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	220c      	movs	r2, #12
 8003b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b32:	e009      	b.n	8003b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b34:	4b08      	ldr	r3, [pc, #32]	; (8003b58 <_sbrk+0x64>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b3a:	4b07      	ldr	r3, [pc, #28]	; (8003b58 <_sbrk+0x64>)
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4413      	add	r3, r2
 8003b42:	4a05      	ldr	r2, [pc, #20]	; (8003b58 <_sbrk+0x64>)
 8003b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b46:	68fb      	ldr	r3, [r7, #12]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3718      	adds	r7, #24
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	20020000 	.word	0x20020000
 8003b54:	00000400 	.word	0x00000400
 8003b58:	20000244 	.word	0x20000244
 8003b5c:	200002f0 	.word	0x200002f0

08003b60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b64:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <SystemInit+0x20>)
 8003b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6a:	4a05      	ldr	r2, [pc, #20]	; (8003b80 <SystemInit+0x20>)
 8003b6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b74:	bf00      	nop
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	e000ed00 	.word	0xe000ed00

08003b84 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b08e      	sub	sp, #56	; 0x38
 8003b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b8e:	2200      	movs	r2, #0
 8003b90:	601a      	str	r2, [r3, #0]
 8003b92:	605a      	str	r2, [r3, #4]
 8003b94:	609a      	str	r2, [r3, #8]
 8003b96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b98:	f107 0320 	add.w	r3, r7, #32
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ba2:	1d3b      	adds	r3, r7, #4
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	605a      	str	r2, [r3, #4]
 8003baa:	609a      	str	r2, [r3, #8]
 8003bac:	60da      	str	r2, [r3, #12]
 8003bae:	611a      	str	r2, [r3, #16]
 8003bb0:	615a      	str	r2, [r3, #20]
 8003bb2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003bb4:	4b2d      	ldr	r3, [pc, #180]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003bb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003bba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8003bbc:	4b2b      	ldr	r3, [pc, #172]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003bbe:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8003bc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bc4:	4b29      	ldr	r3, [pc, #164]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8003bca:	4b28      	ldr	r3, [pc, #160]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003bcc:	2209      	movs	r2, #9
 8003bce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bd0:	4b26      	ldr	r3, [pc, #152]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bd6:	4b25      	ldr	r3, [pc, #148]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003bdc:	4823      	ldr	r0, [pc, #140]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003bde:	f001 f907 	bl	8004df0 <HAL_TIM_Base_Init>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003be8:	f7ff fe4e 	bl	8003888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bf0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003bf2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	481c      	ldr	r0, [pc, #112]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003bfa:	f001 fd15 	bl	8005628 <HAL_TIM_ConfigClockSource>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d001      	beq.n	8003c08 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003c04:	f7ff fe40 	bl	8003888 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003c08:	4818      	ldr	r0, [pc, #96]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003c0a:	f001 f9b1 	bl	8004f70 <HAL_TIM_PWM_Init>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003c14:	f7ff fe38 	bl	8003888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c20:	f107 0320 	add.w	r3, r7, #32
 8003c24:	4619      	mov	r1, r3
 8003c26:	4811      	ldr	r0, [pc, #68]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003c28:	f002 f8fe 	bl	8005e28 <HAL_TIMEx_MasterConfigSynchronization>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003c32:	f7ff fe29 	bl	8003888 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c36:	2360      	movs	r3, #96	; 0x60
 8003c38:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4;
 8003c3a:	2304      	movs	r3, #4
 8003c3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c42:	2300      	movs	r3, #0
 8003c44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c46:	1d3b      	adds	r3, r7, #4
 8003c48:	2200      	movs	r2, #0
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	4807      	ldr	r0, [pc, #28]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003c4e:	f001 fc29 	bl	80054a4 <HAL_TIM_PWM_ConfigChannel>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003c58:	f7ff fe16 	bl	8003888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003c5c:	4803      	ldr	r0, [pc, #12]	; (8003c6c <MX_TIM2_Init+0xe8>)
 8003c5e:	f000 f873 	bl	8003d48 <HAL_TIM_MspPostInit>

}
 8003c62:	bf00      	nop
 8003c64:	3738      	adds	r7, #56	; 0x38
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	20000248 	.word	0x20000248

08003c70 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c76:	463b      	mov	r3, r7
 8003c78:	2200      	movs	r2, #0
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003c7e:	4b15      	ldr	r3, [pc, #84]	; (8003cd4 <MX_TIM6_Init+0x64>)
 8003c80:	4a15      	ldr	r2, [pc, #84]	; (8003cd8 <MX_TIM6_Init+0x68>)
 8003c82:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 8003c84:	4b13      	ldr	r3, [pc, #76]	; (8003cd4 <MX_TIM6_Init+0x64>)
 8003c86:	2263      	movs	r2, #99	; 0x63
 8003c88:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c8a:	4b12      	ldr	r3, [pc, #72]	; (8003cd4 <MX_TIM6_Init+0x64>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 839;
 8003c90:	4b10      	ldr	r3, [pc, #64]	; (8003cd4 <MX_TIM6_Init+0x64>)
 8003c92:	f240 3247 	movw	r2, #839	; 0x347
 8003c96:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c98:	4b0e      	ldr	r3, [pc, #56]	; (8003cd4 <MX_TIM6_Init+0x64>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003c9e:	480d      	ldr	r0, [pc, #52]	; (8003cd4 <MX_TIM6_Init+0x64>)
 8003ca0:	f001 f8a6 	bl	8004df0 <HAL_TIM_Base_Init>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003caa:	f7ff fded 	bl	8003888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003cb6:	463b      	mov	r3, r7
 8003cb8:	4619      	mov	r1, r3
 8003cba:	4806      	ldr	r0, [pc, #24]	; (8003cd4 <MX_TIM6_Init+0x64>)
 8003cbc:	f002 f8b4 	bl	8005e28 <HAL_TIMEx_MasterConfigSynchronization>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003cc6:	f7ff fddf 	bl	8003888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003cca:	bf00      	nop
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	20000290 	.word	0x20000290
 8003cd8:	40001000 	.word	0x40001000

08003cdc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cec:	d10e      	bne.n	8003d0c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	4b13      	ldr	r3, [pc, #76]	; (8003d40 <HAL_TIM_Base_MspInit+0x64>)
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	4a12      	ldr	r2, [pc, #72]	; (8003d40 <HAL_TIM_Base_MspInit+0x64>)
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8003cfe:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <HAL_TIM_Base_MspInit+0x64>)
 8003d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003d0a:	e012      	b.n	8003d32 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a0c      	ldr	r2, [pc, #48]	; (8003d44 <HAL_TIM_Base_MspInit+0x68>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d10d      	bne.n	8003d32 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	4b09      	ldr	r3, [pc, #36]	; (8003d40 <HAL_TIM_Base_MspInit+0x64>)
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	4a08      	ldr	r2, [pc, #32]	; (8003d40 <HAL_TIM_Base_MspInit+0x64>)
 8003d20:	f043 0310 	orr.w	r3, r3, #16
 8003d24:	6413      	str	r3, [r2, #64]	; 0x40
 8003d26:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <HAL_TIM_Base_MspInit+0x64>)
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	f003 0310 	and.w	r3, r3, #16
 8003d2e:	60bb      	str	r3, [r7, #8]
 8003d30:	68bb      	ldr	r3, [r7, #8]
}
 8003d32:	bf00      	nop
 8003d34:	3714      	adds	r7, #20
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	40023800 	.word	0x40023800
 8003d44:	40001000 	.word	0x40001000

08003d48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b088      	sub	sp, #32
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d50:	f107 030c 	add.w	r3, r7, #12
 8003d54:	2200      	movs	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]
 8003d58:	605a      	str	r2, [r3, #4]
 8003d5a:	609a      	str	r2, [r3, #8]
 8003d5c:	60da      	str	r2, [r3, #12]
 8003d5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d68:	d11d      	bne.n	8003da6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60bb      	str	r3, [r7, #8]
 8003d6e:	4b10      	ldr	r3, [pc, #64]	; (8003db0 <HAL_TIM_MspPostInit+0x68>)
 8003d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d72:	4a0f      	ldr	r2, [pc, #60]	; (8003db0 <HAL_TIM_MspPostInit+0x68>)
 8003d74:	f043 0301 	orr.w	r3, r3, #1
 8003d78:	6313      	str	r3, [r2, #48]	; 0x30
 8003d7a:	4b0d      	ldr	r3, [pc, #52]	; (8003db0 <HAL_TIM_MspPostInit+0x68>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	60bb      	str	r3, [r7, #8]
 8003d84:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003d86:	2320      	movs	r3, #32
 8003d88:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d92:	2300      	movs	r3, #0
 8003d94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003d96:	2301      	movs	r3, #1
 8003d98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d9a:	f107 030c 	add.w	r3, r7, #12
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4804      	ldr	r0, [pc, #16]	; (8003db4 <HAL_TIM_MspPostInit+0x6c>)
 8003da2:	f000 f9db 	bl	800415c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003da6:	bf00      	nop
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40023800 	.word	0x40023800
 8003db4:	40020000 	.word	0x40020000

08003db8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003db8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003df0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003dbc:	480d      	ldr	r0, [pc, #52]	; (8003df4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003dbe:	490e      	ldr	r1, [pc, #56]	; (8003df8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003dc0:	4a0e      	ldr	r2, [pc, #56]	; (8003dfc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003dc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003dc4:	e002      	b.n	8003dcc <LoopCopyDataInit>

08003dc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003dc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003dc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003dca:	3304      	adds	r3, #4

08003dcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003dcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003dce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003dd0:	d3f9      	bcc.n	8003dc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003dd2:	4a0b      	ldr	r2, [pc, #44]	; (8003e00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003dd4:	4c0b      	ldr	r4, [pc, #44]	; (8003e04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003dd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003dd8:	e001      	b.n	8003dde <LoopFillZerobss>

08003dda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003dda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ddc:	3204      	adds	r2, #4

08003dde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003dde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003de0:	d3fb      	bcc.n	8003dda <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003de2:	f7ff febd 	bl	8003b60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003de6:	f002 f8b5 	bl	8005f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dea:	f7ff fb2b 	bl	8003444 <main>
  bx  lr    
 8003dee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003df0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003df4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003df8:	200001c4 	.word	0x200001c4
  ldr r2, =_sidata
 8003dfc:	08006ac8 	.word	0x08006ac8
  ldr r2, =_sbss
 8003e00:	200001c4 	.word	0x200001c4
  ldr r4, =_ebss
 8003e04:	200002ec 	.word	0x200002ec

08003e08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e08:	e7fe      	b.n	8003e08 <ADC_IRQHandler>
	...

08003e0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e10:	4b0e      	ldr	r3, [pc, #56]	; (8003e4c <HAL_Init+0x40>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a0d      	ldr	r2, [pc, #52]	; (8003e4c <HAL_Init+0x40>)
 8003e16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	; (8003e4c <HAL_Init+0x40>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a0a      	ldr	r2, [pc, #40]	; (8003e4c <HAL_Init+0x40>)
 8003e22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e28:	4b08      	ldr	r3, [pc, #32]	; (8003e4c <HAL_Init+0x40>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a07      	ldr	r2, [pc, #28]	; (8003e4c <HAL_Init+0x40>)
 8003e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e34:	2003      	movs	r0, #3
 8003e36:	f000 f94f 	bl	80040d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e3a:	200f      	movs	r0, #15
 8003e3c:	f000 f808 	bl	8003e50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e40:	f7ff fd28 	bl	8003894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	40023c00 	.word	0x40023c00

08003e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e58:	4b12      	ldr	r3, [pc, #72]	; (8003ea4 <HAL_InitTick+0x54>)
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	4b12      	ldr	r3, [pc, #72]	; (8003ea8 <HAL_InitTick+0x58>)
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	4619      	mov	r1, r3
 8003e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e66:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f000 f967 	bl	8004142 <HAL_SYSTICK_Config>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e00e      	b.n	8003e9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b0f      	cmp	r3, #15
 8003e82:	d80a      	bhi.n	8003e9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e84:	2200      	movs	r2, #0
 8003e86:	6879      	ldr	r1, [r7, #4]
 8003e88:	f04f 30ff 	mov.w	r0, #4294967295
 8003e8c:	f000 f92f 	bl	80040ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e90:	4a06      	ldr	r2, [pc, #24]	; (8003eac <HAL_InitTick+0x5c>)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
 8003e98:	e000      	b.n	8003e9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3708      	adds	r7, #8
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	20000154 	.word	0x20000154
 8003ea8:	2000015c 	.word	0x2000015c
 8003eac:	20000158 	.word	0x20000158

08003eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003eb4:	4b06      	ldr	r3, [pc, #24]	; (8003ed0 <HAL_IncTick+0x20>)
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	4b06      	ldr	r3, [pc, #24]	; (8003ed4 <HAL_IncTick+0x24>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	4a04      	ldr	r2, [pc, #16]	; (8003ed4 <HAL_IncTick+0x24>)
 8003ec2:	6013      	str	r3, [r2, #0]
}
 8003ec4:	bf00      	nop
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	2000015c 	.word	0x2000015c
 8003ed4:	200002d8 	.word	0x200002d8

08003ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	af00      	add	r7, sp, #0
  return uwTick;
 8003edc:	4b03      	ldr	r3, [pc, #12]	; (8003eec <HAL_GetTick+0x14>)
 8003ede:	681b      	ldr	r3, [r3, #0]
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	200002d8 	.word	0x200002d8

08003ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ef8:	f7ff ffee 	bl	8003ed8 <HAL_GetTick>
 8003efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f08:	d005      	beq.n	8003f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f0a:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <HAL_Delay+0x44>)
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	461a      	mov	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4413      	add	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f16:	bf00      	nop
 8003f18:	f7ff ffde 	bl	8003ed8 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d8f7      	bhi.n	8003f18 <HAL_Delay+0x28>
  {
  }
}
 8003f28:	bf00      	nop
 8003f2a:	bf00      	nop
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	2000015c 	.word	0x2000015c

08003f38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f48:	4b0c      	ldr	r3, [pc, #48]	; (8003f7c <__NVIC_SetPriorityGrouping+0x44>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f54:	4013      	ands	r3, r2
 8003f56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f6a:	4a04      	ldr	r2, [pc, #16]	; (8003f7c <__NVIC_SetPriorityGrouping+0x44>)
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	60d3      	str	r3, [r2, #12]
}
 8003f70:	bf00      	nop
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr
 8003f7c:	e000ed00 	.word	0xe000ed00

08003f80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f84:	4b04      	ldr	r3, [pc, #16]	; (8003f98 <__NVIC_GetPriorityGrouping+0x18>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	0a1b      	lsrs	r3, r3, #8
 8003f8a:	f003 0307 	and.w	r3, r3, #7
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	e000ed00 	.word	0xe000ed00

08003f9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	db0b      	blt.n	8003fc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fae:	79fb      	ldrb	r3, [r7, #7]
 8003fb0:	f003 021f 	and.w	r2, r3, #31
 8003fb4:	4907      	ldr	r1, [pc, #28]	; (8003fd4 <__NVIC_EnableIRQ+0x38>)
 8003fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fba:	095b      	lsrs	r3, r3, #5
 8003fbc:	2001      	movs	r0, #1
 8003fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8003fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	e000e100 	.word	0xe000e100

08003fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	4603      	mov	r3, r0
 8003fe0:	6039      	str	r1, [r7, #0]
 8003fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	db0a      	blt.n	8004002 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	b2da      	uxtb	r2, r3
 8003ff0:	490c      	ldr	r1, [pc, #48]	; (8004024 <__NVIC_SetPriority+0x4c>)
 8003ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff6:	0112      	lsls	r2, r2, #4
 8003ff8:	b2d2      	uxtb	r2, r2
 8003ffa:	440b      	add	r3, r1
 8003ffc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004000:	e00a      	b.n	8004018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	b2da      	uxtb	r2, r3
 8004006:	4908      	ldr	r1, [pc, #32]	; (8004028 <__NVIC_SetPriority+0x50>)
 8004008:	79fb      	ldrb	r3, [r7, #7]
 800400a:	f003 030f 	and.w	r3, r3, #15
 800400e:	3b04      	subs	r3, #4
 8004010:	0112      	lsls	r2, r2, #4
 8004012:	b2d2      	uxtb	r2, r2
 8004014:	440b      	add	r3, r1
 8004016:	761a      	strb	r2, [r3, #24]
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	e000e100 	.word	0xe000e100
 8004028:	e000ed00 	.word	0xe000ed00

0800402c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800402c:	b480      	push	{r7}
 800402e:	b089      	sub	sp, #36	; 0x24
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f003 0307 	and.w	r3, r3, #7
 800403e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f1c3 0307 	rsb	r3, r3, #7
 8004046:	2b04      	cmp	r3, #4
 8004048:	bf28      	it	cs
 800404a:	2304      	movcs	r3, #4
 800404c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	3304      	adds	r3, #4
 8004052:	2b06      	cmp	r3, #6
 8004054:	d902      	bls.n	800405c <NVIC_EncodePriority+0x30>
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	3b03      	subs	r3, #3
 800405a:	e000      	b.n	800405e <NVIC_EncodePriority+0x32>
 800405c:	2300      	movs	r3, #0
 800405e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004060:	f04f 32ff 	mov.w	r2, #4294967295
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	fa02 f303 	lsl.w	r3, r2, r3
 800406a:	43da      	mvns	r2, r3
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	401a      	ands	r2, r3
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004074:	f04f 31ff 	mov.w	r1, #4294967295
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	fa01 f303 	lsl.w	r3, r1, r3
 800407e:	43d9      	mvns	r1, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004084:	4313      	orrs	r3, r2
         );
}
 8004086:	4618      	mov	r0, r3
 8004088:	3724      	adds	r7, #36	; 0x24
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
	...

08004094 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3b01      	subs	r3, #1
 80040a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040a4:	d301      	bcc.n	80040aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040a6:	2301      	movs	r3, #1
 80040a8:	e00f      	b.n	80040ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040aa:	4a0a      	ldr	r2, [pc, #40]	; (80040d4 <SysTick_Config+0x40>)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	3b01      	subs	r3, #1
 80040b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040b2:	210f      	movs	r1, #15
 80040b4:	f04f 30ff 	mov.w	r0, #4294967295
 80040b8:	f7ff ff8e 	bl	8003fd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040bc:	4b05      	ldr	r3, [pc, #20]	; (80040d4 <SysTick_Config+0x40>)
 80040be:	2200      	movs	r2, #0
 80040c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040c2:	4b04      	ldr	r3, [pc, #16]	; (80040d4 <SysTick_Config+0x40>)
 80040c4:	2207      	movs	r2, #7
 80040c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	e000e010 	.word	0xe000e010

080040d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7ff ff29 	bl	8003f38 <__NVIC_SetPriorityGrouping>
}
 80040e6:	bf00      	nop
 80040e8:	3708      	adds	r7, #8
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}

080040ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b086      	sub	sp, #24
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	4603      	mov	r3, r0
 80040f6:	60b9      	str	r1, [r7, #8]
 80040f8:	607a      	str	r2, [r7, #4]
 80040fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004100:	f7ff ff3e 	bl	8003f80 <__NVIC_GetPriorityGrouping>
 8004104:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	68b9      	ldr	r1, [r7, #8]
 800410a:	6978      	ldr	r0, [r7, #20]
 800410c:	f7ff ff8e 	bl	800402c <NVIC_EncodePriority>
 8004110:	4602      	mov	r2, r0
 8004112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004116:	4611      	mov	r1, r2
 8004118:	4618      	mov	r0, r3
 800411a:	f7ff ff5d 	bl	8003fd8 <__NVIC_SetPriority>
}
 800411e:	bf00      	nop
 8004120:	3718      	adds	r7, #24
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004126:	b580      	push	{r7, lr}
 8004128:	b082      	sub	sp, #8
 800412a:	af00      	add	r7, sp, #0
 800412c:	4603      	mov	r3, r0
 800412e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004134:	4618      	mov	r0, r3
 8004136:	f7ff ff31 	bl	8003f9c <__NVIC_EnableIRQ>
}
 800413a:	bf00      	nop
 800413c:	3708      	adds	r7, #8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}

08004142 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004142:	b580      	push	{r7, lr}
 8004144:	b082      	sub	sp, #8
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7ff ffa2 	bl	8004094 <SysTick_Config>
 8004150:	4603      	mov	r3, r0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
	...

0800415c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800415c:	b480      	push	{r7}
 800415e:	b089      	sub	sp, #36	; 0x24
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004166:	2300      	movs	r3, #0
 8004168:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800416a:	2300      	movs	r3, #0
 800416c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800416e:	2300      	movs	r3, #0
 8004170:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004172:	2300      	movs	r3, #0
 8004174:	61fb      	str	r3, [r7, #28]
 8004176:	e16b      	b.n	8004450 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004178:	2201      	movs	r2, #1
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	4013      	ands	r3, r2
 800418a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	429a      	cmp	r2, r3
 8004192:	f040 815a 	bne.w	800444a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d005      	beq.n	80041ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d130      	bne.n	8004210 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	005b      	lsls	r3, r3, #1
 80041b8:	2203      	movs	r2, #3
 80041ba:	fa02 f303 	lsl.w	r3, r2, r3
 80041be:	43db      	mvns	r3, r3
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	4013      	ands	r3, r2
 80041c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68da      	ldr	r2, [r3, #12]
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	fa02 f303 	lsl.w	r3, r2, r3
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041e4:	2201      	movs	r2, #1
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ec:	43db      	mvns	r3, r3
 80041ee:	69ba      	ldr	r2, [r7, #24]
 80041f0:	4013      	ands	r3, r2
 80041f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	091b      	lsrs	r3, r3, #4
 80041fa:	f003 0201 	and.w	r2, r3, #1
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	4313      	orrs	r3, r2
 8004208:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f003 0303 	and.w	r3, r3, #3
 8004218:	2b03      	cmp	r3, #3
 800421a:	d017      	beq.n	800424c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	2203      	movs	r2, #3
 8004228:	fa02 f303 	lsl.w	r3, r2, r3
 800422c:	43db      	mvns	r3, r3
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	4013      	ands	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	4313      	orrs	r3, r2
 8004244:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f003 0303 	and.w	r3, r3, #3
 8004254:	2b02      	cmp	r3, #2
 8004256:	d123      	bne.n	80042a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	08da      	lsrs	r2, r3, #3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	3208      	adds	r2, #8
 8004260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004264:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	220f      	movs	r2, #15
 8004270:	fa02 f303 	lsl.w	r3, r2, r3
 8004274:	43db      	mvns	r3, r3
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	4013      	ands	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	691a      	ldr	r2, [r3, #16]
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	f003 0307 	and.w	r3, r3, #7
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	fa02 f303 	lsl.w	r3, r2, r3
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	4313      	orrs	r3, r2
 8004290:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	08da      	lsrs	r2, r3, #3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	3208      	adds	r2, #8
 800429a:	69b9      	ldr	r1, [r7, #24]
 800429c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	2203      	movs	r2, #3
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	43db      	mvns	r3, r3
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	4013      	ands	r3, r2
 80042b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 0203 	and.w	r2, r3, #3
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 80b4 	beq.w	800444a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	60fb      	str	r3, [r7, #12]
 80042e6:	4b60      	ldr	r3, [pc, #384]	; (8004468 <HAL_GPIO_Init+0x30c>)
 80042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ea:	4a5f      	ldr	r2, [pc, #380]	; (8004468 <HAL_GPIO_Init+0x30c>)
 80042ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042f0:	6453      	str	r3, [r2, #68]	; 0x44
 80042f2:	4b5d      	ldr	r3, [pc, #372]	; (8004468 <HAL_GPIO_Init+0x30c>)
 80042f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042fa:	60fb      	str	r3, [r7, #12]
 80042fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042fe:	4a5b      	ldr	r2, [pc, #364]	; (800446c <HAL_GPIO_Init+0x310>)
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	089b      	lsrs	r3, r3, #2
 8004304:	3302      	adds	r3, #2
 8004306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800430a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	f003 0303 	and.w	r3, r3, #3
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	220f      	movs	r2, #15
 8004316:	fa02 f303 	lsl.w	r3, r2, r3
 800431a:	43db      	mvns	r3, r3
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	4013      	ands	r3, r2
 8004320:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a52      	ldr	r2, [pc, #328]	; (8004470 <HAL_GPIO_Init+0x314>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d02b      	beq.n	8004382 <HAL_GPIO_Init+0x226>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a51      	ldr	r2, [pc, #324]	; (8004474 <HAL_GPIO_Init+0x318>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d025      	beq.n	800437e <HAL_GPIO_Init+0x222>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a50      	ldr	r2, [pc, #320]	; (8004478 <HAL_GPIO_Init+0x31c>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d01f      	beq.n	800437a <HAL_GPIO_Init+0x21e>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a4f      	ldr	r2, [pc, #316]	; (800447c <HAL_GPIO_Init+0x320>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d019      	beq.n	8004376 <HAL_GPIO_Init+0x21a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a4e      	ldr	r2, [pc, #312]	; (8004480 <HAL_GPIO_Init+0x324>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d013      	beq.n	8004372 <HAL_GPIO_Init+0x216>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a4d      	ldr	r2, [pc, #308]	; (8004484 <HAL_GPIO_Init+0x328>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d00d      	beq.n	800436e <HAL_GPIO_Init+0x212>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a4c      	ldr	r2, [pc, #304]	; (8004488 <HAL_GPIO_Init+0x32c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d007      	beq.n	800436a <HAL_GPIO_Init+0x20e>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a4b      	ldr	r2, [pc, #300]	; (800448c <HAL_GPIO_Init+0x330>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d101      	bne.n	8004366 <HAL_GPIO_Init+0x20a>
 8004362:	2307      	movs	r3, #7
 8004364:	e00e      	b.n	8004384 <HAL_GPIO_Init+0x228>
 8004366:	2308      	movs	r3, #8
 8004368:	e00c      	b.n	8004384 <HAL_GPIO_Init+0x228>
 800436a:	2306      	movs	r3, #6
 800436c:	e00a      	b.n	8004384 <HAL_GPIO_Init+0x228>
 800436e:	2305      	movs	r3, #5
 8004370:	e008      	b.n	8004384 <HAL_GPIO_Init+0x228>
 8004372:	2304      	movs	r3, #4
 8004374:	e006      	b.n	8004384 <HAL_GPIO_Init+0x228>
 8004376:	2303      	movs	r3, #3
 8004378:	e004      	b.n	8004384 <HAL_GPIO_Init+0x228>
 800437a:	2302      	movs	r3, #2
 800437c:	e002      	b.n	8004384 <HAL_GPIO_Init+0x228>
 800437e:	2301      	movs	r3, #1
 8004380:	e000      	b.n	8004384 <HAL_GPIO_Init+0x228>
 8004382:	2300      	movs	r3, #0
 8004384:	69fa      	ldr	r2, [r7, #28]
 8004386:	f002 0203 	and.w	r2, r2, #3
 800438a:	0092      	lsls	r2, r2, #2
 800438c:	4093      	lsls	r3, r2
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4313      	orrs	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004394:	4935      	ldr	r1, [pc, #212]	; (800446c <HAL_GPIO_Init+0x310>)
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	089b      	lsrs	r3, r3, #2
 800439a:	3302      	adds	r3, #2
 800439c:	69ba      	ldr	r2, [r7, #24]
 800439e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043a2:	4b3b      	ldr	r3, [pc, #236]	; (8004490 <HAL_GPIO_Init+0x334>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	43db      	mvns	r3, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4013      	ands	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043c6:	4a32      	ldr	r2, [pc, #200]	; (8004490 <HAL_GPIO_Init+0x334>)
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043cc:	4b30      	ldr	r3, [pc, #192]	; (8004490 <HAL_GPIO_Init+0x334>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	43db      	mvns	r3, r3
 80043d6:	69ba      	ldr	r2, [r7, #24]
 80043d8:	4013      	ands	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043f0:	4a27      	ldr	r2, [pc, #156]	; (8004490 <HAL_GPIO_Init+0x334>)
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043f6:	4b26      	ldr	r3, [pc, #152]	; (8004490 <HAL_GPIO_Init+0x334>)
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	43db      	mvns	r3, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4013      	ands	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	4313      	orrs	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800441a:	4a1d      	ldr	r2, [pc, #116]	; (8004490 <HAL_GPIO_Init+0x334>)
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004420:	4b1b      	ldr	r3, [pc, #108]	; (8004490 <HAL_GPIO_Init+0x334>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	43db      	mvns	r3, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4013      	ands	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d003      	beq.n	8004444 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	4313      	orrs	r3, r2
 8004442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004444:	4a12      	ldr	r2, [pc, #72]	; (8004490 <HAL_GPIO_Init+0x334>)
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	3301      	adds	r3, #1
 800444e:	61fb      	str	r3, [r7, #28]
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	2b0f      	cmp	r3, #15
 8004454:	f67f ae90 	bls.w	8004178 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004458:	bf00      	nop
 800445a:	bf00      	nop
 800445c:	3724      	adds	r7, #36	; 0x24
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40023800 	.word	0x40023800
 800446c:	40013800 	.word	0x40013800
 8004470:	40020000 	.word	0x40020000
 8004474:	40020400 	.word	0x40020400
 8004478:	40020800 	.word	0x40020800
 800447c:	40020c00 	.word	0x40020c00
 8004480:	40021000 	.word	0x40021000
 8004484:	40021400 	.word	0x40021400
 8004488:	40021800 	.word	0x40021800
 800448c:	40021c00 	.word	0x40021c00
 8004490:	40013c00 	.word	0x40013c00

08004494 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691a      	ldr	r2, [r3, #16]
 80044a4:	887b      	ldrh	r3, [r7, #2]
 80044a6:	4013      	ands	r3, r2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044ac:	2301      	movs	r3, #1
 80044ae:	73fb      	strb	r3, [r7, #15]
 80044b0:	e001      	b.n	80044b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044b2:	2300      	movs	r3, #0
 80044b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3714      	adds	r7, #20
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	460b      	mov	r3, r1
 80044ce:	807b      	strh	r3, [r7, #2]
 80044d0:	4613      	mov	r3, r2
 80044d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044d4:	787b      	ldrb	r3, [r7, #1]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044da:	887a      	ldrh	r2, [r7, #2]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044e0:	e003      	b.n	80044ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044e2:	887b      	ldrh	r3, [r7, #2]
 80044e4:	041a      	lsls	r2, r3, #16
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	619a      	str	r2, [r3, #24]
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
	...

080044f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	4603      	mov	r3, r0
 8004500:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004502:	4b08      	ldr	r3, [pc, #32]	; (8004524 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	88fb      	ldrh	r3, [r7, #6]
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d006      	beq.n	800451c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800450e:	4a05      	ldr	r2, [pc, #20]	; (8004524 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004510:	88fb      	ldrh	r3, [r7, #6]
 8004512:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004514:	88fb      	ldrh	r3, [r7, #6]
 8004516:	4618      	mov	r0, r3
 8004518:	f7ff f928 	bl	800376c <HAL_GPIO_EXTI_Callback>
  }
}
 800451c:	bf00      	nop
 800451e:	3708      	adds	r7, #8
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	40013c00 	.word	0x40013c00

08004528 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e267      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d075      	beq.n	8004632 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004546:	4b88      	ldr	r3, [pc, #544]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 030c 	and.w	r3, r3, #12
 800454e:	2b04      	cmp	r3, #4
 8004550:	d00c      	beq.n	800456c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004552:	4b85      	ldr	r3, [pc, #532]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800455a:	2b08      	cmp	r3, #8
 800455c:	d112      	bne.n	8004584 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800455e:	4b82      	ldr	r3, [pc, #520]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004566:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800456a:	d10b      	bne.n	8004584 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800456c:	4b7e      	ldr	r3, [pc, #504]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d05b      	beq.n	8004630 <HAL_RCC_OscConfig+0x108>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d157      	bne.n	8004630 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e242      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800458c:	d106      	bne.n	800459c <HAL_RCC_OscConfig+0x74>
 800458e:	4b76      	ldr	r3, [pc, #472]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a75      	ldr	r2, [pc, #468]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004598:	6013      	str	r3, [r2, #0]
 800459a:	e01d      	b.n	80045d8 <HAL_RCC_OscConfig+0xb0>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045a4:	d10c      	bne.n	80045c0 <HAL_RCC_OscConfig+0x98>
 80045a6:	4b70      	ldr	r3, [pc, #448]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a6f      	ldr	r2, [pc, #444]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045b0:	6013      	str	r3, [r2, #0]
 80045b2:	4b6d      	ldr	r3, [pc, #436]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a6c      	ldr	r2, [pc, #432]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045bc:	6013      	str	r3, [r2, #0]
 80045be:	e00b      	b.n	80045d8 <HAL_RCC_OscConfig+0xb0>
 80045c0:	4b69      	ldr	r3, [pc, #420]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a68      	ldr	r2, [pc, #416]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ca:	6013      	str	r3, [r2, #0]
 80045cc:	4b66      	ldr	r3, [pc, #408]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a65      	ldr	r2, [pc, #404]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d013      	beq.n	8004608 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e0:	f7ff fc7a 	bl	8003ed8 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045e8:	f7ff fc76 	bl	8003ed8 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b64      	cmp	r3, #100	; 0x64
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e207      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fa:	4b5b      	ldr	r3, [pc, #364]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0f0      	beq.n	80045e8 <HAL_RCC_OscConfig+0xc0>
 8004606:	e014      	b.n	8004632 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004608:	f7ff fc66 	bl	8003ed8 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004610:	f7ff fc62 	bl	8003ed8 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b64      	cmp	r3, #100	; 0x64
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e1f3      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004622:	4b51      	ldr	r3, [pc, #324]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1f0      	bne.n	8004610 <HAL_RCC_OscConfig+0xe8>
 800462e:	e000      	b.n	8004632 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004630:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d063      	beq.n	8004706 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800463e:	4b4a      	ldr	r3, [pc, #296]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 030c 	and.w	r3, r3, #12
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00b      	beq.n	8004662 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800464a:	4b47      	ldr	r3, [pc, #284]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004652:	2b08      	cmp	r3, #8
 8004654:	d11c      	bne.n	8004690 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004656:	4b44      	ldr	r3, [pc, #272]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d116      	bne.n	8004690 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004662:	4b41      	ldr	r3, [pc, #260]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d005      	beq.n	800467a <HAL_RCC_OscConfig+0x152>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d001      	beq.n	800467a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e1c7      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800467a:	4b3b      	ldr	r3, [pc, #236]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	4937      	ldr	r1, [pc, #220]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 800468a:	4313      	orrs	r3, r2
 800468c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800468e:	e03a      	b.n	8004706 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d020      	beq.n	80046da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004698:	4b34      	ldr	r3, [pc, #208]	; (800476c <HAL_RCC_OscConfig+0x244>)
 800469a:	2201      	movs	r2, #1
 800469c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800469e:	f7ff fc1b 	bl	8003ed8 <HAL_GetTick>
 80046a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a4:	e008      	b.n	80046b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046a6:	f7ff fc17 	bl	8003ed8 <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d901      	bls.n	80046b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e1a8      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b8:	4b2b      	ldr	r3, [pc, #172]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0f0      	beq.n	80046a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046c4:	4b28      	ldr	r3, [pc, #160]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	00db      	lsls	r3, r3, #3
 80046d2:	4925      	ldr	r1, [pc, #148]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	600b      	str	r3, [r1, #0]
 80046d8:	e015      	b.n	8004706 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046da:	4b24      	ldr	r3, [pc, #144]	; (800476c <HAL_RCC_OscConfig+0x244>)
 80046dc:	2200      	movs	r2, #0
 80046de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e0:	f7ff fbfa 	bl	8003ed8 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046e8:	f7ff fbf6 	bl	8003ed8 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e187      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046fa:	4b1b      	ldr	r3, [pc, #108]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1f0      	bne.n	80046e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0308 	and.w	r3, r3, #8
 800470e:	2b00      	cmp	r3, #0
 8004710:	d036      	beq.n	8004780 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d016      	beq.n	8004748 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800471a:	4b15      	ldr	r3, [pc, #84]	; (8004770 <HAL_RCC_OscConfig+0x248>)
 800471c:	2201      	movs	r2, #1
 800471e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004720:	f7ff fbda 	bl	8003ed8 <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004726:	e008      	b.n	800473a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004728:	f7ff fbd6 	bl	8003ed8 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e167      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800473a:	4b0b      	ldr	r3, [pc, #44]	; (8004768 <HAL_RCC_OscConfig+0x240>)
 800473c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0f0      	beq.n	8004728 <HAL_RCC_OscConfig+0x200>
 8004746:	e01b      	b.n	8004780 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004748:	4b09      	ldr	r3, [pc, #36]	; (8004770 <HAL_RCC_OscConfig+0x248>)
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800474e:	f7ff fbc3 	bl	8003ed8 <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004754:	e00e      	b.n	8004774 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004756:	f7ff fbbf 	bl	8003ed8 <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d907      	bls.n	8004774 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e150      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
 8004768:	40023800 	.word	0x40023800
 800476c:	42470000 	.word	0x42470000
 8004770:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004774:	4b88      	ldr	r3, [pc, #544]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004776:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004778:	f003 0302 	and.w	r3, r3, #2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1ea      	bne.n	8004756 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 8097 	beq.w	80048bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800478e:	2300      	movs	r3, #0
 8004790:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004792:	4b81      	ldr	r3, [pc, #516]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10f      	bne.n	80047be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800479e:	2300      	movs	r3, #0
 80047a0:	60bb      	str	r3, [r7, #8]
 80047a2:	4b7d      	ldr	r3, [pc, #500]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	4a7c      	ldr	r2, [pc, #496]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 80047a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047ac:	6413      	str	r3, [r2, #64]	; 0x40
 80047ae:	4b7a      	ldr	r3, [pc, #488]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b6:	60bb      	str	r3, [r7, #8]
 80047b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047ba:	2301      	movs	r3, #1
 80047bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047be:	4b77      	ldr	r3, [pc, #476]	; (800499c <HAL_RCC_OscConfig+0x474>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d118      	bne.n	80047fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ca:	4b74      	ldr	r3, [pc, #464]	; (800499c <HAL_RCC_OscConfig+0x474>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a73      	ldr	r2, [pc, #460]	; (800499c <HAL_RCC_OscConfig+0x474>)
 80047d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047d6:	f7ff fb7f 	bl	8003ed8 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047de:	f7ff fb7b 	bl	8003ed8 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e10c      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f0:	4b6a      	ldr	r3, [pc, #424]	; (800499c <HAL_RCC_OscConfig+0x474>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0f0      	beq.n	80047de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d106      	bne.n	8004812 <HAL_RCC_OscConfig+0x2ea>
 8004804:	4b64      	ldr	r3, [pc, #400]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004808:	4a63      	ldr	r2, [pc, #396]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 800480a:	f043 0301 	orr.w	r3, r3, #1
 800480e:	6713      	str	r3, [r2, #112]	; 0x70
 8004810:	e01c      	b.n	800484c <HAL_RCC_OscConfig+0x324>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	2b05      	cmp	r3, #5
 8004818:	d10c      	bne.n	8004834 <HAL_RCC_OscConfig+0x30c>
 800481a:	4b5f      	ldr	r3, [pc, #380]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 800481c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800481e:	4a5e      	ldr	r2, [pc, #376]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004820:	f043 0304 	orr.w	r3, r3, #4
 8004824:	6713      	str	r3, [r2, #112]	; 0x70
 8004826:	4b5c      	ldr	r3, [pc, #368]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482a:	4a5b      	ldr	r2, [pc, #364]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 800482c:	f043 0301 	orr.w	r3, r3, #1
 8004830:	6713      	str	r3, [r2, #112]	; 0x70
 8004832:	e00b      	b.n	800484c <HAL_RCC_OscConfig+0x324>
 8004834:	4b58      	ldr	r3, [pc, #352]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004838:	4a57      	ldr	r2, [pc, #348]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 800483a:	f023 0301 	bic.w	r3, r3, #1
 800483e:	6713      	str	r3, [r2, #112]	; 0x70
 8004840:	4b55      	ldr	r3, [pc, #340]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004844:	4a54      	ldr	r2, [pc, #336]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004846:	f023 0304 	bic.w	r3, r3, #4
 800484a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d015      	beq.n	8004880 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004854:	f7ff fb40 	bl	8003ed8 <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800485a:	e00a      	b.n	8004872 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800485c:	f7ff fb3c 	bl	8003ed8 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	f241 3288 	movw	r2, #5000	; 0x1388
 800486a:	4293      	cmp	r3, r2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e0cb      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004872:	4b49      	ldr	r3, [pc, #292]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d0ee      	beq.n	800485c <HAL_RCC_OscConfig+0x334>
 800487e:	e014      	b.n	80048aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004880:	f7ff fb2a 	bl	8003ed8 <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004886:	e00a      	b.n	800489e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004888:	f7ff fb26 	bl	8003ed8 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	f241 3288 	movw	r2, #5000	; 0x1388
 8004896:	4293      	cmp	r3, r2
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e0b5      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800489e:	4b3e      	ldr	r3, [pc, #248]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 80048a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d1ee      	bne.n	8004888 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048aa:	7dfb      	ldrb	r3, [r7, #23]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d105      	bne.n	80048bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048b0:	4b39      	ldr	r3, [pc, #228]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 80048b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b4:	4a38      	ldr	r2, [pc, #224]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 80048b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 80a1 	beq.w	8004a08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048c6:	4b34      	ldr	r3, [pc, #208]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 030c 	and.w	r3, r3, #12
 80048ce:	2b08      	cmp	r3, #8
 80048d0:	d05c      	beq.n	800498c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d141      	bne.n	800495e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048da:	4b31      	ldr	r3, [pc, #196]	; (80049a0 <HAL_RCC_OscConfig+0x478>)
 80048dc:	2200      	movs	r2, #0
 80048de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e0:	f7ff fafa 	bl	8003ed8 <HAL_GetTick>
 80048e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048e8:	f7ff faf6 	bl	8003ed8 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e087      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048fa:	4b27      	ldr	r3, [pc, #156]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1f0      	bne.n	80048e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	69da      	ldr	r2, [r3, #28]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004914:	019b      	lsls	r3, r3, #6
 8004916:	431a      	orrs	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491c:	085b      	lsrs	r3, r3, #1
 800491e:	3b01      	subs	r3, #1
 8004920:	041b      	lsls	r3, r3, #16
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004928:	061b      	lsls	r3, r3, #24
 800492a:	491b      	ldr	r1, [pc, #108]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 800492c:	4313      	orrs	r3, r2
 800492e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004930:	4b1b      	ldr	r3, [pc, #108]	; (80049a0 <HAL_RCC_OscConfig+0x478>)
 8004932:	2201      	movs	r2, #1
 8004934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004936:	f7ff facf 	bl	8003ed8 <HAL_GetTick>
 800493a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800493c:	e008      	b.n	8004950 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800493e:	f7ff facb 	bl	8003ed8 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b02      	cmp	r3, #2
 800494a:	d901      	bls.n	8004950 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e05c      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004950:	4b11      	ldr	r3, [pc, #68]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0f0      	beq.n	800493e <HAL_RCC_OscConfig+0x416>
 800495c:	e054      	b.n	8004a08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495e:	4b10      	ldr	r3, [pc, #64]	; (80049a0 <HAL_RCC_OscConfig+0x478>)
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004964:	f7ff fab8 	bl	8003ed8 <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800496c:	f7ff fab4 	bl	8003ed8 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e045      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800497e:	4b06      	ldr	r3, [pc, #24]	; (8004998 <HAL_RCC_OscConfig+0x470>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1f0      	bne.n	800496c <HAL_RCC_OscConfig+0x444>
 800498a:	e03d      	b.n	8004a08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d107      	bne.n	80049a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e038      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
 8004998:	40023800 	.word	0x40023800
 800499c:	40007000 	.word	0x40007000
 80049a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049a4:	4b1b      	ldr	r3, [pc, #108]	; (8004a14 <HAL_RCC_OscConfig+0x4ec>)
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d028      	beq.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049bc:	429a      	cmp	r2, r3
 80049be:	d121      	bne.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d11a      	bne.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049d4:	4013      	ands	r3, r2
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049dc:	4293      	cmp	r3, r2
 80049de:	d111      	bne.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ea:	085b      	lsrs	r3, r3, #1
 80049ec:	3b01      	subs	r3, #1
 80049ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d107      	bne.n	8004a04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d001      	beq.n	8004a08 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e000      	b.n	8004a0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3718      	adds	r7, #24
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	40023800 	.word	0x40023800

08004a18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d101      	bne.n	8004a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e0cc      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a2c:	4b68      	ldr	r3, [pc, #416]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0307 	and.w	r3, r3, #7
 8004a34:	683a      	ldr	r2, [r7, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d90c      	bls.n	8004a54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a3a:	4b65      	ldr	r3, [pc, #404]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a42:	4b63      	ldr	r3, [pc, #396]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d001      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e0b8      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d020      	beq.n	8004aa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d005      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a6c:	4b59      	ldr	r3, [pc, #356]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	4a58      	ldr	r2, [pc, #352]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a84:	4b53      	ldr	r3, [pc, #332]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	4a52      	ldr	r2, [pc, #328]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a90:	4b50      	ldr	r3, [pc, #320]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	494d      	ldr	r1, [pc, #308]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d044      	beq.n	8004b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d107      	bne.n	8004ac6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ab6:	4b47      	ldr	r3, [pc, #284]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d119      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e07f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d003      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ad2:	2b03      	cmp	r3, #3
 8004ad4:	d107      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad6:	4b3f      	ldr	r3, [pc, #252]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d109      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e06f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae6:	4b3b      	ldr	r3, [pc, #236]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e067      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004af6:	4b37      	ldr	r3, [pc, #220]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f023 0203 	bic.w	r2, r3, #3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	4934      	ldr	r1, [pc, #208]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b08:	f7ff f9e6 	bl	8003ed8 <HAL_GetTick>
 8004b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0e:	e00a      	b.n	8004b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b10:	f7ff f9e2 	bl	8003ed8 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e04f      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b26:	4b2b      	ldr	r3, [pc, #172]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 020c 	and.w	r2, r3, #12
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d1eb      	bne.n	8004b10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b38:	4b25      	ldr	r3, [pc, #148]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	683a      	ldr	r2, [r7, #0]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d20c      	bcs.n	8004b60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b46:	4b22      	ldr	r3, [pc, #136]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b4e:	4b20      	ldr	r3, [pc, #128]	; (8004bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d001      	beq.n	8004b60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e032      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b6c:	4b19      	ldr	r3, [pc, #100]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	4916      	ldr	r1, [pc, #88]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0308 	and.w	r3, r3, #8
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d009      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b8a:	4b12      	ldr	r3, [pc, #72]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	00db      	lsls	r3, r3, #3
 8004b98:	490e      	ldr	r1, [pc, #56]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b9e:	f000 f821 	bl	8004be4 <HAL_RCC_GetSysClockFreq>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	091b      	lsrs	r3, r3, #4
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	490a      	ldr	r1, [pc, #40]	; (8004bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8004bb0:	5ccb      	ldrb	r3, [r1, r3]
 8004bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb6:	4a09      	ldr	r2, [pc, #36]	; (8004bdc <HAL_RCC_ClockConfig+0x1c4>)
 8004bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bba:	4b09      	ldr	r3, [pc, #36]	; (8004be0 <HAL_RCC_ClockConfig+0x1c8>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff f946 	bl	8003e50 <HAL_InitTick>

  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	40023c00 	.word	0x40023c00
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	08006a74 	.word	0x08006a74
 8004bdc:	20000154 	.word	0x20000154
 8004be0:	20000158 	.word	0x20000158

08004be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004be4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004be8:	b094      	sub	sp, #80	; 0x50
 8004bea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	647b      	str	r3, [r7, #68]	; 0x44
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bfc:	4b79      	ldr	r3, [pc, #484]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 030c 	and.w	r3, r3, #12
 8004c04:	2b08      	cmp	r3, #8
 8004c06:	d00d      	beq.n	8004c24 <HAL_RCC_GetSysClockFreq+0x40>
 8004c08:	2b08      	cmp	r3, #8
 8004c0a:	f200 80e1 	bhi.w	8004dd0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d002      	beq.n	8004c18 <HAL_RCC_GetSysClockFreq+0x34>
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	d003      	beq.n	8004c1e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c16:	e0db      	b.n	8004dd0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c18:	4b73      	ldr	r3, [pc, #460]	; (8004de8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c1a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004c1c:	e0db      	b.n	8004dd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c1e:	4b73      	ldr	r3, [pc, #460]	; (8004dec <HAL_RCC_GetSysClockFreq+0x208>)
 8004c20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c22:	e0d8      	b.n	8004dd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c24:	4b6f      	ldr	r3, [pc, #444]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c2c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c2e:	4b6d      	ldr	r3, [pc, #436]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d063      	beq.n	8004d02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c3a:	4b6a      	ldr	r3, [pc, #424]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	099b      	lsrs	r3, r3, #6
 8004c40:	2200      	movs	r2, #0
 8004c42:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c44:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c4c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c4e:	2300      	movs	r3, #0
 8004c50:	637b      	str	r3, [r7, #52]	; 0x34
 8004c52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004c56:	4622      	mov	r2, r4
 8004c58:	462b      	mov	r3, r5
 8004c5a:	f04f 0000 	mov.w	r0, #0
 8004c5e:	f04f 0100 	mov.w	r1, #0
 8004c62:	0159      	lsls	r1, r3, #5
 8004c64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c68:	0150      	lsls	r0, r2, #5
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	4621      	mov	r1, r4
 8004c70:	1a51      	subs	r1, r2, r1
 8004c72:	6139      	str	r1, [r7, #16]
 8004c74:	4629      	mov	r1, r5
 8004c76:	eb63 0301 	sbc.w	r3, r3, r1
 8004c7a:	617b      	str	r3, [r7, #20]
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	f04f 0300 	mov.w	r3, #0
 8004c84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c88:	4659      	mov	r1, fp
 8004c8a:	018b      	lsls	r3, r1, #6
 8004c8c:	4651      	mov	r1, sl
 8004c8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c92:	4651      	mov	r1, sl
 8004c94:	018a      	lsls	r2, r1, #6
 8004c96:	4651      	mov	r1, sl
 8004c98:	ebb2 0801 	subs.w	r8, r2, r1
 8004c9c:	4659      	mov	r1, fp
 8004c9e:	eb63 0901 	sbc.w	r9, r3, r1
 8004ca2:	f04f 0200 	mov.w	r2, #0
 8004ca6:	f04f 0300 	mov.w	r3, #0
 8004caa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cb6:	4690      	mov	r8, r2
 8004cb8:	4699      	mov	r9, r3
 8004cba:	4623      	mov	r3, r4
 8004cbc:	eb18 0303 	adds.w	r3, r8, r3
 8004cc0:	60bb      	str	r3, [r7, #8]
 8004cc2:	462b      	mov	r3, r5
 8004cc4:	eb49 0303 	adc.w	r3, r9, r3
 8004cc8:	60fb      	str	r3, [r7, #12]
 8004cca:	f04f 0200 	mov.w	r2, #0
 8004cce:	f04f 0300 	mov.w	r3, #0
 8004cd2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004cd6:	4629      	mov	r1, r5
 8004cd8:	024b      	lsls	r3, r1, #9
 8004cda:	4621      	mov	r1, r4
 8004cdc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ce0:	4621      	mov	r1, r4
 8004ce2:	024a      	lsls	r2, r1, #9
 8004ce4:	4610      	mov	r0, r2
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cea:	2200      	movs	r2, #0
 8004cec:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cf0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004cf4:	f7fb fabc 	bl	8000270 <__aeabi_uldivmod>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d00:	e058      	b.n	8004db4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d02:	4b38      	ldr	r3, [pc, #224]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	099b      	lsrs	r3, r3, #6
 8004d08:	2200      	movs	r2, #0
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	4611      	mov	r1, r2
 8004d0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d12:	623b      	str	r3, [r7, #32]
 8004d14:	2300      	movs	r3, #0
 8004d16:	627b      	str	r3, [r7, #36]	; 0x24
 8004d18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d1c:	4642      	mov	r2, r8
 8004d1e:	464b      	mov	r3, r9
 8004d20:	f04f 0000 	mov.w	r0, #0
 8004d24:	f04f 0100 	mov.w	r1, #0
 8004d28:	0159      	lsls	r1, r3, #5
 8004d2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d2e:	0150      	lsls	r0, r2, #5
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4641      	mov	r1, r8
 8004d36:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d3a:	4649      	mov	r1, r9
 8004d3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d40:	f04f 0200 	mov.w	r2, #0
 8004d44:	f04f 0300 	mov.w	r3, #0
 8004d48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d54:	ebb2 040a 	subs.w	r4, r2, sl
 8004d58:	eb63 050b 	sbc.w	r5, r3, fp
 8004d5c:	f04f 0200 	mov.w	r2, #0
 8004d60:	f04f 0300 	mov.w	r3, #0
 8004d64:	00eb      	lsls	r3, r5, #3
 8004d66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d6a:	00e2      	lsls	r2, r4, #3
 8004d6c:	4614      	mov	r4, r2
 8004d6e:	461d      	mov	r5, r3
 8004d70:	4643      	mov	r3, r8
 8004d72:	18e3      	adds	r3, r4, r3
 8004d74:	603b      	str	r3, [r7, #0]
 8004d76:	464b      	mov	r3, r9
 8004d78:	eb45 0303 	adc.w	r3, r5, r3
 8004d7c:	607b      	str	r3, [r7, #4]
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d8a:	4629      	mov	r1, r5
 8004d8c:	028b      	lsls	r3, r1, #10
 8004d8e:	4621      	mov	r1, r4
 8004d90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d94:	4621      	mov	r1, r4
 8004d96:	028a      	lsls	r2, r1, #10
 8004d98:	4610      	mov	r0, r2
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d9e:	2200      	movs	r2, #0
 8004da0:	61bb      	str	r3, [r7, #24]
 8004da2:	61fa      	str	r2, [r7, #28]
 8004da4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004da8:	f7fb fa62 	bl	8000270 <__aeabi_uldivmod>
 8004dac:	4602      	mov	r2, r0
 8004dae:	460b      	mov	r3, r1
 8004db0:	4613      	mov	r3, r2
 8004db2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004db4:	4b0b      	ldr	r3, [pc, #44]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	0c1b      	lsrs	r3, r3, #16
 8004dba:	f003 0303 	and.w	r3, r3, #3
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	005b      	lsls	r3, r3, #1
 8004dc2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004dc4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dcc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dce:	e002      	b.n	8004dd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004dd0:	4b05      	ldr	r3, [pc, #20]	; (8004de8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004dd2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3750      	adds	r7, #80	; 0x50
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004de2:	bf00      	nop
 8004de4:	40023800 	.word	0x40023800
 8004de8:	00f42400 	.word	0x00f42400
 8004dec:	007a1200 	.word	0x007a1200

08004df0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e041      	b.n	8004e86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d106      	bne.n	8004e1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7fe ff60 	bl	8003cdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4610      	mov	r0, r2
 8004e30:	f000 fcea 	bl	8005808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3708      	adds	r7, #8
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
	...

08004e90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d001      	beq.n	8004ea8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e04e      	b.n	8004f46 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68da      	ldr	r2, [r3, #12]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0201 	orr.w	r2, r2, #1
 8004ebe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a23      	ldr	r2, [pc, #140]	; (8004f54 <HAL_TIM_Base_Start_IT+0xc4>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d022      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x80>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ed2:	d01d      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x80>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a1f      	ldr	r2, [pc, #124]	; (8004f58 <HAL_TIM_Base_Start_IT+0xc8>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d018      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x80>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a1e      	ldr	r2, [pc, #120]	; (8004f5c <HAL_TIM_Base_Start_IT+0xcc>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d013      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x80>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a1c      	ldr	r2, [pc, #112]	; (8004f60 <HAL_TIM_Base_Start_IT+0xd0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d00e      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x80>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a1b      	ldr	r2, [pc, #108]	; (8004f64 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d009      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x80>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a19      	ldr	r2, [pc, #100]	; (8004f68 <HAL_TIM_Base_Start_IT+0xd8>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d004      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x80>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a18      	ldr	r2, [pc, #96]	; (8004f6c <HAL_TIM_Base_Start_IT+0xdc>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d111      	bne.n	8004f34 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 0307 	and.w	r3, r3, #7
 8004f1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2b06      	cmp	r3, #6
 8004f20:	d010      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f042 0201 	orr.w	r2, r2, #1
 8004f30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f32:	e007      	b.n	8004f44 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f042 0201 	orr.w	r2, r2, #1
 8004f42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	40010000 	.word	0x40010000
 8004f58:	40000400 	.word	0x40000400
 8004f5c:	40000800 	.word	0x40000800
 8004f60:	40000c00 	.word	0x40000c00
 8004f64:	40010400 	.word	0x40010400
 8004f68:	40014000 	.word	0x40014000
 8004f6c:	40001800 	.word	0x40001800

08004f70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e041      	b.n	8005006 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d106      	bne.n	8004f9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f839 	bl	800500e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	3304      	adds	r3, #4
 8004fac:	4619      	mov	r1, r3
 8004fae:	4610      	mov	r0, r2
 8004fb0:	f000 fc2a 	bl	8005808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3708      	adds	r7, #8
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
	...

08005024 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d109      	bne.n	8005048 <HAL_TIM_PWM_Start+0x24>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	bf14      	ite	ne
 8005040:	2301      	movne	r3, #1
 8005042:	2300      	moveq	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	e022      	b.n	800508e <HAL_TIM_PWM_Start+0x6a>
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	2b04      	cmp	r3, #4
 800504c:	d109      	bne.n	8005062 <HAL_TIM_PWM_Start+0x3e>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b01      	cmp	r3, #1
 8005058:	bf14      	ite	ne
 800505a:	2301      	movne	r3, #1
 800505c:	2300      	moveq	r3, #0
 800505e:	b2db      	uxtb	r3, r3
 8005060:	e015      	b.n	800508e <HAL_TIM_PWM_Start+0x6a>
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	2b08      	cmp	r3, #8
 8005066:	d109      	bne.n	800507c <HAL_TIM_PWM_Start+0x58>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800506e:	b2db      	uxtb	r3, r3
 8005070:	2b01      	cmp	r3, #1
 8005072:	bf14      	ite	ne
 8005074:	2301      	movne	r3, #1
 8005076:	2300      	moveq	r3, #0
 8005078:	b2db      	uxtb	r3, r3
 800507a:	e008      	b.n	800508e <HAL_TIM_PWM_Start+0x6a>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005082:	b2db      	uxtb	r3, r3
 8005084:	2b01      	cmp	r3, #1
 8005086:	bf14      	ite	ne
 8005088:	2301      	movne	r3, #1
 800508a:	2300      	moveq	r3, #0
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e07c      	b.n	8005190 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d104      	bne.n	80050a6 <HAL_TIM_PWM_Start+0x82>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050a4:	e013      	b.n	80050ce <HAL_TIM_PWM_Start+0xaa>
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b04      	cmp	r3, #4
 80050aa:	d104      	bne.n	80050b6 <HAL_TIM_PWM_Start+0x92>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2202      	movs	r2, #2
 80050b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050b4:	e00b      	b.n	80050ce <HAL_TIM_PWM_Start+0xaa>
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b08      	cmp	r3, #8
 80050ba:	d104      	bne.n	80050c6 <HAL_TIM_PWM_Start+0xa2>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2202      	movs	r2, #2
 80050c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050c4:	e003      	b.n	80050ce <HAL_TIM_PWM_Start+0xaa>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2202      	movs	r2, #2
 80050ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2201      	movs	r2, #1
 80050d4:	6839      	ldr	r1, [r7, #0]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f000 fe80 	bl	8005ddc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a2d      	ldr	r2, [pc, #180]	; (8005198 <HAL_TIM_PWM_Start+0x174>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d004      	beq.n	80050f0 <HAL_TIM_PWM_Start+0xcc>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a2c      	ldr	r2, [pc, #176]	; (800519c <HAL_TIM_PWM_Start+0x178>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d101      	bne.n	80050f4 <HAL_TIM_PWM_Start+0xd0>
 80050f0:	2301      	movs	r3, #1
 80050f2:	e000      	b.n	80050f6 <HAL_TIM_PWM_Start+0xd2>
 80050f4:	2300      	movs	r3, #0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d007      	beq.n	800510a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005108:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a22      	ldr	r2, [pc, #136]	; (8005198 <HAL_TIM_PWM_Start+0x174>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d022      	beq.n	800515a <HAL_TIM_PWM_Start+0x136>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800511c:	d01d      	beq.n	800515a <HAL_TIM_PWM_Start+0x136>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a1f      	ldr	r2, [pc, #124]	; (80051a0 <HAL_TIM_PWM_Start+0x17c>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d018      	beq.n	800515a <HAL_TIM_PWM_Start+0x136>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a1d      	ldr	r2, [pc, #116]	; (80051a4 <HAL_TIM_PWM_Start+0x180>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d013      	beq.n	800515a <HAL_TIM_PWM_Start+0x136>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a1c      	ldr	r2, [pc, #112]	; (80051a8 <HAL_TIM_PWM_Start+0x184>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d00e      	beq.n	800515a <HAL_TIM_PWM_Start+0x136>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a16      	ldr	r2, [pc, #88]	; (800519c <HAL_TIM_PWM_Start+0x178>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d009      	beq.n	800515a <HAL_TIM_PWM_Start+0x136>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a18      	ldr	r2, [pc, #96]	; (80051ac <HAL_TIM_PWM_Start+0x188>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d004      	beq.n	800515a <HAL_TIM_PWM_Start+0x136>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a16      	ldr	r2, [pc, #88]	; (80051b0 <HAL_TIM_PWM_Start+0x18c>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d111      	bne.n	800517e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	f003 0307 	and.w	r3, r3, #7
 8005164:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2b06      	cmp	r3, #6
 800516a:	d010      	beq.n	800518e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0201 	orr.w	r2, r2, #1
 800517a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517c:	e007      	b.n	800518e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f042 0201 	orr.w	r2, r2, #1
 800518c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40010000 	.word	0x40010000
 800519c:	40010400 	.word	0x40010400
 80051a0:	40000400 	.word	0x40000400
 80051a4:	40000800 	.word	0x40000800
 80051a8:	40000c00 	.word	0x40000c00
 80051ac:	40014000 	.word	0x40014000
 80051b0:	40001800 	.word	0x40001800

080051b4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2200      	movs	r2, #0
 80051c4:	6839      	ldr	r1, [r7, #0]
 80051c6:	4618      	mov	r0, r3
 80051c8:	f000 fe08 	bl	8005ddc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a2e      	ldr	r2, [pc, #184]	; (800528c <HAL_TIM_PWM_Stop+0xd8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d004      	beq.n	80051e0 <HAL_TIM_PWM_Stop+0x2c>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a2d      	ldr	r2, [pc, #180]	; (8005290 <HAL_TIM_PWM_Stop+0xdc>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d101      	bne.n	80051e4 <HAL_TIM_PWM_Stop+0x30>
 80051e0:	2301      	movs	r3, #1
 80051e2:	e000      	b.n	80051e6 <HAL_TIM_PWM_Stop+0x32>
 80051e4:	2300      	movs	r3, #0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d017      	beq.n	800521a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6a1a      	ldr	r2, [r3, #32]
 80051f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80051f4:	4013      	ands	r3, r2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10f      	bne.n	800521a <HAL_TIM_PWM_Stop+0x66>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	6a1a      	ldr	r2, [r3, #32]
 8005200:	f240 4344 	movw	r3, #1092	; 0x444
 8005204:	4013      	ands	r3, r2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d107      	bne.n	800521a <HAL_TIM_PWM_Stop+0x66>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005218:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6a1a      	ldr	r2, [r3, #32]
 8005220:	f241 1311 	movw	r3, #4369	; 0x1111
 8005224:	4013      	ands	r3, r2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10f      	bne.n	800524a <HAL_TIM_PWM_Stop+0x96>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6a1a      	ldr	r2, [r3, #32]
 8005230:	f240 4344 	movw	r3, #1092	; 0x444
 8005234:	4013      	ands	r3, r2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d107      	bne.n	800524a <HAL_TIM_PWM_Stop+0x96>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0201 	bic.w	r2, r2, #1
 8005248:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d104      	bne.n	800525a <HAL_TIM_PWM_Stop+0xa6>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005258:	e013      	b.n	8005282 <HAL_TIM_PWM_Stop+0xce>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b04      	cmp	r3, #4
 800525e:	d104      	bne.n	800526a <HAL_TIM_PWM_Stop+0xb6>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005268:	e00b      	b.n	8005282 <HAL_TIM_PWM_Stop+0xce>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b08      	cmp	r3, #8
 800526e:	d104      	bne.n	800527a <HAL_TIM_PWM_Stop+0xc6>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005278:	e003      	b.n	8005282 <HAL_TIM_PWM_Stop+0xce>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3708      	adds	r7, #8
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40010000 	.word	0x40010000
 8005290:	40010400 	.word	0x40010400

08005294 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d122      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d11b      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f06f 0202 	mvn.w	r2, #2
 80052c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2201      	movs	r2, #1
 80052c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	f003 0303 	and.w	r3, r3, #3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d003      	beq.n	80052de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 fa77 	bl	80057ca <HAL_TIM_IC_CaptureCallback>
 80052dc:	e005      	b.n	80052ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 fa69 	bl	80057b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 fa7a 	bl	80057de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d122      	bne.n	8005344 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f003 0304 	and.w	r3, r3, #4
 8005308:	2b04      	cmp	r3, #4
 800530a:	d11b      	bne.n	8005344 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f06f 0204 	mvn.w	r2, #4
 8005314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2202      	movs	r2, #2
 800531a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 fa4d 	bl	80057ca <HAL_TIM_IC_CaptureCallback>
 8005330:	e005      	b.n	800533e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 fa3f 	bl	80057b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 fa50 	bl	80057de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b08      	cmp	r3, #8
 8005350:	d122      	bne.n	8005398 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f003 0308 	and.w	r3, r3, #8
 800535c:	2b08      	cmp	r3, #8
 800535e:	d11b      	bne.n	8005398 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0208 	mvn.w	r2, #8
 8005368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2204      	movs	r2, #4
 800536e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 fa23 	bl	80057ca <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 fa15 	bl	80057b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 fa26 	bl	80057de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	f003 0310 	and.w	r3, r3, #16
 80053a2:	2b10      	cmp	r3, #16
 80053a4:	d122      	bne.n	80053ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0310 	and.w	r3, r3, #16
 80053b0:	2b10      	cmp	r3, #16
 80053b2:	d11b      	bne.n	80053ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0210 	mvn.w	r2, #16
 80053bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2208      	movs	r2, #8
 80053c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f9f9 	bl	80057ca <HAL_TIM_IC_CaptureCallback>
 80053d8:	e005      	b.n	80053e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f9eb 	bl	80057b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f9fc 	bl	80057de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d10e      	bne.n	8005418 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b01      	cmp	r3, #1
 8005406:	d107      	bne.n	8005418 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0201 	mvn.w	r2, #1
 8005410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7fe f91a 	bl	800364c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005422:	2b80      	cmp	r3, #128	; 0x80
 8005424:	d10e      	bne.n	8005444 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005430:	2b80      	cmp	r3, #128	; 0x80
 8005432:	d107      	bne.n	8005444 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 fd78 	bl	8005f34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544e:	2b40      	cmp	r3, #64	; 0x40
 8005450:	d10e      	bne.n	8005470 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800545c:	2b40      	cmp	r3, #64	; 0x40
 800545e:	d107      	bne.n	8005470 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f9c1 	bl	80057f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f003 0320 	and.w	r3, r3, #32
 800547a:	2b20      	cmp	r3, #32
 800547c:	d10e      	bne.n	800549c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f003 0320 	and.w	r3, r3, #32
 8005488:	2b20      	cmp	r3, #32
 800548a:	d107      	bne.n	800549c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0220 	mvn.w	r2, #32
 8005494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fd42 	bl	8005f20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800549c:	bf00      	nop
 800549e:	3708      	adds	r7, #8
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054b0:	2300      	movs	r3, #0
 80054b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d101      	bne.n	80054c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054be:	2302      	movs	r3, #2
 80054c0:	e0ae      	b.n	8005620 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b0c      	cmp	r3, #12
 80054ce:	f200 809f 	bhi.w	8005610 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80054d2:	a201      	add	r2, pc, #4	; (adr r2, 80054d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d8:	0800550d 	.word	0x0800550d
 80054dc:	08005611 	.word	0x08005611
 80054e0:	08005611 	.word	0x08005611
 80054e4:	08005611 	.word	0x08005611
 80054e8:	0800554d 	.word	0x0800554d
 80054ec:	08005611 	.word	0x08005611
 80054f0:	08005611 	.word	0x08005611
 80054f4:	08005611 	.word	0x08005611
 80054f8:	0800558f 	.word	0x0800558f
 80054fc:	08005611 	.word	0x08005611
 8005500:	08005611 	.word	0x08005611
 8005504:	08005611 	.word	0x08005611
 8005508:	080055cf 	.word	0x080055cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	68b9      	ldr	r1, [r7, #8]
 8005512:	4618      	mov	r0, r3
 8005514:	f000 fa18 	bl	8005948 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	699a      	ldr	r2, [r3, #24]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f042 0208 	orr.w	r2, r2, #8
 8005526:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699a      	ldr	r2, [r3, #24]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f022 0204 	bic.w	r2, r2, #4
 8005536:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	6999      	ldr	r1, [r3, #24]
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	691a      	ldr	r2, [r3, #16]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	619a      	str	r2, [r3, #24]
      break;
 800554a:	e064      	b.n	8005616 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68b9      	ldr	r1, [r7, #8]
 8005552:	4618      	mov	r0, r3
 8005554:	f000 fa68 	bl	8005a28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	699a      	ldr	r2, [r3, #24]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005566:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	699a      	ldr	r2, [r3, #24]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005576:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6999      	ldr	r1, [r3, #24]
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	021a      	lsls	r2, r3, #8
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	430a      	orrs	r2, r1
 800558a:	619a      	str	r2, [r3, #24]
      break;
 800558c:	e043      	b.n	8005616 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	4618      	mov	r0, r3
 8005596:	f000 fabd 	bl	8005b14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	69da      	ldr	r2, [r3, #28]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f042 0208 	orr.w	r2, r2, #8
 80055a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	69da      	ldr	r2, [r3, #28]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0204 	bic.w	r2, r2, #4
 80055b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	69d9      	ldr	r1, [r3, #28]
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	691a      	ldr	r2, [r3, #16]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	430a      	orrs	r2, r1
 80055ca:	61da      	str	r2, [r3, #28]
      break;
 80055cc:	e023      	b.n	8005616 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68b9      	ldr	r1, [r7, #8]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f000 fb11 	bl	8005bfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	69da      	ldr	r2, [r3, #28]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	69da      	ldr	r2, [r3, #28]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	69d9      	ldr	r1, [r3, #28]
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	021a      	lsls	r2, r3, #8
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	61da      	str	r2, [r3, #28]
      break;
 800560e:	e002      	b.n	8005616 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	75fb      	strb	r3, [r7, #23]
      break;
 8005614:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800561e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005620:	4618      	mov	r0, r3
 8005622:	3718      	adds	r7, #24
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_TIM_ConfigClockSource+0x1c>
 8005640:	2302      	movs	r3, #2
 8005642:	e0b4      	b.n	80057ae <HAL_TIM_ConfigClockSource+0x186>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2202      	movs	r2, #2
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005662:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800566a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68ba      	ldr	r2, [r7, #8]
 8005672:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800567c:	d03e      	beq.n	80056fc <HAL_TIM_ConfigClockSource+0xd4>
 800567e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005682:	f200 8087 	bhi.w	8005794 <HAL_TIM_ConfigClockSource+0x16c>
 8005686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800568a:	f000 8086 	beq.w	800579a <HAL_TIM_ConfigClockSource+0x172>
 800568e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005692:	d87f      	bhi.n	8005794 <HAL_TIM_ConfigClockSource+0x16c>
 8005694:	2b70      	cmp	r3, #112	; 0x70
 8005696:	d01a      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0xa6>
 8005698:	2b70      	cmp	r3, #112	; 0x70
 800569a:	d87b      	bhi.n	8005794 <HAL_TIM_ConfigClockSource+0x16c>
 800569c:	2b60      	cmp	r3, #96	; 0x60
 800569e:	d050      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0x11a>
 80056a0:	2b60      	cmp	r3, #96	; 0x60
 80056a2:	d877      	bhi.n	8005794 <HAL_TIM_ConfigClockSource+0x16c>
 80056a4:	2b50      	cmp	r3, #80	; 0x50
 80056a6:	d03c      	beq.n	8005722 <HAL_TIM_ConfigClockSource+0xfa>
 80056a8:	2b50      	cmp	r3, #80	; 0x50
 80056aa:	d873      	bhi.n	8005794 <HAL_TIM_ConfigClockSource+0x16c>
 80056ac:	2b40      	cmp	r3, #64	; 0x40
 80056ae:	d058      	beq.n	8005762 <HAL_TIM_ConfigClockSource+0x13a>
 80056b0:	2b40      	cmp	r3, #64	; 0x40
 80056b2:	d86f      	bhi.n	8005794 <HAL_TIM_ConfigClockSource+0x16c>
 80056b4:	2b30      	cmp	r3, #48	; 0x30
 80056b6:	d064      	beq.n	8005782 <HAL_TIM_ConfigClockSource+0x15a>
 80056b8:	2b30      	cmp	r3, #48	; 0x30
 80056ba:	d86b      	bhi.n	8005794 <HAL_TIM_ConfigClockSource+0x16c>
 80056bc:	2b20      	cmp	r3, #32
 80056be:	d060      	beq.n	8005782 <HAL_TIM_ConfigClockSource+0x15a>
 80056c0:	2b20      	cmp	r3, #32
 80056c2:	d867      	bhi.n	8005794 <HAL_TIM_ConfigClockSource+0x16c>
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d05c      	beq.n	8005782 <HAL_TIM_ConfigClockSource+0x15a>
 80056c8:	2b10      	cmp	r3, #16
 80056ca:	d05a      	beq.n	8005782 <HAL_TIM_ConfigClockSource+0x15a>
 80056cc:	e062      	b.n	8005794 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6818      	ldr	r0, [r3, #0]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	6899      	ldr	r1, [r3, #8]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	f000 fb5d 	bl	8005d9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	609a      	str	r2, [r3, #8]
      break;
 80056fa:	e04f      	b.n	800579c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6818      	ldr	r0, [r3, #0]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	6899      	ldr	r1, [r3, #8]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	f000 fb46 	bl	8005d9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689a      	ldr	r2, [r3, #8]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800571e:	609a      	str	r2, [r3, #8]
      break;
 8005720:	e03c      	b.n	800579c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6818      	ldr	r0, [r3, #0]
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	6859      	ldr	r1, [r3, #4]
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	461a      	mov	r2, r3
 8005730:	f000 faba 	bl	8005ca8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2150      	movs	r1, #80	; 0x50
 800573a:	4618      	mov	r0, r3
 800573c:	f000 fb13 	bl	8005d66 <TIM_ITRx_SetConfig>
      break;
 8005740:	e02c      	b.n	800579c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6818      	ldr	r0, [r3, #0]
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	6859      	ldr	r1, [r3, #4]
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	461a      	mov	r2, r3
 8005750:	f000 fad9 	bl	8005d06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2160      	movs	r1, #96	; 0x60
 800575a:	4618      	mov	r0, r3
 800575c:	f000 fb03 	bl	8005d66 <TIM_ITRx_SetConfig>
      break;
 8005760:	e01c      	b.n	800579c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6818      	ldr	r0, [r3, #0]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	6859      	ldr	r1, [r3, #4]
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	461a      	mov	r2, r3
 8005770:	f000 fa9a 	bl	8005ca8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2140      	movs	r1, #64	; 0x40
 800577a:	4618      	mov	r0, r3
 800577c:	f000 faf3 	bl	8005d66 <TIM_ITRx_SetConfig>
      break;
 8005780:	e00c      	b.n	800579c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4619      	mov	r1, r3
 800578c:	4610      	mov	r0, r2
 800578e:	f000 faea 	bl	8005d66 <TIM_ITRx_SetConfig>
      break;
 8005792:	e003      	b.n	800579c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	73fb      	strb	r3, [r7, #15]
      break;
 8005798:	e000      	b.n	800579c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800579a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3710      	adds	r7, #16
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057b6:	b480      	push	{r7}
 80057b8:	b083      	sub	sp, #12
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057be:	bf00      	nop
 80057c0:	370c      	adds	r7, #12
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b083      	sub	sp, #12
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057d2:	bf00      	nop
 80057d4:	370c      	adds	r7, #12
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr

080057de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057de:	b480      	push	{r7}
 80057e0:	b083      	sub	sp, #12
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057e6:	bf00      	nop
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057f2:	b480      	push	{r7}
 80057f4:	b083      	sub	sp, #12
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057fa:	bf00      	nop
 80057fc:	370c      	adds	r7, #12
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
	...

08005808 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a40      	ldr	r2, [pc, #256]	; (800591c <TIM_Base_SetConfig+0x114>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d013      	beq.n	8005848 <TIM_Base_SetConfig+0x40>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005826:	d00f      	beq.n	8005848 <TIM_Base_SetConfig+0x40>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a3d      	ldr	r2, [pc, #244]	; (8005920 <TIM_Base_SetConfig+0x118>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d00b      	beq.n	8005848 <TIM_Base_SetConfig+0x40>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a3c      	ldr	r2, [pc, #240]	; (8005924 <TIM_Base_SetConfig+0x11c>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d007      	beq.n	8005848 <TIM_Base_SetConfig+0x40>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a3b      	ldr	r2, [pc, #236]	; (8005928 <TIM_Base_SetConfig+0x120>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d003      	beq.n	8005848 <TIM_Base_SetConfig+0x40>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a3a      	ldr	r2, [pc, #232]	; (800592c <TIM_Base_SetConfig+0x124>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d108      	bne.n	800585a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800584e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	4313      	orrs	r3, r2
 8005858:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a2f      	ldr	r2, [pc, #188]	; (800591c <TIM_Base_SetConfig+0x114>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d02b      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005868:	d027      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a2c      	ldr	r2, [pc, #176]	; (8005920 <TIM_Base_SetConfig+0x118>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d023      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a2b      	ldr	r2, [pc, #172]	; (8005924 <TIM_Base_SetConfig+0x11c>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d01f      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a2a      	ldr	r2, [pc, #168]	; (8005928 <TIM_Base_SetConfig+0x120>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d01b      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a29      	ldr	r2, [pc, #164]	; (800592c <TIM_Base_SetConfig+0x124>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d017      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a28      	ldr	r2, [pc, #160]	; (8005930 <TIM_Base_SetConfig+0x128>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d013      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a27      	ldr	r2, [pc, #156]	; (8005934 <TIM_Base_SetConfig+0x12c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d00f      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a26      	ldr	r2, [pc, #152]	; (8005938 <TIM_Base_SetConfig+0x130>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d00b      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a25      	ldr	r2, [pc, #148]	; (800593c <TIM_Base_SetConfig+0x134>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d007      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a24      	ldr	r2, [pc, #144]	; (8005940 <TIM_Base_SetConfig+0x138>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d003      	beq.n	80058ba <TIM_Base_SetConfig+0xb2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a23      	ldr	r2, [pc, #140]	; (8005944 <TIM_Base_SetConfig+0x13c>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d108      	bne.n	80058cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	4313      	orrs	r3, r2
 80058d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	68fa      	ldr	r2, [r7, #12]
 80058de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	689a      	ldr	r2, [r3, #8]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a0a      	ldr	r2, [pc, #40]	; (800591c <TIM_Base_SetConfig+0x114>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d003      	beq.n	8005900 <TIM_Base_SetConfig+0xf8>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a0c      	ldr	r2, [pc, #48]	; (800592c <TIM_Base_SetConfig+0x124>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d103      	bne.n	8005908 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	691a      	ldr	r2, [r3, #16]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	615a      	str	r2, [r3, #20]
}
 800590e:	bf00      	nop
 8005910:	3714      	adds	r7, #20
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	40010000 	.word	0x40010000
 8005920:	40000400 	.word	0x40000400
 8005924:	40000800 	.word	0x40000800
 8005928:	40000c00 	.word	0x40000c00
 800592c:	40010400 	.word	0x40010400
 8005930:	40014000 	.word	0x40014000
 8005934:	40014400 	.word	0x40014400
 8005938:	40014800 	.word	0x40014800
 800593c:	40001800 	.word	0x40001800
 8005940:	40001c00 	.word	0x40001c00
 8005944:	40002000 	.word	0x40002000

08005948 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005948:	b480      	push	{r7}
 800594a:	b087      	sub	sp, #28
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	f023 0201 	bic.w	r2, r3, #1
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0303 	bic.w	r3, r3, #3
 800597e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f023 0302 	bic.w	r3, r3, #2
 8005990:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	4313      	orrs	r3, r2
 800599a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a20      	ldr	r2, [pc, #128]	; (8005a20 <TIM_OC1_SetConfig+0xd8>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d003      	beq.n	80059ac <TIM_OC1_SetConfig+0x64>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a1f      	ldr	r2, [pc, #124]	; (8005a24 <TIM_OC1_SetConfig+0xdc>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d10c      	bne.n	80059c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f023 0308 	bic.w	r3, r3, #8
 80059b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f023 0304 	bic.w	r3, r3, #4
 80059c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a15      	ldr	r2, [pc, #84]	; (8005a20 <TIM_OC1_SetConfig+0xd8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d003      	beq.n	80059d6 <TIM_OC1_SetConfig+0x8e>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a14      	ldr	r2, [pc, #80]	; (8005a24 <TIM_OC1_SetConfig+0xdc>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d111      	bne.n	80059fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	693a      	ldr	r2, [r7, #16]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	699b      	ldr	r3, [r3, #24]
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	697a      	ldr	r2, [r7, #20]
 8005a12:	621a      	str	r2, [r3, #32]
}
 8005a14:	bf00      	nop
 8005a16:	371c      	adds	r7, #28
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr
 8005a20:	40010000 	.word	0x40010000
 8005a24:	40010400 	.word	0x40010400

08005a28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b087      	sub	sp, #28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	f023 0210 	bic.w	r2, r3, #16
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a1b      	ldr	r3, [r3, #32]
 8005a42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	021b      	lsls	r3, r3, #8
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f023 0320 	bic.w	r3, r3, #32
 8005a72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	011b      	lsls	r3, r3, #4
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a22      	ldr	r2, [pc, #136]	; (8005b0c <TIM_OC2_SetConfig+0xe4>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d003      	beq.n	8005a90 <TIM_OC2_SetConfig+0x68>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a21      	ldr	r2, [pc, #132]	; (8005b10 <TIM_OC2_SetConfig+0xe8>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d10d      	bne.n	8005aac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	011b      	lsls	r3, r3, #4
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005aaa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a17      	ldr	r2, [pc, #92]	; (8005b0c <TIM_OC2_SetConfig+0xe4>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d003      	beq.n	8005abc <TIM_OC2_SetConfig+0x94>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a16      	ldr	r2, [pc, #88]	; (8005b10 <TIM_OC2_SetConfig+0xe8>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d113      	bne.n	8005ae4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ac2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005aca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	621a      	str	r2, [r3, #32]
}
 8005afe:	bf00      	nop
 8005b00:	371c      	adds	r7, #28
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	40010000 	.word	0x40010000
 8005b10:	40010400 	.word	0x40010400

08005b14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b087      	sub	sp, #28
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0303 	bic.w	r3, r3, #3
 8005b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	021b      	lsls	r3, r3, #8
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a21      	ldr	r2, [pc, #132]	; (8005bf4 <TIM_OC3_SetConfig+0xe0>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d003      	beq.n	8005b7a <TIM_OC3_SetConfig+0x66>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a20      	ldr	r2, [pc, #128]	; (8005bf8 <TIM_OC3_SetConfig+0xe4>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d10d      	bne.n	8005b96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	021b      	lsls	r3, r3, #8
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a16      	ldr	r2, [pc, #88]	; (8005bf4 <TIM_OC3_SetConfig+0xe0>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d003      	beq.n	8005ba6 <TIM_OC3_SetConfig+0x92>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a15      	ldr	r2, [pc, #84]	; (8005bf8 <TIM_OC3_SetConfig+0xe4>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d113      	bne.n	8005bce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	011b      	lsls	r3, r3, #4
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	693a      	ldr	r2, [r7, #16]
 8005bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	685a      	ldr	r2, [r3, #4]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	621a      	str	r2, [r3, #32]
}
 8005be8:	bf00      	nop
 8005bea:	371c      	adds	r7, #28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	40010000 	.word	0x40010000
 8005bf8:	40010400 	.word	0x40010400

08005bfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b087      	sub	sp, #28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	69db      	ldr	r3, [r3, #28]
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	021b      	lsls	r3, r3, #8
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	031b      	lsls	r3, r3, #12
 8005c4e:	693a      	ldr	r2, [r7, #16]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a12      	ldr	r2, [pc, #72]	; (8005ca0 <TIM_OC4_SetConfig+0xa4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d003      	beq.n	8005c64 <TIM_OC4_SetConfig+0x68>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a11      	ldr	r2, [pc, #68]	; (8005ca4 <TIM_OC4_SetConfig+0xa8>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d109      	bne.n	8005c78 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	019b      	lsls	r3, r3, #6
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685a      	ldr	r2, [r3, #4]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	621a      	str	r2, [r3, #32]
}
 8005c92:	bf00      	nop
 8005c94:	371c      	adds	r7, #28
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	40010000 	.word	0x40010000
 8005ca4:	40010400 	.word	0x40010400

08005ca8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b087      	sub	sp, #28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	f023 0201 	bic.w	r2, r3, #1
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	011b      	lsls	r3, r3, #4
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f023 030a 	bic.w	r3, r3, #10
 8005ce4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ce6:	697a      	ldr	r2, [r7, #20]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	621a      	str	r2, [r3, #32]
}
 8005cfa:	bf00      	nop
 8005cfc:	371c      	adds	r7, #28
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b087      	sub	sp, #28
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	60f8      	str	r0, [r7, #12]
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	f023 0210 	bic.w	r2, r3, #16
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	031b      	lsls	r3, r3, #12
 8005d36:	697a      	ldr	r2, [r7, #20]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	011b      	lsls	r3, r3, #4
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	621a      	str	r2, [r3, #32]
}
 8005d5a:	bf00      	nop
 8005d5c:	371c      	adds	r7, #28
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr

08005d66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d66:	b480      	push	{r7}
 8005d68:	b085      	sub	sp, #20
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
 8005d6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	f043 0307 	orr.w	r3, r3, #7
 8005d88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	609a      	str	r2, [r3, #8]
}
 8005d90:	bf00      	nop
 8005d92:	3714      	adds	r7, #20
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b087      	sub	sp, #28
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005db6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	021a      	lsls	r2, r3, #8
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	609a      	str	r2, [r3, #8]
}
 8005dd0:	bf00      	nop
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b087      	sub	sp, #28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	f003 031f 	and.w	r3, r3, #31
 8005dee:	2201      	movs	r2, #1
 8005df0:	fa02 f303 	lsl.w	r3, r2, r3
 8005df4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6a1a      	ldr	r2, [r3, #32]
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	43db      	mvns	r3, r3
 8005dfe:	401a      	ands	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6a1a      	ldr	r2, [r3, #32]
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f003 031f 	and.w	r3, r3, #31
 8005e0e:	6879      	ldr	r1, [r7, #4]
 8005e10:	fa01 f303 	lsl.w	r3, r1, r3
 8005e14:	431a      	orrs	r2, r3
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	621a      	str	r2, [r3, #32]
}
 8005e1a:	bf00      	nop
 8005e1c:	371c      	adds	r7, #28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
	...

08005e28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d101      	bne.n	8005e40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	e05a      	b.n	8005ef6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a21      	ldr	r2, [pc, #132]	; (8005f04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d022      	beq.n	8005eca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e8c:	d01d      	beq.n	8005eca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a1d      	ldr	r2, [pc, #116]	; (8005f08 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d018      	beq.n	8005eca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a1b      	ldr	r2, [pc, #108]	; (8005f0c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d013      	beq.n	8005eca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a1a      	ldr	r2, [pc, #104]	; (8005f10 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d00e      	beq.n	8005eca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a18      	ldr	r2, [pc, #96]	; (8005f14 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d009      	beq.n	8005eca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a17      	ldr	r2, [pc, #92]	; (8005f18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d004      	beq.n	8005eca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a15      	ldr	r2, [pc, #84]	; (8005f1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d10c      	bne.n	8005ee4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ed0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3714      	adds	r7, #20
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	40010000 	.word	0x40010000
 8005f08:	40000400 	.word	0x40000400
 8005f0c:	40000800 	.word	0x40000800
 8005f10:	40000c00 	.word	0x40000c00
 8005f14:	40010400 	.word	0x40010400
 8005f18:	40014000 	.word	0x40014000
 8005f1c:	40001800 	.word	0x40001800

08005f20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f3c:	bf00      	nop
 8005f3e:	370c      	adds	r7, #12
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <__errno>:
 8005f48:	4b01      	ldr	r3, [pc, #4]	; (8005f50 <__errno+0x8>)
 8005f4a:	6818      	ldr	r0, [r3, #0]
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	20000160 	.word	0x20000160

08005f54 <__libc_init_array>:
 8005f54:	b570      	push	{r4, r5, r6, lr}
 8005f56:	4d0d      	ldr	r5, [pc, #52]	; (8005f8c <__libc_init_array+0x38>)
 8005f58:	4c0d      	ldr	r4, [pc, #52]	; (8005f90 <__libc_init_array+0x3c>)
 8005f5a:	1b64      	subs	r4, r4, r5
 8005f5c:	10a4      	asrs	r4, r4, #2
 8005f5e:	2600      	movs	r6, #0
 8005f60:	42a6      	cmp	r6, r4
 8005f62:	d109      	bne.n	8005f78 <__libc_init_array+0x24>
 8005f64:	4d0b      	ldr	r5, [pc, #44]	; (8005f94 <__libc_init_array+0x40>)
 8005f66:	4c0c      	ldr	r4, [pc, #48]	; (8005f98 <__libc_init_array+0x44>)
 8005f68:	f000 fc8e 	bl	8006888 <_init>
 8005f6c:	1b64      	subs	r4, r4, r5
 8005f6e:	10a4      	asrs	r4, r4, #2
 8005f70:	2600      	movs	r6, #0
 8005f72:	42a6      	cmp	r6, r4
 8005f74:	d105      	bne.n	8005f82 <__libc_init_array+0x2e>
 8005f76:	bd70      	pop	{r4, r5, r6, pc}
 8005f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f7c:	4798      	blx	r3
 8005f7e:	3601      	adds	r6, #1
 8005f80:	e7ee      	b.n	8005f60 <__libc_init_array+0xc>
 8005f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f86:	4798      	blx	r3
 8005f88:	3601      	adds	r6, #1
 8005f8a:	e7f2      	b.n	8005f72 <__libc_init_array+0x1e>
 8005f8c:	08006ac0 	.word	0x08006ac0
 8005f90:	08006ac0 	.word	0x08006ac0
 8005f94:	08006ac0 	.word	0x08006ac0
 8005f98:	08006ac4 	.word	0x08006ac4

08005f9c <memset>:
 8005f9c:	4402      	add	r2, r0
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d100      	bne.n	8005fa6 <memset+0xa>
 8005fa4:	4770      	bx	lr
 8005fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8005faa:	e7f9      	b.n	8005fa0 <memset+0x4>

08005fac <siprintf>:
 8005fac:	b40e      	push	{r1, r2, r3}
 8005fae:	b500      	push	{lr}
 8005fb0:	b09c      	sub	sp, #112	; 0x70
 8005fb2:	ab1d      	add	r3, sp, #116	; 0x74
 8005fb4:	9002      	str	r0, [sp, #8]
 8005fb6:	9006      	str	r0, [sp, #24]
 8005fb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005fbc:	4809      	ldr	r0, [pc, #36]	; (8005fe4 <siprintf+0x38>)
 8005fbe:	9107      	str	r1, [sp, #28]
 8005fc0:	9104      	str	r1, [sp, #16]
 8005fc2:	4909      	ldr	r1, [pc, #36]	; (8005fe8 <siprintf+0x3c>)
 8005fc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fc8:	9105      	str	r1, [sp, #20]
 8005fca:	6800      	ldr	r0, [r0, #0]
 8005fcc:	9301      	str	r3, [sp, #4]
 8005fce:	a902      	add	r1, sp, #8
 8005fd0:	f000 f868 	bl	80060a4 <_svfiprintf_r>
 8005fd4:	9b02      	ldr	r3, [sp, #8]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	701a      	strb	r2, [r3, #0]
 8005fda:	b01c      	add	sp, #112	; 0x70
 8005fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fe0:	b003      	add	sp, #12
 8005fe2:	4770      	bx	lr
 8005fe4:	20000160 	.word	0x20000160
 8005fe8:	ffff0208 	.word	0xffff0208

08005fec <__ssputs_r>:
 8005fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff0:	688e      	ldr	r6, [r1, #8]
 8005ff2:	429e      	cmp	r6, r3
 8005ff4:	4682      	mov	sl, r0
 8005ff6:	460c      	mov	r4, r1
 8005ff8:	4690      	mov	r8, r2
 8005ffa:	461f      	mov	r7, r3
 8005ffc:	d838      	bhi.n	8006070 <__ssputs_r+0x84>
 8005ffe:	898a      	ldrh	r2, [r1, #12]
 8006000:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006004:	d032      	beq.n	800606c <__ssputs_r+0x80>
 8006006:	6825      	ldr	r5, [r4, #0]
 8006008:	6909      	ldr	r1, [r1, #16]
 800600a:	eba5 0901 	sub.w	r9, r5, r1
 800600e:	6965      	ldr	r5, [r4, #20]
 8006010:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006014:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006018:	3301      	adds	r3, #1
 800601a:	444b      	add	r3, r9
 800601c:	106d      	asrs	r5, r5, #1
 800601e:	429d      	cmp	r5, r3
 8006020:	bf38      	it	cc
 8006022:	461d      	movcc	r5, r3
 8006024:	0553      	lsls	r3, r2, #21
 8006026:	d531      	bpl.n	800608c <__ssputs_r+0xa0>
 8006028:	4629      	mov	r1, r5
 800602a:	f000 fb63 	bl	80066f4 <_malloc_r>
 800602e:	4606      	mov	r6, r0
 8006030:	b950      	cbnz	r0, 8006048 <__ssputs_r+0x5c>
 8006032:	230c      	movs	r3, #12
 8006034:	f8ca 3000 	str.w	r3, [sl]
 8006038:	89a3      	ldrh	r3, [r4, #12]
 800603a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800603e:	81a3      	strh	r3, [r4, #12]
 8006040:	f04f 30ff 	mov.w	r0, #4294967295
 8006044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006048:	6921      	ldr	r1, [r4, #16]
 800604a:	464a      	mov	r2, r9
 800604c:	f000 fabe 	bl	80065cc <memcpy>
 8006050:	89a3      	ldrh	r3, [r4, #12]
 8006052:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006056:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800605a:	81a3      	strh	r3, [r4, #12]
 800605c:	6126      	str	r6, [r4, #16]
 800605e:	6165      	str	r5, [r4, #20]
 8006060:	444e      	add	r6, r9
 8006062:	eba5 0509 	sub.w	r5, r5, r9
 8006066:	6026      	str	r6, [r4, #0]
 8006068:	60a5      	str	r5, [r4, #8]
 800606a:	463e      	mov	r6, r7
 800606c:	42be      	cmp	r6, r7
 800606e:	d900      	bls.n	8006072 <__ssputs_r+0x86>
 8006070:	463e      	mov	r6, r7
 8006072:	6820      	ldr	r0, [r4, #0]
 8006074:	4632      	mov	r2, r6
 8006076:	4641      	mov	r1, r8
 8006078:	f000 fab6 	bl	80065e8 <memmove>
 800607c:	68a3      	ldr	r3, [r4, #8]
 800607e:	1b9b      	subs	r3, r3, r6
 8006080:	60a3      	str	r3, [r4, #8]
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	4433      	add	r3, r6
 8006086:	6023      	str	r3, [r4, #0]
 8006088:	2000      	movs	r0, #0
 800608a:	e7db      	b.n	8006044 <__ssputs_r+0x58>
 800608c:	462a      	mov	r2, r5
 800608e:	f000 fba5 	bl	80067dc <_realloc_r>
 8006092:	4606      	mov	r6, r0
 8006094:	2800      	cmp	r0, #0
 8006096:	d1e1      	bne.n	800605c <__ssputs_r+0x70>
 8006098:	6921      	ldr	r1, [r4, #16]
 800609a:	4650      	mov	r0, sl
 800609c:	f000 fabe 	bl	800661c <_free_r>
 80060a0:	e7c7      	b.n	8006032 <__ssputs_r+0x46>
	...

080060a4 <_svfiprintf_r>:
 80060a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a8:	4698      	mov	r8, r3
 80060aa:	898b      	ldrh	r3, [r1, #12]
 80060ac:	061b      	lsls	r3, r3, #24
 80060ae:	b09d      	sub	sp, #116	; 0x74
 80060b0:	4607      	mov	r7, r0
 80060b2:	460d      	mov	r5, r1
 80060b4:	4614      	mov	r4, r2
 80060b6:	d50e      	bpl.n	80060d6 <_svfiprintf_r+0x32>
 80060b8:	690b      	ldr	r3, [r1, #16]
 80060ba:	b963      	cbnz	r3, 80060d6 <_svfiprintf_r+0x32>
 80060bc:	2140      	movs	r1, #64	; 0x40
 80060be:	f000 fb19 	bl	80066f4 <_malloc_r>
 80060c2:	6028      	str	r0, [r5, #0]
 80060c4:	6128      	str	r0, [r5, #16]
 80060c6:	b920      	cbnz	r0, 80060d2 <_svfiprintf_r+0x2e>
 80060c8:	230c      	movs	r3, #12
 80060ca:	603b      	str	r3, [r7, #0]
 80060cc:	f04f 30ff 	mov.w	r0, #4294967295
 80060d0:	e0d1      	b.n	8006276 <_svfiprintf_r+0x1d2>
 80060d2:	2340      	movs	r3, #64	; 0x40
 80060d4:	616b      	str	r3, [r5, #20]
 80060d6:	2300      	movs	r3, #0
 80060d8:	9309      	str	r3, [sp, #36]	; 0x24
 80060da:	2320      	movs	r3, #32
 80060dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80060e4:	2330      	movs	r3, #48	; 0x30
 80060e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006290 <_svfiprintf_r+0x1ec>
 80060ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060ee:	f04f 0901 	mov.w	r9, #1
 80060f2:	4623      	mov	r3, r4
 80060f4:	469a      	mov	sl, r3
 80060f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060fa:	b10a      	cbz	r2, 8006100 <_svfiprintf_r+0x5c>
 80060fc:	2a25      	cmp	r2, #37	; 0x25
 80060fe:	d1f9      	bne.n	80060f4 <_svfiprintf_r+0x50>
 8006100:	ebba 0b04 	subs.w	fp, sl, r4
 8006104:	d00b      	beq.n	800611e <_svfiprintf_r+0x7a>
 8006106:	465b      	mov	r3, fp
 8006108:	4622      	mov	r2, r4
 800610a:	4629      	mov	r1, r5
 800610c:	4638      	mov	r0, r7
 800610e:	f7ff ff6d 	bl	8005fec <__ssputs_r>
 8006112:	3001      	adds	r0, #1
 8006114:	f000 80aa 	beq.w	800626c <_svfiprintf_r+0x1c8>
 8006118:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800611a:	445a      	add	r2, fp
 800611c:	9209      	str	r2, [sp, #36]	; 0x24
 800611e:	f89a 3000 	ldrb.w	r3, [sl]
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 80a2 	beq.w	800626c <_svfiprintf_r+0x1c8>
 8006128:	2300      	movs	r3, #0
 800612a:	f04f 32ff 	mov.w	r2, #4294967295
 800612e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006132:	f10a 0a01 	add.w	sl, sl, #1
 8006136:	9304      	str	r3, [sp, #16]
 8006138:	9307      	str	r3, [sp, #28]
 800613a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800613e:	931a      	str	r3, [sp, #104]	; 0x68
 8006140:	4654      	mov	r4, sl
 8006142:	2205      	movs	r2, #5
 8006144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006148:	4851      	ldr	r0, [pc, #324]	; (8006290 <_svfiprintf_r+0x1ec>)
 800614a:	f7fa f841 	bl	80001d0 <memchr>
 800614e:	9a04      	ldr	r2, [sp, #16]
 8006150:	b9d8      	cbnz	r0, 800618a <_svfiprintf_r+0xe6>
 8006152:	06d0      	lsls	r0, r2, #27
 8006154:	bf44      	itt	mi
 8006156:	2320      	movmi	r3, #32
 8006158:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800615c:	0711      	lsls	r1, r2, #28
 800615e:	bf44      	itt	mi
 8006160:	232b      	movmi	r3, #43	; 0x2b
 8006162:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006166:	f89a 3000 	ldrb.w	r3, [sl]
 800616a:	2b2a      	cmp	r3, #42	; 0x2a
 800616c:	d015      	beq.n	800619a <_svfiprintf_r+0xf6>
 800616e:	9a07      	ldr	r2, [sp, #28]
 8006170:	4654      	mov	r4, sl
 8006172:	2000      	movs	r0, #0
 8006174:	f04f 0c0a 	mov.w	ip, #10
 8006178:	4621      	mov	r1, r4
 800617a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800617e:	3b30      	subs	r3, #48	; 0x30
 8006180:	2b09      	cmp	r3, #9
 8006182:	d94e      	bls.n	8006222 <_svfiprintf_r+0x17e>
 8006184:	b1b0      	cbz	r0, 80061b4 <_svfiprintf_r+0x110>
 8006186:	9207      	str	r2, [sp, #28]
 8006188:	e014      	b.n	80061b4 <_svfiprintf_r+0x110>
 800618a:	eba0 0308 	sub.w	r3, r0, r8
 800618e:	fa09 f303 	lsl.w	r3, r9, r3
 8006192:	4313      	orrs	r3, r2
 8006194:	9304      	str	r3, [sp, #16]
 8006196:	46a2      	mov	sl, r4
 8006198:	e7d2      	b.n	8006140 <_svfiprintf_r+0x9c>
 800619a:	9b03      	ldr	r3, [sp, #12]
 800619c:	1d19      	adds	r1, r3, #4
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	9103      	str	r1, [sp, #12]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	bfbb      	ittet	lt
 80061a6:	425b      	neglt	r3, r3
 80061a8:	f042 0202 	orrlt.w	r2, r2, #2
 80061ac:	9307      	strge	r3, [sp, #28]
 80061ae:	9307      	strlt	r3, [sp, #28]
 80061b0:	bfb8      	it	lt
 80061b2:	9204      	strlt	r2, [sp, #16]
 80061b4:	7823      	ldrb	r3, [r4, #0]
 80061b6:	2b2e      	cmp	r3, #46	; 0x2e
 80061b8:	d10c      	bne.n	80061d4 <_svfiprintf_r+0x130>
 80061ba:	7863      	ldrb	r3, [r4, #1]
 80061bc:	2b2a      	cmp	r3, #42	; 0x2a
 80061be:	d135      	bne.n	800622c <_svfiprintf_r+0x188>
 80061c0:	9b03      	ldr	r3, [sp, #12]
 80061c2:	1d1a      	adds	r2, r3, #4
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	9203      	str	r2, [sp, #12]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	bfb8      	it	lt
 80061cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80061d0:	3402      	adds	r4, #2
 80061d2:	9305      	str	r3, [sp, #20]
 80061d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80062a0 <_svfiprintf_r+0x1fc>
 80061d8:	7821      	ldrb	r1, [r4, #0]
 80061da:	2203      	movs	r2, #3
 80061dc:	4650      	mov	r0, sl
 80061de:	f7f9 fff7 	bl	80001d0 <memchr>
 80061e2:	b140      	cbz	r0, 80061f6 <_svfiprintf_r+0x152>
 80061e4:	2340      	movs	r3, #64	; 0x40
 80061e6:	eba0 000a 	sub.w	r0, r0, sl
 80061ea:	fa03 f000 	lsl.w	r0, r3, r0
 80061ee:	9b04      	ldr	r3, [sp, #16]
 80061f0:	4303      	orrs	r3, r0
 80061f2:	3401      	adds	r4, #1
 80061f4:	9304      	str	r3, [sp, #16]
 80061f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061fa:	4826      	ldr	r0, [pc, #152]	; (8006294 <_svfiprintf_r+0x1f0>)
 80061fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006200:	2206      	movs	r2, #6
 8006202:	f7f9 ffe5 	bl	80001d0 <memchr>
 8006206:	2800      	cmp	r0, #0
 8006208:	d038      	beq.n	800627c <_svfiprintf_r+0x1d8>
 800620a:	4b23      	ldr	r3, [pc, #140]	; (8006298 <_svfiprintf_r+0x1f4>)
 800620c:	bb1b      	cbnz	r3, 8006256 <_svfiprintf_r+0x1b2>
 800620e:	9b03      	ldr	r3, [sp, #12]
 8006210:	3307      	adds	r3, #7
 8006212:	f023 0307 	bic.w	r3, r3, #7
 8006216:	3308      	adds	r3, #8
 8006218:	9303      	str	r3, [sp, #12]
 800621a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800621c:	4433      	add	r3, r6
 800621e:	9309      	str	r3, [sp, #36]	; 0x24
 8006220:	e767      	b.n	80060f2 <_svfiprintf_r+0x4e>
 8006222:	fb0c 3202 	mla	r2, ip, r2, r3
 8006226:	460c      	mov	r4, r1
 8006228:	2001      	movs	r0, #1
 800622a:	e7a5      	b.n	8006178 <_svfiprintf_r+0xd4>
 800622c:	2300      	movs	r3, #0
 800622e:	3401      	adds	r4, #1
 8006230:	9305      	str	r3, [sp, #20]
 8006232:	4619      	mov	r1, r3
 8006234:	f04f 0c0a 	mov.w	ip, #10
 8006238:	4620      	mov	r0, r4
 800623a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800623e:	3a30      	subs	r2, #48	; 0x30
 8006240:	2a09      	cmp	r2, #9
 8006242:	d903      	bls.n	800624c <_svfiprintf_r+0x1a8>
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0c5      	beq.n	80061d4 <_svfiprintf_r+0x130>
 8006248:	9105      	str	r1, [sp, #20]
 800624a:	e7c3      	b.n	80061d4 <_svfiprintf_r+0x130>
 800624c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006250:	4604      	mov	r4, r0
 8006252:	2301      	movs	r3, #1
 8006254:	e7f0      	b.n	8006238 <_svfiprintf_r+0x194>
 8006256:	ab03      	add	r3, sp, #12
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	462a      	mov	r2, r5
 800625c:	4b0f      	ldr	r3, [pc, #60]	; (800629c <_svfiprintf_r+0x1f8>)
 800625e:	a904      	add	r1, sp, #16
 8006260:	4638      	mov	r0, r7
 8006262:	f3af 8000 	nop.w
 8006266:	1c42      	adds	r2, r0, #1
 8006268:	4606      	mov	r6, r0
 800626a:	d1d6      	bne.n	800621a <_svfiprintf_r+0x176>
 800626c:	89ab      	ldrh	r3, [r5, #12]
 800626e:	065b      	lsls	r3, r3, #25
 8006270:	f53f af2c 	bmi.w	80060cc <_svfiprintf_r+0x28>
 8006274:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006276:	b01d      	add	sp, #116	; 0x74
 8006278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627c:	ab03      	add	r3, sp, #12
 800627e:	9300      	str	r3, [sp, #0]
 8006280:	462a      	mov	r2, r5
 8006282:	4b06      	ldr	r3, [pc, #24]	; (800629c <_svfiprintf_r+0x1f8>)
 8006284:	a904      	add	r1, sp, #16
 8006286:	4638      	mov	r0, r7
 8006288:	f000 f87a 	bl	8006380 <_printf_i>
 800628c:	e7eb      	b.n	8006266 <_svfiprintf_r+0x1c2>
 800628e:	bf00      	nop
 8006290:	08006a84 	.word	0x08006a84
 8006294:	08006a8e 	.word	0x08006a8e
 8006298:	00000000 	.word	0x00000000
 800629c:	08005fed 	.word	0x08005fed
 80062a0:	08006a8a 	.word	0x08006a8a

080062a4 <_printf_common>:
 80062a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062a8:	4616      	mov	r6, r2
 80062aa:	4699      	mov	r9, r3
 80062ac:	688a      	ldr	r2, [r1, #8]
 80062ae:	690b      	ldr	r3, [r1, #16]
 80062b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062b4:	4293      	cmp	r3, r2
 80062b6:	bfb8      	it	lt
 80062b8:	4613      	movlt	r3, r2
 80062ba:	6033      	str	r3, [r6, #0]
 80062bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062c0:	4607      	mov	r7, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	b10a      	cbz	r2, 80062ca <_printf_common+0x26>
 80062c6:	3301      	adds	r3, #1
 80062c8:	6033      	str	r3, [r6, #0]
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	0699      	lsls	r1, r3, #26
 80062ce:	bf42      	ittt	mi
 80062d0:	6833      	ldrmi	r3, [r6, #0]
 80062d2:	3302      	addmi	r3, #2
 80062d4:	6033      	strmi	r3, [r6, #0]
 80062d6:	6825      	ldr	r5, [r4, #0]
 80062d8:	f015 0506 	ands.w	r5, r5, #6
 80062dc:	d106      	bne.n	80062ec <_printf_common+0x48>
 80062de:	f104 0a19 	add.w	sl, r4, #25
 80062e2:	68e3      	ldr	r3, [r4, #12]
 80062e4:	6832      	ldr	r2, [r6, #0]
 80062e6:	1a9b      	subs	r3, r3, r2
 80062e8:	42ab      	cmp	r3, r5
 80062ea:	dc26      	bgt.n	800633a <_printf_common+0x96>
 80062ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062f0:	1e13      	subs	r3, r2, #0
 80062f2:	6822      	ldr	r2, [r4, #0]
 80062f4:	bf18      	it	ne
 80062f6:	2301      	movne	r3, #1
 80062f8:	0692      	lsls	r2, r2, #26
 80062fa:	d42b      	bmi.n	8006354 <_printf_common+0xb0>
 80062fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006300:	4649      	mov	r1, r9
 8006302:	4638      	mov	r0, r7
 8006304:	47c0      	blx	r8
 8006306:	3001      	adds	r0, #1
 8006308:	d01e      	beq.n	8006348 <_printf_common+0xa4>
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	68e5      	ldr	r5, [r4, #12]
 800630e:	6832      	ldr	r2, [r6, #0]
 8006310:	f003 0306 	and.w	r3, r3, #6
 8006314:	2b04      	cmp	r3, #4
 8006316:	bf08      	it	eq
 8006318:	1aad      	subeq	r5, r5, r2
 800631a:	68a3      	ldr	r3, [r4, #8]
 800631c:	6922      	ldr	r2, [r4, #16]
 800631e:	bf0c      	ite	eq
 8006320:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006324:	2500      	movne	r5, #0
 8006326:	4293      	cmp	r3, r2
 8006328:	bfc4      	itt	gt
 800632a:	1a9b      	subgt	r3, r3, r2
 800632c:	18ed      	addgt	r5, r5, r3
 800632e:	2600      	movs	r6, #0
 8006330:	341a      	adds	r4, #26
 8006332:	42b5      	cmp	r5, r6
 8006334:	d11a      	bne.n	800636c <_printf_common+0xc8>
 8006336:	2000      	movs	r0, #0
 8006338:	e008      	b.n	800634c <_printf_common+0xa8>
 800633a:	2301      	movs	r3, #1
 800633c:	4652      	mov	r2, sl
 800633e:	4649      	mov	r1, r9
 8006340:	4638      	mov	r0, r7
 8006342:	47c0      	blx	r8
 8006344:	3001      	adds	r0, #1
 8006346:	d103      	bne.n	8006350 <_printf_common+0xac>
 8006348:	f04f 30ff 	mov.w	r0, #4294967295
 800634c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006350:	3501      	adds	r5, #1
 8006352:	e7c6      	b.n	80062e2 <_printf_common+0x3e>
 8006354:	18e1      	adds	r1, r4, r3
 8006356:	1c5a      	adds	r2, r3, #1
 8006358:	2030      	movs	r0, #48	; 0x30
 800635a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800635e:	4422      	add	r2, r4
 8006360:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006364:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006368:	3302      	adds	r3, #2
 800636a:	e7c7      	b.n	80062fc <_printf_common+0x58>
 800636c:	2301      	movs	r3, #1
 800636e:	4622      	mov	r2, r4
 8006370:	4649      	mov	r1, r9
 8006372:	4638      	mov	r0, r7
 8006374:	47c0      	blx	r8
 8006376:	3001      	adds	r0, #1
 8006378:	d0e6      	beq.n	8006348 <_printf_common+0xa4>
 800637a:	3601      	adds	r6, #1
 800637c:	e7d9      	b.n	8006332 <_printf_common+0x8e>
	...

08006380 <_printf_i>:
 8006380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006384:	7e0f      	ldrb	r7, [r1, #24]
 8006386:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006388:	2f78      	cmp	r7, #120	; 0x78
 800638a:	4691      	mov	r9, r2
 800638c:	4680      	mov	r8, r0
 800638e:	460c      	mov	r4, r1
 8006390:	469a      	mov	sl, r3
 8006392:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006396:	d807      	bhi.n	80063a8 <_printf_i+0x28>
 8006398:	2f62      	cmp	r7, #98	; 0x62
 800639a:	d80a      	bhi.n	80063b2 <_printf_i+0x32>
 800639c:	2f00      	cmp	r7, #0
 800639e:	f000 80d8 	beq.w	8006552 <_printf_i+0x1d2>
 80063a2:	2f58      	cmp	r7, #88	; 0x58
 80063a4:	f000 80a3 	beq.w	80064ee <_printf_i+0x16e>
 80063a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063b0:	e03a      	b.n	8006428 <_printf_i+0xa8>
 80063b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063b6:	2b15      	cmp	r3, #21
 80063b8:	d8f6      	bhi.n	80063a8 <_printf_i+0x28>
 80063ba:	a101      	add	r1, pc, #4	; (adr r1, 80063c0 <_printf_i+0x40>)
 80063bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063c0:	08006419 	.word	0x08006419
 80063c4:	0800642d 	.word	0x0800642d
 80063c8:	080063a9 	.word	0x080063a9
 80063cc:	080063a9 	.word	0x080063a9
 80063d0:	080063a9 	.word	0x080063a9
 80063d4:	080063a9 	.word	0x080063a9
 80063d8:	0800642d 	.word	0x0800642d
 80063dc:	080063a9 	.word	0x080063a9
 80063e0:	080063a9 	.word	0x080063a9
 80063e4:	080063a9 	.word	0x080063a9
 80063e8:	080063a9 	.word	0x080063a9
 80063ec:	08006539 	.word	0x08006539
 80063f0:	0800645d 	.word	0x0800645d
 80063f4:	0800651b 	.word	0x0800651b
 80063f8:	080063a9 	.word	0x080063a9
 80063fc:	080063a9 	.word	0x080063a9
 8006400:	0800655b 	.word	0x0800655b
 8006404:	080063a9 	.word	0x080063a9
 8006408:	0800645d 	.word	0x0800645d
 800640c:	080063a9 	.word	0x080063a9
 8006410:	080063a9 	.word	0x080063a9
 8006414:	08006523 	.word	0x08006523
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	1d1a      	adds	r2, r3, #4
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	602a      	str	r2, [r5, #0]
 8006420:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006424:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006428:	2301      	movs	r3, #1
 800642a:	e0a3      	b.n	8006574 <_printf_i+0x1f4>
 800642c:	6820      	ldr	r0, [r4, #0]
 800642e:	6829      	ldr	r1, [r5, #0]
 8006430:	0606      	lsls	r6, r0, #24
 8006432:	f101 0304 	add.w	r3, r1, #4
 8006436:	d50a      	bpl.n	800644e <_printf_i+0xce>
 8006438:	680e      	ldr	r6, [r1, #0]
 800643a:	602b      	str	r3, [r5, #0]
 800643c:	2e00      	cmp	r6, #0
 800643e:	da03      	bge.n	8006448 <_printf_i+0xc8>
 8006440:	232d      	movs	r3, #45	; 0x2d
 8006442:	4276      	negs	r6, r6
 8006444:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006448:	485e      	ldr	r0, [pc, #376]	; (80065c4 <_printf_i+0x244>)
 800644a:	230a      	movs	r3, #10
 800644c:	e019      	b.n	8006482 <_printf_i+0x102>
 800644e:	680e      	ldr	r6, [r1, #0]
 8006450:	602b      	str	r3, [r5, #0]
 8006452:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006456:	bf18      	it	ne
 8006458:	b236      	sxthne	r6, r6
 800645a:	e7ef      	b.n	800643c <_printf_i+0xbc>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	6820      	ldr	r0, [r4, #0]
 8006460:	1d19      	adds	r1, r3, #4
 8006462:	6029      	str	r1, [r5, #0]
 8006464:	0601      	lsls	r1, r0, #24
 8006466:	d501      	bpl.n	800646c <_printf_i+0xec>
 8006468:	681e      	ldr	r6, [r3, #0]
 800646a:	e002      	b.n	8006472 <_printf_i+0xf2>
 800646c:	0646      	lsls	r6, r0, #25
 800646e:	d5fb      	bpl.n	8006468 <_printf_i+0xe8>
 8006470:	881e      	ldrh	r6, [r3, #0]
 8006472:	4854      	ldr	r0, [pc, #336]	; (80065c4 <_printf_i+0x244>)
 8006474:	2f6f      	cmp	r7, #111	; 0x6f
 8006476:	bf0c      	ite	eq
 8006478:	2308      	moveq	r3, #8
 800647a:	230a      	movne	r3, #10
 800647c:	2100      	movs	r1, #0
 800647e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006482:	6865      	ldr	r5, [r4, #4]
 8006484:	60a5      	str	r5, [r4, #8]
 8006486:	2d00      	cmp	r5, #0
 8006488:	bfa2      	ittt	ge
 800648a:	6821      	ldrge	r1, [r4, #0]
 800648c:	f021 0104 	bicge.w	r1, r1, #4
 8006490:	6021      	strge	r1, [r4, #0]
 8006492:	b90e      	cbnz	r6, 8006498 <_printf_i+0x118>
 8006494:	2d00      	cmp	r5, #0
 8006496:	d04d      	beq.n	8006534 <_printf_i+0x1b4>
 8006498:	4615      	mov	r5, r2
 800649a:	fbb6 f1f3 	udiv	r1, r6, r3
 800649e:	fb03 6711 	mls	r7, r3, r1, r6
 80064a2:	5dc7      	ldrb	r7, [r0, r7]
 80064a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064a8:	4637      	mov	r7, r6
 80064aa:	42bb      	cmp	r3, r7
 80064ac:	460e      	mov	r6, r1
 80064ae:	d9f4      	bls.n	800649a <_printf_i+0x11a>
 80064b0:	2b08      	cmp	r3, #8
 80064b2:	d10b      	bne.n	80064cc <_printf_i+0x14c>
 80064b4:	6823      	ldr	r3, [r4, #0]
 80064b6:	07de      	lsls	r6, r3, #31
 80064b8:	d508      	bpl.n	80064cc <_printf_i+0x14c>
 80064ba:	6923      	ldr	r3, [r4, #16]
 80064bc:	6861      	ldr	r1, [r4, #4]
 80064be:	4299      	cmp	r1, r3
 80064c0:	bfde      	ittt	le
 80064c2:	2330      	movle	r3, #48	; 0x30
 80064c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064cc:	1b52      	subs	r2, r2, r5
 80064ce:	6122      	str	r2, [r4, #16]
 80064d0:	f8cd a000 	str.w	sl, [sp]
 80064d4:	464b      	mov	r3, r9
 80064d6:	aa03      	add	r2, sp, #12
 80064d8:	4621      	mov	r1, r4
 80064da:	4640      	mov	r0, r8
 80064dc:	f7ff fee2 	bl	80062a4 <_printf_common>
 80064e0:	3001      	adds	r0, #1
 80064e2:	d14c      	bne.n	800657e <_printf_i+0x1fe>
 80064e4:	f04f 30ff 	mov.w	r0, #4294967295
 80064e8:	b004      	add	sp, #16
 80064ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ee:	4835      	ldr	r0, [pc, #212]	; (80065c4 <_printf_i+0x244>)
 80064f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80064f4:	6829      	ldr	r1, [r5, #0]
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80064fc:	6029      	str	r1, [r5, #0]
 80064fe:	061d      	lsls	r5, r3, #24
 8006500:	d514      	bpl.n	800652c <_printf_i+0x1ac>
 8006502:	07df      	lsls	r7, r3, #31
 8006504:	bf44      	itt	mi
 8006506:	f043 0320 	orrmi.w	r3, r3, #32
 800650a:	6023      	strmi	r3, [r4, #0]
 800650c:	b91e      	cbnz	r6, 8006516 <_printf_i+0x196>
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	f023 0320 	bic.w	r3, r3, #32
 8006514:	6023      	str	r3, [r4, #0]
 8006516:	2310      	movs	r3, #16
 8006518:	e7b0      	b.n	800647c <_printf_i+0xfc>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	f043 0320 	orr.w	r3, r3, #32
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	2378      	movs	r3, #120	; 0x78
 8006524:	4828      	ldr	r0, [pc, #160]	; (80065c8 <_printf_i+0x248>)
 8006526:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800652a:	e7e3      	b.n	80064f4 <_printf_i+0x174>
 800652c:	0659      	lsls	r1, r3, #25
 800652e:	bf48      	it	mi
 8006530:	b2b6      	uxthmi	r6, r6
 8006532:	e7e6      	b.n	8006502 <_printf_i+0x182>
 8006534:	4615      	mov	r5, r2
 8006536:	e7bb      	b.n	80064b0 <_printf_i+0x130>
 8006538:	682b      	ldr	r3, [r5, #0]
 800653a:	6826      	ldr	r6, [r4, #0]
 800653c:	6961      	ldr	r1, [r4, #20]
 800653e:	1d18      	adds	r0, r3, #4
 8006540:	6028      	str	r0, [r5, #0]
 8006542:	0635      	lsls	r5, r6, #24
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	d501      	bpl.n	800654c <_printf_i+0x1cc>
 8006548:	6019      	str	r1, [r3, #0]
 800654a:	e002      	b.n	8006552 <_printf_i+0x1d2>
 800654c:	0670      	lsls	r0, r6, #25
 800654e:	d5fb      	bpl.n	8006548 <_printf_i+0x1c8>
 8006550:	8019      	strh	r1, [r3, #0]
 8006552:	2300      	movs	r3, #0
 8006554:	6123      	str	r3, [r4, #16]
 8006556:	4615      	mov	r5, r2
 8006558:	e7ba      	b.n	80064d0 <_printf_i+0x150>
 800655a:	682b      	ldr	r3, [r5, #0]
 800655c:	1d1a      	adds	r2, r3, #4
 800655e:	602a      	str	r2, [r5, #0]
 8006560:	681d      	ldr	r5, [r3, #0]
 8006562:	6862      	ldr	r2, [r4, #4]
 8006564:	2100      	movs	r1, #0
 8006566:	4628      	mov	r0, r5
 8006568:	f7f9 fe32 	bl	80001d0 <memchr>
 800656c:	b108      	cbz	r0, 8006572 <_printf_i+0x1f2>
 800656e:	1b40      	subs	r0, r0, r5
 8006570:	6060      	str	r0, [r4, #4]
 8006572:	6863      	ldr	r3, [r4, #4]
 8006574:	6123      	str	r3, [r4, #16]
 8006576:	2300      	movs	r3, #0
 8006578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800657c:	e7a8      	b.n	80064d0 <_printf_i+0x150>
 800657e:	6923      	ldr	r3, [r4, #16]
 8006580:	462a      	mov	r2, r5
 8006582:	4649      	mov	r1, r9
 8006584:	4640      	mov	r0, r8
 8006586:	47d0      	blx	sl
 8006588:	3001      	adds	r0, #1
 800658a:	d0ab      	beq.n	80064e4 <_printf_i+0x164>
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	079b      	lsls	r3, r3, #30
 8006590:	d413      	bmi.n	80065ba <_printf_i+0x23a>
 8006592:	68e0      	ldr	r0, [r4, #12]
 8006594:	9b03      	ldr	r3, [sp, #12]
 8006596:	4298      	cmp	r0, r3
 8006598:	bfb8      	it	lt
 800659a:	4618      	movlt	r0, r3
 800659c:	e7a4      	b.n	80064e8 <_printf_i+0x168>
 800659e:	2301      	movs	r3, #1
 80065a0:	4632      	mov	r2, r6
 80065a2:	4649      	mov	r1, r9
 80065a4:	4640      	mov	r0, r8
 80065a6:	47d0      	blx	sl
 80065a8:	3001      	adds	r0, #1
 80065aa:	d09b      	beq.n	80064e4 <_printf_i+0x164>
 80065ac:	3501      	adds	r5, #1
 80065ae:	68e3      	ldr	r3, [r4, #12]
 80065b0:	9903      	ldr	r1, [sp, #12]
 80065b2:	1a5b      	subs	r3, r3, r1
 80065b4:	42ab      	cmp	r3, r5
 80065b6:	dcf2      	bgt.n	800659e <_printf_i+0x21e>
 80065b8:	e7eb      	b.n	8006592 <_printf_i+0x212>
 80065ba:	2500      	movs	r5, #0
 80065bc:	f104 0619 	add.w	r6, r4, #25
 80065c0:	e7f5      	b.n	80065ae <_printf_i+0x22e>
 80065c2:	bf00      	nop
 80065c4:	08006a95 	.word	0x08006a95
 80065c8:	08006aa6 	.word	0x08006aa6

080065cc <memcpy>:
 80065cc:	440a      	add	r2, r1
 80065ce:	4291      	cmp	r1, r2
 80065d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80065d4:	d100      	bne.n	80065d8 <memcpy+0xc>
 80065d6:	4770      	bx	lr
 80065d8:	b510      	push	{r4, lr}
 80065da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065e2:	4291      	cmp	r1, r2
 80065e4:	d1f9      	bne.n	80065da <memcpy+0xe>
 80065e6:	bd10      	pop	{r4, pc}

080065e8 <memmove>:
 80065e8:	4288      	cmp	r0, r1
 80065ea:	b510      	push	{r4, lr}
 80065ec:	eb01 0402 	add.w	r4, r1, r2
 80065f0:	d902      	bls.n	80065f8 <memmove+0x10>
 80065f2:	4284      	cmp	r4, r0
 80065f4:	4623      	mov	r3, r4
 80065f6:	d807      	bhi.n	8006608 <memmove+0x20>
 80065f8:	1e43      	subs	r3, r0, #1
 80065fa:	42a1      	cmp	r1, r4
 80065fc:	d008      	beq.n	8006610 <memmove+0x28>
 80065fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006602:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006606:	e7f8      	b.n	80065fa <memmove+0x12>
 8006608:	4402      	add	r2, r0
 800660a:	4601      	mov	r1, r0
 800660c:	428a      	cmp	r2, r1
 800660e:	d100      	bne.n	8006612 <memmove+0x2a>
 8006610:	bd10      	pop	{r4, pc}
 8006612:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006616:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800661a:	e7f7      	b.n	800660c <memmove+0x24>

0800661c <_free_r>:
 800661c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800661e:	2900      	cmp	r1, #0
 8006620:	d044      	beq.n	80066ac <_free_r+0x90>
 8006622:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006626:	9001      	str	r0, [sp, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	f1a1 0404 	sub.w	r4, r1, #4
 800662e:	bfb8      	it	lt
 8006630:	18e4      	addlt	r4, r4, r3
 8006632:	f000 f913 	bl	800685c <__malloc_lock>
 8006636:	4a1e      	ldr	r2, [pc, #120]	; (80066b0 <_free_r+0x94>)
 8006638:	9801      	ldr	r0, [sp, #4]
 800663a:	6813      	ldr	r3, [r2, #0]
 800663c:	b933      	cbnz	r3, 800664c <_free_r+0x30>
 800663e:	6063      	str	r3, [r4, #4]
 8006640:	6014      	str	r4, [r2, #0]
 8006642:	b003      	add	sp, #12
 8006644:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006648:	f000 b90e 	b.w	8006868 <__malloc_unlock>
 800664c:	42a3      	cmp	r3, r4
 800664e:	d908      	bls.n	8006662 <_free_r+0x46>
 8006650:	6825      	ldr	r5, [r4, #0]
 8006652:	1961      	adds	r1, r4, r5
 8006654:	428b      	cmp	r3, r1
 8006656:	bf01      	itttt	eq
 8006658:	6819      	ldreq	r1, [r3, #0]
 800665a:	685b      	ldreq	r3, [r3, #4]
 800665c:	1949      	addeq	r1, r1, r5
 800665e:	6021      	streq	r1, [r4, #0]
 8006660:	e7ed      	b.n	800663e <_free_r+0x22>
 8006662:	461a      	mov	r2, r3
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	b10b      	cbz	r3, 800666c <_free_r+0x50>
 8006668:	42a3      	cmp	r3, r4
 800666a:	d9fa      	bls.n	8006662 <_free_r+0x46>
 800666c:	6811      	ldr	r1, [r2, #0]
 800666e:	1855      	adds	r5, r2, r1
 8006670:	42a5      	cmp	r5, r4
 8006672:	d10b      	bne.n	800668c <_free_r+0x70>
 8006674:	6824      	ldr	r4, [r4, #0]
 8006676:	4421      	add	r1, r4
 8006678:	1854      	adds	r4, r2, r1
 800667a:	42a3      	cmp	r3, r4
 800667c:	6011      	str	r1, [r2, #0]
 800667e:	d1e0      	bne.n	8006642 <_free_r+0x26>
 8006680:	681c      	ldr	r4, [r3, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	6053      	str	r3, [r2, #4]
 8006686:	4421      	add	r1, r4
 8006688:	6011      	str	r1, [r2, #0]
 800668a:	e7da      	b.n	8006642 <_free_r+0x26>
 800668c:	d902      	bls.n	8006694 <_free_r+0x78>
 800668e:	230c      	movs	r3, #12
 8006690:	6003      	str	r3, [r0, #0]
 8006692:	e7d6      	b.n	8006642 <_free_r+0x26>
 8006694:	6825      	ldr	r5, [r4, #0]
 8006696:	1961      	adds	r1, r4, r5
 8006698:	428b      	cmp	r3, r1
 800669a:	bf04      	itt	eq
 800669c:	6819      	ldreq	r1, [r3, #0]
 800669e:	685b      	ldreq	r3, [r3, #4]
 80066a0:	6063      	str	r3, [r4, #4]
 80066a2:	bf04      	itt	eq
 80066a4:	1949      	addeq	r1, r1, r5
 80066a6:	6021      	streq	r1, [r4, #0]
 80066a8:	6054      	str	r4, [r2, #4]
 80066aa:	e7ca      	b.n	8006642 <_free_r+0x26>
 80066ac:	b003      	add	sp, #12
 80066ae:	bd30      	pop	{r4, r5, pc}
 80066b0:	200002dc 	.word	0x200002dc

080066b4 <sbrk_aligned>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	4e0e      	ldr	r6, [pc, #56]	; (80066f0 <sbrk_aligned+0x3c>)
 80066b8:	460c      	mov	r4, r1
 80066ba:	6831      	ldr	r1, [r6, #0]
 80066bc:	4605      	mov	r5, r0
 80066be:	b911      	cbnz	r1, 80066c6 <sbrk_aligned+0x12>
 80066c0:	f000 f8bc 	bl	800683c <_sbrk_r>
 80066c4:	6030      	str	r0, [r6, #0]
 80066c6:	4621      	mov	r1, r4
 80066c8:	4628      	mov	r0, r5
 80066ca:	f000 f8b7 	bl	800683c <_sbrk_r>
 80066ce:	1c43      	adds	r3, r0, #1
 80066d0:	d00a      	beq.n	80066e8 <sbrk_aligned+0x34>
 80066d2:	1cc4      	adds	r4, r0, #3
 80066d4:	f024 0403 	bic.w	r4, r4, #3
 80066d8:	42a0      	cmp	r0, r4
 80066da:	d007      	beq.n	80066ec <sbrk_aligned+0x38>
 80066dc:	1a21      	subs	r1, r4, r0
 80066de:	4628      	mov	r0, r5
 80066e0:	f000 f8ac 	bl	800683c <_sbrk_r>
 80066e4:	3001      	adds	r0, #1
 80066e6:	d101      	bne.n	80066ec <sbrk_aligned+0x38>
 80066e8:	f04f 34ff 	mov.w	r4, #4294967295
 80066ec:	4620      	mov	r0, r4
 80066ee:	bd70      	pop	{r4, r5, r6, pc}
 80066f0:	200002e0 	.word	0x200002e0

080066f4 <_malloc_r>:
 80066f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f8:	1ccd      	adds	r5, r1, #3
 80066fa:	f025 0503 	bic.w	r5, r5, #3
 80066fe:	3508      	adds	r5, #8
 8006700:	2d0c      	cmp	r5, #12
 8006702:	bf38      	it	cc
 8006704:	250c      	movcc	r5, #12
 8006706:	2d00      	cmp	r5, #0
 8006708:	4607      	mov	r7, r0
 800670a:	db01      	blt.n	8006710 <_malloc_r+0x1c>
 800670c:	42a9      	cmp	r1, r5
 800670e:	d905      	bls.n	800671c <_malloc_r+0x28>
 8006710:	230c      	movs	r3, #12
 8006712:	603b      	str	r3, [r7, #0]
 8006714:	2600      	movs	r6, #0
 8006716:	4630      	mov	r0, r6
 8006718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800671c:	4e2e      	ldr	r6, [pc, #184]	; (80067d8 <_malloc_r+0xe4>)
 800671e:	f000 f89d 	bl	800685c <__malloc_lock>
 8006722:	6833      	ldr	r3, [r6, #0]
 8006724:	461c      	mov	r4, r3
 8006726:	bb34      	cbnz	r4, 8006776 <_malloc_r+0x82>
 8006728:	4629      	mov	r1, r5
 800672a:	4638      	mov	r0, r7
 800672c:	f7ff ffc2 	bl	80066b4 <sbrk_aligned>
 8006730:	1c43      	adds	r3, r0, #1
 8006732:	4604      	mov	r4, r0
 8006734:	d14d      	bne.n	80067d2 <_malloc_r+0xde>
 8006736:	6834      	ldr	r4, [r6, #0]
 8006738:	4626      	mov	r6, r4
 800673a:	2e00      	cmp	r6, #0
 800673c:	d140      	bne.n	80067c0 <_malloc_r+0xcc>
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	4631      	mov	r1, r6
 8006742:	4638      	mov	r0, r7
 8006744:	eb04 0803 	add.w	r8, r4, r3
 8006748:	f000 f878 	bl	800683c <_sbrk_r>
 800674c:	4580      	cmp	r8, r0
 800674e:	d13a      	bne.n	80067c6 <_malloc_r+0xd2>
 8006750:	6821      	ldr	r1, [r4, #0]
 8006752:	3503      	adds	r5, #3
 8006754:	1a6d      	subs	r5, r5, r1
 8006756:	f025 0503 	bic.w	r5, r5, #3
 800675a:	3508      	adds	r5, #8
 800675c:	2d0c      	cmp	r5, #12
 800675e:	bf38      	it	cc
 8006760:	250c      	movcc	r5, #12
 8006762:	4629      	mov	r1, r5
 8006764:	4638      	mov	r0, r7
 8006766:	f7ff ffa5 	bl	80066b4 <sbrk_aligned>
 800676a:	3001      	adds	r0, #1
 800676c:	d02b      	beq.n	80067c6 <_malloc_r+0xd2>
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	442b      	add	r3, r5
 8006772:	6023      	str	r3, [r4, #0]
 8006774:	e00e      	b.n	8006794 <_malloc_r+0xa0>
 8006776:	6822      	ldr	r2, [r4, #0]
 8006778:	1b52      	subs	r2, r2, r5
 800677a:	d41e      	bmi.n	80067ba <_malloc_r+0xc6>
 800677c:	2a0b      	cmp	r2, #11
 800677e:	d916      	bls.n	80067ae <_malloc_r+0xba>
 8006780:	1961      	adds	r1, r4, r5
 8006782:	42a3      	cmp	r3, r4
 8006784:	6025      	str	r5, [r4, #0]
 8006786:	bf18      	it	ne
 8006788:	6059      	strne	r1, [r3, #4]
 800678a:	6863      	ldr	r3, [r4, #4]
 800678c:	bf08      	it	eq
 800678e:	6031      	streq	r1, [r6, #0]
 8006790:	5162      	str	r2, [r4, r5]
 8006792:	604b      	str	r3, [r1, #4]
 8006794:	4638      	mov	r0, r7
 8006796:	f104 060b 	add.w	r6, r4, #11
 800679a:	f000 f865 	bl	8006868 <__malloc_unlock>
 800679e:	f026 0607 	bic.w	r6, r6, #7
 80067a2:	1d23      	adds	r3, r4, #4
 80067a4:	1af2      	subs	r2, r6, r3
 80067a6:	d0b6      	beq.n	8006716 <_malloc_r+0x22>
 80067a8:	1b9b      	subs	r3, r3, r6
 80067aa:	50a3      	str	r3, [r4, r2]
 80067ac:	e7b3      	b.n	8006716 <_malloc_r+0x22>
 80067ae:	6862      	ldr	r2, [r4, #4]
 80067b0:	42a3      	cmp	r3, r4
 80067b2:	bf0c      	ite	eq
 80067b4:	6032      	streq	r2, [r6, #0]
 80067b6:	605a      	strne	r2, [r3, #4]
 80067b8:	e7ec      	b.n	8006794 <_malloc_r+0xa0>
 80067ba:	4623      	mov	r3, r4
 80067bc:	6864      	ldr	r4, [r4, #4]
 80067be:	e7b2      	b.n	8006726 <_malloc_r+0x32>
 80067c0:	4634      	mov	r4, r6
 80067c2:	6876      	ldr	r6, [r6, #4]
 80067c4:	e7b9      	b.n	800673a <_malloc_r+0x46>
 80067c6:	230c      	movs	r3, #12
 80067c8:	603b      	str	r3, [r7, #0]
 80067ca:	4638      	mov	r0, r7
 80067cc:	f000 f84c 	bl	8006868 <__malloc_unlock>
 80067d0:	e7a1      	b.n	8006716 <_malloc_r+0x22>
 80067d2:	6025      	str	r5, [r4, #0]
 80067d4:	e7de      	b.n	8006794 <_malloc_r+0xa0>
 80067d6:	bf00      	nop
 80067d8:	200002dc 	.word	0x200002dc

080067dc <_realloc_r>:
 80067dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067e0:	4680      	mov	r8, r0
 80067e2:	4614      	mov	r4, r2
 80067e4:	460e      	mov	r6, r1
 80067e6:	b921      	cbnz	r1, 80067f2 <_realloc_r+0x16>
 80067e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067ec:	4611      	mov	r1, r2
 80067ee:	f7ff bf81 	b.w	80066f4 <_malloc_r>
 80067f2:	b92a      	cbnz	r2, 8006800 <_realloc_r+0x24>
 80067f4:	f7ff ff12 	bl	800661c <_free_r>
 80067f8:	4625      	mov	r5, r4
 80067fa:	4628      	mov	r0, r5
 80067fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006800:	f000 f838 	bl	8006874 <_malloc_usable_size_r>
 8006804:	4284      	cmp	r4, r0
 8006806:	4607      	mov	r7, r0
 8006808:	d802      	bhi.n	8006810 <_realloc_r+0x34>
 800680a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800680e:	d812      	bhi.n	8006836 <_realloc_r+0x5a>
 8006810:	4621      	mov	r1, r4
 8006812:	4640      	mov	r0, r8
 8006814:	f7ff ff6e 	bl	80066f4 <_malloc_r>
 8006818:	4605      	mov	r5, r0
 800681a:	2800      	cmp	r0, #0
 800681c:	d0ed      	beq.n	80067fa <_realloc_r+0x1e>
 800681e:	42bc      	cmp	r4, r7
 8006820:	4622      	mov	r2, r4
 8006822:	4631      	mov	r1, r6
 8006824:	bf28      	it	cs
 8006826:	463a      	movcs	r2, r7
 8006828:	f7ff fed0 	bl	80065cc <memcpy>
 800682c:	4631      	mov	r1, r6
 800682e:	4640      	mov	r0, r8
 8006830:	f7ff fef4 	bl	800661c <_free_r>
 8006834:	e7e1      	b.n	80067fa <_realloc_r+0x1e>
 8006836:	4635      	mov	r5, r6
 8006838:	e7df      	b.n	80067fa <_realloc_r+0x1e>
	...

0800683c <_sbrk_r>:
 800683c:	b538      	push	{r3, r4, r5, lr}
 800683e:	4d06      	ldr	r5, [pc, #24]	; (8006858 <_sbrk_r+0x1c>)
 8006840:	2300      	movs	r3, #0
 8006842:	4604      	mov	r4, r0
 8006844:	4608      	mov	r0, r1
 8006846:	602b      	str	r3, [r5, #0]
 8006848:	f7fd f954 	bl	8003af4 <_sbrk>
 800684c:	1c43      	adds	r3, r0, #1
 800684e:	d102      	bne.n	8006856 <_sbrk_r+0x1a>
 8006850:	682b      	ldr	r3, [r5, #0]
 8006852:	b103      	cbz	r3, 8006856 <_sbrk_r+0x1a>
 8006854:	6023      	str	r3, [r4, #0]
 8006856:	bd38      	pop	{r3, r4, r5, pc}
 8006858:	200002e4 	.word	0x200002e4

0800685c <__malloc_lock>:
 800685c:	4801      	ldr	r0, [pc, #4]	; (8006864 <__malloc_lock+0x8>)
 800685e:	f000 b811 	b.w	8006884 <__retarget_lock_acquire_recursive>
 8006862:	bf00      	nop
 8006864:	200002e8 	.word	0x200002e8

08006868 <__malloc_unlock>:
 8006868:	4801      	ldr	r0, [pc, #4]	; (8006870 <__malloc_unlock+0x8>)
 800686a:	f000 b80c 	b.w	8006886 <__retarget_lock_release_recursive>
 800686e:	bf00      	nop
 8006870:	200002e8 	.word	0x200002e8

08006874 <_malloc_usable_size_r>:
 8006874:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006878:	1f18      	subs	r0, r3, #4
 800687a:	2b00      	cmp	r3, #0
 800687c:	bfbc      	itt	lt
 800687e:	580b      	ldrlt	r3, [r1, r0]
 8006880:	18c0      	addlt	r0, r0, r3
 8006882:	4770      	bx	lr

08006884 <__retarget_lock_acquire_recursive>:
 8006884:	4770      	bx	lr

08006886 <__retarget_lock_release_recursive>:
 8006886:	4770      	bx	lr

08006888 <_init>:
 8006888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688a:	bf00      	nop
 800688c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800688e:	bc08      	pop	{r3}
 8006890:	469e      	mov	lr, r3
 8006892:	4770      	bx	lr

08006894 <_fini>:
 8006894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006896:	bf00      	nop
 8006898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800689a:	bc08      	pop	{r3}
 800689c:	469e      	mov	lr, r3
 800689e:	4770      	bx	lr
