	component nios_cpu is
		port (
			clk_clk                          : in  std_logic                    := 'X';             -- clk
			pio_0_external_connection_export : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n                    : in  std_logic                    := 'X';             -- reset_n
			spi_0_external_MISO              : in  std_logic                    := 'X';             -- MISO
			spi_0_external_MOSI              : out std_logic;                                       -- MOSI
			spi_0_external_SCLK              : out std_logic;                                       -- SCLK
			spi_0_external_SS_n              : out std_logic                                        -- SS_n
		);
	end component nios_cpu;

