ARM GAS  /tmp/ccatxlp2.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tx_thread_preemption_change.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c"
  19              		.section	.text._tx_thread_preemption_change,"ax",%progbits
  20              		.align	1
  21              		.global	_tx_thread_preemption_change
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_tx_thread_preemption_change:
  27              	.LVL0:
  28              	.LFB8:
   1:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**************************************************************************/
   2:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
   3:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
   5:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  10:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**************************************************************************/
  11:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  12:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  13:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**************************************************************************/
  14:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**************************************************************************/
  15:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**                                                                       */
  16:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**                                                                       */
  18:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**   Thread                                                              */
  19:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**                                                                       */
  20:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**************************************************************************/
  21:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**************************************************************************/
  22:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  23:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #define TX_SOURCE_CODE
  24:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  25:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  26:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /* Include necessary system files.  */
  27:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  28:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #include "tx_api.h"
  29:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #include "tx_trace.h"
  30:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #include "tx_thread.h"
ARM GAS  /tmp/ccatxlp2.s 			page 2


  31:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  32:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  33:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**************************************************************************/
  34:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  35:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  FUNCTION                                               RELEASE        */
  36:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  37:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    _tx_thread_preemption_change                        PORTABLE C      */
  38:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                           6.1          */
  39:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  AUTHOR                                                                */
  40:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  41:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    William E. Lamie, Microsoft Corporation                             */
  42:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  43:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  DESCRIPTION                                                           */
  44:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  45:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    This function processes preemption-threshold change requests.  The  */
  46:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    previous preemption is returned to the caller.  If the new request  */
  47:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    allows a higher priority thread to execute, preemption takes place  */
  48:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    inside of this function.                                            */
  49:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  50:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  INPUT                                                                 */
  51:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  52:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    thread_ptr                            Pointer to thread             */
  53:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    new_threshold                         New preemption threshold      */
  54:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    old_threshold                         Old preemption threshold      */
  55:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  56:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  OUTPUT                                                                */
  57:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  58:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    status                                Service return status         */
  59:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  60:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  CALLS                                                                 */
  61:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  62:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    _tx_thread_system_preempt_check       Check for preemption          */
  63:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  64:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  CALLED BY                                                             */
  65:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  66:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    Application Code                                                    */
  67:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  68:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  RELEASE HISTORY                                                       */
  69:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  70:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*    DATE              NAME                      DESCRIPTION             */
  71:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  72:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  73:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
  74:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                            resulting in version 6.1    */
  75:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /*                                                                        */
  76:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** /**************************************************************************/
  77:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** UINT  _tx_thread_preemption_change(TX_THREAD *thread_ptr, UINT new_threshold, UINT *old_threshold)
  78:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** {
  29              		.loc 1 78 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 78 1 is_stmt 0 view .LVU1
  34 0000 38B5     		push	{r3, r4, r5, lr}
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
ARM GAS  /tmp/ccatxlp2.s 			page 3


  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  79:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  80:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** TX_INTERRUPT_SAVE_AREA
  40              		.loc 1 80 1 is_stmt 1 view .LVU2
  81:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  82:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #ifndef TX_DISABLE_PREEMPTION_THRESHOLD
  83:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** ULONG       priority_bit;
  41              		.loc 1 83 1 view .LVU3
  84:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #if TX_MAX_PRIORITIES > 32
  85:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** UINT        map_index;
  86:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
  87:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
  88:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** UINT        status;
  42              		.loc 1 88 1 view .LVU4
  89:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  90:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  91:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     /* Default status to success.  */
  92:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     status =  TX_SUCCESS;
  43              		.loc 1 92 5 view .LVU5
  44              	.LVL1:
  93:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  94:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #ifdef TX_DISABLE_PREEMPTION_THRESHOLD
  95:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
  96:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     /* Only allow 0 (disable all preemption) and returning preemption-threshold to the
  97:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****        current thread priority if preemption-threshold is disabled. All other threshold
  98:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****        values are converted to 0.  */
  99:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     if (thread_ptr -> tx_thread_user_priority != new_threshold)
 100:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     {
 101:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 102:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         /* Is the new threshold zero?  */
 103:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         if (new_threshold != ((UINT) 0))
 104:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         {
 105:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 106:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             /* Convert the new threshold to disable all preemption, since preemption-threshold is
 107:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                not supported.  */
 108:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             new_threshold =  ((UINT) 0);
 109:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         }
 110:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     }
 111:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
 112:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 113:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     /* Lockout interrupts while the thread is being resumed.  */
 114:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     TX_DISABLE
  45              		.loc 1 114 5 view .LVU6
  46              	.LBB16:
  47              	.LBI16:
  48              		.file 2 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h"
   1:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
   2:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
   3:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
   5:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  10:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
ARM GAS  /tmp/ccatxlp2.s 			page 4


  11:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  12:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  13:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  14:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  15:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  16:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  18:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  20:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  21:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  22:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  23:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  24:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  25:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  26:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  28:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M7/GNU     */
  29:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                           6.1.12       */
  30:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  31:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  33:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  35:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  37:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  46:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  49:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  51:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
  52:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  53:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  04-25-2022      Scott Larson            Modified comments and added   */
  60:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            volatile to registers,      */
  61:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.11 */
  62:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  07-29-2022      Scott Larson            Modified comments and         */
  63:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            described BASEPRI usage,    */
  64:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.12 */
  65:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  66:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  67:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccatxlp2.s 			page 5


  68:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
  69:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_H
  70:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  71:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  72:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  73:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  74:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  75:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  76:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  77:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  78:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  79:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include "tx_user.h"
  80:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  81:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  82:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  83:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  84:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  85:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <stdlib.h>
  86:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <string.h>
  87:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  88:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  89:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  90:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  91:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
  92:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <yvals.h>
  93:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  94:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  95:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  96:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ghs__
  97:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  98:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  99:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 100:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 101:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 102:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
 103:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
 104:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
 105:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 106:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 107:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef __GNUC__
 108:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 109:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 110:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 111:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 112:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 113:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define VOID                                    void
 114:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef char                                    CHAR;
 115:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 116:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef int                                     INT;
 117:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 118:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef long                                    LONG;
 119:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 120:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
 121:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 122:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 123:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 124:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccatxlp2.s 			page 6


 125:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
 126:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 127:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 128:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 129:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 130:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 131:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 132:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 133:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 134:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 135:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 136:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 137:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 138:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 139:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 140:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 141:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 142:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 143:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 144:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 145:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 146:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 147:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 148:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
 149:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 150:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 151:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 152:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* By default, ThreadX for Cortex-M uses the PRIMASK register to enable/disable interrupts.
 153:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** If using BASEPRI is desired, define the following two symbols for both c and assembly files:
 154:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** TX_PORT_USE_BASEPRI - This tells ThreadX to use BASEPRI instead of PRIMASK.
 155:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** TX_PORT_BASEPRI = (priority_mask << (8 - number_priority_bits)) - this defines the maximum priority
 156:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** Any interrupt with a higher priority than priority_mask will not be masked, thus the interrupt will
 157:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** */
 158:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 159:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 160:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 161:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 162:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 163:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 164:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 165:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 166:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 167:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    source constants would be:
 168:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 169:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0x0a800024)
 170:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 171:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 172:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** */
 173:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 174:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 175:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 176:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0xE0001004)
 177:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 178:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 179:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 180:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 181:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccatxlp2.s 			page 7


 182:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 183:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 184:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 185:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 186:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 187:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ghs__
 188:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
 189:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 190:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 191:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 192:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 193:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 194:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 195:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
 196:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 197:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 198:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 199:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 200:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 201:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 202:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
 203:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 204:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 205:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
 206:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 207:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 208:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 209:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 210:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    a function call.  */
 211:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 212:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 213:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 214:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 215:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 216:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 217:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 218:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 219:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 220:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 221:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
 222:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 223:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    logic.  */
 224:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 225:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 226:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 227:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 228:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 229:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 230:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 231:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 232:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 233:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 234:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
 235:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 236:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 237:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 238:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
ARM GAS  /tmp/ccatxlp2.s 			page 8


 239:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 240:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 241:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 242:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 243:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 244:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 245:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
 246:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 247:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 248:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 249:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 250:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 251:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 252:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 253:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 254:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 255:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 256:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 257:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 258:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 259:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
 260:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 261:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 262:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 263:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 264:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 265:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 266:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 267:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 268:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 269:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 270:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 271:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 272:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 273:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 274:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 275:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 276:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 277:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 278:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 279:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 280:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 281:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 282:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 283:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 284:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 285:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 286:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 287:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 288:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 289:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 290:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 291:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 292:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 293:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 294:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 295:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccatxlp2.s 			page 9


 296:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 297:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 298:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 299:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 300:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 301:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 302:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
 303:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 304:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 305:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 306:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 307:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 308:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 309:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
 310:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 312:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  control_value;
 314:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 317:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 318:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 319:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
 320:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 322:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 323:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 324:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 325:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 326:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 327:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 328:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 329:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 330:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  control_value;
 331:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 332:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 333:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 334:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 335:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 336:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 337:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 338:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 339:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 340:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 341:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 342:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 343:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 344:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 345:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 346:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 347:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 348:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 349:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 350:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 351:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 352:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
ARM GAS  /tmp/ccatxlp2.s 			page 10


 353:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 354:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 355:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 356:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 357:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 358:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 359:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 360:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 361:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 362:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 363:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 364:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 365:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 366:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
 367:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 368:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 369:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 370:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 371:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 372:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 373:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
 374:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 375:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 376:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
 377:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 378:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 379:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 380:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 381:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 382:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 383:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 384:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 385:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 386:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 387:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 388:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 389:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 390:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         else                                       
 391:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 392:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 393:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((volatile ULONG *) 0xE00
 394:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 395:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 396:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             {                                      
 397:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 398:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 399:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 400:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 401:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 402:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 {                                  
 403:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 404:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 405:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
 406:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 }                                  
 407:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             }                                      
 408:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 409:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
ARM GAS  /tmp/ccatxlp2.s 			page 11


 410:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 411:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 412:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 413:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 414:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 415:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 416:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 417:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 418:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 419:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 420:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 421:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 422:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         else                                       
 423:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 424:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 425:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 426:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 427:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 428:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             {                                      
 429:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 430:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
 431:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 432:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 433:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 434:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 {                                  
 435:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 436:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 437:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 438:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 }                                  
 439:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             }                                      
 440:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 441:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 442:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 443:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 444:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 445:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 446:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 447:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 448:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 449:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
 450:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 451:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 452:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 453:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 454:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 455:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 456:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 457:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 458:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 459:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 460:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 461:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 462:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 463:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 464:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 465:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 466:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
ARM GAS  /tmp/ccatxlp2.s 			page 12


 467:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 468:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 469:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 470:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 471:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 472:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 473:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 474:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 475:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 476:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 477:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 478:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 479:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 480:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 481:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 482:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 483:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 484:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 485:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 487:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 491:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 492:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 493:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 494:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 495:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 496:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 497:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 498:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 499:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 500:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 501:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 502:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 503:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 504:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 505:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 506:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 507:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 508:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 509:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 510:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 511:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 512:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 513:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 514:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 515:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 516:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 517:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 518:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 519:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 520:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 521:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 522:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 523:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccatxlp2.s 			page 13


 524:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 525:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 526:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 527:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 528:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 529:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 530:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
 531:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 532:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 533:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 534:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 535:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 536:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 537:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 538:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 539:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 540:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 541:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 542:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 543:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 544:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 546:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int posture;
 548:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 549:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 550:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 552:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(posture);
 554:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 555:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 556:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 557:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 558:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 559:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 560:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 561:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 562:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 563:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 564:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 565:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 566:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 567:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 569:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 570:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 571:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 572:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 573:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 575:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 576:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 577:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
  49              		.loc 2 578 63 view .LVU7
  50              	.LBB17:
ARM GAS  /tmp/ccatxlp2.s 			page 14


 579:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int int_posture;
  51              		.loc 2 580 1 view .LVU8
 581:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
  52              		.loc 2 582 5 view .LVU9
  53              	.LBB18:
  54              	.LBI18:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
  55              		.loc 2 545 63 view .LVU10
  56              	.LBB19:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
  57              		.loc 2 547 1 view .LVU11
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  58              		.loc 2 551 5 view .LVU12
  59              		.syntax unified
  60              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
  61 0002 EFF3108C 		MRS  ip, PRIMASK 
  62              	@ 0 "" 2
  63              	.LVL2:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
  64              		.loc 2 553 5 view .LVU13
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
  65              		.loc 2 553 5 is_stmt 0 view .LVU14
  66              		.thumb
  67              		.syntax unified
  68              	.LBE19:
  69              	.LBE18:
 583:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 584:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 585:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 586:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
  70              		.loc 2 587 5 is_stmt 1 view .LVU15
  71              		.syntax unified
  72              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
  73 0006 72B6     		CPSID i
  74              	@ 0 "" 2
 588:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 589:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(int_posture);
  75              		.loc 2 589 5 view .LVU16
  76              	.LVL3:
  77              		.loc 2 589 5 is_stmt 0 view .LVU17
  78              		.thumb
  79              		.syntax unified
  80              	.LBE17:
  81              	.LBE16:
 115:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 116:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     /* If trace is enabled, insert this event into the trace buffer.  */
 117:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_PREEMPTION_CHANGE, thread_ptr, new_threshold, thread_pt
 118:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 119:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     /* Log this kernel call.  */
 120:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     TX_EL_THREAD_PREEMPTION_CHANGE_INSERT
 121:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 122:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     /* Determine if the new threshold is greater than the current user priority.  */
 123:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     if (new_threshold > thread_ptr -> tx_thread_user_priority)
  82              		.loc 1 123 5 is_stmt 1 view .LVU18
ARM GAS  /tmp/ccatxlp2.s 			page 15


  83              		.loc 1 123 36 is_stmt 0 view .LVU19
  84 0008 D0F89430 		ldr	r3, [r0, #148]
  85              		.loc 1 123 8 view .LVU20
  86 000c 8B42     		cmp	r3, r1
  87 000e 3ED3     		bcc	.L7
 124:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     {
 125:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 126:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         /* Return error.  */
 127:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         status =  TX_THRESH_ERROR;
 128:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     }
 129:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     else
 130:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     {
 131:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 132:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #ifndef TX_DISABLE_PREEMPTION_THRESHOLD
 133:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 134:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         /* Determine if the new threshold is the same as the priority.  */
 135:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         if (thread_ptr -> tx_thread_user_priority == new_threshold)
  88              		.loc 1 135 9 is_stmt 1 view .LVU21
  89              		.loc 1 135 12 is_stmt 0 view .LVU22
  90 0010 16D0     		beq	.L12
  91              	.L3:
 136:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         {
 137:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 138:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             /* Determine if this thread is at the head of the list.  */
 139:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             if (_tx_thread_priority_list[thread_ptr -> tx_thread_priority] == thread_ptr)
 140:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             {
 141:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 142:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #if TX_MAX_PRIORITIES > 32
 143:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 144:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 /* Calculate the index into the bit map array.  */
 145:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 map_index =  (thread_ptr -> tx_thread_priority)/((UINT) 32);
 146:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
 147:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 148:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 /* Yes, this thread is at the front of the list.  Make sure
 149:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                    the preempted bit is cleared for this thread.  */
 150:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit)
 151:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(p
 152:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 153:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #if TX_MAX_PRIORITIES > 32
 154:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 155:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 /* Determine if there are any other bits set in this preempt map.  */
 156:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0))
 157:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 {
 158:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 159:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* No, clear the active bit to signify this preempt map has nothing set.  */
 160:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     TX_DIV32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit)
 161:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     _tx_thread_preempted_map_active =  _tx_thread_preempted_map_active & (~(priorit
 162:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 }
 163:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
 164:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             }
 165:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         }
 166:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
 167:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 168:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         /* Return the user's preemption-threshold.   */
 169:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         *old_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
  92              		.loc 1 169 9 is_stmt 1 view .LVU23
  93              		.loc 1 169 38 is_stmt 0 view .LVU24
ARM GAS  /tmp/ccatxlp2.s 			page 16


  94 0012 D0F89830 		ldr	r3, [r0, #152]
  95              		.loc 1 169 24 view .LVU25
  96 0016 1360     		str	r3, [r2]
 170:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 171:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         /* Setup the new threshold.  */
 172:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         thread_ptr -> tx_thread_user_preempt_threshold =  new_threshold;
  97              		.loc 1 172 9 is_stmt 1 view .LVU26
  98              		.loc 1 172 56 is_stmt 0 view .LVU27
  99 0018 C0F89810 		str	r1, [r0, #152]
 173:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 174:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         /* Determine if the new threshold represents a higher priority than the priority inheritanc
 175:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         if (new_threshold < thread_ptr -> tx_thread_inherit_priority)
 100              		.loc 1 175 9 is_stmt 1 view .LVU28
 101              		.loc 1 175 40 is_stmt 0 view .LVU29
 102 001c D0F89C30 		ldr	r3, [r0, #156]
 103              		.loc 1 175 12 view .LVU30
 104 0020 8B42     		cmp	r3, r1
 105 0022 1BD9     		bls	.L4
 176:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         {
 177:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 178:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             /* Update the actual preemption-threshold with the new threshold.  */
 179:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             thread_ptr -> tx_thread_preempt_threshold =  new_threshold;
 106              		.loc 1 179 13 is_stmt 1 view .LVU31
 107              		.loc 1 179 55 is_stmt 0 view .LVU32
 108 0024 C163     		str	r1, [r0, #60]
 109              	.L5:
 180:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         }
 181:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         else
 182:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         {
 183:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 184:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             /* Update the actual preemption-threshold with the priority inheritance.  */
 185:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 186:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         }
 187:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 188:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         /* Is the thread priority less than the current highest priority?  If not, no preemption is
 189:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         if (_tx_thread_highest_priority < thread_ptr -> tx_thread_priority)
 110              		.loc 1 189 9 is_stmt 1 view .LVU33
 111              		.loc 1 189 54 is_stmt 0 view .LVU34
 112 0026 C26A     		ldr	r2, [r0, #44]
 113              	.LVL4:
 114              		.loc 1 189 41 view .LVU35
 115 0028 1D4B     		ldr	r3, .L14
 116 002a 1B68     		ldr	r3, [r3]
 117              		.loc 1 189 12 view .LVU36
 118 002c 9A42     		cmp	r2, r3
 119 002e 32D9     		bls	.L8
 190:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         {
 191:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 192:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             /* Is the new thread preemption-threshold less than the current highest priority?  If n
 193:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             if (_tx_thread_highest_priority < new_threshold)
 120              		.loc 1 193 13 is_stmt 1 view .LVU37
 121              		.loc 1 193 16 is_stmt 0 view .LVU38
 122 0030 8B42     		cmp	r3, r1
 123 0032 32D2     		bcs	.L9
 194:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             {
 195:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 196:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 /* If the current execute pointer is the same at this thread, preemption needs to t
ARM GAS  /tmp/ccatxlp2.s 			page 17


 197:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 if (_tx_thread_execute_ptr == thread_ptr)
 124              		.loc 1 197 17 is_stmt 1 view .LVU39
 125              		.loc 1 197 44 is_stmt 0 view .LVU40
 126 0034 1B49     		ldr	r1, .L14+4
 127              	.LVL5:
 128              		.loc 1 197 44 view .LVU41
 129 0036 0968     		ldr	r1, [r1]
 130              		.loc 1 197 20 view .LVU42
 131 0038 8142     		cmp	r1, r0
 132 003a 11D0     		beq	.L13
  92:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 133              		.loc 1 92 12 view .LVU43
 134 003c 0020     		movs	r0, #0
 135              	.LVL6:
  92:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 136              		.loc 1 92 12 view .LVU44
 137 003e 27E0     		b	.L2
 138              	.LVL7:
 139              	.L12:
 139:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             {
 140              		.loc 1 139 13 is_stmt 1 view .LVU45
 139:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             {
 141              		.loc 1 139 53 is_stmt 0 view .LVU46
 142 0040 C36A     		ldr	r3, [r0, #44]
 139:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             {
 143              		.loc 1 139 41 view .LVU47
 144 0042 194C     		ldr	r4, .L14+8
 145 0044 54F82340 		ldr	r4, [r4, r3, lsl #2]
 139:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             {
 146              		.loc 1 139 16 view .LVU48
 147 0048 8442     		cmp	r4, r0
 148 004a E2D1     		bne	.L3
 150:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(p
 149              		.loc 1 150 17 is_stmt 1 view .LVU49
 150 004c 0124     		movs	r4, #1
 151 004e 9C40     		lsls	r4, r4, r3
 152              	.LVL8:
 151:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 153              		.loc 1 151 17 view .LVU50
 151:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 154              		.loc 1 151 82 is_stmt 0 view .LVU51
 155 0050 164D     		ldr	r5, .L14+12
 156 0052 2B68     		ldr	r3, [r5]
 151:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 157              		.loc 1 151 94 view .LVU52
 158 0054 23EA0403 		bic	r3, r3, r4
 151:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 159              		.loc 1 151 54 view .LVU53
 160 0058 2B60     		str	r3, [r5]
 161 005a DAE7     		b	.L3
 162              	.LVL9:
 163              	.L4:
 185:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         }
 164              		.loc 1 185 13 is_stmt 1 view .LVU54
 185:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         }
 165              		.loc 1 185 55 is_stmt 0 view .LVU55
 166 005c C363     		str	r3, [r0, #60]
ARM GAS  /tmp/ccatxlp2.s 			page 18


 167 005e E2E7     		b	.L5
 168              	.LVL10:
 169              	.L13:
 198:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 {
 199:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 200:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Preemption needs to take place.  */
 201:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 202:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #ifndef TX_DISABLE_PREEMPTION_THRESHOLD
 203:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 204:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Determine if this thread has preemption threshold set.  */
 205:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     if (thread_ptr -> tx_thread_preempt_threshold != thread_ptr -> tx_thread_priori
 170              		.loc 1 205 21 is_stmt 1 view .LVU56
 171              		.loc 1 205 36 is_stmt 0 view .LVU57
 172 0060 C16B     		ldr	r1, [r0, #60]
 173              		.loc 1 205 24 view .LVU58
 174 0062 8A42     		cmp	r2, r1
 175 0064 05D0     		beq	.L6
 206:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     {
 207:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 208:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #if TX_MAX_PRIORITIES > 32
 209:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 210:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         /* Calculate the index into the bit map array.  */
 211:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         map_index =  (thread_ptr -> tx_thread_priority)/((UINT) 32);
 212:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 213:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         /* Set the active bit to remember that the preempt map has something set.  
 214:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         TX_DIV32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit)
 215:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         _tx_thread_preempted_map_active =  _tx_thread_preempted_map_active | priori
 216:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
 217:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 218:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         /* Remember that this thread was preempted by a thread above the thread's t
 219:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit)
 176              		.loc 1 219 25 is_stmt 1 view .LVU59
 177 0066 0121     		movs	r1, #1
 178 0068 9140     		lsls	r1, r1, r2
 179              	.LVL11:
 220:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX
 180              		.loc 1 220 25 view .LVU60
 181              		.loc 1 220 90 is_stmt 0 view .LVU61
 182 006a 1048     		ldr	r0, .L14+12
 183              	.LVL12:
 184              		.loc 1 220 90 view .LVU62
 185 006c 0268     		ldr	r2, [r0]
 186              		.loc 1 220 102 view .LVU63
 187 006e 0A43     		orrs	r2, r2, r1
 188              		.loc 1 220 62 view .LVU64
 189 0070 0260     		str	r2, [r0]
 190              	.LVL13:
 191              	.L6:
 221:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     }
 222:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
 223:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 224:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO
 225:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 226:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Determine if the caller is an interrupt or from a thread.  */
 227:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 228:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     {
 229:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
ARM GAS  /tmp/ccatxlp2.s 			page 19


 230:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         /* Caller is a thread, so this is a solicited preemption.  */
 231:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         _tx_thread_performance_solicited_preemption_count++;
 232:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 233:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         /* Increment the thread's solicited preemption counter.  */
 234:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         thread_ptr -> tx_thread_performance_solicited_preemption_count++;
 235:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     }
 236:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 237:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Remember the thread that preempted this thread.  */
 238:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     thread_ptr -> tx_thread_performance_last_preempting_thread =  _tx_thread_priori
 239:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 240:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Is the execute pointer different?  */
 241:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_inde
 242:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     {
 243:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 244:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         /* Move to next entry.  */
 245:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         _tx_thread_performance__execute_log_index++;
 246:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 247:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         /* Check for wrap condition.  */
 248:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE
 249:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         {
 250:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 251:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                             /* Set the index to the beginning.  */
 252:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                             _tx_thread_performance__execute_log_index =  ((UINT) 0);
 253:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         }
 254:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 255:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         /* Log the new execute pointer.  */
 256:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                         _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_inde
 257:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     }
 258:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** #endif
 259:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 260:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Setup the highest priority thread to execute.  */
 261:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority]
 192              		.loc 1 261 21 is_stmt 1 view .LVU65
 193              		.loc 1 261 71 is_stmt 0 view .LVU66
 194 0072 0D4A     		ldr	r2, .L14+8
 195 0074 52F82320 		ldr	r2, [r2, r3, lsl #2]
 196              		.loc 1 261 44 view .LVU67
 197 0078 0A4B     		ldr	r3, .L14+4
 198 007a 1A60     		str	r2, [r3]
 262:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 263:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Restore interrupts.  */
 264:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     TX_RESTORE
 199              		.loc 1 264 21 is_stmt 1 view .LVU68
 200              	.LVL14:
 201              	.LBB20:
 202              	.LBI20:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 203              		.loc 2 568 55 view .LVU69
 204              	.LBB21:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 205              		.loc 2 574 5 view .LVU70
 206              		.syntax unified
 207              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 208 007c 8CF31088 		MSR  PRIMASK,ip
 209              	@ 0 "" 2
 210              	.LVL15:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccatxlp2.s 			page 20


 211              		.loc 2 574 5 is_stmt 0 view .LVU71
 212              		.thumb
 213              		.syntax unified
 214              	.LBE21:
 215              	.LBE20:
 265:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 266:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Check for preemption.  */
 267:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     _tx_thread_system_preempt_check();
 216              		.loc 1 267 21 is_stmt 1 view .LVU72
 217 0080 FFF7FEFF 		bl	_tx_thread_system_preempt_check
 218              	.LVL16:
 268:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 269:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     /* Disable interrupts.  */
 270:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                     TX_DISABLE
 219              		.loc 1 270 21 view .LVU73
 220              	.LBB22:
 221              	.LBI22:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 222              		.loc 2 578 63 view .LVU74
 223              	.LBB23:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 224              		.loc 2 580 1 view .LVU75
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 225              		.loc 2 582 5 view .LVU76
 226              	.LBB24:
 227              	.LBI24:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 228              		.loc 2 545 63 view .LVU77
 229              	.LBB25:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 230              		.loc 2 547 1 view .LVU78
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 231              		.loc 2 551 5 view .LVU79
 232              		.syntax unified
 233              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 234 0084 EFF3108C 		MRS  ip, PRIMASK 
 235              	@ 0 "" 2
 236              	.LVL17:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 237              		.loc 2 553 5 view .LVU80
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 238              		.loc 2 553 5 is_stmt 0 view .LVU81
 239              		.thumb
 240              		.syntax unified
 241              	.LBE25:
 242              	.LBE24:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 243              		.loc 2 587 5 is_stmt 1 view .LVU82
 244              		.syntax unified
 245              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 246 0088 72B6     		CPSID i
 247              	@ 0 "" 2
 248              		.loc 2 589 5 view .LVU83
 249              	.LVL18:
 250              		.loc 2 589 5 is_stmt 0 view .LVU84
 251              		.thumb
 252              		.syntax unified
ARM GAS  /tmp/ccatxlp2.s 			page 21


 253              	.LBE23:
 254              	.LBE22:
  92:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 255              		.loc 1 92 12 view .LVU85
 256 008a 0020     		movs	r0, #0
 257 008c 00E0     		b	.L2
 258              	.LVL19:
 259              	.L7:
 127:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     }
 260              		.loc 1 127 16 view .LVU86
 261 008e 1820     		movs	r0, #24
 262              	.LVL20:
 263              	.L2:
 271:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****                 }
 272:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****             }
 273:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****         }
 274:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     }
 275:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 276:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     /* Restore interrupts.  */
 277:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     TX_RESTORE
 264              		.loc 1 277 5 is_stmt 1 view .LVU87
 265              	.LBB26:
 266              	.LBI26:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 267              		.loc 2 568 55 view .LVU88
 268              	.LBB27:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 269              		.loc 2 574 5 view .LVU89
 270              		.syntax unified
 271              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 272 0090 8CF31088 		MSR  PRIMASK,ip
 273              	@ 0 "" 2
 274              	.LVL21:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 275              		.loc 2 574 5 is_stmt 0 view .LVU90
 276              		.thumb
 277              		.syntax unified
 278              	.LBE27:
 279              	.LBE26:
 278:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 279:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     /* Return completion status.  */
 280:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c ****     return(status);
 280              		.loc 1 280 5 is_stmt 1 view .LVU91
 281:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** }
 281              		.loc 1 281 1 is_stmt 0 view .LVU92
 282 0094 38BD     		pop	{r3, r4, r5, pc}
 283              	.LVL22:
 284              	.L8:
  92:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 285              		.loc 1 92 12 view .LVU93
 286 0096 0020     		movs	r0, #0
 287              	.LVL23:
  92:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 288              		.loc 1 92 12 view .LVU94
 289 0098 FAE7     		b	.L2
 290              	.LVL24:
 291              	.L9:
ARM GAS  /tmp/ccatxlp2.s 			page 22


  92:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 292              		.loc 1 92 12 view .LVU95
 293 009a 0020     		movs	r0, #0
 294              	.LVL25:
  92:Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c **** 
 295              		.loc 1 92 12 view .LVU96
 296 009c F8E7     		b	.L2
 297              	.L15:
 298 009e 00BF     		.align	2
 299              	.L14:
 300 00a0 00000000 		.word	_tx_thread_highest_priority
 301 00a4 00000000 		.word	_tx_thread_execute_ptr
 302 00a8 00000000 		.word	_tx_thread_priority_list
 303 00ac 00000000 		.word	_tx_thread_preempted_maps
 304              		.cfi_endproc
 305              	.LFE8:
 307              		.text
 308              	.Letext0:
 309              		.file 3 "Middlewares/ST/threadx/common/inc/tx_api.h"
 310              		.file 4 "Middlewares/ST/threadx/common/inc/tx_thread.h"
ARM GAS  /tmp/ccatxlp2.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 tx_thread_preemption_change.c
     /tmp/ccatxlp2.s:20     .text._tx_thread_preemption_change:00000000 $t
     /tmp/ccatxlp2.s:26     .text._tx_thread_preemption_change:00000000 _tx_thread_preemption_change
     /tmp/ccatxlp2.s:300    .text._tx_thread_preemption_change:000000a0 $d

UNDEFINED SYMBOLS
_tx_thread_system_preempt_check
_tx_thread_highest_priority
_tx_thread_execute_ptr
_tx_thread_priority_list
_tx_thread_preempted_maps
