/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_MAC_CH3_MAC_PCS_REGS_H_
#define ASIC_REG_NIC0_MAC_CH3_MAC_PCS_REGS_H_

/*****************************************
 *   NIC0_MAC_CH3_MAC_PCS
 *   (Prototype: NIC_XPCS91)
 *****************************************
 */

#define NIC0_MAC_CH3_MAC_PCS_CONTROL1 0x546F000

#define NIC0_MAC_CH3_MAC_PCS_STATUS1 0x546F004

#define NIC0_MAC_CH3_MAC_PCS_DEVICE_ID0 0x546F008

#define NIC0_MAC_CH3_MAC_PCS_DEVICE_ID1 0x546F00C

#define NIC0_MAC_CH3_MAC_PCS_SPEED_ABILITY 0x546F010

#define NIC0_MAC_CH3_MAC_PCS_DEVICES_IN_PKG1 0x546F014

#define NIC0_MAC_CH3_MAC_PCS_DEVICES_IN_PKG2 0x546F018

#define NIC0_MAC_CH3_MAC_PCS_CONTROL2 0x546F01C

#define NIC0_MAC_CH3_MAC_PCS_STATUS2 0x546F020

#define NIC0_MAC_CH3_MAC_PCS_PKG_ID0 0x546F038

#define NIC0_MAC_CH3_MAC_PCS_PKG_ID1 0x546F03C

#define NIC0_MAC_CH3_MAC_PCS_EEE_CTRL_CAPABILITY 0x546F050

#define NIC0_MAC_CH3_MAC_PCS_WAKE_ERR_COUNTER 0x546F058

#define NIC0_MAC_CH3_MAC_PCS_BASER_STATUS1 0x546F080

#define NIC0_MAC_CH3_MAC_PCS_BASER_STATUS2 0x546F084

#define NIC0_MAC_CH3_MAC_PCS_SEED_A0 0x546F088

#define NIC0_MAC_CH3_MAC_PCS_SEED_A1 0x546F08C

#define NIC0_MAC_CH3_MAC_PCS_SEED_A2 0x546F090

#define NIC0_MAC_CH3_MAC_PCS_SEED_A3 0x546F094

#define NIC0_MAC_CH3_MAC_PCS_SEED_B0 0x546F098

#define NIC0_MAC_CH3_MAC_PCS_SEED_B1 0x546F09C

#define NIC0_MAC_CH3_MAC_PCS_SEED_B2 0x546F0A0

#define NIC0_MAC_CH3_MAC_PCS_SEED_B3 0x546F0A4

#define NIC0_MAC_CH3_MAC_PCS_BASER_TEST_CONTROL 0x546F0A8

#define NIC0_MAC_CH3_MAC_PCS_BASER_TEST_ERR_CNT 0x546F0AC

#define NIC0_MAC_CH3_MAC_PCS_BER_HIGH_ORDER_CNT 0x546F0B0

#define NIC0_MAC_CH3_MAC_PCS_ERR_BLK_HIGH_ORDER_CNT 0x546F0B4

#define NIC0_MAC_CH3_MAC_PCS_MULTILANE_ALIGN_STAT1 0x546F0C8

#define NIC0_MAC_CH3_MAC_PCS_MULTILANE_ALIGN_STAT2 0x546F0CC

#define NIC0_MAC_CH3_MAC_PCS_MULTILANE_ALIGN_STAT3 0x546F0D0

#define NIC0_MAC_CH3_MAC_PCS_MULTILANE_ALIGN_STAT4 0x546F0D4

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE0 0x546F0D8

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE1 0x546F0DC

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE2 0x546F0E0

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE3 0x546F0E4

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE4 0x546F0E8

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE5 0x546F0EC

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE6 0x546F0F0

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE7 0x546F0F4

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE8 0x546F0F8

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE9 0x546F0FC

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE10 0x546F100

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE11 0x546F104

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE12 0x546F108

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE13 0x546F10C

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE14 0x546F110

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE15 0x546F114

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE16 0x546F118

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE17 0x546F11C

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE18 0x546F120

#define NIC0_MAC_CH3_MAC_PCS_BIP_ERR_CNT_LANE19 0x546F124

#define NIC0_MAC_CH3_MAC_PCS_LANE0_MAPPING 0x546F128

#define NIC0_MAC_CH3_MAC_PCS_LANE1_MAPPING 0x546F12C

#define NIC0_MAC_CH3_MAC_PCS_LANE2_MAPPING 0x546F130

#define NIC0_MAC_CH3_MAC_PCS_LANE3_MAPPING 0x546F134

#define NIC0_MAC_CH3_MAC_PCS_LANE4_MAPPING 0x546F138

#define NIC0_MAC_CH3_MAC_PCS_LANE5_MAPPING 0x546F13C

#define NIC0_MAC_CH3_MAC_PCS_LANE6_MAPPING 0x546F140

#define NIC0_MAC_CH3_MAC_PCS_LANE7_MAPPING 0x546F144

#define NIC0_MAC_CH3_MAC_PCS_LANE8_MAPPING 0x546F148

#define NIC0_MAC_CH3_MAC_PCS_LANE9_MAPPING 0x546F14C

#define NIC0_MAC_CH3_MAC_PCS_LANE10_MAPPING 0x546F150

#define NIC0_MAC_CH3_MAC_PCS_LANE11_MAPPING 0x546F154

#define NIC0_MAC_CH3_MAC_PCS_LANE12_MAPPING 0x546F158

#define NIC0_MAC_CH3_MAC_PCS_LANE13_MAPPING 0x546F15C

#define NIC0_MAC_CH3_MAC_PCS_LANE14_MAPPING 0x546F160

#define NIC0_MAC_CH3_MAC_PCS_LANE15_MAPPING 0x546F164

#define NIC0_MAC_CH3_MAC_PCS_LANE16_MAPPING 0x546F168

#define NIC0_MAC_CH3_MAC_PCS_LANE17_MAPPING 0x546F16C

#define NIC0_MAC_CH3_MAC_PCS_LANE18_MAPPING 0x546F170

#define NIC0_MAC_CH3_MAC_PCS_LANE19_MAPPING 0x546F174

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_SCRATCH 0x546F17C

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_CORE_REV 0x546F180

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL_INTVL 0x546F184

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_TXLANE_THRESH 0x546F188

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL0_0 0x546F19C

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL0_1 0x546F1A0

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL1_0 0x546F1A4

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL1_1 0x546F1A8

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL2_0 0x546F1AC

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL2_1 0x546F1B0

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL3_0 0x546F1B4

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_VL3_1 0x546F1B8

#define NIC0_MAC_CH3_MAC_PCS_VENDOR_PCS_MODE 0x546F1BC

#define NIC0_MAC_CH3_MAC_PCS_VL0_0 0x546F27C

#define NIC0_MAC_CH3_MAC_PCS_VL0_1 0x546F280

#define NIC0_MAC_CH3_MAC_PCS_VL1_0 0x546F284

#define NIC0_MAC_CH3_MAC_PCS_VL1_1 0x546F288

#define NIC0_MAC_CH3_MAC_PCS_VL2_0 0x546F28C

#define NIC0_MAC_CH3_MAC_PCS_VL2_1 0x546F290

#define NIC0_MAC_CH3_MAC_PCS_VL3_0 0x546F294

#define NIC0_MAC_CH3_MAC_PCS_VL3_1 0x546F298

#define NIC0_MAC_CH3_MAC_PCS_VL4_0 0x546F29C

#define NIC0_MAC_CH3_MAC_PCS_VL4_1 0x546F2A0

#define NIC0_MAC_CH3_MAC_PCS_VL5_0 0x546F2A4

#define NIC0_MAC_CH3_MAC_PCS_VL5_1 0x546F2A8

#define NIC0_MAC_CH3_MAC_PCS_VL6_0 0x546F2AC

#define NIC0_MAC_CH3_MAC_PCS_VL6_1 0x546F2B0

#define NIC0_MAC_CH3_MAC_PCS_VL7_0 0x546F2B4

#define NIC0_MAC_CH3_MAC_PCS_VL7_1 0x546F2B8

#define NIC0_MAC_CH3_MAC_PCS_VL8_0 0x546F2BC

#define NIC0_MAC_CH3_MAC_PCS_VL8_1 0x546F2C0

#define NIC0_MAC_CH3_MAC_PCS_VL9_0 0x546F2C4

#define NIC0_MAC_CH3_MAC_PCS_VL9_1 0x546F2C8

#define NIC0_MAC_CH3_MAC_PCS_VL10_0 0x546F2CC

#define NIC0_MAC_CH3_MAC_PCS_VL10_1 0x546F2D0

#define NIC0_MAC_CH3_MAC_PCS_VL11_0 0x546F2D4

#define NIC0_MAC_CH3_MAC_PCS_VL11_1 0x546F2D8

#define NIC0_MAC_CH3_MAC_PCS_VL12_0 0x546F2DC

#define NIC0_MAC_CH3_MAC_PCS_VL12_1 0x546F2E0

#define NIC0_MAC_CH3_MAC_PCS_VL13_0 0x546F2E4

#define NIC0_MAC_CH3_MAC_PCS_VL13_1 0x546F2E8

#define NIC0_MAC_CH3_MAC_PCS_VL14_0 0x546F2EC

#define NIC0_MAC_CH3_MAC_PCS_VL14_1 0x546F2F0

#define NIC0_MAC_CH3_MAC_PCS_VL15_0 0x546F2F4

#define NIC0_MAC_CH3_MAC_PCS_VL15_1 0x546F2F8

#define NIC0_MAC_CH3_MAC_PCS_VL16_0 0x546F2FC

#define NIC0_MAC_CH3_MAC_PCS_VL16_1 0x546F300

#define NIC0_MAC_CH3_MAC_PCS_VL17_0 0x546F304

#define NIC0_MAC_CH3_MAC_PCS_VL17_1 0x546F308

#define NIC0_MAC_CH3_MAC_PCS_VL18_0 0x546F30C

#define NIC0_MAC_CH3_MAC_PCS_VL18_1 0x546F310

#define NIC0_MAC_CH3_MAC_PCS_VL19_0 0x546F314

#define NIC0_MAC_CH3_MAC_PCS_VL19_1 0x546F318

#endif /* ASIC_REG_NIC0_MAC_CH3_MAC_PCS_REGS_H_ */
