INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/slricks340/Documents/GitHub/ECEN-340/Midterm Lab/midterm_lab/midterm_lab.srcs/sources_1/new/clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/slricks340/Documents/GitHub/ECEN-340/Midterm Lab/midterm_lab/midterm_lab.srcs/sources_1/new/gray_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/slricks340/Documents/GitHub/ECEN-340/Midterm Lab/midterm_lab/midterm_lab.srcs/sources_1/new/gray_counter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_counter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/slricks340/Documents/GitHub/ECEN-340/Midterm Lab/midterm_lab/midterm_lab.srcs/sources_1/new/gray_counter_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_counter_top_tb
