
==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _39175_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _39175_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _39175_/CK (DFF_X1)
   0.06    0.06 ^ _39175_/QN (DFF_X1)
   0.00    0.06 ^ _39175_/D (DFF_X1)
           0.06   data arrival time

   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ _39175_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.06   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _39319_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _38179_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _39319_/CK (DFF_X1)
   0.09    0.09 ^ _39319_/Q (DFF_X1)
   0.04    0.13 ^ _32903_/Z (BUF_X4)
   0.04    0.16 ^ _20352_/Z (BUF_X4)
   0.03    0.20 ^ _20501_/ZN (AND2_X1)
   0.01    0.21 v _20502_/ZN (AOI21_X1)
   0.06    0.26 v _20503_/Z (MUX2_X1)
   0.06    0.32 v _20510_/Z (MUX2_X1)
   0.05    0.37 v _20511_/ZN (OR2_X1)
   0.03    0.40 ^ _20523_/ZN (OAI211_X4)
   0.03    0.44 v _24071_/ZN (NAND2_X1)
   0.03    0.47 v _24072_/Z (BUF_X4)
   0.04    0.51 ^ _26416_/ZN (AOI21_X2)
   0.05    0.56 ^ _26417_/ZN (AND2_X2)
   0.11    0.67 ^ _26769_/Z (XOR2_X2)
   0.07    0.74 ^ _27126_/Z (XOR2_X2)
   0.06    0.80 ^ _27130_/Z (XOR2_X2)
   0.06    0.86 ^ _27141_/Z (XOR2_X2)
   0.05    0.91 ^ _27145_/Z (XOR2_X2)
   0.05    0.96 ^ _27172_/ZN (XNOR2_X1)
   0.06    1.02 ^ _27176_/ZN (XNOR2_X1)
   0.07    1.08 ^ _27193_/Z (XOR2_X2)
   0.06    1.14 ^ _27197_/Z (XOR2_X2)
   0.02    1.16 v _27200_/ZN (XNOR2_X2)
   0.06    1.22 v _27201_/Z (XOR2_X2)
   0.03    1.26 v _27245_/ZN (AND3_X1)
   0.05    1.31 v _27247_/ZN (OR2_X1)
   0.03    1.34 v _27606_/ZN (AND2_X1)
   0.10    1.43 ^ _27608_/ZN (NOR4_X1)
   0.03    1.46 v _27609_/ZN (NAND2_X2)
   0.02    1.48 ^ _28212_/ZN (NAND4_X1)
   0.05    1.53 ^ _28216_/ZN (AND2_X1)
   0.01    1.54 v _28467_/ZN (NOR3_X1)
   0.07    1.61 ^ _28470_/ZN (NOR3_X1)
   0.03    1.64 ^ _28584_/ZN (OR2_X1)
   0.02    1.66 v _28586_/ZN (NAND2_X1)
   0.03    1.69 ^ _28651_/ZN (XNOR2_X2)
   0.02    1.71 v _28652_/ZN (NAND3_X1)
   0.02    1.73 ^ _28678_/ZN (OAI221_X1)
   0.02    1.76 v _28679_/ZN (NAND2_X1)
   0.02    1.78 ^ _28682_/ZN (AOI21_X2)
   0.02    1.80 v _28685_/ZN (OAI21_X1)
   0.02    1.82 ^ _28693_/ZN (NAND3_X2)
   0.02    1.84 v _28695_/ZN (NAND2_X2)
   0.04    1.88 v _28696_/Z (CLKBUF_X2)
   0.06    1.94 v _28697_/Z (MUX2_X1)
   0.03    1.97 v _35639_/Z (CLKBUF_X1)
   0.00    1.97 v _38179_/D (DFF_X1)
           1.97   data arrival time

  10.00   10.00   clock CLK (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _38179_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -1.97   data arrival time
---------------------------------------------------------
           7.99   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _39319_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _38179_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _39319_/CK (DFF_X1)
   0.09    0.09 ^ _39319_/Q (DFF_X1)
   0.04    0.13 ^ _32903_/Z (BUF_X4)
   0.04    0.16 ^ _20352_/Z (BUF_X4)
   0.03    0.20 ^ _20501_/ZN (AND2_X1)
   0.01    0.21 v _20502_/ZN (AOI21_X1)
   0.06    0.26 v _20503_/Z (MUX2_X1)
   0.06    0.32 v _20510_/Z (MUX2_X1)
   0.05    0.37 v _20511_/ZN (OR2_X1)
   0.03    0.40 ^ _20523_/ZN (OAI211_X4)
   0.03    0.44 v _24071_/ZN (NAND2_X1)
   0.03    0.47 v _24072_/Z (BUF_X4)
   0.04    0.51 ^ _26416_/ZN (AOI21_X2)
   0.05    0.56 ^ _26417_/ZN (AND2_X2)
   0.11    0.67 ^ _26769_/Z (XOR2_X2)
   0.07    0.74 ^ _27126_/Z (XOR2_X2)
   0.06    0.80 ^ _27130_/Z (XOR2_X2)
   0.06    0.86 ^ _27141_/Z (XOR2_X2)
   0.05    0.91 ^ _27145_/Z (XOR2_X2)
   0.05    0.96 ^ _27172_/ZN (XNOR2_X1)
   0.06    1.02 ^ _27176_/ZN (XNOR2_X1)
   0.07    1.08 ^ _27193_/Z (XOR2_X2)
   0.06    1.14 ^ _27197_/Z (XOR2_X2)
   0.02    1.16 v _27200_/ZN (XNOR2_X2)
   0.06    1.22 v _27201_/Z (XOR2_X2)
   0.03    1.26 v _27245_/ZN (AND3_X1)
   0.05    1.31 v _27247_/ZN (OR2_X1)
   0.03    1.34 v _27606_/ZN (AND2_X1)
   0.10    1.43 ^ _27608_/ZN (NOR4_X1)
   0.03    1.46 v _27609_/ZN (NAND2_X2)
   0.02    1.48 ^ _28212_/ZN (NAND4_X1)
   0.05    1.53 ^ _28216_/ZN (AND2_X1)
   0.01    1.54 v _28467_/ZN (NOR3_X1)
   0.07    1.61 ^ _28470_/ZN (NOR3_X1)
   0.03    1.64 ^ _28584_/ZN (OR2_X1)
   0.02    1.66 v _28586_/ZN (NAND2_X1)
   0.03    1.69 ^ _28651_/ZN (XNOR2_X2)
   0.02    1.71 v _28652_/ZN (NAND3_X1)
   0.02    1.73 ^ _28678_/ZN (OAI221_X1)
   0.02    1.76 v _28679_/ZN (NAND2_X1)
   0.02    1.78 ^ _28682_/ZN (AOI21_X2)
   0.02    1.80 v _28685_/ZN (OAI21_X1)
   0.02    1.82 ^ _28693_/ZN (NAND3_X2)
   0.02    1.84 v _28695_/ZN (NAND2_X2)
   0.04    1.88 v _28696_/Z (CLKBUF_X2)
   0.06    1.94 v _28697_/Z (MUX2_X1)
   0.03    1.97 v _35639_/Z (CLKBUF_X1)
   0.00    1.97 v _38179_/D (DFF_X1)
           1.97   data arrival time

  10.00   10.00   clock CLK (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _38179_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -1.97   data arrival time
---------------------------------------------------------
           7.99   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_transition -all_violators
--------------------------------------------------------------------------

==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             4.60e-06   7.87e-08   1.80e-04   1.85e-04  10.1%
Combinational          5.04e-04   5.22e-04   6.09e-04   1.64e-03  89.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.09e-04   5.22e-04   7.89e-04   1.82e-03 100.0%
                          27.9%      28.7%      43.4%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 484469 u^2 100% utilization.
