Analysis & Synthesis report for yao_processor
Fri Dec 08 13:55:27 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated
 16. Parameter Settings for User Entity Instance: pc_reg:cur_next_pc|reg_n:reg_for_pc
 17. Parameter Settings for User Entity Instance: imem:myimem|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec
 19. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|tim_counter:tc
 20. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32
 21. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32
 22. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32
 23. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32
 24. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32
 25. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32
 26. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:delay_sig_in
 27. Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:delay_sig_in_negclk
 28. Parameter Settings for User Entity Instance: fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc
 29. Parameter Settings for User Entity Instance: fd_latch:fd_latch0|reg_n:a32
 30. Parameter Settings for User Entity Instance: dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc
 31. Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:WE_dx
 32. Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:rd_dx
 33. Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:decoded_instr_dx
 34. Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:T_dx
 35. Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:rs_val_dx
 36. Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:rt_val_dx
 37. Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:rd_val_dx
 38. Parameter Settings for User Entity Instance: reg_n:ctrl_mult_reg
 39. Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:WE_xm
 40. Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:rd_xm
 41. Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:decoded_instr_xm
 42. Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:result_xm
 43. Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:rd_val_xm
 44. Parameter Settings for User Entity Instance: mydmem_mod:mydmem1
 45. Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:WE_mw
 46. Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:rd_mw
 47. Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:decoded_instr_mw
 48. Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:result_mw
 49. Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:mem_data_mw
 50. altsyncram Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:mem_data_mw"
 52. Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:result_mw"
 53. Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:decoded_instr_mw"
 54. Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:rd_mw"
 55. Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:WE_mw"
 56. Port Connectivity Checks: "mw_latch:mw_latch0"
 57. Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:rd_val_xm"
 58. Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:result_xm"
 59. Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:decoded_instr_xm"
 60. Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:rd_xm"
 61. Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:WE_xm"
 62. Port Connectivity Checks: "multdiv:multdiv_ut|div:div_debug"
 63. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|reg32:regB"
 64. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|reg32:regA"
 65. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|mydffe:dff1_exc"
 66. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|mydffe:dff1"
 67. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|mydffe:dff0"
 68. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff4"
 69. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff3"
 70. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff2"
 71. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff1"
 72. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff0"
 73. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next"
 74. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement"
 75. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo"
 76. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb"
 77. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:c_dff"
 78. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:b_dff"
 79. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:a_dff"
 80. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient"
 81. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy"
 82. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder"
 83. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy"
 84. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:r2_dff"
 85. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:r_dff"
 86. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff4"
 87. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff3"
 88. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff2"
 89. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff1"
 90. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff0"
 91. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al|CLA8bit:cla8"
 92. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"
 93. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy"
 94. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy"
 95. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a3_dff"
 96. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a2_dff"
 97. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a1_dff"
 98. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a_dff"
 99. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB"
100. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA"
101. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Comparer0:ca"
102. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Comparer0:c1"
103. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex"
104. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[31].a_dff"
105. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[30].a_dff"
106. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[29].a_dff"
107. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[28].a_dff"
108. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[27].a_dff"
109. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[26].a_dff"
110. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[25].a_dff"
111. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[24].a_dff"
112. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[23].a_dff"
113. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[22].a_dff"
114. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[21].a_dff"
115. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[20].a_dff"
116. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[19].a_dff"
117. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[18].a_dff"
118. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[17].a_dff"
119. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[16].a_dff"
120. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[15].a_dff"
121. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[14].a_dff"
122. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[13].a_dff"
123. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[12].a_dff"
124. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[11].a_dff"
125. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[10].a_dff"
126. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[9].a_dff"
127. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[8].a_dff"
128. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[7].a_dff"
129. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[6].a_dff"
130. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[5].a_dff"
131. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[4].a_dff"
132. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[3].a_dff"
133. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[2].a_dff"
134. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[1].a_dff"
135. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[0].a_dff"
136. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex"
137. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:latch_dff"
138. Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug"
139. Port Connectivity Checks: "multdiv:multdiv_ut|mydffe:dff_div"
140. Port Connectivity Checks: "multdiv:multdiv_ut|mydffe:dff_multi"
141. Port Connectivity Checks: "multdiv:multdiv_ut"
142. Port Connectivity Checks: "reg_n:ctrl_mult_reg"
143. Port Connectivity Checks: "changed:ch|mydffe:s"
144. Port Connectivity Checks: "changed:ch|mydffe:st"
145. Port Connectivity Checks: "changed:ch"
146. Port Connectivity Checks: "alu:alu_1|Subber32:subber"
147. Port Connectivity Checks: "alu:alu_1|Adder32:adder"
148. Port Connectivity Checks: "alu:alu_1|Comparer:comp|Subber32:sub00"
149. Port Connectivity Checks: "alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement"
150. Port Connectivity Checks: "alu:alu_1|Comparer:comp|Subber32:sub11"
151. Port Connectivity Checks: "alu:alu_1"
152. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[26].a_dff"
153. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[25].a_dff"
154. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[24].a_dff"
155. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[23].a_dff"
156. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[22].a_dff"
157. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[21].a_dff"
158. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[20].a_dff"
159. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[19].a_dff"
160. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[18].a_dff"
161. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[17].a_dff"
162. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[16].a_dff"
163. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[15].a_dff"
164. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[14].a_dff"
165. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[13].a_dff"
166. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[12].a_dff"
167. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[11].a_dff"
168. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[10].a_dff"
169. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[9].a_dff"
170. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[8].a_dff"
171. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[7].a_dff"
172. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[6].a_dff"
173. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[5].a_dff"
174. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[4].a_dff"
175. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[3].a_dff"
176. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[2].a_dff"
177. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[1].a_dff"
178. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[0].a_dff"
179. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[20].a_dff"
180. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[19].a_dff"
181. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[18].a_dff"
182. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[17].a_dff"
183. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[16].a_dff"
184. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[15].a_dff"
185. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[14].a_dff"
186. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[13].a_dff"
187. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[12].a_dff"
188. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[11].a_dff"
189. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[10].a_dff"
190. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[9].a_dff"
191. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[8].a_dff"
192. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[7].a_dff"
193. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[6].a_dff"
194. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[5].a_dff"
195. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[4].a_dff"
196. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[3].a_dff"
197. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[2].a_dff"
198. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[1].a_dff"
199. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[0].a_dff"
200. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[4].a_dff"
201. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[3].a_dff"
202. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[2].a_dff"
203. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[1].a_dff"
204. Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[0].a_dff"
205. Port Connectivity Checks: "dx_latch:dx_latch0"
206. Port Connectivity Checks: "regfile:rf|equal5bits:checkr30"
207. Port Connectivity Checks: "regfile:rf|decoder32bits:decodeW"
208. Port Connectivity Checks: "regfile:rf"
209. Port Connectivity Checks: "Adder32:add_pcx_and_N"
210. Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[3].cla2"
211. Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[3].cla1"
212. Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[2].cla2"
213. Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[2].cla1"
214. Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[1].cla2"
215. Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[1].cla1"
216. Port Connectivity Checks: "Adder32:add_currentPC_and_1"
217. Port Connectivity Checks: "op_decoder:op_decoder_f_stage"
218. Port Connectivity Checks: "morse_rec:my_morse_rec|reg_n:delay_sig_in_negclk"
219. Port Connectivity Checks: "morse_rec:my_morse_rec|reg_n:delay_sig_in|mydffe:loop1[0].a_dff"
220. Port Connectivity Checks: "morse_rec:my_morse_rec|reg_n:delay_sig_in"
221. Port Connectivity Checks: "morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32"
222. Port Connectivity Checks: "morse_rec:my_morse_rec"
223. Port Connectivity Checks: "imem:myimem"
224. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[31].a_dff"
225. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[30].a_dff"
226. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[29].a_dff"
227. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[28].a_dff"
228. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff"
229. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[26].a_dff"
230. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff"
231. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff"
232. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff"
233. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[22].a_dff"
234. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[21].a_dff"
235. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[20].a_dff"
236. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[19].a_dff"
237. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[18].a_dff"
238. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[17].a_dff"
239. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[16].a_dff"
240. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff"
241. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[14].a_dff"
242. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[13].a_dff"
243. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[12].a_dff"
244. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[11].a_dff"
245. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[10].a_dff"
246. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[9].a_dff"
247. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[8].a_dff"
248. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[7].a_dff"
249. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[6].a_dff"
250. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[5].a_dff"
251. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[4].a_dff"
252. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[3].a_dff"
253. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[2].a_dff"
254. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[1].a_dff"
255. Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff"
256. Post-Synthesis Netlist Statistics for Top Partition
257. Elapsed Time Per Partition
258. Analysis & Synthesis Messages
259. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 08 13:55:27 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; yao_processor                               ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,188                                       ;
;     Total combinational functions  ; 3,017                                       ;
;     Dedicated logic registers      ; 1,526                                       ;
; Total registers                    ; 1526                                        ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; processor          ; yao_processor      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; processor.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v              ;         ;
; mydmem.v                         ; yes             ; User Verilog HDL File            ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v                 ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v                   ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.mif                 ;         ;
; common/CLA8bit.v                 ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v         ;         ;
; alu/Adder32.v                    ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Adder32.v            ;         ;
; alu/Subber32.v                   ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Subber32.v           ;         ;
; alu/OPdecoder.v                  ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/OPdecoder.v          ;         ;
; common/OR32.v                    ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/OR32.v            ;         ;
; common/AND32.v                   ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/AND32.v           ;         ;
; common/Comparer0.v               ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer0.v       ;         ;
; common/Comparer.v                ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v        ;         ;
; common/SLL32.v                   ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/SLL32.v           ;         ;
; common/SRA32.v                   ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/SRA32.v           ;         ;
; alu/alu.v                        ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v                ;         ;
; common/mydffe.v                  ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v          ;         ;
; common/changed.v                 ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed.v         ;         ;
; paramd_reg/reg_n.v               ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/paramd_reg/reg_n.v       ;         ;
; reg_file/decoder32bits.v         ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/decoder32bits.v ;         ;
; reg_file/mux.v                   ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/mux.v           ;         ;
; reg_file/reg32bits.v             ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/reg32bits.v     ;         ;
; reg_file/dffe1.v                 ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/dffe1.v         ;         ;
; reg_file/equal5bits.v            ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/equal5bits.v    ;         ;
; reg_file/isZero.v                ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/isZero.v        ;         ;
; reg_file/regfile.v               ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v       ;         ;
; multdiv/reg32.v                  ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/reg32.v          ;         ;
; common/decoder32.v               ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/decoder32.v       ;         ;
; multdiv/findc.v                  ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/findc.v          ;         ;
; multdiv/shiftadder.v             ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v     ;         ;
; multdiv/counter.v                ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v        ;         ;
; multdiv/aligner.v                ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v        ;         ;
; multdiv/shftdiv_debug.v          ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v  ;         ;
; multdiv/div_counter.v            ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v    ;         ;
; multdiv/div_debug.v              ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v      ;         ;
; multdiv/multi.v                  ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v          ;         ;
; multdiv/multdiv.v                ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v        ;         ;
; timer/tim_counter.v              ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/tim_counter.v      ;         ;
; timer/morse_rec.v                ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v        ;         ;
; common/changed_cycle.v           ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                      ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                          ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                        ;         ;
; db/altsyncram_ehc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf   ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,188       ;
;                                             ;             ;
; Total combinational functions               ; 3017        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2417        ;
;     -- 3 input functions                    ; 374         ;
;     -- <=2 input functions                  ; 226         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2925        ;
;     -- arithmetic mode                      ; 92          ;
;                                             ;             ;
; Total registers                             ; 1526        ;
;     -- Dedicated logic registers            ; 1526        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 36          ;
; Total memory bits                           ; 131072      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1560        ;
; Total fan-out                               ; 17688       ;
; Average fan-out                             ; 3.81        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |processor                                ; 3017 (750)        ; 1526 (0)     ; 131072      ; 0            ; 0       ; 0         ; 36   ; 0            ; |processor                                                                            ; processor       ; work         ;
;    |Adder32:add_currentPC_and_1|          ; 45 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_currentPC_and_1                                                ; Adder32         ; work         ;
;       |CLA8bit:cla0|                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_currentPC_and_1|CLA8bit:cla0                                   ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[1].cla2|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[1].cla2                          ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[2].cla2|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[2].cla2                          ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[3].cla2|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[3].cla2                          ; CLA8bit         ; work         ;
;    |Adder32:add_pcx_and_N|                ; 78 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_pcx_and_N                                                      ; Adder32         ; work         ;
;       |CLA8bit:cla0|                      ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_pcx_and_N|CLA8bit:cla0                                         ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[1].cla1|             ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_pcx_and_N|CLA8bit:loop0[1].cla1                                ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[1].cla2|             ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_pcx_and_N|CLA8bit:loop0[1].cla2                                ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[2].cla1|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_pcx_and_N|CLA8bit:loop0[2].cla1                                ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[2].cla2|             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_pcx_and_N|CLA8bit:loop0[2].cla2                                ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[3].cla1|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_pcx_and_N|CLA8bit:loop0[3].cla1                                ; CLA8bit         ; work         ;
;       |CLA8bit:loop0[3].cla2|             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|Adder32:add_pcx_and_N|CLA8bit:loop0[3].cla2                                ; CLA8bit         ; work         ;
;    |alu:alu_1|                            ; 417 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1                                                                  ; alu             ; work         ;
;       |Adder32:adder|                     ; 76 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Adder32:adder                                                    ; Adder32         ; work         ;
;          |CLA8bit:cla0|                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Adder32:adder|CLA8bit:cla0                                       ; CLA8bit         ; work         ;
;          |CLA8bit:loop0[1].cla1|          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[1].cla1                              ; CLA8bit         ; work         ;
;          |CLA8bit:loop0[1].cla2|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[1].cla2                              ; CLA8bit         ; work         ;
;          |CLA8bit:loop0[2].cla1|          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[2].cla1                              ; CLA8bit         ; work         ;
;          |CLA8bit:loop0[2].cla2|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[2].cla2                              ; CLA8bit         ; work         ;
;          |CLA8bit:loop0[3].cla1|          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[3].cla1                              ; CLA8bit         ; work         ;
;          |CLA8bit:loop0[3].cla2|          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[3].cla2                              ; CLA8bit         ; work         ;
;       |Comparer:comp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Comparer:comp                                                    ; Comparer        ; work         ;
;       |OPdecoder:decoder|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|OPdecoder:decoder                                                ; OPdecoder       ; work         ;
;       |SLL32:sller|                       ; 92 (92)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|SLL32:sller                                                      ; SLL32           ; work         ;
;       |SRA32:sraer|                       ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|SRA32:sraer                                                      ; SRA32           ; work         ;
;       |Subber32:subber|                   ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber                                                  ; Subber32        ; work         ;
;          |Adder32:complement|             ; 113 (50)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber|Adder32:complement                               ; Adder32         ; work         ;
;             |CLA8bit:cla0|                ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:cla0                  ; CLA8bit         ; work         ;
;             |CLA8bit:loop0[1].cla1|       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[1].cla1         ; CLA8bit         ; work         ;
;             |CLA8bit:loop0[1].cla2|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[1].cla2         ; CLA8bit         ; work         ;
;             |CLA8bit:loop0[2].cla1|       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[2].cla1         ; CLA8bit         ; work         ;
;             |CLA8bit:loop0[2].cla2|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[2].cla2         ; CLA8bit         ; work         ;
;             |CLA8bit:loop0[3].cla1|       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[3].cla1         ; CLA8bit         ; work         ;
;             |CLA8bit:loop0[3].cla2|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[3].cla2         ; CLA8bit         ; work         ;
;    |dx_latch:dx_latch0|                   ; 0 (0)             ; 131 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0                                                         ; dx_latch        ; work         ;
;       |pc_reg:dx_pc|                      ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc                                            ; pc_reg          ; work         ;
;          |reg_n:reg_for_pc|               ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc                           ; reg_n           ; work         ;
;             |mydffe:loop1[0].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[10].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[10].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[11].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[11].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[12].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[12].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[13].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[13].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[14].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[14].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[15].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[16].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[16].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[17].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[17].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[18].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[18].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[19].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[19].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[1].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[1].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[20].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[20].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[21].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[21].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[22].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[22].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[23].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[24].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[25].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[26].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[26].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[27].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[28].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[28].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[29].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[29].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[2].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[2].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[30].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[30].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[31].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[31].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[3].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[3].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[4].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[4].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[5].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[5].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[6].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[6].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[7].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[7].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[8].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[8].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[9].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[9].a_dff     ; mydffe          ; work         ;
;       |reg_n:T_dx|                        ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx                                              ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[0].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[10].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[11].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[12].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[13].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[14].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[15].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[16].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[17].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[18].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[19].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[1].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[20].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[21].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[2].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[3].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[4].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[5].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[6].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[7].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[8].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[9].a_dff                        ; mydffe          ; work         ;
;       |reg_n:WE_dx|                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:WE_dx                                             ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:WE_dx|mydffe:loop1[0].a_dff                       ; mydffe          ; work         ;
;       |reg_n:decoded_instr_dx|            ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx                                  ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[0].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[1].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[2].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[3].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[5].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[6].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[8].a_dff            ; mydffe          ; work         ;
;       |reg_n:rd_dx|                       ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_dx                                             ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[0].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[1].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[2].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[3].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[4].a_dff                       ; mydffe          ; work         ;
;       |reg_n:rd_val_dx|                   ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx                                         ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[0].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[10].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[11].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[12].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[13].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[14].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[15].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[16].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[17].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[18].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[19].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[1].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[20].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[21].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[22].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[23].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[24].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[25].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[26].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[27].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[28].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[29].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[2].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[30].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[31].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[3].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[4].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[5].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[6].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[7].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[8].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[9].a_dff                   ; mydffe          ; work         ;
;       |reg_n:rs_val_dx|                   ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx                                         ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[0].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[10].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[11].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[12].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[13].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[14].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[15].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[16].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[17].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[18].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[19].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[1].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[20].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[21].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[22].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[23].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[24].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[25].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[26].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[27].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[28].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[29].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[2].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[30].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[31].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[3].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[4].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[5].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[6].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[7].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[8].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[9].a_dff                   ; mydffe          ; work         ;
;    |fd_latch:fd_latch0|                   ; 1 (0)             ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0                                                         ; fd_latch        ; work         ;
;       |pc_reg:fd_pc|                      ; 1 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc                                            ; pc_reg          ; work         ;
;          |reg_n:reg_for_pc|               ; 1 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc                           ; reg_n           ; work         ;
;             |mydffe:loop1[0].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[10].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[10].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[11].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[11].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[12].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[12].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[13].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[13].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[14].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[14].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[15].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[16].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[16].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[17].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[17].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[18].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[18].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[19].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[19].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[1].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[1].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[20].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[20].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[21].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[21].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[22].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[22].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[23].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[24].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[25].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[26].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[26].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[27].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[28].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[28].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[29].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[29].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[2].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[2].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[30].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[30].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[31].a_dff|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[31].a_dff    ; mydffe          ; work         ;
;             |mydffe:loop1[3].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[3].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[4].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[4].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[5].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[5].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[6].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[6].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[7].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[7].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[8].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[8].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[9].a_dff|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[9].a_dff     ; mydffe          ; work         ;
;       |reg_n:a32|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32                                               ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[0].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[10].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[11].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[12].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[13].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[14].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[15].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[16].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[17].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[18].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[19].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[1].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[20].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[21].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[22].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[23].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[24].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[25].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[26].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[27].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[28].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[29].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[2].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[30].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[31].a_dff                        ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[3].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[4].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[5].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[6].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[7].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[8].a_dff                         ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[9].a_dff                         ; mydffe          ; work         ;
;    |imem:myimem|                          ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|imem:myimem                                                                ; imem            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|imem:myimem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_ehc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated ; altsyncram_ehc1 ; work         ;
;    |morse_rec:my_morse_rec|               ; 163 (131)         ; 193 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec                                                     ; morse_rec       ; work         ;
;       |reg_n:delay_sig_in|                ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:delay_sig_in                                  ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:delay_sig_in|mydffe:loop1[0].a_dff            ; mydffe          ; work         ;
;       |reg_n:loopi1[0].a_reg_32|          ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32                            ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[0].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[10].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[11].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[12].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[13].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[14].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[15].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[16].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[17].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[18].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[19].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[1].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[20].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[21].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[22].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[23].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[24].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[25].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[26].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[27].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[28].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[29].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[2].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[30].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[31].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[3].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[4].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[5].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[6].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[7].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[8].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[9].a_dff      ; mydffe          ; work         ;
;       |reg_n:loopi1[1].a_reg_32|          ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32                            ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[0].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[10].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[11].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[12].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[13].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[14].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[15].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[16].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[17].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[18].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[19].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[1].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[20].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[21].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[22].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[23].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[24].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[25].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[26].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[27].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[28].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[29].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[2].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[30].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[31].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[3].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[4].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[5].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[6].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[7].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[8].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[9].a_dff      ; mydffe          ; work         ;
;       |reg_n:loopi1[2].a_reg_32|          ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32                            ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[0].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[10].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[11].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[12].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[13].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[14].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[15].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[16].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[17].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[18].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[19].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[1].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[20].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[21].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[22].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[23].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[24].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[25].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[26].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[27].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[28].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[29].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[2].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[30].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[31].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[3].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[4].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[5].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[6].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[7].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[8].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[9].a_dff      ; mydffe          ; work         ;
;       |reg_n:loopi1[3].a_reg_32|          ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32                            ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[0].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[10].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[11].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[12].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[13].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[14].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[15].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[16].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[17].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[18].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[19].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[1].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[20].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[21].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[22].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[23].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[24].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[25].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[26].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[27].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[28].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[29].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[2].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[30].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[31].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[3].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[4].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[5].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[6].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[7].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[8].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[9].a_dff      ; mydffe          ; work         ;
;       |reg_n:loopi1[4].a_reg_32|          ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32                            ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[0].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[10].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[11].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[12].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[13].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[14].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[15].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[16].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[17].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[18].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[19].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[1].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[20].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[21].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[22].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[23].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[24].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[25].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[26].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[27].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[28].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[29].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[2].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[30].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[31].a_dff     ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[3].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[4].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[5].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[6].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[7].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[8].a_dff      ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[9].a_dff      ; mydffe          ; work         ;
;       |tim_counter:tc|                    ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc                                      ; tim_counter     ; work         ;
;          |reg_n:a32|                      ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32                            ; reg_n           ; work         ;
;             |mydffe:loop1[0].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[0].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[10].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[10].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[11].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[11].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[12].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[12].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[13].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[13].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[14].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[14].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[15].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[15].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[16].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[16].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[17].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[17].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[18].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[18].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[19].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[19].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[1].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[1].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[20].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[20].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[21].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[21].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[22].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[22].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[23].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[23].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[24].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[24].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[25].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[25].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[26].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[26].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[27].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[27].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[28].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[28].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[29].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[29].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[2].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[2].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[30].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[30].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[31].a_dff|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[31].a_dff     ; mydffe          ; work         ;
;             |mydffe:loop1[3].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[3].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[4].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[4].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[5].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[5].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[6].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[6].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[7].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[7].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[8].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[8].a_dff      ; mydffe          ; work         ;
;             |mydffe:loop1[9].a_dff|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[9].a_dff      ; mydffe          ; work         ;
;    |mw_latch:mw_latch0|                   ; 0 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0                                                         ; mw_latch        ; work         ;
;       |reg_n:WE_mw|                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:WE_mw                                             ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:WE_mw|mydffe:loop1[0].a_dff                       ; mydffe          ; work         ;
;       |reg_n:decoded_instr_mw|            ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw                                  ; reg_n           ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[3].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[6].a_dff            ; mydffe          ; work         ;
;       |reg_n:mem_data_mw|                 ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw                                       ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[0].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[10].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[11].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[12].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[13].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[14].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[15].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[16].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[17].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[18].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[19].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[1].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[20].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[21].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[22].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[23].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[24].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[25].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[26].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[27].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[28].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[29].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[2].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[30].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[31].a_dff                ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[3].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[4].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[5].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[6].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[7].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[8].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[9].a_dff                 ; mydffe          ; work         ;
;       |reg_n:rd_mw|                       ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:rd_mw                                             ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[0].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[1].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[2].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[3].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[4].a_dff                       ; mydffe          ; work         ;
;       |reg_n:result_mw|                   ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw                                         ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[0].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[10].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[11].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[12].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[13].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[14].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[15].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[16].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[17].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[18].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[19].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[1].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[20].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[21].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[22].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[23].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[24].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[25].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[26].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[27].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[28].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[29].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[2].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[30].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[31].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[3].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[4].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[5].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[6].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[7].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[8].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[9].a_dff                   ; mydffe          ; work         ;
;    |mydmem_mod:mydmem1|                   ; 109 (109)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mydmem_mod:mydmem1                                                         ; mydmem_mod      ; work         ;
;    |op_decoder:op_decoder_d_stage|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|op_decoder:op_decoder_d_stage                                              ; op_decoder      ; work         ;
;    |pc_reg:cur_next_pc|                   ; 9 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc                                                         ; pc_reg          ; work         ;
;       |reg_n:reg_for_pc|                  ; 9 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc                                        ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[10].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[11].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[12].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[13].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[14].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[16].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[17].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[18].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[19].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[1].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[20].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[21].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[22].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[26].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[28].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[29].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[2].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[30].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[31].a_dff                 ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[3].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[4].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[5].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[6].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[7].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[8].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[9].a_dff                  ; mydffe          ; work         ;
;    |regfile:rf|                           ; 1435 (0)          ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf                                                                 ; regfile         ; work         ;
;       |decoder32bits:decodeW|             ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|decoder32bits:decodeW                                           ; decoder32bits   ; work         ;
;       |mux:my_mux1|                       ; 656 (640)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|mux:my_mux1                                                     ; mux             ; work         ;
;          |decoder32bits:decodeSelect|     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|mux:my_mux1|decoder32bits:decodeSelect                          ; decoder32bits   ; work         ;
;       |mux:my_mux2|                       ; 718 (672)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|mux:my_mux2                                                     ; mux             ; work         ;
;          |decoder32bits:decodeSelect|     ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|mux:my_mux2|decoder32bits:decodeSelect                          ; decoder32bits   ; work         ;
;       |reg32bits:loop1[0].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[10].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[11].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[12].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[13].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[14].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[15].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[16].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[17].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[18].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[19].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[1].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[20].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[21].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[22].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[23].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[24].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[25].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[26].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[27].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[28].my_reg|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg                                      ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[0].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[10].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[11].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[12].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[13].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[14].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[15].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[16].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[17].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[18].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[19].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[1].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[20].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[21].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[22].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[23].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[24].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[25].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[26].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[27].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[28].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[29].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[2].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[30].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[31].my_dffe              ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[3].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[4].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[5].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[6].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[7].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[8].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[9].my_dffe               ; dffe1           ; work         ;
;       |reg32bits:loop1[2].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[3].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[4].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[5].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[6].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[7].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[8].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:loop1[9].my_reg|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg                                       ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[0].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[10].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[11].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[12].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[13].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[14].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[15].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[16].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[17].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[18].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[19].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[1].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[20].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[21].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[22].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[23].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[24].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[25].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[26].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[27].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[28].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[29].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[2].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[30].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[31].my_dffe               ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[3].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[4].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[5].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[6].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[7].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[8].my_dffe                ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[9].my_dffe                ; dffe1           ; work         ;
;       |reg32bits:my_reg29|                ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29                                              ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[0].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[10].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[11].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[12].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[13].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[14].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[15].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[16].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[17].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[18].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[19].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[1].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[20].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[21].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[22].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[23].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[24].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[25].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[26].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[27].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[28].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[29].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[2].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[30].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[31].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[3].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[4].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[5].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[6].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[7].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[8].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[9].my_dffe                       ; dffe1           ; work         ;
;       |reg32bits:my_reg31|                ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31                                              ; reg32bits       ; work         ;
;          |dffe1:loop1[0].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[0].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[10].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[10].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[11].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[11].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[12].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[12].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[13].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[13].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[14].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[14].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[15].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[15].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[16].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[16].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[17].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[17].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[18].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[18].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[19].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[19].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[1].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[1].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[20].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[20].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[21].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[21].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[22].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[22].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[23].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[23].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[24].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[24].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[25].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[25].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[26].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[26].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[27].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[27].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[28].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[28].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[29].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[29].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[2].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[2].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[30].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[30].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[31].my_dffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[31].my_dffe                      ; dffe1           ; work         ;
;          |dffe1:loop1[3].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[3].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[4].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[4].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[5].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[5].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[6].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[6].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[7].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[7].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[8].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[8].my_dffe                       ; dffe1           ; work         ;
;          |dffe1:loop1[9].my_dffe|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[9].my_dffe                       ; dffe1           ; work         ;
;    |xm_latch:xm_latch0|                   ; 6 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0                                                         ; xm_latch        ; work         ;
;       |reg_n:WE_xm|                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:WE_xm                                             ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:WE_xm|mydffe:loop1[0].a_dff                       ; mydffe          ; work         ;
;       |reg_n:decoded_instr_xm|            ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm                                  ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[0].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[1].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[3].a_dff            ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[6].a_dff            ; mydffe          ; work         ;
;       |reg_n:rd_xm|                       ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:rd_xm                                             ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[0].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[1].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[2].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[3].a_dff                       ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[4].a_dff                       ; mydffe          ; work         ;
;       |reg_n:result_xm|                   ; 6 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm                                         ; reg_n           ; work         ;
;          |mydffe:loop1[0].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[0].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[10].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[10].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[11].a_dff|         ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[11].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[12].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[12].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[13].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[13].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[14].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[14].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[15].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[15].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[16].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[16].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[17].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[17].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[18].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[18].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[19].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[19].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[1].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[1].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[20].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[20].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[21].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[21].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[22].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[22].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[23].a_dff|         ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[23].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[24].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[24].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[25].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[25].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[26].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[26].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[27].a_dff|         ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[27].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[28].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[28].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[29].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[29].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[2].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[2].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[30].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[30].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[31].a_dff|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[31].a_dff                  ; mydffe          ; work         ;
;          |mydffe:loop1[3].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[3].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[4].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[4].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[5].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[5].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[6].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[6].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[7].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[7].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[8].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[8].a_dff                   ; mydffe          ; work         ;
;          |mydffe:loop1[9].a_dff|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[9].a_dff                   ; mydffe          ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+
; imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 4096         ; 32           ; --           ; --           ; 131072 ; imem.mif ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |processor|imem:myimem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; morse_rec:my_morse_rec|sig_ct[0]                    ; morse_rec:my_morse_rec|sig_ct[0]    ; yes                    ;
; morse_rec:my_morse_rec|sig_ct[1]                    ; morse_rec:my_morse_rec|sig_ct[0]    ; yes                    ;
; morse_rec:my_morse_rec|sig_ct[2]                    ; morse_rec:my_morse_rec|sig_ct[0]    ; yes                    ;
; morse_rec:my_morse_rec|man_WE                       ; morse_rec:my_morse_rec|Selector6    ; yes                    ;
; morse_rec:my_morse_rec|man_rst                      ; morse_rec:my_morse_rec|Selector7    ; yes                    ;
; morse_rec:my_morse_rec|state.10_585                 ; morse_rec:my_morse_rec|Selector4    ; yes                    ;
; morse_rec:my_morse_rec|state.01_596                 ; morse_rec:my_morse_rec|Selector4    ; yes                    ;
; morse_rec:my_morse_rec|state.00_607                 ; morse_rec:my_morse_rec|Selector4    ; yes                    ;
; morse_rec:my_morse_rec|stop_time[0]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[1]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[2]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[3]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[4]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[5]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[6]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[7]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[8]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[9]                 ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[10]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[11]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[12]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[13]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[14]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[15]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[16]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[17]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[18]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[19]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[20]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[21]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[22]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[23]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[24]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[25]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[26]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[27]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[28]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[29]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[30]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; morse_rec:my_morse_rec|stop_time[31]                ; morse_rec:my_morse_rec|stop_time[5] ; yes                    ;
; Number of user-specified and inferred latches = 40  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                     ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|mydffe:a_dff|q                           ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[31].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[30].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[29].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[28].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[27].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[26].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[25].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[24].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[23].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[22].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[21].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[20].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[19].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[18].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[17].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[16].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[15].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[14].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[13].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[12].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[11].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[10].a_dff|q  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[9].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[8].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[7].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[6].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[5].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[4].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[3].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[2].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[1].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[0].a_dff|q   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[31].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[31].a_dff|q                  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[30].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[29].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[28].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[27].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[26].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[25].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[24].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[23].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[22].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[21].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[20].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[19].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[18].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[17].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[16].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[15].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[14].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[13].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[12].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[11].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[10].a_dff|q    ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[9].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[8].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[7].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[6].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[5].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[4].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[3].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[2].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[1].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[0].a_dff|q     ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|mydffe:r_dff|q                                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff4|q                           ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff3|q                           ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff2|q                           ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff1|q                           ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff0|q                           ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[30].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[29].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[28].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[27].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[26].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[25].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[24].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[23].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[22].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[21].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[20].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[19].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[18].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[17].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[16].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[15].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[14].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[13].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[12].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[11].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[10].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[9].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[8].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[7].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[6].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[5].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[4].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[3].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[2].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[1].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[0].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[31].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[30].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[30].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[29].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[29].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[28].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[28].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[27].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[27].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[26].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[26].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[25].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[25].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[24].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[24].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[23].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[23].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[22].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[22].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[21].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[21].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[20].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[20].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[19].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[19].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[18].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[18].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[17].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[17].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[16].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[16].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[15].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[15].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[14].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[14].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[13].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[13].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[12].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[12].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[11].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[11].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[10].a_dff|q                  ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[10].a_dff|q               ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[9].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[9].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[8].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[8].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[7].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[7].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[6].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[6].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[5].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[5].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[4].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[4].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[3].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[3].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[2].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[2].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[1].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[1].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[0].a_dff|q                   ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[0].a_dff|q                ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|mydffe:a2_dff|q                                        ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|mydffe:a1_dff|q                                        ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|mydffe:a_dff|q                                         ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|mydffe:latch_dff|q                                     ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[31].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[30].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[29].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[28].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[27].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[26].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[25].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[24].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[23].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[22].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[21].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[20].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[19].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[18].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[17].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[16].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[15].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[14].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[13].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[12].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[11].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[10].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[9].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[8].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[7].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[6].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[5].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[4].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[3].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[2].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[1].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[0].a_dff|q                ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[31].a_dff|q               ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[31].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[30].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[29].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[28].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[27].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[26].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[25].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[24].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[23].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[22].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[21].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[20].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[19].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[18].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[17].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[16].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[15].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[14].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[13].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[12].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[11].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[10].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[9].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[8].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[7].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[6].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[5].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[4].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[3].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[2].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[1].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[0].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[31].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[30].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[29].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[28].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[27].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[26].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[25].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[24].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[23].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[22].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[21].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[20].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[19].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[18].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[17].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[16].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[15].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[14].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[13].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[12].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[11].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[10].a_dff|q                         ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[9].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[8].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[7].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[6].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[5].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[4].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[3].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[2].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[1].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[0].a_dff|q                          ; Stuck at GND due to stuck port clear                                                   ;
; multdiv:multdiv_ut|mydffe:dff_div|q                                                     ; Stuck at GND due to stuck port data_in                                                 ;
; changed:ch|mydffe:st|q                                                                  ; Stuck at GND due to stuck port clear                                                   ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[31].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[30].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[29].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[28].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[27].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[26].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[25].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[24].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[23].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[22].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[21].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[20].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[19].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[18].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[17].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[16].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[15].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[14].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[13].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[12].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[11].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[10].my_dffe|q                                 ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[9].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[8].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[7].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[6].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[5].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[4].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[3].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[2].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[1].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; regfile:rf|reg32bits:my_reg30|dffe1:loop1[0].my_dffe|q                                  ; Stuck at GND due to stuck port data_in                                                 ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[31].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[30].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[29].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[28].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[27].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[26].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[25].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[24].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[23].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[22].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[21].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[20].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[19].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[18].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[17].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[16].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[15].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[14].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[13].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[12].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[11].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[10].a_dff|q ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[9].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[8].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[7].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[6].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[5].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[4].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[3].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[2].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[1].a_dff|q  ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[0].a_dff|q  ; Lost fanout                                                                            ;
; reg_n:ctrl_mult_reg|mydffe:loop1[0].a_dff|q                                             ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[13].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[9].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[21].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[15].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[5].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[23].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[11].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[27].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[7].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[19].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[0].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[3].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[24].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[14].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[28].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[12].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[22].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[10].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[30].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[8].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[20].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[6].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[26].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[4].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[18].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[16].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[2].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[29].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[25].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[17].a_dff|q              ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[1].a_dff|q               ; Merged with multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[0].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[1].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[2].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[3].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[4].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[5].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[6].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[7].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[8].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[9].a_dff|q                             ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[10].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[11].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[12].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[13].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[14].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[15].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[16].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[17].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[18].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[19].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[20].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[21].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[22].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[23].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[24].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[25].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[26].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[27].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[28].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[29].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[30].a_dff|q                            ; Merged with multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q               ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[0].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[0].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[11].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[11].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[10].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[10].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[9].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[9].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[8].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[8].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[7].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[7].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[6].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[6].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[5].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[5].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[4].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[4].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[3].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[3].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[2].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[2].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[1].a_dff|q                              ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[1].a_dff|q                 ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[12].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[12].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[13].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[13].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[14].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[14].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[15].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[15].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[16].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[16].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[17].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[17].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[18].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[18].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[19].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[19].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[20].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[20].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[21].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[21].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[22].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[22].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[23].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[23].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[24].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[24].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[25].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[25].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[26].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[26].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[27].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[27].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[28].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[28].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[29].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[29].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[30].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[30].a_dff|q                ;
; dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[31].a_dff|q                             ; Merged with dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[31].a_dff|q                ;
; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q              ; Stuck at GND due to stuck port data_in                                                 ;
; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q                            ; Stuck at GND due to stuck port data_in                                                 ;
; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff4|q                                     ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff3|q                                     ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff2|q                                     ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff1|q                                     ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff0|q                                     ; Lost fanout                                                                            ;
; multdiv:multdiv_ut|mydffe:dff_multi|q                                                   ; Lost fanout                                                                            ;
; Total Number of Removed Registers = 436                                                 ;                                                                                        ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                               ;
+--------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal      ; Registers Removed due to This Register                                                   ;
+--------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------+
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|mydffe:a_dff|q                        ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[31].a_dff|q,  ;
;                                                                                      ; due to stuck port clear ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[30].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[29].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[28].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[27].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[26].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[25].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[24].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[23].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[22].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[21].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[20].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[19].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[18].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[17].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[16].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[15].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[14].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[13].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[12].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[11].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[10].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[9].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[8].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[7].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[6].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[5].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[4].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[3].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[2].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[1].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[0].a_dff|q,   ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[31].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[30].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[28].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[26].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[24].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[23].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[22].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[20].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[18].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[16].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[14].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[12].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[10].a_dff|q, ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[8].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[7].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[6].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[5].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[4].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[3].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[2].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[1].a_dff|q,  ;
;                                                                                      ;                         ; multdiv:multdiv_ut|mydffe:dff_multi|q                                                    ;
; multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[31].a_dff|q                      ; Stuck at GND            ; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff4|q,                                     ;
;                                                                                      ; due to stuck port clear ; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff3|q,                                     ;
;                                                                                      ;                         ; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff2|q,                                     ;
;                                                                                      ;                         ; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff1|q,                                     ;
;                                                                                      ;                         ; multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff0|q                                      ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[31].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[31].a_dff|q,                  ;
;                                                                                      ; due to stuck port clear ; multdiv:multdiv_ut|div:div_debug|mydffe:a_dff|q,                                         ;
;                                                                                      ;                         ; multdiv:multdiv_ut|div:div_debug|mydffe:latch_dff|q                                      ;
; changed:ch|mydffe:st|q                                                               ; Stuck at GND            ; reg_n:ctrl_mult_reg|mydffe:loop1[0].a_dff|q,                                             ;
;                                                                                      ; due to stuck port clear ; multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff|q,              ;
;                                                                                      ;                         ; multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff|q                             ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[23].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[22].a_dff|q,               ;
;                                                                                      ; due to stuck port clear ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[15].a_dff|q                ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[31].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[30].a_dff|q,               ;
;                                                                                      ; due to stuck port clear ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[23].a_dff|q                ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[15].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[14].a_dff|q,               ;
;                                                                                      ; due to stuck port clear ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[7].a_dff|q                 ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[2].a_dff|q                ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[1].a_dff|q,                ;
;                                                                                      ; due to stuck port clear ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[0].a_dff|q                 ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[19].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[19].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[17].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[17].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[15].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[15].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[13].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[13].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[11].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[11].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[9].a_dff|q  ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[9].a_dff|q   ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[1].a_dff|q  ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[0].a_dff|q   ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[30].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[29].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[29].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[28].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[28].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[27].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[27].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[26].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[26].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[25].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[25].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[24].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[22].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[21].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[21].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[20].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[20].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[19].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[19].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[18].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[18].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[17].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[17].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[16].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[29].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[29].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[14].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[13].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[13].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[12].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[12].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[11].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[27].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[27].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[10].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[9].a_dff|q                 ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[9].a_dff|q                ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[8].a_dff|q                 ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[7].a_dff|q                ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[6].a_dff|q                 ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[6].a_dff|q                ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[5].a_dff|q                 ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[11].a_dff|q               ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[10].a_dff|q                ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[4].a_dff|q                ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[3].a_dff|q                 ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[3].a_dff|q                ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[2].a_dff|q                 ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[25].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[25].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[21].a_dff|q ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[21].a_dff|q  ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
; multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[5].a_dff|q                ; Stuck at GND            ; multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[4].a_dff|q                 ;
;                                                                                      ; due to stuck port clear ;                                                                                          ;
+--------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1526  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1526  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1379  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff|q ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff|q ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff|q ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff|q ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff|q ;
; 10:1               ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[16].a_dff|q  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; Yes        ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[11].a_dff|q  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; Yes        ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[23].a_dff|q  ;
; 11:1               ; 6 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[27].a_dff|q  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processor|alu:alu_1|SLL32:sller|y3[27]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |processor|morse_rec:my_morse_rec|ShiftLeft0                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor|r_reg2[4]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor|rs_val_x_b[5]                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor|alu:alu_1|SRA32:sraer|y2[2]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |processor|alu:alu_1|SRA32:sraer|y1[1]                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |processor|mydmem_mod:mydmem1|Selector26                                ;
; 9:1                ; 16 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |processor|B_x[23]                                                      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |processor|B_x[15]                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_reg:cur_next_pc|reg_n:reg_for_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; imem.mif             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_ehc1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; wid            ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|tim_counter:tc ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; wid            ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:delay_sig_in ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_rec:my_morse_rec|reg_n:delay_sig_in_negclk ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fd_latch:fd_latch0|reg_n:a32 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:WE_dx ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:rd_dx ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:decoded_instr_dx ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 21    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:T_dx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 27    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:rs_val_dx ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:rt_val_dx ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dx_latch:dx_latch0|reg_n:rd_val_dx ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_n:ctrl_mult_reg ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:WE_xm ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:rd_xm ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:decoded_instr_xm ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 21    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:result_xm ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xm_latch:xm_latch0|reg_n:rd_val_xm ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mydmem_mod:mydmem1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; wid            ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:WE_mw ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:rd_mw ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:decoded_instr_mw ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 21    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:result_mw ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mw_latch:mw_latch0|reg_n:mem_data_mw ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; imem:myimem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:mem_data_mw" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:result_mw" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:decoded_instr_mw" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:rd_mw" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "mw_latch:mw_latch0|reg_n:WE_mw" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mw_latch:mw_latch0"                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; decoded_instr_w[20..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; decoded_instr_w[5..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; decoded_instr_w[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:rd_val_xm" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:result_xm" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:decoded_instr_xm" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:rd_xm" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "xm_latch:xm_latch0|reg_n:WE_xm" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|div:div_debug"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ct       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B_org    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shftamt  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; myctrl   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_ctrl   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cur_rem  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; to_store ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; next_rem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; to_sub   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divisor  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|reg32:regB" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; nrst ; Input ; Info     ; Explicitly unconnected                   ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|reg32:regA" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; nrst ; Input ; Info     ; Explicitly unconnected                   ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|mydffe:dff1_exc" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; prn  ; Input ; Info     ; Explicitly unconnected                        ;
; ena  ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|mydffe:dff1" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; prn  ; Input ; Info     ; Explicitly unconnected                    ;
; ena  ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|mydffe:dff0" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; prn  ; Input ; Info     ; Explicitly unconnected                    ;
; ena  ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff4" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; prn  ; Input ; Info     ; Explicitly unconnected                              ;
; ena  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff3" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; prn  ; Input ; Info     ; Explicitly unconnected                              ;
; ena  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff2" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; prn  ; Input ; Info     ; Explicitly unconnected                              ;
; ena  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; prn  ; Input ; Info     ; Explicitly unconnected                              ;
; ena  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff0" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; prn  ; Input ; Info     ; Explicitly unconnected                              ;
; ena  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next"                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement"                                             ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_in  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; c_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo"                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; c_in     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb"                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:c_dff"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clrn ; Input  ; Info     ; Explicitly unconnected                                                              ;
; prn  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; ena  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:b_dff" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                                 ;
; prn  ; Input ; Info     ; Explicitly unconnected                                                 ;
; ena  ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:a_dff" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                                 ;
; prn  ; Input ; Info     ; Explicitly unconnected                                                 ;
; ena  ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; nrst ; Input ; Info     ; Explicitly unconnected                                                   ;
+------+-------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; nrst ; Input ; Info     ; Explicitly unconnected                                                 ;
+------+-------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; nrst ; Input ; Info     ; Stuck at VCC                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nrst ; Input  ; Info     ; Explicitly unconnected                                                              ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:r2_dff"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clrn ; Input  ; Info     ; Explicitly unconnected                                                              ;
; prn  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; ena  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:r_dff" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                   ;
; prn  ; Input ; Info     ; Explicitly unconnected                                   ;
; ena  ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff4" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                                 ;
; ena  ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff3" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                                 ;
; ena  ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff2" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                                 ;
; ena  ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff1" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                                 ;
; ena  ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff0" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                                 ;
; ena  ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al|CLA8bit:cla8"                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a[7..6]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; a[5]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; b[7..5]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_in      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sum[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; nrst ; Input ; Info     ; Explicitly unconnected                                   ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; nrst ; Input ; Info     ; Explicitly unconnected                                   ;
+------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a3_dff"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clrn ; Input  ; Info     ; Explicitly unconnected                                                              ;
; prn  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; ena  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a2_dff" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                    ;
; prn  ; Input ; Info     ; Explicitly unconnected                                    ;
; ena  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a1_dff" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                    ;
; prn  ; Input ; Info     ; Explicitly unconnected                                    ;
; ena  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a_dff" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                   ;
; prn  ; Input ; Info     ; Explicitly unconnected                                   ;
; ena  ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB"                                                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; c_in  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA"                                                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; c_in  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Comparer0:ca"                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; is0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Positive ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|Comparer0:c1"                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Positive ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; nrst ; Input ; Info     ; Explicitly unconnected                                      ;
+------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[31].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[30].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[29].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[28].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[27].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[26].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[25].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[24].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[23].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[22].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[21].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[20].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[19].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[18].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[17].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[16].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[15].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[14].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[13].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[12].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[11].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[10].a_dff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[9].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[8].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[7].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[6].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[5].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[4].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[3].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[2].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[1].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[0].a_dff" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                                      ;
; ena  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; nrst ; Input ; Info     ; Explicitly unconnected                                      ;
+------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:latch_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected                                       ;
; prn  ; Input ; Info     ; Explicitly unconnected                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|multi:mt|div:div_debug"                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RDY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ct             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B_org          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shftamt        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; myctrl         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_ctrl         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cur_rem        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; to_store       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; next_rem       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; to_sub         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divisor        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|mydffe:dff_div" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                        ;
; prn  ; Input ; Info     ; Explicitly unconnected              ;
; ena  ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut|mydffe:dff_multi" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                          ;
; prn  ; Input ; Info     ; Explicitly unconnected                ;
; ena  ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:multdiv_ut"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_DIV       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "reg_n:ctrl_mult_reg" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "changed:ch|mydffe:s"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clrn ; Input  ; Info     ; Explicitly unconnected                                                              ;
; prn  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; ena  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "changed:ch|mydffe:st" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; clrn ; Input ; Info     ; Explicitly unconnected ;
; prn  ; Input ; Info     ; Explicitly unconnected ;
; ena  ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "changed:ch"                 ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; ischanged ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_1|Subber32:subber"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_1|Adder32:adder"                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_1|Comparer:comp|Subber32:sub00"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_1|Comparer:comp|Subber32:sub11"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; a[31] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[31] ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_1"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[26].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[25].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[24].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[23].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[22].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[21].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[20].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[19].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[18].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[17].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[16].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[15].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[14].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[13].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[12].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[11].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[10].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[9].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[8].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[7].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[6].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[5].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[4].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[3].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[2].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[1].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[0].a_dff" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[20].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[19].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[18].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[17].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[16].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[15].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[14].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[13].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[12].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[11].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[10].a_dff" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[9].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[8].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[7].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[6].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[5].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[4].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[3].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[2].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[1].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[0].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[4].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[3].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[2].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[1].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[0].a_dff" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dx_latch:dx_latch0"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; T_x[26..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "regfile:rf|equal5bits:checkr30" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; in2[4..1] ; Input ; Info     ; Stuck at VCC                ;
; in2[0]    ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:rf|decoder32bits:decodeW"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "regfile:rf"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; data_r30 ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:add_pcx_and_N"                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[3].cla2" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[3].cla1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[2].cla2" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[2].cla1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[1].cla2" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:add_currentPC_and_1|CLA8bit:loop0[1].cla1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:add_currentPC_and_1"                                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; c_in     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "op_decoder:op_decoder_f_stage"                                                                            ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; decoded_instruction[20..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; decoded_instruction[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; decoded_instruction[5]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "morse_rec:my_morse_rec|reg_n:delay_sig_in_negclk"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "morse_rec:my_morse_rec|reg_n:delay_sig_in|mydffe:loop1[0].a_dff" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "morse_rec:my_morse_rec|reg_n:delay_sig_in" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "morse_rec:my_morse_rec"                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "imem:myimem" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; clken ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[31].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[30].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[29].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[28].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[26].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[22].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[21].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[20].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[19].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[18].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[17].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[16].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[14].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[13].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[12].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[11].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[10].a_dff" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[9].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[8].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[7].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[6].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[5].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[4].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[3].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[2].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[1].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 1526                        ;
;     CLR               ; 145                         ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 1377                        ;
;     ENA CLR SLD       ; 2                           ;
; cycloneiii_lcell_comb ; 3017                        ;
;     arith             ; 92                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 2925                        ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 342                         ;
;         4 data inputs ; 2417                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 26.00                       ;
; Average LUT depth     ; 11.15                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Dec 08 13:54:44 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yao_processor -c yao_processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10463): Verilog HDL Declaration warning at changed.v(17): "rand" is SystemVerilog-2005 keyword File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed.v Line: 17
Warning (10275): Verilog HDL Module Instantiation warning at shiftadder.v(46): ignored dangling comma in List of Port Connections File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v Line: 46
Warning (10275): Verilog HDL Module Instantiation warning at aligner.v(52): ignored dangling comma in List of Port Connections File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v Line: 52
Warning (10275): Verilog HDL Module Instantiation warning at shftdiv_debug.v(74): ignored dangling comma in List of Port Connections File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v Line: 74
Warning (10275): Verilog HDL Module Instantiation warning at div_debug.v(48): ignored dangling comma in List of Port Connections File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v Line: 48
Warning (10275): Verilog HDL Module Instantiation warning at div_debug.v(50): ignored dangling comma in List of Port Connections File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v Line: 50
Warning (10275): Verilog HDL Module Instantiation warning at div_debug.v(83): ignored dangling comma in List of Port Connections File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v Line: 83
Warning (10275): Verilog HDL Module Instantiation warning at processor.v(199): ignored dangling comma in List of Port Connections File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 199
Warning (10275): Verilog HDL Module Instantiation warning at processor.v(202): ignored dangling comma in List of Port Connections File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 202
Warning (12090): Entity "mux" obtained from "reg_file/mux.v" instead of from Quartus Prime megafunction library File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/mux.v Line: 1
Info (12021): Found 43 design units, including 43 entities, in source file processor.v
    Info (12023): Found entity 1: CLA8bit File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v Line: 3
    Info (12023): Found entity 2: Adder32 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Adder32.v Line: 4
    Info (12023): Found entity 3: Subber32 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Subber32.v Line: 4
    Info (12023): Found entity 4: OPdecoder File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/OPdecoder.v Line: 3
    Info (12023): Found entity 5: OR32 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/OR32.v Line: 4
    Info (12023): Found entity 6: AND32 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/AND32.v Line: 4
    Info (12023): Found entity 7: Comparer0 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer0.v Line: 3
    Info (12023): Found entity 8: Comparer File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v Line: 5
    Info (12023): Found entity 9: SLL32 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/SLL32.v Line: 3
    Info (12023): Found entity 10: SRA32 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/SRA32.v Line: 3
    Info (12023): Found entity 11: alu File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v Line: 12
    Info (12023): Found entity 12: mydffe File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v Line: 5
    Info (12023): Found entity 13: changed File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed.v Line: 8
    Info (12023): Found entity 14: reg_n File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/paramd_reg/reg_n.v Line: 11
    Info (12023): Found entity 15: decoder32bits File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/decoder32bits.v Line: 1
    Info (12023): Found entity 16: mux File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/mux.v Line: 1
    Info (12023): Found entity 17: reg32bits File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/reg32bits.v Line: 1
    Info (12023): Found entity 18: dffe1 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/dffe1.v Line: 1
    Info (12023): Found entity 19: equal5bits File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/equal5bits.v Line: 1
    Info (12023): Found entity 20: isZero File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/isZero.v Line: 1
    Info (12023): Found entity 21: regfile File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v Line: 11
    Info (12023): Found entity 22: reg32 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/reg32.v Line: 6
    Info (12023): Found entity 23: decoder32 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/decoder32.v Line: 3
    Info (12023): Found entity 24: findc File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/findc.v Line: 5
    Info (12023): Found entity 25: shiftadder File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v Line: 13
    Info (12023): Found entity 26: counter File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v Line: 6
    Info (12023): Found entity 27: aligner File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v Line: 12
    Info (12023): Found entity 28: shiftdiver File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v Line: 16
    Info (12023): Found entity 29: div_counter File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 6
    Info (12023): Found entity 30: div File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v Line: 12
    Info (12023): Found entity 31: multi File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v Line: 12
    Info (12023): Found entity 32: multdiv File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v Line: 8
    Info (12023): Found entity 33: tim_counter File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/tim_counter.v Line: 7
    Info (12023): Found entity 34: morse_rec File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 7
    Info (12023): Found entity 35: changed_cycle File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v Line: 9
    Info (12023): Found entity 36: mydmem_mod File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v Line: 4
    Info (12023): Found entity 37: processor File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 43
    Info (12023): Found entity 38: pc_reg File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 476
    Info (12023): Found entity 39: op_decoder File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 484
    Info (12023): Found entity 40: fd_latch File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 526
    Info (12023): Found entity 41: dx_latch File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 541
    Info (12023): Found entity 42: xm_latch File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 568
    Info (12023): Found entity 43: mw_latch File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 588
Info (12021): Found 0 design units, including 0 entities, in source file mydmem.v
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.v
    Info (12023): Found entity 1: processor_tb File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor_tb.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at processor.v(145): created implicit net for "bsuc" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 145
Warning (10236): Verilog HDL Implicit Net warning at processor.v(210): created implicit net for "pcout" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 210
Warning (10236): Verilog HDL Implicit Net warning at processor.v(432): created implicit net for "dmem_address" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 432
Warning (10236): Verilog HDL Implicit Net warning at processor.v(433): created implicit net for "dmem_data_in" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 433
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at processor.v(145): object "bsuc" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at processor.v(210): object "pcout" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at processor.v(432): object "dmem_address" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 432
Warning (10036): Verilog HDL or VHDL warning at processor.v(433): object "dmem_data_in" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 433
Warning (10036): Verilog HDL or VHDL warning at processor.v(68): object "jr_f29" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at processor.v(76): object "j_d" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at processor.v(98): object "j_x" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at processor.v(98): object "setx_x" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 98
Warning (10858): Verilog HDL warning at processor.v(115): object stall_for_div used but never assigned File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at processor.v(122): object "j_m" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at processor.v(122): object "bne_m" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at processor.v(122): object "jal_m" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at processor.v(122): object "jr_m" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at processor.v(122): object "blt_m" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at processor.v(122): object "bex_m" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at processor.v(122): object "setx_m" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at processor.v(125): object "read_mem" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 125
Warning (10036): Verilog HDL or VHDL warning at processor.v(134): object "sw_w" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at processor.v(134): object "j_w" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at processor.v(134): object "bne_w" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at processor.v(134): object "jr_w" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at processor.v(134): object "blt_w" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at processor.v(134): object "bex_w" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at processor.v(134): object "setx_w" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at processor.v(152): object "data_dependency" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at processor.v(216): object "random" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at processor.v(328): object "r_reg1_x" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 328
Warning (10036): Verilog HDL or VHDL warning at processor.v(328): object "r_reg2_x" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 328
Warning (10036): Verilog HDL or VHDL warning at processor.v(343): object "R_or_addi_w" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 343
Warning (10230): Verilog HDL assignment warning at processor.v(210): truncated value with size 32 to match size of target (1) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 210
Warning (10230): Verilog HDL assignment warning at processor.v(272): truncated value with size 33 to match size of target (32) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 272
Warning (10230): Verilog HDL assignment warning at processor.v(432): truncated value with size 12 to match size of target (1) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 432
Warning (10230): Verilog HDL assignment warning at processor.v(433): truncated value with size 32 to match size of target (1) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 433
Warning (10030): Net "stall_for_div" at processor.v(115) has no driver or initial value, using a default initial value '0' File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 115
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:cur_next_pc" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 169
Info (12128): Elaborating entity "reg_n" for hierarchy "pc_reg:cur_next_pc|reg_n:reg_for_pc" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 481
Info (12128): Elaborating entity "mydffe" for hierarchy "pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/paramd_reg/reg_n.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at mydffe.v(8): object "pr" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v Line: 8
Info (12128): Elaborating entity "imem" for hierarchy "imem:myimem" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 178
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v Line: 85
Info (12130): Elaborated megafunction instantiation "imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v Line: 85
Info (12133): Instantiated megafunction "imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ehc1.tdf
    Info (12023): Found entity 1: altsyncram_ehc1 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ehc1" for hierarchy "imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "morse_rec" for hierarchy "morse_rec:my_morse_rec" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at morse_rec.v(76): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at morse_rec.v(92): variable "sig_in_d" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at morse_rec.v(100): variable "tim_ct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at morse_rec.v(106): variable "sig_in_d" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 106
Warning (10235): Verilog HDL Always Construct warning at morse_rec.v(115): variable "sig_ct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 115
Warning (10230): Verilog HDL assignment warning at morse_rec.v(115): truncated value with size 32 to match size of target (3) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 115
Warning (10235): Verilog HDL Always Construct warning at morse_rec.v(120): variable "tim_ct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 120
Warning (10235): Verilog HDL Always Construct warning at morse_rec.v(120): variable "stop_time" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 120
Info (10264): Verilog HDL Case Statement information at morse_rec.v(76): all case item expressions in this case statement are onehot File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable "man_rst", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable "man_WE", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable "stop_time", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable "sig_ct", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable "m_end", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable "valid", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "valid" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "m_end" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[0]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[1]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[2]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[3]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[4]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[5]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[6]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[7]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[8]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[9]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[10]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[11]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[12]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[13]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[14]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[15]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[16]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[17]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[18]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[19]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[20]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[21]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[22]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[23]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[24]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[25]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[26]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[27]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[28]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[29]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[30]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "stop_time[31]" at morse_rec.v(74) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 74
Info (10041): Inferred latch for "man_WE" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (10041): Inferred latch for "man_rst" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (10041): Inferred latch for "state.11" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (10041): Inferred latch for "state.10" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (10041): Inferred latch for "state.01" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (10041): Inferred latch for "state.00" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (10041): Inferred latch for "sig_ct[0]" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (10041): Inferred latch for "sig_ct[1]" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (10041): Inferred latch for "sig_ct[2]" at morse_rec.v(133) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (12128): Elaborating entity "tim_counter" for hierarchy "morse_rec:my_morse_rec|tim_counter:tc" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 23
Info (12128): Elaborating entity "reg_n" for hierarchy "morse_rec:my_morse_rec|reg_n:delay_sig_in" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 68
Info (12128): Elaborating entity "changed_cycle" for hierarchy "changed_cycle:my_changed_cycle" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 183
Warning (10235): Verilog HDL Always Construct warning at changed_cycle.v(31): variable "temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at changed_cycle.v(35): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at changed_cycle.v(29): inferring latch(es) for variable "ischanged", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at changed_cycle.v(29): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v Line: 29
Info (10041): Inferred latch for "state.001" at changed_cycle.v(29) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v Line: 29
Info (10041): Inferred latch for "state.000" at changed_cycle.v(29) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v Line: 29
Info (10041): Inferred latch for "ischanged" at changed_cycle.v(29) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v Line: 29
Info (12128): Elaborating entity "op_decoder" for hierarchy "op_decoder:op_decoder_f_stage" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 190
Warning (10034): Output port "decoded_instruction[20..12]" at processor.v(486) has no driver File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 486
Info (12128): Elaborating entity "Adder32" for hierarchy "Adder32:add_currentPC_and_1" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 199
Info (12128): Elaborating entity "CLA8bit" for hierarchy "Adder32:add_currentPC_and_1|CLA8bit:cla0" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Adder32.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at CLA8bit.v(15): object "N" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v Line: 15
Info (12128): Elaborating entity "fd_latch" for hierarchy "fd_latch:fd_latch0" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 222
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:rf" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 269
Info (12128): Elaborating entity "decoder32bits" for hierarchy "regfile:rf|decoder32bits:decodeW" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v Line: 27
Info (12128): Elaborating entity "reg32bits" for hierarchy "regfile:rf|reg32bits:loop1[0].my_reg" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v Line: 33
Info (12128): Elaborating entity "dffe1" for hierarchy "regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[0].my_dffe" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/reg32bits.v Line: 12
Info (12128): Elaborating entity "isZero" for hierarchy "regfile:rf|isZero:checkrstatus0" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v Line: 47
Info (12128): Elaborating entity "equal5bits" for hierarchy "regfile:rf|equal5bits:checkr30" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v Line: 49
Info (12128): Elaborating entity "mux" for hierarchy "regfile:rf|mux:my_mux1" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v Line: 61
Info (12128): Elaborating entity "dx_latch" for hierarchy "dx_latch:dx_latch0" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 306
Info (12128): Elaborating entity "reg_n" for hierarchy "dx_latch:dx_latch0|reg_n:rd_dx" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 560
Info (12128): Elaborating entity "reg_n" for hierarchy "dx_latch:dx_latch0|reg_n:decoded_instr_dx" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 561
Info (12128): Elaborating entity "reg_n" for hierarchy "dx_latch:dx_latch0|reg_n:T_dx" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 562
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_1" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 383
Info (12128): Elaborating entity "Comparer" for hierarchy "alu:alu_1|Comparer:comp" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v Line: 26
Info (12128): Elaborating entity "Subber32" for hierarchy "alu:alu_1|Comparer:comp|Subber32:sub11" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at Subber32.v(10): object "b_invert" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Subber32.v Line: 10
Info (12128): Elaborating entity "Comparer0" for hierarchy "alu:alu_1|Comparer:comp|Comparer0:c1" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v Line: 34
Info (12128): Elaborating entity "OPdecoder" for hierarchy "alu:alu_1|OPdecoder:decoder" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v Line: 30
Info (12128): Elaborating entity "OR32" for hierarchy "alu:alu_1|OR32:orer" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v Line: 47
Info (12128): Elaborating entity "AND32" for hierarchy "alu:alu_1|AND32:ander" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v Line: 48
Info (12128): Elaborating entity "SLL32" for hierarchy "alu:alu_1|SLL32:sller" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v Line: 49
Info (12128): Elaborating entity "SRA32" for hierarchy "alu:alu_1|SRA32:sraer" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v Line: 50
Info (12128): Elaborating entity "changed" for hierarchy "changed:ch" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 392
Info (12128): Elaborating entity "multdiv" for hierarchy "multdiv:multdiv_ut" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 401
Warning (10036): Verilog HDL or VHDL warning at multdiv.v(31): object "multi_ovf_tmp" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v Line: 31
Info (12128): Elaborating entity "multi" for hierarchy "multdiv:multdiv_ut|multi:mt" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at multi.v(38): object "MAX_POS" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at multi.v(38): object "MIN_NEG" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at multi.v(87): object "manual_clk" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at multi.v(87): object "manual_nclr" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v Line: 87
Info (12128): Elaborating entity "div" for hierarchy "multdiv:multdiv_ut|multi:mt|div:div_debug" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v Line: 30
Info (12128): Elaborating entity "reg32" for hierarchy "multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v Line: 30
Info (12128): Elaborating entity "aligner" for hierarchy "multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v Line: 67
Warning (10230): Verilog HDL assignment warning at aligner.v(30): truncated value with size 32 to match size of target (5) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v Line: 30
Warning (10230): Verilog HDL assignment warning at aligner.v(42): truncated value with size 32 to match size of target (5) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v Line: 42
Warning (10030): Net "buffer[159..155]" at aligner.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v Line: 20
Warning (10030): Net "buffer1[159..155]" at aligner.v(34) has no driver or initial value, using a default initial value '0' File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v Line: 34
Info (12128): Elaborating entity "div_counter" for hierarchy "multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at div_counter.v(32): object "x" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at div_counter.v(33): object "set_high" assigned a value but never read File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at div_counter.v(58): truncated value with size 32 to match size of target (5) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 58
Warning (10240): Verilog HDL Always Construct warning at div_counter.v(44): inferring latch(es) for variable "next", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at div_counter.v(44): inferring latch(es) for variable "c_end", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 44
Info (10041): Inferred latch for "c_end" at div_counter.v(44) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 44
Info (10041): Inferred latch for "next[0]" at div_counter.v(44) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 44
Info (10041): Inferred latch for "next[1]" at div_counter.v(44) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 44
Info (10041): Inferred latch for "next[2]" at div_counter.v(44) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 44
Info (10041): Inferred latch for "next[3]" at div_counter.v(44) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 44
Info (10041): Inferred latch for "next[4]" at div_counter.v(44) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v Line: 44
Info (12128): Elaborating entity "shiftdiver" for hierarchy "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v Line: 76
Info (12128): Elaborating entity "decoder32" for hierarchy "multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|decoder32:decode" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v Line: 69
Info (12128): Elaborating entity "shiftadder" for hierarchy "multdiv:multdiv_ut|multi:mt|shiftadder:sa" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v Line: 74
Info (12128): Elaborating entity "findc" for hierarchy "multdiv:multdiv_ut|multi:mt|shiftadder:sa|findc:fc" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v Line: 35
Info (12128): Elaborating entity "counter" for hierarchy "multdiv:multdiv_ut|multi:mt|counter:c" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v Line: 75
Warning (10230): Verilog HDL assignment warning at counter.v(68): truncated value with size 32 to match size of target (5) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at counter.v(28): inferring latch(es) for variable "c_end", which holds its previous value in one or more paths through the always construct File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v Line: 28
Info (10041): Inferred latch for "c_end" at counter.v(28) File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v Line: 28
Info (12128): Elaborating entity "xm_latch" for hierarchy "xm_latch:xm_latch0" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 411
Info (12128): Elaborating entity "mydmem_mod" for hierarchy "mydmem_mod:mydmem1" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 443
Critical Warning (10169): Verilog HDL warning at mydmem.v(15): the port and data declarations for array port "value" do not specify the same range for each dimension File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v Line: 15
Warning (10359): HDL warning at mydmem.v(19): see declaration for object "value" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v Line: 19
Info (12128): Elaborating entity "mw_latch" for hierarchy "mw_latch:mw_latch0" File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 447
Info (13014): Ignored 32 buffer(s)
    Info (13019): Ignored 32 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "r_reg2[2]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 86
    Warning (13049): Converted tri-state buffer "r_reg2[1]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 86
    Warning (13049): Converted tri-state buffer "r_reg2[0]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 86
    Warning (13049): Converted tri-state buffer "rt_val_d[31]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[30]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[29]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[28]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[27]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[26]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[25]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[24]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[23]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[22]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[21]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[20]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[19]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[18]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[17]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[16]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[15]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[14]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[13]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[12]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[11]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[10]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[9]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[8]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[7]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[6]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[5]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[4]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[3]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[2]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[1]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rt_val_d[0]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[31]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[30]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[29]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[28]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[27]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[26]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[25]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[24]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[23]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[22]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[21]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[20]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[19]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[18]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[17]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[16]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[15]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[14]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[13]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[12]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[11]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[10]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[9]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[8]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[7]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[6]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[5]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[4]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[3]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[2]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[1]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "rd_val_d[0]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 87
    Warning (13049): Converted tri-state buffer "r_reg2[3]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 86
    Warning (13049): Converted tri-state buffer "r_reg2[4]" feeding internal logic into a wire File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 86
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[31]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[30]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[29]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[28]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[27]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[26]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[25]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[24]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[23]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[22]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[21]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[20]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[19]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[18]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[17]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[16]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[15]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[14]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[13]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[12]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[11]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[10]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[9]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[8]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[7]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[6]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[5]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[4]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[3]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[2]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[1]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "multdiv:multdiv_ut|data_result[0]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|r31" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[30]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[29]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[28]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[27]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[26]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[25]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[24]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[23]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[22]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[21]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[20]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[19]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[18]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[17]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[16]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[15]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[14]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[13]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[12]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[11]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[10]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[9]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[8]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[7]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[6]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[5]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[4]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[3]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[2]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[1]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
    Warning (13048): Converted tri-state node "alu:alu_1|data_result[0]" into a selector File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v Line: 108
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch morse_rec:my_morse_rec|man_WE has unsafe behavior File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal morse_rec:my_morse_rec|state.10_585 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Warning (13012): Latch morse_rec:my_morse_rec|man_rst has unsafe behavior File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal morse_rec:my_morse_rec|state.01_596 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Warning (13012): Latch morse_rec:my_morse_rec|state.10_585 has unsafe behavior File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal morse_rec:my_morse_rec|state.01_596 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Warning (13012): Latch morse_rec:my_morse_rec|state.01_596 has unsafe behavior File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
    Warning (13013): Ports D and ENA on the latch are fed by the same signal morse_rec:my_morse_rec|state.00_607 File: C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v Line: 133
Info (286030): Timing-Driven Synthesis is running
Info (17049): 73 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/output_files/yao_processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4383 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 4315 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 918 megabytes
    Info: Processing ended: Fri Dec 08 13:55:27 2017
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/output_files/yao_processor.map.smsg.


