/* Generated by Yosys 0.60+39 (git sha1 49feaa114, g++ 15.2.1 -fPIC -O3) */

module RightShifterSticky24_by_max_26_Freq400_uid4(clk, X, S, R, Sticky);
  input clk;
  wire clk;
  input [23:0] X;
  wire [23:0] X;
  input [4:0] S;
  wire [4:0] S;
  output [25:0] R;
  wire [25:0] R;
  output Sticky;
  wire Sticky;
  wire _00_;
  wire _01_;
  wire [25:0] _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [25:0] _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire [25:0] _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire [25:0] _21_;
  wire _22_;
  reg [4:0] _23_;
  reg [25:0] _24_;
  reg _25_;
  reg [25:0] _26_;
  reg [25:0] _27_;
  wire _28_;
  wire [25:0] _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire [25:0] level0;
  wire [25:0] level1;
  wire [25:0] level1_d1;
  wire [25:0] level2;
  wire [25:0] level2_d1;
  wire [25:0] level3;
  wire [25:0] level4;
  wire [25:0] level5;
  wire [25:0] level5_d1;
  wire [4:0] ps;
  wire [4:0] ps_d1;
  wire stk;
  wire stk0;
  wire stk1;
  wire stk2;
  wire stk2_d1;
  wire stk3;
  wire stk4;
  wire [25:0] xpadded;
  assign _00_ = level5_d1[15:0] != 16'h0000;
  assign _11_ = ps[4] & _00_;
  assign _22_ = _11_ ? 1'h1 : 1'h0;
  assign _28_ = ~ ps[4];
  assign _29_ = _28_ ? level5_d1 : { 16'h0000, level5_d1[25:16] };
  assign _30_ = level4[7:0] != 8'h00;
  assign _31_ = ps[3] & _30_;
  assign _32_ = _31_ | stk4;
  assign _33_ = _32_ ? 1'h1 : 1'h0;
  assign _01_ = ~ ps[3];
  assign _02_ = _01_ ? level4 : { 8'h00, level4[25:8] };
  assign _03_ = level3[3:0] != 4'h0;
  assign _04_ = ps[2] & _03_;
  assign _05_ = _04_ | stk3;
  assign _06_ = _05_ ? 1'h1 : 1'h0;
  assign _07_ = ~ ps[2];
  assign _08_ = _07_ ? level3 : { 4'h0, level3[25:4] };
  assign _09_ = level2_d1[1:0] != 2'h0;
  assign _10_ = ps_d1[1] & _09_;
  assign _12_ = _10_ | stk2_d1;
  assign _13_ = _12_ ? 1'h1 : 1'h0;
  assign _14_ = ~ ps[1];
  assign _15_ = _14_ ? level2 : { 2'h0, level2[25:2] };
  assign _16_ = level1_d1[0] != 1'h0;
  assign _17_ = ps_d1[0] & _16_;
  assign _18_ = _17_ | stk1;
  assign _19_ = _18_ ? 1'h1 : 1'h0;
  assign _20_ = ~ ps[0];
  assign _21_ = _20_ ? level1 : { 1'h0, level1[25:1] };
  always @(posedge clk)
    _23_ <= ps;
  always @(posedge clk)
    _24_ <= level5;
  always @(posedge clk)
    _25_ <= stk2;
  always @(posedge clk)
    _26_ <= level2;
  always @(posedge clk)
    _27_ <= level1;
  assign ps = S;
  assign ps_d1 = _23_;
  assign xpadded = { X, 2'h0 };
  assign level5 = xpadded;
  assign level5_d1 = _24_;
  assign stk4 = _22_;
  assign level4 = _29_;
  assign stk3 = _33_;
  assign level3 = _02_;
  assign stk2 = _06_;
  assign stk2_d1 = _25_;
  assign level2 = _08_;
  assign level2_d1 = _26_;
  assign stk1 = _13_;
  assign level1 = _15_;
  assign level1_d1 = _27_;
  assign stk0 = _19_;
  assign level0 = _21_;
  assign stk = stk0;
  assign R = level0;
  assign Sticky = stk;
endmodule
