
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xargs_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ab8 <.init>:
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	402060 <ferror@plt+0x60>
  401ac4:	ldp	x29, x30, [sp], #16
  401ac8:	ret

Disassembly of section .plt:

0000000000401ad0 <mbrtowc@plt-0x20>:
  401ad0:	stp	x16, x30, [sp, #-16]!
  401ad4:	adrp	x16, 41c000 <ferror@plt+0x1a000>
  401ad8:	ldr	x17, [x16, #4088]
  401adc:	add	x16, x16, #0xff8
  401ae0:	br	x17
  401ae4:	nop
  401ae8:	nop
  401aec:	nop

0000000000401af0 <mbrtowc@plt>:
  401af0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401af4:	ldr	x17, [x16]
  401af8:	add	x16, x16, #0x0
  401afc:	br	x17

0000000000401b00 <memcpy@plt>:
  401b00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b04:	ldr	x17, [x16, #8]
  401b08:	add	x16, x16, #0x8
  401b0c:	br	x17

0000000000401b10 <_exit@plt>:
  401b10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b14:	ldr	x17, [x16, #16]
  401b18:	add	x16, x16, #0x10
  401b1c:	br	x17

0000000000401b20 <strtoul@plt>:
  401b20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b24:	ldr	x17, [x16, #24]
  401b28:	add	x16, x16, #0x18
  401b2c:	br	x17

0000000000401b30 <strlen@plt>:
  401b30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b34:	ldr	x17, [x16, #32]
  401b38:	add	x16, x16, #0x20
  401b3c:	br	x17

0000000000401b40 <fputs@plt>:
  401b40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b44:	ldr	x17, [x16, #40]
  401b48:	add	x16, x16, #0x28
  401b4c:	br	x17

0000000000401b50 <exit@plt>:
  401b50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b54:	ldr	x17, [x16, #48]
  401b58:	add	x16, x16, #0x30
  401b5c:	br	x17

0000000000401b60 <error@plt>:
  401b60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b64:	ldr	x17, [x16, #56]
  401b68:	add	x16, x16, #0x38
  401b6c:	br	x17

0000000000401b70 <strnlen@plt>:
  401b70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b74:	ldr	x17, [x16, #64]
  401b78:	add	x16, x16, #0x40
  401b7c:	br	x17

0000000000401b80 <setenv@plt>:
  401b80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b84:	ldr	x17, [x16, #72]
  401b88:	add	x16, x16, #0x48
  401b8c:	br	x17

0000000000401b90 <putc@plt>:
  401b90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b94:	ldr	x17, [x16, #80]
  401b98:	add	x16, x16, #0x50
  401b9c:	br	x17

0000000000401ba0 <pipe@plt>:
  401ba0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ba4:	ldr	x17, [x16, #88]
  401ba8:	add	x16, x16, #0x58
  401bac:	br	x17

0000000000401bb0 <opendir@plt>:
  401bb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bb4:	ldr	x17, [x16, #96]
  401bb8:	add	x16, x16, #0x60
  401bbc:	br	x17

0000000000401bc0 <__cxa_atexit@plt>:
  401bc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bc4:	ldr	x17, [x16, #104]
  401bc8:	add	x16, x16, #0x68
  401bcc:	br	x17

0000000000401bd0 <iswcntrl@plt>:
  401bd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bd4:	ldr	x17, [x16, #112]
  401bd8:	add	x16, x16, #0x70
  401bdc:	br	x17

0000000000401be0 <fork@plt>:
  401be0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401be4:	ldr	x17, [x16, #120]
  401be8:	add	x16, x16, #0x78
  401bec:	br	x17

0000000000401bf0 <lseek@plt>:
  401bf0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bf4:	ldr	x17, [x16, #128]
  401bf8:	add	x16, x16, #0x80
  401bfc:	br	x17

0000000000401c00 <__fpending@plt>:
  401c00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c04:	ldr	x17, [x16, #136]
  401c08:	add	x16, x16, #0x88
  401c0c:	br	x17

0000000000401c10 <snprintf@plt>:
  401c10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c14:	ldr	x17, [x16, #144]
  401c18:	add	x16, x16, #0x90
  401c1c:	br	x17

0000000000401c20 <fileno@plt>:
  401c20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c24:	ldr	x17, [x16, #152]
  401c28:	add	x16, x16, #0x98
  401c2c:	br	x17

0000000000401c30 <signal@plt>:
  401c30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c34:	ldr	x17, [x16, #160]
  401c38:	add	x16, x16, #0xa0
  401c3c:	br	x17

0000000000401c40 <fclose@plt>:
  401c40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c44:	ldr	x17, [x16, #168]
  401c48:	add	x16, x16, #0xa8
  401c4c:	br	x17

0000000000401c50 <getpid@plt>:
  401c50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c54:	ldr	x17, [x16, #176]
  401c58:	add	x16, x16, #0xb0
  401c5c:	br	x17

0000000000401c60 <nl_langinfo@plt>:
  401c60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c64:	ldr	x17, [x16, #184]
  401c68:	add	x16, x16, #0xb8
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c74:	ldr	x17, [x16, #192]
  401c78:	add	x16, x16, #0xc0
  401c7c:	br	x17

0000000000401c80 <wcwidth@plt>:
  401c80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c84:	ldr	x17, [x16, #200]
  401c88:	add	x16, x16, #0xc8
  401c8c:	br	x17

0000000000401c90 <open@plt>:
  401c90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c94:	ldr	x17, [x16, #208]
  401c98:	add	x16, x16, #0xd0
  401c9c:	br	x17

0000000000401ca0 <poll@plt>:
  401ca0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ca4:	ldr	x17, [x16, #216]
  401ca8:	add	x16, x16, #0xd8
  401cac:	br	x17

0000000000401cb0 <sigemptyset@plt>:
  401cb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cb4:	ldr	x17, [x16, #224]
  401cb8:	add	x16, x16, #0xe0
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cc4:	ldr	x17, [x16, #232]
  401cc8:	add	x16, x16, #0xe8
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cd4:	ldr	x17, [x16, #240]
  401cd8:	add	x16, x16, #0xf0
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ce4:	ldr	x17, [x16, #248]
  401ce8:	add	x16, x16, #0xf8
  401cec:	br	x17

0000000000401cf0 <memset@plt>:
  401cf0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cf4:	ldr	x17, [x16, #256]
  401cf8:	add	x16, x16, #0x100
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d04:	ldr	x17, [x16, #264]
  401d08:	add	x16, x16, #0x108
  401d0c:	br	x17

0000000000401d10 <calloc@plt>:
  401d10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d14:	ldr	x17, [x16, #272]
  401d18:	add	x16, x16, #0x110
  401d1c:	br	x17

0000000000401d20 <bcmp@plt>:
  401d20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d24:	ldr	x17, [x16, #280]
  401d28:	add	x16, x16, #0x118
  401d2c:	br	x17

0000000000401d30 <readdir@plt>:
  401d30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d34:	ldr	x17, [x16, #288]
  401d38:	add	x16, x16, #0x120
  401d3c:	br	x17

0000000000401d40 <realloc@plt>:
  401d40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d44:	ldr	x17, [x16, #296]
  401d48:	add	x16, x16, #0x128
  401d4c:	br	x17

0000000000401d50 <getc@plt>:
  401d50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d54:	ldr	x17, [x16, #304]
  401d58:	add	x16, x16, #0x130
  401d5c:	br	x17

0000000000401d60 <closedir@plt>:
  401d60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d64:	ldr	x17, [x16, #312]
  401d68:	add	x16, x16, #0x138
  401d6c:	br	x17

0000000000401d70 <close@plt>:
  401d70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d74:	ldr	x17, [x16, #320]
  401d78:	add	x16, x16, #0x140
  401d7c:	br	x17

0000000000401d80 <sigaction@plt>:
  401d80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d84:	ldr	x17, [x16, #328]
  401d88:	add	x16, x16, #0x148
  401d8c:	br	x17

0000000000401d90 <strrchr@plt>:
  401d90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d94:	ldr	x17, [x16, #336]
  401d98:	add	x16, x16, #0x150
  401d9c:	br	x17

0000000000401da0 <__gmon_start__@plt>:
  401da0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401da4:	ldr	x17, [x16, #344]
  401da8:	add	x16, x16, #0x158
  401dac:	br	x17

0000000000401db0 <fdopendir@plt>:
  401db0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401db4:	ldr	x17, [x16, #352]
  401db8:	add	x16, x16, #0x160
  401dbc:	br	x17

0000000000401dc0 <write@plt>:
  401dc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401dc4:	ldr	x17, [x16, #360]
  401dc8:	add	x16, x16, #0x168
  401dcc:	br	x17

0000000000401dd0 <abort@plt>:
  401dd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401dd4:	ldr	x17, [x16, #368]
  401dd8:	add	x16, x16, #0x170
  401ddc:	br	x17

0000000000401de0 <mbsinit@plt>:
  401de0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401de4:	ldr	x17, [x16, #376]
  401de8:	add	x16, x16, #0x178
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401df4:	ldr	x17, [x16, #384]
  401df8:	add	x16, x16, #0x180
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e04:	ldr	x17, [x16, #392]
  401e08:	add	x16, x16, #0x188
  401e0c:	br	x17

0000000000401e10 <execvp@plt>:
  401e10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e14:	ldr	x17, [x16, #400]
  401e18:	add	x16, x16, #0x190
  401e1c:	br	x17

0000000000401e20 <strcmp@plt>:
  401e20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e24:	ldr	x17, [x16, #408]
  401e28:	add	x16, x16, #0x198
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e34:	ldr	x17, [x16, #416]
  401e38:	add	x16, x16, #0x1a0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e44:	ldr	x17, [x16, #424]
  401e48:	add	x16, x16, #0x1a8
  401e4c:	br	x17

0000000000401e50 <fseeko@plt>:
  401e50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e54:	ldr	x17, [x16, #432]
  401e58:	add	x16, x16, #0x1b0
  401e5c:	br	x17

0000000000401e60 <free@plt>:
  401e60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e64:	ldr	x17, [x16, #440]
  401e68:	add	x16, x16, #0x1b8
  401e6c:	br	x17

0000000000401e70 <__ctype_get_mb_cur_max@plt>:
  401e70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e74:	ldr	x17, [x16, #448]
  401e78:	add	x16, x16, #0x1c0
  401e7c:	br	x17

0000000000401e80 <strchr@plt>:
  401e80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e84:	ldr	x17, [x16, #456]
  401e88:	add	x16, x16, #0x1c8
  401e8c:	br	x17

0000000000401e90 <fwrite@plt>:
  401e90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e94:	ldr	x17, [x16, #464]
  401e98:	add	x16, x16, #0x1d0
  401e9c:	br	x17

0000000000401ea0 <fcntl@plt>:
  401ea0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ea4:	ldr	x17, [x16, #472]
  401ea8:	add	x16, x16, #0x1d8
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401eb4:	ldr	x17, [x16, #480]
  401eb8:	add	x16, x16, #0x1e0
  401ebc:	br	x17

0000000000401ec0 <strcpy@plt>:
  401ec0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ec4:	ldr	x17, [x16, #488]
  401ec8:	add	x16, x16, #0x1e8
  401ecc:	br	x17

0000000000401ed0 <dirfd@plt>:
  401ed0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ed4:	ldr	x17, [x16, #496]
  401ed8:	add	x16, x16, #0x1f0
  401edc:	br	x17

0000000000401ee0 <getrlimit@plt>:
  401ee0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ee4:	ldr	x17, [x16, #504]
  401ee8:	add	x16, x16, #0x1f8
  401eec:	br	x17

0000000000401ef0 <unsetenv@plt>:
  401ef0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ef4:	ldr	x17, [x16, #512]
  401ef8:	add	x16, x16, #0x200
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f04:	ldr	x17, [x16, #520]
  401f08:	add	x16, x16, #0x208
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f14:	ldr	x17, [x16, #528]
  401f18:	add	x16, x16, #0x210
  401f1c:	br	x17

0000000000401f20 <isatty@plt>:
  401f20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f24:	ldr	x17, [x16, #536]
  401f28:	add	x16, x16, #0x218
  401f2c:	br	x17

0000000000401f30 <sysconf@plt>:
  401f30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f34:	ldr	x17, [x16, #544]
  401f38:	add	x16, x16, #0x220
  401f3c:	br	x17

0000000000401f40 <dcgettext@plt>:
  401f40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f44:	ldr	x17, [x16, #552]
  401f48:	add	x16, x16, #0x228
  401f4c:	br	x17

0000000000401f50 <__freading@plt>:
  401f50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f54:	ldr	x17, [x16, #560]
  401f58:	add	x16, x16, #0x230
  401f5c:	br	x17

0000000000401f60 <dup2@plt>:
  401f60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f64:	ldr	x17, [x16, #568]
  401f68:	add	x16, x16, #0x238
  401f6c:	br	x17

0000000000401f70 <strncpy@plt>:
  401f70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f74:	ldr	x17, [x16, #576]
  401f78:	add	x16, x16, #0x240
  401f7c:	br	x17

0000000000401f80 <iswprint@plt>:
  401f80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f84:	ldr	x17, [x16, #584]
  401f88:	add	x16, x16, #0x248
  401f8c:	br	x17

0000000000401f90 <printf@plt>:
  401f90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f94:	ldr	x17, [x16, #592]
  401f98:	add	x16, x16, #0x250
  401f9c:	br	x17

0000000000401fa0 <__assert_fail@plt>:
  401fa0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fa4:	ldr	x17, [x16, #600]
  401fa8:	add	x16, x16, #0x258
  401fac:	br	x17

0000000000401fb0 <__errno_location@plt>:
  401fb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fb4:	ldr	x17, [x16, #608]
  401fb8:	add	x16, x16, #0x260
  401fbc:	br	x17

0000000000401fc0 <getenv@plt>:
  401fc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fc4:	ldr	x17, [x16, #616]
  401fc8:	add	x16, x16, #0x268
  401fcc:	br	x17

0000000000401fd0 <waitpid@plt>:
  401fd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fd4:	ldr	x17, [x16, #624]
  401fd8:	add	x16, x16, #0x270
  401fdc:	br	x17

0000000000401fe0 <fprintf@plt>:
  401fe0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fe4:	ldr	x17, [x16, #632]
  401fe8:	add	x16, x16, #0x278
  401fec:	br	x17

0000000000401ff0 <setlocale@plt>:
  401ff0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ff4:	ldr	x17, [x16, #640]
  401ff8:	add	x16, x16, #0x280
  401ffc:	br	x17

0000000000402000 <ferror@plt>:
  402000:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  402004:	ldr	x17, [x16, #648]
  402008:	add	x16, x16, #0x288
  40200c:	br	x17

Disassembly of section .text:

0000000000402010 <.text>:
  402010:	mov	x29, #0x0                   	// #0
  402014:	mov	x30, #0x0                   	// #0
  402018:	mov	x5, x0
  40201c:	ldr	x1, [sp]
  402020:	add	x2, sp, #0x8
  402024:	mov	x6, sp
  402028:	movz	x0, #0x0, lsl #48
  40202c:	movk	x0, #0x0, lsl #32
  402030:	movk	x0, #0x40, lsl #16
  402034:	movk	x0, #0x211c
  402038:	movz	x3, #0x0, lsl #48
  40203c:	movk	x3, #0x0, lsl #32
  402040:	movk	x3, #0x40, lsl #16
  402044:	movk	x3, #0x9f60
  402048:	movz	x4, #0x0, lsl #48
  40204c:	movk	x4, #0x0, lsl #32
  402050:	movk	x4, #0x40, lsl #16
  402054:	movk	x4, #0x9fe0
  402058:	bl	401ce0 <__libc_start_main@plt>
  40205c:	bl	401dd0 <abort@plt>
  402060:	adrp	x0, 41c000 <ferror@plt+0x1a000>
  402064:	ldr	x0, [x0, #4064]
  402068:	cbz	x0, 402070 <ferror@plt+0x70>
  40206c:	b	401da0 <__gmon_start__@plt>
  402070:	ret
  402074:	nop
  402078:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  40207c:	add	x0, x0, #0x310
  402080:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  402084:	add	x1, x1, #0x310
  402088:	cmp	x1, x0
  40208c:	b.eq	4020a4 <ferror@plt+0xa4>  // b.none
  402090:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402094:	ldr	x1, [x1, #16]
  402098:	cbz	x1, 4020a4 <ferror@plt+0xa4>
  40209c:	mov	x16, x1
  4020a0:	br	x16
  4020a4:	ret
  4020a8:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  4020ac:	add	x0, x0, #0x310
  4020b0:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  4020b4:	add	x1, x1, #0x310
  4020b8:	sub	x1, x1, x0
  4020bc:	lsr	x2, x1, #63
  4020c0:	add	x1, x2, x1, asr #3
  4020c4:	cmp	xzr, x1, asr #1
  4020c8:	asr	x1, x1, #1
  4020cc:	b.eq	4020e4 <ferror@plt+0xe4>  // b.none
  4020d0:	adrp	x2, 40a000 <ferror@plt+0x8000>
  4020d4:	ldr	x2, [x2, #24]
  4020d8:	cbz	x2, 4020e4 <ferror@plt+0xe4>
  4020dc:	mov	x16, x2
  4020e0:	br	x16
  4020e4:	ret
  4020e8:	stp	x29, x30, [sp, #-32]!
  4020ec:	mov	x29, sp
  4020f0:	str	x19, [sp, #16]
  4020f4:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4020f8:	ldrb	w0, [x19, #848]
  4020fc:	cbnz	w0, 40210c <ferror@plt+0x10c>
  402100:	bl	402078 <ferror@plt+0x78>
  402104:	mov	w0, #0x1                   	// #1
  402108:	strb	w0, [x19, #848]
  40210c:	ldr	x19, [sp, #16]
  402110:	ldp	x29, x30, [sp], #32
  402114:	ret
  402118:	b	4020a8 <ferror@plt+0xa8>
  40211c:	sub	sp, sp, #0x150
  402120:	mov	w8, #0x6365                	// #25445
  402124:	stp	x29, x30, [sp, #240]
  402128:	add	x29, sp, #0xf0
  40212c:	movk	w8, #0x6f68, lsl #16
  402130:	stp	x28, x27, [sp, #256]
  402134:	stp	x26, x25, [sp, #272]
  402138:	stp	x24, x23, [sp, #288]
  40213c:	stp	x22, x21, [sp, #304]
  402140:	stp	x20, x19, [sp, #320]
  402144:	sturb	wzr, [x29, #-16]
  402148:	stur	w8, [x29, #-20]
  40214c:	ldr	x8, [x1]
  402150:	mov	x27, x1
  402154:	mov	w19, w0
  402158:	cbz	x8, 402164 <ferror@plt+0x164>
  40215c:	mov	x0, x8
  402160:	b	40216c <ferror@plt+0x16c>
  402164:	adrp	x0, 40a000 <ferror@plt+0x8000>
  402168:	add	x0, x0, #0x44d
  40216c:	bl	406db4 <ferror@plt+0x4db4>
  402170:	bl	4054d0 <ferror@plt+0x34d0>
  402174:	bl	401c50 <getpid@plt>
  402178:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40217c:	add	x8, x8, #0x364
  402180:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402184:	str	w0, [x8]
  402188:	add	x1, x1, #0xa7
  40218c:	mov	w0, #0x6                   	// #6
  402190:	str	wzr, [x8, #4]
  402194:	bl	401ff0 <setlocale@plt>
  402198:	adrp	x21, 40b000 <ferror@plt+0x9000>
  40219c:	add	x21, x21, #0xfaf
  4021a0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4021a4:	add	x1, x1, #0x453
  4021a8:	mov	x0, x21
  4021ac:	bl	401cd0 <bindtextdomain@plt>
  4021b0:	mov	x0, x21
  4021b4:	bl	401df0 <textdomain@plt>
  4021b8:	adrp	x0, 405000 <ferror@plt+0x3000>
  4021bc:	add	x0, x0, #0xed4
  4021c0:	bl	409fe8 <ferror@plt+0x7fe8>
  4021c4:	cbnz	w0, 402d08 <ferror@plt+0xd08>
  4021c8:	adrp	x0, 403000 <ferror@plt+0x1000>
  4021cc:	add	x0, x0, #0x574
  4021d0:	bl	409fe8 <ferror@plt+0x7fe8>
  4021d4:	cbnz	w0, 402d08 <ferror@plt+0xd08>
  4021d8:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4021dc:	add	x21, x21, #0x410
  4021e0:	mov	w1, #0x800                 	// #2048
  4021e4:	mov	x0, x21
  4021e8:	bl	4051c4 <ferror@plt+0x31c4>
  4021ec:	sub	w8, w0, #0x1
  4021f0:	cmp	w8, #0x2
  4021f4:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4021f8:	mov	w20, w0
  4021fc:	str	w0, [sp, #16]
  402200:	b.cs	402210 <ferror@plt+0x210>  // b.hs, b.nlast
  402204:	adrp	x8, 403000 <ferror@plt+0x1000>
  402208:	add	x8, x8, #0x608
  40220c:	b	40225c <ferror@plt+0x25c>
  402210:	mov	w0, wzr
  402214:	bl	401f30 <sysconf@plt>
  402218:	cmp	x0, #0x1
  40221c:	b.lt	4027e8 <ferror@plt+0x7e8>  // b.tstop
  402220:	subs	x8, x0, #0x800
  402224:	b.le	402e58 <ferror@plt+0xe58>
  402228:	ldr	x9, [x22, #1064]
  40222c:	cmp	x9, x8
  402230:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  402234:	str	x8, [x22, #1064]
  402238:	cmp	x8, #0x7ff
  40223c:	b.ls	4027f4 <ferror@plt+0x7f4>  // b.plast
  402240:	adrp	x8, 403000 <ferror@plt+0x1000>
  402244:	add	x8, x8, #0x634
  402248:	mov	x0, x21
  40224c:	str	x8, [x21, #64]
  402250:	bl	4052d8 <ferror@plt+0x32d8>
  402254:	adrp	x8, 403000 <ferror@plt+0x1000>
  402258:	add	x8, x8, #0x570
  40225c:	adrp	x9, 402000 <ferror@plt>
  402260:	add	x9, x9, #0xee0
  402264:	str	x9, [sp, #48]
  402268:	adrp	x9, 40c000 <ferror@plt+0xa000>
  40226c:	add	x9, x9, #0x288
  402270:	adrp	x24, 40a000 <ferror@plt+0x8000>
  402274:	adrp	x23, 40a000 <ferror@plt+0x8000>
  402278:	adrp	x21, 40a000 <ferror@plt+0x8000>
  40227c:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402280:	stp	x8, x9, [sp, #24]
  402284:	mov	w8, wzr
  402288:	mov	w26, #0x1                   	// #1
  40228c:	add	x24, x24, #0x4dd
  402290:	add	x23, x23, #0x1e8
  402294:	add	x21, x21, #0x20
  402298:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  40229c:	add	x25, x25, #0x440
  4022a0:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  4022a4:	mov	w9, #0x1                   	// #1
  4022a8:	str	w9, [sp, #20]
  4022ac:	sub	x4, x29, #0xc
  4022b0:	mov	w0, w19
  4022b4:	mov	x1, x27
  4022b8:	mov	x2, x24
  4022bc:	mov	x3, x23
  4022c0:	mov	w28, w8
  4022c4:	bl	401e00 <getopt_long@plt>
  4022c8:	sub	w8, w0, #0x30
  4022cc:	cmp	w8, #0xd0
  4022d0:	b.hi	40265c <ferror@plt+0x65c>  // b.pmore
  4022d4:	adr	x9, 4022ac <ferror@plt+0x2ac>
  4022d8:	ldrh	w10, [x21, x8, lsl #1]
  4022dc:	add	x9, x9, x10, lsl #2
  4022e0:	mov	w8, #0x1                   	// #1
  4022e4:	br	x9
  4022e8:	ldr	x8, [x22, #800]
  4022ec:	cbz	x8, 40232c <ferror@plt+0x32c>
  4022f0:	ldrb	w9, [x8]
  4022f4:	cbz	w9, 40232c <ferror@plt+0x32c>
  4022f8:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4022fc:	str	x8, [x9, #888]
  402300:	mov	w8, w28
  402304:	b	4022ac <ferror@plt+0x2ac>
  402308:	ldr	x8, [x22, #800]
  40230c:	adrp	x9, 40a000 <ferror@plt+0x8000>
  402310:	add	x9, x9, #0x4fe
  402314:	stp	xzr, xzr, [x25, #24]
  402318:	cmp	x8, #0x0
  40231c:	csel	x8, x9, x8, eq  // eq = none
  402320:	str	x8, [x25]
  402324:	mov	w8, w28
  402328:	b	4022ac <ferror@plt+0x2ac>
  40232c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402330:	str	xzr, [x8, #888]
  402334:	mov	w8, w28
  402338:	b	4022ac <ferror@plt+0x2ac>
  40233c:	strb	w26, [x20, #857]
  402340:	mov	w8, w28
  402344:	b	4022ac <ferror@plt+0x2ac>
  402348:	str	wzr, [sp, #20]
  40234c:	mov	w8, w28
  402350:	b	4022ac <ferror@plt+0x2ac>
  402354:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402358:	str	w26, [x8, #1040]
  40235c:	mov	w8, w28
  402360:	b	4022ac <ferror@plt+0x2ac>
  402364:	ldr	x26, [x22, #800]
  402368:	mov	w1, #0x3d                  	// #61
  40236c:	mov	x0, x26
  402370:	bl	401e80 <strchr@plt>
  402374:	cbnz	x0, 402da8 <ferror@plt+0xda8>
  402378:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40237c:	mov	x0, x26
  402380:	str	x26, [x8, #896]
  402384:	bl	401ef0 <unsetenv@plt>
  402388:	mov	w8, w28
  40238c:	mov	w26, #0x1                   	// #1
  402390:	cbz	w0, 4022ac <ferror@plt+0x2ac>
  402394:	b	402dd8 <ferror@plt+0xdd8>
  402398:	ldr	x0, [x22, #800]
  40239c:	cbz	x0, 4025c4 <ferror@plt+0x5c4>
  4023a0:	mov	w1, #0x6c                  	// #108
  4023a4:	b	4023b0 <ferror@plt+0x3b0>
  4023a8:	ldr	x0, [x22, #800]
  4023ac:	mov	w1, #0x4c                  	// #76
  4023b0:	mov	w2, #0x1                   	// #1
  4023b4:	mov	x3, #0xffffffffffffffff    	// #-1
  4023b8:	mov	w4, #0x1                   	// #1
  4023bc:	bl	404210 <ferror@plt+0x2210>
  4023c0:	stp	x0, xzr, [x25, #24]
  4023c4:	str	xzr, [x25]
  4023c8:	mov	w8, w28
  4023cc:	b	4022ac <ferror@plt+0x2ac>
  4023d0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023d4:	strb	w26, [x8, #858]
  4023d8:	mov	w8, w28
  4023dc:	b	4022ac <ferror@plt+0x2ac>
  4023e0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023e4:	strb	wzr, [x8, #856]
  4023e8:	adrp	x8, 403000 <ferror@plt+0x1000>
  4023ec:	add	x8, x8, #0xdb0
  4023f0:	str	x8, [sp, #48]
  4023f4:	mov	w8, w28
  4023f8:	b	4022ac <ferror@plt+0x2ac>
  4023fc:	ldr	x8, [sp, #24]
  402400:	blr	x8
  402404:	adrp	x26, 41d000 <ferror@plt+0x1b000>
  402408:	ldr	x0, [x22, #800]
  40240c:	ldr	x3, [x26, #1048]
  402410:	mov	w1, #0x73                  	// #115
  402414:	mov	w2, #0x1                   	// #1
  402418:	mov	w4, wzr
  40241c:	bl	404210 <ferror@plt+0x2210>
  402420:	ldr	x8, [x26, #1048]
  402424:	mov	x9, x26
  402428:	mov	x26, x0
  40242c:	cmp	x0, x8
  402430:	b.ls	402488 <ferror@plt+0x488>  // b.plast
  402434:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402438:	mov	w2, #0x5                   	// #5
  40243c:	mov	x0, xzr
  402440:	add	x1, x1, #0x501
  402444:	mov	x25, x24
  402448:	mov	x24, x23
  40244c:	mov	x23, x21
  402450:	mov	x21, x9
  402454:	bl	401f40 <dcgettext@plt>
  402458:	ldr	x4, [x21, #1048]
  40245c:	mov	x2, x0
  402460:	mov	w0, wzr
  402464:	mov	w1, wzr
  402468:	mov	x3, x26
  40246c:	bl	401b60 <error@plt>
  402470:	ldr	x26, [x21, #1048]
  402474:	mov	x21, x23
  402478:	mov	x23, x24
  40247c:	mov	x24, x25
  402480:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402484:	add	x25, x25, #0x440
  402488:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40248c:	str	x26, [x8, #1064]
  402490:	mov	w8, w28
  402494:	mov	w26, #0x1                   	// #1
  402498:	b	4022ac <ferror@plt+0x2ac>
  40249c:	ldr	x26, [x22, #800]
  4024a0:	str	x19, [sp, #40]
  4024a4:	mov	x20, x27
  4024a8:	mov	x0, x26
  4024ac:	bl	401b30 <strlen@plt>
  4024b0:	ldrb	w8, [x26]
  4024b4:	cmp	x0, #0x1
  4024b8:	b.ne	402574 <ferror@plt+0x574>  // b.any
  4024bc:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4024c0:	ldr	x19, [sp, #40]
  4024c4:	strb	w8, [x9, #856]
  4024c8:	adrp	x8, 403000 <ferror@plt+0x1000>
  4024cc:	add	x8, x8, #0xdb0
  4024d0:	str	x8, [sp, #48]
  4024d4:	mov	w8, w28
  4024d8:	mov	x27, x20
  4024dc:	mov	w26, #0x1                   	// #1
  4024e0:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  4024e4:	b	4022ac <ferror@plt+0x2ac>
  4024e8:	ldr	x0, [x22, #800]
  4024ec:	mov	w1, #0x50                  	// #80
  4024f0:	mov	w3, #0x7fffffff            	// #2147483647
  4024f4:	mov	w4, #0x1                   	// #1
  4024f8:	mov	x2, xzr
  4024fc:	bl	404210 <ferror@plt+0x2210>
  402500:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402504:	str	w0, [x8, #672]
  402508:	mov	w8, w28
  40250c:	b	4022ac <ferror@plt+0x2ac>
  402510:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402514:	add	x8, x8, #0x359
  402518:	strb	w26, [x8, #2]
  40251c:	strb	w26, [x8]
  402520:	mov	w8, w28
  402524:	b	4022ac <ferror@plt+0x2ac>
  402528:	ldr	x0, [x22, #800]
  40252c:	mov	w1, #0x6e                  	// #110
  402530:	mov	w2, #0x1                   	// #1
  402534:	mov	x3, #0xffffffffffffffff    	// #-1
  402538:	mov	w4, #0x1                   	// #1
  40253c:	bl	404210 <ferror@plt+0x2210>
  402540:	cmp	x0, #0x1
  402544:	stp	xzr, x0, [x25, #24]
  402548:	b.ne	4025b4 <ferror@plt+0x5b4>  // b.any
  40254c:	ldr	x8, [x25]
  402550:	cbz	x8, 4025b4 <ferror@plt+0x5b4>
  402554:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402558:	str	xzr, [x8, #1120]
  40255c:	mov	w8, w28
  402560:	b	4022ac <ferror@plt+0x2ac>
  402564:	ldr	x8, [x22, #800]
  402568:	str	x8, [sp, #32]
  40256c:	mov	w8, w28
  402570:	b	4022ac <ferror@plt+0x2ac>
  402574:	cmp	w8, #0x5c
  402578:	b.ne	402d34 <ferror@plt+0xd34>  // b.any
  40257c:	mov	x27, x26
  402580:	ldrb	w19, [x27, #1]!
  402584:	sub	w8, w19, #0x5c
  402588:	cmp	w8, #0x1a
  40258c:	b.hi	4025cc <ferror@plt+0x5cc>  // b.pmore
  402590:	adrp	x11, 40a000 <ferror@plt+0x8000>
  402594:	add	x11, x11, #0x1c2
  402598:	adr	x9, 4024bc <ferror@plt+0x4bc>
  40259c:	ldrb	w10, [x11, x8]
  4025a0:	add	x9, x9, x10, lsl #2
  4025a4:	mov	w8, #0x7                   	// #7
  4025a8:	br	x9
  4025ac:	mov	w8, #0x5c                  	// #92
  4025b0:	b	4024bc <ferror@plt+0x4bc>
  4025b4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4025b8:	str	xzr, [x8, #1088]
  4025bc:	mov	w8, w28
  4025c0:	b	4022ac <ferror@plt+0x2ac>
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	b	4023c0 <ferror@plt+0x3c0>
  4025cc:	cmp	w19, #0x78
  4025d0:	b.ne	402610 <ferror@plt+0x610>  // b.any
  4025d4:	add	x27, x26, #0x2
  4025d8:	mov	w19, #0x10                  	// #16
  4025dc:	b	402624 <ferror@plt+0x624>
  4025e0:	mov	w8, #0xd                   	// #13
  4025e4:	b	4024bc <ferror@plt+0x4bc>
  4025e8:	mov	w8, #0x9                   	// #9
  4025ec:	b	4024bc <ferror@plt+0x4bc>
  4025f0:	mov	w8, #0xb                   	// #11
  4025f4:	b	4024bc <ferror@plt+0x4bc>
  4025f8:	mov	w8, #0x8                   	// #8
  4025fc:	b	4024bc <ferror@plt+0x4bc>
  402600:	mov	w8, #0xc                   	// #12
  402604:	b	4024bc <ferror@plt+0x4bc>
  402608:	mov	w8, #0xa                   	// #10
  40260c:	b	4024bc <ferror@plt+0x4bc>
  402610:	bl	401e30 <__ctype_b_loc@plt>
  402614:	ldr	x8, [x0]
  402618:	ldrh	w8, [x8, x19, lsl #1]
  40261c:	tbz	w8, #11, 402d40 <ferror@plt+0xd40>
  402620:	mov	w19, #0x8                   	// #8
  402624:	bl	401fb0 <__errno_location@plt>
  402628:	str	wzr, [x0]
  40262c:	add	x1, sp, #0x38
  402630:	mov	x0, x27
  402634:	mov	w2, w19
  402638:	str	xzr, [sp, #56]
  40263c:	bl	401b20 <strtoul@plt>
  402640:	cmp	x0, #0x100
  402644:	b.cs	402d68 <ferror@plt+0xd68>  // b.hs, b.nlast
  402648:	ldr	x27, [sp, #56]
  40264c:	ldrb	w9, [x27]
  402650:	cbnz	w9, 402d7c <ferror@plt+0xd7c>
  402654:	mov	x8, x0
  402658:	b	4024bc <ferror@plt+0x4bc>
  40265c:	cmn	w0, #0x1
  402660:	b.ne	402cf8 <ferror@plt+0xcf8>  // b.any
  402664:	ldr	x8, [sp, #48]
  402668:	adrp	x9, 403000 <ferror@plt+0x1000>
  40266c:	add	x9, x9, #0xdb0
  402670:	cmp	x8, x9
  402674:	b.ne	4026a8 <ferror@plt+0x6a8>  // b.any
  402678:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40267c:	ldr	x8, [x8, #888]
  402680:	cbz	x8, 4026a8 <ferror@plt+0x6a8>
  402684:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402688:	add	x1, x1, #0x5a3
  40268c:	mov	w2, #0x5                   	// #5
  402690:	mov	x0, xzr
  402694:	bl	401f40 <dcgettext@plt>
  402698:	mov	x2, x0
  40269c:	mov	w0, wzr
  4026a0:	mov	w1, wzr
  4026a4:	bl	401b60 <error@plt>
  4026a8:	ldr	x8, [sp, #24]
  4026ac:	blr	x8
  4026b0:	ldr	x21, [sp, #32]
  4026b4:	ldr	w8, [sp, #16]
  4026b8:	cbnz	w8, 402e38 <ferror@plt+0xe38>
  4026bc:	add	x9, sp, #0x38
  4026c0:	adrp	x8, 404000 <ferror@plt+0x2000>
  4026c4:	add	x22, x9, #0x8
  4026c8:	add	x8, x8, #0x35c
  4026cc:	mov	x0, x22
  4026d0:	str	x8, [sp, #56]
  4026d4:	bl	401cb0 <sigemptyset@plt>
  4026d8:	add	x1, sp, #0x38
  4026dc:	mov	w0, #0xa                   	// #10
  4026e0:	mov	x2, xzr
  4026e4:	str	wzr, [sp, #192]
  4026e8:	bl	401d80 <sigaction@plt>
  4026ec:	cbz	w0, 40271c <ferror@plt+0x71c>
  4026f0:	bl	401fb0 <__errno_location@plt>
  4026f4:	ldr	w23, [x0]
  4026f8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4026fc:	add	x1, x1, #0x5f5
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x0, xzr
  402708:	bl	401f40 <dcgettext@plt>
  40270c:	mov	x2, x0
  402710:	mov	w0, wzr
  402714:	mov	w1, w23
  402718:	bl	401b60 <error@plt>
  40271c:	adrp	x8, 404000 <ferror@plt+0x2000>
  402720:	add	x8, x8, #0x38c
  402724:	mov	x0, x22
  402728:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  40272c:	str	x8, [sp, #56]
  402730:	bl	401cb0 <sigemptyset@plt>
  402734:	add	x1, sp, #0x38
  402738:	mov	w0, #0xc                   	// #12
  40273c:	mov	x2, xzr
  402740:	str	wzr, [sp, #192]
  402744:	bl	401d80 <sigaction@plt>
  402748:	cbz	w0, 402778 <ferror@plt+0x778>
  40274c:	bl	401fb0 <__errno_location@plt>
  402750:	ldr	w22, [x0]
  402754:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402758:	add	x1, x1, #0x617
  40275c:	mov	w2, #0x5                   	// #5
  402760:	mov	x0, xzr
  402764:	bl	401f40 <dcgettext@plt>
  402768:	mov	x2, x0
  40276c:	mov	w0, wzr
  402770:	mov	w1, w22
  402774:	bl	401b60 <error@plt>
  402778:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40277c:	add	x1, x1, #0x288
  402780:	mov	x0, x21
  402784:	bl	401e20 <strcmp@plt>
  402788:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  40278c:	cbz	w0, 402814 <ferror@plt+0x814>
  402790:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402794:	mov	w9, #0x1                   	// #1
  402798:	mov	x0, x21
  40279c:	mov	w1, wzr
  4027a0:	strb	w9, [x8, #860]
  4027a4:	bl	405768 <ferror@plt+0x3768>
  4027a8:	tbnz	w0, #31, 402e78 <ferror@plt+0xe78>
  4027ac:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4027b0:	add	x1, x1, #0x97c
  4027b4:	mov	w22, w0
  4027b8:	bl	401d00 <fdopen@plt>
  4027bc:	cbz	x0, 402e84 <ferror@plt+0xe84>
  4027c0:	str	x0, [x20, #904]
  4027c4:	ldr	x8, [x25]
  4027c8:	mov	x20, x19
  4027cc:	cbz	x8, 40282c <ferror@plt+0x82c>
  4027d0:	b	40284c <ferror@plt+0x84c>
  4027d4:	adrp	x0, 40a000 <ferror@plt+0x8000>
  4027d8:	add	x0, x0, #0x44d
  4027dc:	bl	405ac0 <ferror@plt+0x3ac0>
  4027e0:	mov	w0, wzr
  4027e4:	b	402b58 <ferror@plt+0xb58>
  4027e8:	ldr	x8, [x22, #1064]
  4027ec:	cmp	x8, #0x7ff
  4027f0:	b.hi	402240 <ferror@plt+0x240>  // b.pmore
  4027f4:	adrp	x0, 40a000 <ferror@plt+0x8000>
  4027f8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4027fc:	adrp	x3, 40a000 <ferror@plt+0x8000>
  402800:	add	x0, x0, #0x4c2
  402804:	add	x1, x1, #0x4a3
  402808:	add	x3, x3, #0x4ab
  40280c:	mov	w2, #0x1f5                 	// #501
  402810:	bl	401fa0 <__assert_fail@plt>
  402814:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402818:	ldr	x8, [x8, #824]
  40281c:	str	x8, [x20, #904]
  402820:	ldr	x8, [x25]
  402824:	mov	x20, x19
  402828:	cbnz	x8, 40284c <ferror@plt+0x84c>
  40282c:	ldr	x8, [x25, #24]
  402830:	cbnz	x8, 40284c <ferror@plt+0x84c>
  402834:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402838:	ldr	w8, [x25, #808]
  40283c:	cmp	w8, w20
  402840:	b.eq	402864 <ferror@plt+0x864>  // b.none
  402844:	cbz	w28, 40287c <ferror@plt+0x87c>
  402848:	b	402b78 <ferror@plt+0xb78>
  40284c:	mov	w8, #0x1                   	// #1
  402850:	str	w8, [x23, #1040]
  402854:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402858:	ldr	w8, [x25, #808]
  40285c:	cmp	w8, w20
  402860:	b.ne	402844 <ferror@plt+0x844>  // b.any
  402864:	sub	x27, x29, #0x20
  402868:	sub	x8, x29, #0x14
  40286c:	mov	w20, #0x1                   	// #1
  402870:	str	wzr, [x25, #808]
  402874:	stur	x8, [x29, #-32]
  402878:	cbnz	w28, 402b78 <ferror@plt+0xb78>
  40287c:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  402880:	add	x28, x28, #0x390
  402884:	ldr	x8, [x28, #152]
  402888:	add	x0, x8, #0x1
  40288c:	bl	40912c <ferror@plt+0x712c>
  402890:	ldr	x8, [x28, #152]
  402894:	str	x0, [x28]
  402898:	add	x0, x8, #0x1
  40289c:	bl	40912c <ferror@plt+0x712c>
  4028a0:	str	x0, [x28, #72]
  4028a4:	mov	w0, #0x11                  	// #17
  4028a8:	mov	x1, xzr
  4028ac:	bl	401c30 <signal@plt>
  4028b0:	ldr	x8, [x28, #176]
  4028b4:	cbz	x8, 402a40 <ferror@plt+0xa40>
  4028b8:	sbfiz	x0, x20, #3, #32
  4028bc:	bl	40912c <ferror@plt+0x712c>
  4028c0:	ldrsw	x8, [x25, #808]
  4028c4:	mov	x21, x0
  4028c8:	str	x20, [sp, #40]
  4028cc:	cmp	w8, w20
  4028d0:	b.ge	402900 <ferror@plt+0x900>  // b.tcont
  4028d4:	ldr	x9, [sp, #40]
  4028d8:	lsl	x10, x8, #3
  4028dc:	add	x19, x27, x10
  4028e0:	add	x20, x21, x10
  4028e4:	sxtw	x9, w9
  4028e8:	sub	x22, x9, x8
  4028ec:	ldr	x0, [x19], #8
  4028f0:	bl	401b30 <strlen@plt>
  4028f4:	subs	x22, x22, #0x1
  4028f8:	str	x0, [x20], #8
  4028fc:	b.ne	4028ec <ferror@plt+0x8ec>  // b.any
  402900:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402904:	add	x19, x19, #0x438
  402908:	ldr	x0, [x19, #8]
  40290c:	bl	401b30 <strlen@plt>
  402910:	ldr	x8, [sp, #48]
  402914:	str	x0, [x19]
  402918:	blr	x8
  40291c:	cmn	w0, #0x1
  402920:	b.eq	402b44 <ferror@plt+0xb44>  // b.none
  402924:	ldr	x8, [sp, #40]
  402928:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  40292c:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  402930:	mov	w23, w0
  402934:	sub	w8, w8, #0x2
  402938:	add	x20, x20, #0x35d
  40293c:	adrp	x26, 41d000 <ferror@plt+0x1b000>
  402940:	add	x22, x22, #0x3c0
  402944:	str	w8, [sp, #32]
  402948:	b	40296c <ferror@plt+0x96c>
  40294c:	add	x0, x22, #0x50
  402950:	mov	x1, x22
  402954:	bl	404d30 <ferror@plt+0x2d30>
  402958:	ldr	x8, [sp, #48]
  40295c:	blr	x8
  402960:	mov	w23, w0
  402964:	cmn	w0, #0x1
  402968:	b.eq	402b44 <ferror@plt+0xb44>  // b.none
  40296c:	add	x24, x20, #0xb3
  402970:	add	x25, x20, #0x63
  402974:	mov	x0, x24
  402978:	mov	x1, x25
  40297c:	bl	405124 <ferror@plt+0x3124>
  402980:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402984:	ldrsw	x8, [x19, #808]
  402988:	ldrb	w9, [x20]
  40298c:	stur	xzr, [x20, #131]
  402990:	mov	x0, x24
  402994:	lsl	x8, x8, #3
  402998:	ldr	x10, [x21, x8]
  40299c:	ldr	x2, [x27, x8]
  4029a0:	mvn	w8, w9
  4029a4:	and	w6, w8, #0x1
  4029a8:	add	x3, x10, #0x1
  4029ac:	mov	x1, x25
  4029b0:	mov	x4, xzr
  4029b4:	mov	x5, xzr
  4029b8:	bl	404ab8 <ferror@plt+0x2ab8>
  4029bc:	ldr	w8, [x19, #808]
  4029c0:	ldr	x10, [sp, #40]
  4029c4:	add	w9, w8, #0x1
  4029c8:	cmp	w9, w10
  4029cc:	mov	w10, #0x1                   	// #1
  4029d0:	strb	w10, [x20]
  4029d4:	b.ge	40294c <ferror@plt+0x94c>  // b.tcont
  4029d8:	ldr	w11, [sp, #32]
  4029dc:	sxtw	x10, w23
  4029e0:	sbfiz	x9, x9, #3, #32
  4029e4:	sub	x23, x10, #0x1
  4029e8:	sub	w24, w11, w8
  4029ec:	add	x25, x27, x9
  4029f0:	add	x19, x21, x9
  4029f4:	mov	w8, #0x1                   	// #1
  4029f8:	mov	x1, x28
  4029fc:	ldr	x2, [x25]
  402a00:	ldr	x3, [x19]
  402a04:	ldr	x6, [x1], #48
  402a08:	mvn	w8, w8
  402a0c:	and	w8, w8, #0x1
  402a10:	add	x0, x28, #0x80
  402a14:	mov	x4, xzr
  402a18:	mov	x5, xzr
  402a1c:	mov	x7, x23
  402a20:	str	w8, [sp]
  402a24:	bl	4048c0 <ferror@plt+0x28c0>
  402a28:	cbz	w24, 40294c <ferror@plt+0x94c>
  402a2c:	ldrb	w8, [x26, #861]
  402a30:	add	x25, x25, #0x8
  402a34:	add	x19, x19, #0x8
  402a38:	sub	w24, w24, #0x1
  402a3c:	b	4029f8 <ferror@plt+0x9f8>
  402a40:	ldr	w8, [x25, #808]
  402a44:	cmp	w8, w20
  402a48:	b.ge	402a9c <ferror@plt+0xa9c>  // b.tcont
  402a4c:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402a50:	add	x19, x19, #0x35d
  402a54:	ldr	x21, [x27, w8, sxtw #3]
  402a58:	mov	x0, x21
  402a5c:	bl	401b30 <strlen@plt>
  402a60:	ldrb	w8, [x19]
  402a64:	add	x3, x0, #0x1
  402a68:	add	x0, x19, #0xb3
  402a6c:	add	x1, x19, #0x63
  402a70:	mvn	w8, w8
  402a74:	and	w6, w8, #0x1
  402a78:	mov	x2, x21
  402a7c:	mov	x4, xzr
  402a80:	mov	x5, xzr
  402a84:	bl	404ab8 <ferror@plt+0x2ab8>
  402a88:	ldr	w8, [x25, #808]
  402a8c:	add	w8, w8, #0x1
  402a90:	cmp	w8, w20
  402a94:	str	w8, [x25, #808]
  402a98:	b.lt	402a54 <ferror@plt+0xa54>  // b.tstop
  402a9c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402aa0:	add	x8, x8, #0x35d
  402aa4:	ldur	x9, [x8, #131]
  402aa8:	ldur	x10, [x8, #99]
  402aac:	mov	w11, #0x1                   	// #1
  402ab0:	strb	w11, [x8]
  402ab4:	stur	x9, [x8, #139]
  402ab8:	stur	x10, [x8, #235]
  402abc:	ldr	x8, [sp, #48]
  402ac0:	blr	x8
  402ac4:	cmn	w0, #0x1
  402ac8:	b.eq	402b10 <ferror@plt+0xb10>  // b.none
  402acc:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402ad0:	add	x19, x19, #0x398
  402ad4:	b	402ae8 <ferror@plt+0xae8>
  402ad8:	ldr	x8, [sp, #48]
  402adc:	blr	x8
  402ae0:	cmn	w0, #0x1
  402ae4:	b.eq	402b10 <ferror@plt+0xb10>  // b.none
  402ae8:	ldr	x8, [x19, #192]
  402aec:	ldr	x9, [x19]
  402af0:	sub	x8, x8, #0x1
  402af4:	cmp	x8, x9
  402af8:	b.cs	402ad8 <ferror@plt+0xad8>  // b.hs, b.nlast
  402afc:	add	x0, x19, #0x78
  402b00:	add	x1, x19, #0x28
  402b04:	bl	404d30 <ferror@plt+0x2d30>
  402b08:	str	xzr, [x19]
  402b0c:	b	402ad8 <ferror@plt+0xad8>
  402b10:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  402b14:	add	x1, x1, #0x3c0
  402b18:	ldr	x8, [x1]
  402b1c:	ldr	x9, [x1, #136]
  402b20:	cmp	x8, x9
  402b24:	b.ne	402b3c <ferror@plt+0xb3c>  // b.any
  402b28:	ldr	w8, [sp, #20]
  402b2c:	cbz	w8, 402b44 <ferror@plt+0xb44>
  402b30:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402b34:	ldrb	w8, [x8, #862]
  402b38:	tbnz	w8, #0, 402b44 <ferror@plt+0xb44>
  402b3c:	add	x0, x1, #0x50
  402b40:	bl	404d30 <ferror@plt+0x2d30>
  402b44:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402b48:	add	x8, x8, #0x368
  402b4c:	ldr	w9, [x8, #4]
  402b50:	str	w9, [x8]
  402b54:	ldr	w0, [x8, #4]
  402b58:	ldp	x20, x19, [sp, #320]
  402b5c:	ldp	x22, x21, [sp, #304]
  402b60:	ldp	x24, x23, [sp, #288]
  402b64:	ldp	x26, x25, [sp, #272]
  402b68:	ldp	x28, x27, [sp, #256]
  402b6c:	ldp	x29, x30, [sp, #240]
  402b70:	add	sp, sp, #0x150
  402b74:	ret
  402b78:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  402b7c:	ldr	x21, [x23, #792]
  402b80:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402b84:	add	x1, x1, #0x653
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	mov	x0, xzr
  402b90:	bl	401f40 <dcgettext@plt>
  402b94:	mov	x22, x0
  402b98:	bl	405164 <ferror@plt+0x3164>
  402b9c:	mov	x2, x0
  402ba0:	mov	x0, x21
  402ba4:	mov	x1, x22
  402ba8:	bl	401fe0 <fprintf@plt>
  402bac:	ldr	x21, [x23, #792]
  402bb0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402bb4:	add	x1, x1, #0x681
  402bb8:	mov	w2, #0x5                   	// #5
  402bbc:	mov	x0, xzr
  402bc0:	bl	401f40 <dcgettext@plt>
  402bc4:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402bc8:	add	x19, x19, #0x418
  402bcc:	ldr	x2, [x19]
  402bd0:	mov	x1, x0
  402bd4:	mov	x0, x21
  402bd8:	bl	401fe0 <fprintf@plt>
  402bdc:	ldr	x21, [x23, #792]
  402be0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402be4:	add	x1, x1, #0x6ba
  402be8:	mov	w2, #0x5                   	// #5
  402bec:	mov	x0, xzr
  402bf0:	bl	401f40 <dcgettext@plt>
  402bf4:	ldr	x2, [x19, #8]
  402bf8:	mov	x1, x0
  402bfc:	mov	x0, x21
  402c00:	bl	401fe0 <fprintf@plt>
  402c04:	ldr	x21, [x23, #792]
  402c08:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c0c:	add	x1, x1, #0x706
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	mov	x0, xzr
  402c18:	bl	401f40 <dcgettext@plt>
  402c1c:	mov	x24, x20
  402c20:	ldr	x20, [x19]
  402c24:	mov	x22, x0
  402c28:	bl	405164 <ferror@plt+0x3164>
  402c2c:	sub	x2, x20, x0
  402c30:	mov	x0, x21
  402c34:	mov	x1, x22
  402c38:	mov	x20, x24
  402c3c:	bl	401fe0 <fprintf@plt>
  402c40:	ldr	x21, [x23, #792]
  402c44:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c48:	add	x1, x1, #0x73c
  402c4c:	mov	w2, #0x5                   	// #5
  402c50:	mov	x0, xzr
  402c54:	bl	401f40 <dcgettext@plt>
  402c58:	ldr	x2, [x19, #16]
  402c5c:	mov	x1, x0
  402c60:	mov	x0, x21
  402c64:	bl	401fe0 <fprintf@plt>
  402c68:	ldr	x21, [x23, #792]
  402c6c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c70:	add	x1, x1, #0x76f
  402c74:	mov	w2, #0x5                   	// #5
  402c78:	mov	x0, xzr
  402c7c:	bl	401f40 <dcgettext@plt>
  402c80:	mov	x1, x0
  402c84:	mov	w2, #0x7fffffff            	// #2147483647
  402c88:	mov	x0, x21
  402c8c:	bl	401fe0 <fprintf@plt>
  402c90:	mov	w0, wzr
  402c94:	bl	401f20 <isatty@plt>
  402c98:	cbz	w0, 40287c <ferror@plt+0x87c>
  402c9c:	ldr	x21, [x23, #792]
  402ca0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402ca4:	add	x1, x1, #0x7aa
  402ca8:	mov	w2, #0x5                   	// #5
  402cac:	mov	x0, xzr
  402cb0:	bl	401f40 <dcgettext@plt>
  402cb4:	mov	x1, x0
  402cb8:	mov	x0, x21
  402cbc:	bl	401fe0 <fprintf@plt>
  402cc0:	ldr	w8, [sp, #20]
  402cc4:	cbz	w8, 40287c <ferror@plt+0x87c>
  402cc8:	ldr	x21, [x23, #792]
  402ccc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402cd0:	add	x1, x1, #0x857
  402cd4:	mov	w2, #0x5                   	// #5
  402cd8:	mov	x0, xzr
  402cdc:	bl	401f40 <dcgettext@plt>
  402ce0:	ldrsw	x8, [x25, #808]
  402ce4:	mov	x1, x0
  402ce8:	mov	x0, x21
  402cec:	ldr	x2, [x27, x8, lsl #3]
  402cf0:	bl	401fe0 <fprintf@plt>
  402cf4:	b	40287c <ferror@plt+0x87c>
  402cf8:	mov	w0, #0x1                   	// #1
  402cfc:	bl	403ef8 <ferror@plt+0x1ef8>
  402d00:	mov	w0, wzr
  402d04:	bl	403ef8 <ferror@plt+0x1ef8>
  402d08:	bl	401fb0 <__errno_location@plt>
  402d0c:	ldr	w19, [x0]
  402d10:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d14:	add	x1, x1, #0x465
  402d18:	mov	w2, #0x5                   	// #5
  402d1c:	mov	x0, xzr
  402d20:	bl	401f40 <dcgettext@plt>
  402d24:	mov	x2, x0
  402d28:	mov	w0, #0x1                   	// #1
  402d2c:	mov	w1, w19
  402d30:	bl	401b60 <error@plt>
  402d34:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d38:	add	x1, x1, #0x98b
  402d3c:	b	402d48 <ferror@plt+0xd48>
  402d40:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d44:	add	x1, x1, #0xa0c
  402d48:	mov	w2, #0x5                   	// #5
  402d4c:	mov	x0, xzr
  402d50:	bl	401f40 <dcgettext@plt>
  402d54:	mov	x2, x0
  402d58:	mov	w0, #0x1                   	// #1
  402d5c:	mov	w1, wzr
  402d60:	mov	x3, x26
  402d64:	bl	401b60 <error@plt>
  402d68:	cmp	w19, #0x10
  402d6c:	b.ne	402e0c <ferror@plt+0xe0c>  // b.any
  402d70:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d74:	add	x1, x1, #0xa49
  402d78:	b	402e14 <ferror@plt+0xe14>
  402d7c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d80:	add	x1, x1, #0xb0f
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	mov	x0, xzr
  402d8c:	bl	401f40 <dcgettext@plt>
  402d90:	mov	x2, x0
  402d94:	mov	w0, #0x1                   	// #1
  402d98:	mov	w1, wzr
  402d9c:	mov	x3, x26
  402da0:	mov	x4, x27
  402da4:	bl	401b60 <error@plt>
  402da8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402dac:	add	x1, x1, #0x542
  402db0:	mov	w2, #0x5                   	// #5
  402db4:	mov	x0, xzr
  402db8:	bl	401f40 <dcgettext@plt>
  402dbc:	ldursw	x8, [x29, #-12]
  402dc0:	mov	x2, x0
  402dc4:	mov	w0, #0x1                   	// #1
  402dc8:	mov	w1, wzr
  402dcc:	lsl	x8, x8, #5
  402dd0:	ldr	x3, [x23, x8]
  402dd4:	bl	401b60 <error@plt>
  402dd8:	bl	401fb0 <__errno_location@plt>
  402ddc:	ldr	w19, [x0]
  402de0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402de4:	add	x1, x1, #0x57b
  402de8:	mov	w2, #0x5                   	// #5
  402dec:	mov	x0, xzr
  402df0:	bl	401f40 <dcgettext@plt>
  402df4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402df8:	ldr	x3, [x8, #896]
  402dfc:	mov	x2, x0
  402e00:	mov	w0, #0x1                   	// #1
  402e04:	mov	w1, w19
  402e08:	bl	401b60 <error@plt>
  402e0c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e10:	add	x1, x1, #0xaac
  402e14:	mov	w2, #0x5                   	// #5
  402e18:	mov	x0, xzr
  402e1c:	bl	401f40 <dcgettext@plt>
  402e20:	mov	x2, x0
  402e24:	mov	w0, #0x1                   	// #1
  402e28:	mov	w4, #0xff                  	// #255
  402e2c:	mov	w1, wzr
  402e30:	mov	x3, x26
  402e34:	bl	401b60 <error@plt>
  402e38:	adrp	x0, 40a000 <ferror@plt+0x8000>
  402e3c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e40:	adrp	x3, 40a000 <ferror@plt+0x8000>
  402e44:	add	x0, x0, #0x5de
  402e48:	add	x1, x1, #0x4a3
  402e4c:	add	x3, x3, #0x4ab
  402e50:	mov	w2, #0x2a5                 	// #677
  402e54:	bl	401fa0 <__assert_fail@plt>
  402e58:	adrp	x0, 40a000 <ferror@plt+0x8000>
  402e5c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e60:	adrp	x3, 40a000 <ferror@plt+0x8000>
  402e64:	add	x0, x0, #0x488
  402e68:	add	x1, x1, #0x4a3
  402e6c:	add	x3, x3, #0x4ab
  402e70:	mov	w2, #0x1d9                 	// #473
  402e74:	bl	401fa0 <__assert_fail@plt>
  402e78:	bl	401fb0 <__errno_location@plt>
  402e7c:	mov	x19, x0
  402e80:	b	402e9c <ferror@plt+0xe9c>
  402e84:	bl	401fb0 <__errno_location@plt>
  402e88:	ldr	w21, [x0]
  402e8c:	mov	x19, x0
  402e90:	mov	w0, w22
  402e94:	bl	401d70 <close@plt>
  402e98:	str	w21, [x19]
  402e9c:	str	xzr, [x20, #904]
  402ea0:	ldr	w19, [x19]
  402ea4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402ea8:	add	x1, x1, #0x639
  402eac:	mov	w2, #0x5                   	// #5
  402eb0:	mov	x0, xzr
  402eb4:	bl	401f40 <dcgettext@plt>
  402eb8:	ldr	x2, [sp, #32]
  402ebc:	mov	x20, x0
  402ec0:	mov	w1, #0x8                   	// #8
  402ec4:	mov	w0, wzr
  402ec8:	bl	4083e8 <ferror@plt+0x63e8>
  402ecc:	mov	x3, x0
  402ed0:	mov	w0, #0x1                   	// #1
  402ed4:	mov	w1, w19
  402ed8:	mov	x2, x20
  402edc:	bl	401b60 <error@plt>
  402ee0:	sub	sp, sp, #0x70
  402ee4:	stp	x22, x21, [sp, #80]
  402ee8:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  402eec:	add	x21, x21, #0x35f
  402ef0:	ldrb	w8, [x21]
  402ef4:	stp	x29, x30, [sp, #16]
  402ef8:	stp	x28, x27, [sp, #32]
  402efc:	stp	x26, x25, [sp, #48]
  402f00:	stp	x24, x23, [sp, #64]
  402f04:	stp	x20, x19, [sp, #96]
  402f08:	add	x29, sp, #0x10
  402f0c:	tbnz	w8, #0, 403334 <ferror@plt+0x1334>
  402f10:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  402f14:	ldr	x0, [x28, #904]
  402f18:	ldur	x24, [x21, #49]
  402f1c:	ldur	x19, [x21, #201]
  402f20:	ldur	x20, [x21, #137]
  402f24:	bl	401d50 <getc@plt>
  402f28:	cmn	w0, #0x1
  402f2c:	b.eq	403288 <ferror@plt+0x1288>  // b.none
  402f30:	mov	w10, wzr
  402f34:	add	x8, x24, x19
  402f38:	mvn	x9, x20
  402f3c:	mov	w26, wzr
  402f40:	mov	w20, wzr
  402f44:	mov	w25, #0xffffffff            	// #-1
  402f48:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402f4c:	mov	w10, #0x1                   	// #1
  402f50:	add	x8, x9, x8
  402f54:	mov	w22, #0x1                   	// #1
  402f58:	stur	w10, [x29, #-4]
  402f5c:	str	x8, [sp]
  402f60:	mov	w27, w25
  402f64:	mov	w25, w27
  402f68:	adrp	x27, 41d000 <ferror@plt+0x1b000>
  402f6c:	tbnz	w26, #0, 402f90 <ferror@plt+0xf90>
  402f70:	mov	w23, w20
  402f74:	b	402ff0 <ferror@plt+0xff0>
  402f78:	ldr	x0, [x28, #904]
  402f7c:	bl	401d50 <getc@plt>
  402f80:	cmn	w0, #0x1
  402f84:	mov	w22, #0x1                   	// #1
  402f88:	mov	w25, w27
  402f8c:	b.eq	40329c <ferror@plt+0x129c>  // b.none
  402f90:	cmp	w22, #0x1
  402f94:	mov	w27, w0
  402f98:	b.ne	403064 <ferror@plt+0x1064>  // b.any
  402f9c:	cmp	w27, #0x7f
  402fa0:	b.hi	4030d0 <ferror@plt+0x10d0>  // b.pmore
  402fa4:	bl	401e30 <__ctype_b_loc@plt>
  402fa8:	sub	w8, w27, #0xa
  402fac:	cmp	w8, #0x4
  402fb0:	b.cc	402f78 <ferror@plt+0xf78>  // b.lo, b.ul, b.last
  402fb4:	ldr	x8, [x0]
  402fb8:	ldrh	w8, [x8, w27, uxtw #1]
  402fbc:	tbnz	w8, #0, 402f78 <ferror@plt+0xf78>
  402fc0:	b	403090 <ferror@plt+0x1090>
  402fc4:	ldr	x8, [x19, #920]
  402fc8:	add	x8, x8, #0x1
  402fcc:	str	x8, [x19, #920]
  402fd0:	ldr	x20, [x27, #912]
  402fd4:	cmp	x24, x20
  402fd8:	b.ne	403388 <ferror@plt+0x1388>  // b.any
  402fdc:	ldr	x0, [x28, #904]
  402fe0:	bl	401d50 <getc@plt>
  402fe4:	cmn	w0, #0x1
  402fe8:	mov	w22, #0x1                   	// #1
  402fec:	b.eq	4032a4 <ferror@plt+0x12a4>  // b.none
  402ff0:	cmp	w22, #0x3
  402ff4:	mov	w20, w25
  402ff8:	mov	w25, w0
  402ffc:	b.hi	403134 <ferror@plt+0x1134>  // b.pmore
  403000:	adrp	x11, 40a000 <ferror@plt+0x8000>
  403004:	mov	w8, w22
  403008:	add	x11, x11, #0x1dd
  40300c:	adr	x9, 40301c <ferror@plt+0x101c>
  403010:	ldrb	w10, [x11, x8]
  403014:	add	x9, x9, x10, lsl #2
  403018:	br	x9
  40301c:	cmp	w25, #0x7f
  403020:	b.hi	4030fc <ferror@plt+0x10fc>  // b.pmore
  403024:	bl	401e30 <__ctype_b_loc@plt>
  403028:	sub	w8, w25, #0xa
  40302c:	cmp	w8, #0x4
  403030:	b.cc	402fdc <ferror@plt+0xfdc>  // b.lo, b.ul, b.last
  403034:	ldr	x8, [x0]
  403038:	ldrh	w8, [x8, w25, uxtw #1]
  40303c:	tbnz	w8, #0, 402fdc <ferror@plt+0xfdc>
  403040:	cmp	w25, #0xa
  403044:	b.ne	4030a4 <ferror@plt+0x10a4>  // b.any
  403048:	cmp	w20, #0x7f
  40304c:	b.hi	402fc4 <ferror@plt+0xfc4>  // b.pmore
  403050:	bl	401e30 <__ctype_b_loc@plt>
  403054:	ldr	x8, [x0]
  403058:	ldrh	w8, [x8, w20, uxtw #1]
  40305c:	tbz	w8, #0, 402fc4 <ferror@plt+0xfc4>
  403060:	b	402fd0 <ferror@plt+0xfd0>
  403064:	cbz	w22, 403090 <ferror@plt+0x1090>
  403068:	cmp	w22, #0x2
  40306c:	b.eq	4031a0 <ferror@plt+0x11a0>  // b.none
  403070:	cmp	w22, #0x3
  403074:	b.ne	40307c <ferror@plt+0x107c>  // b.any
  403078:	mov	w22, wzr
  40307c:	mov	w26, #0x1                   	// #1
  403080:	mov	w25, w27
  403084:	adrp	x27, 41d000 <ferror@plt+0x1b000>
  403088:	cbz	w25, 403140 <ferror@plt+0x1140>
  40308c:	b	40317c <ferror@plt+0x117c>
  403090:	cmp	w27, #0xa
  403094:	b.eq	40335c <ferror@plt+0x135c>  // b.none
  403098:	cmp	w27, #0x7f
  40309c:	b.ls	4030b4 <ferror@plt+0x10b4>  // b.plast
  4030a0:	b	4030d0 <ferror@plt+0x10d0>
  4030a4:	mov	w27, w25
  4030a8:	mov	w20, w23
  4030ac:	cmp	w27, #0x7f
  4030b0:	b.hi	4030d0 <ferror@plt+0x10d0>  // b.pmore
  4030b4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4030b8:	ldr	x8, [x8, #1088]
  4030bc:	cbnz	x8, 4030d0 <ferror@plt+0x10d0>
  4030c0:	bl	401e30 <__ctype_b_loc@plt>
  4030c4:	ldr	x8, [x0]
  4030c8:	ldrh	w8, [x8, w27, uxtw #1]
  4030cc:	tbnz	w8, #0, 4031d0 <ferror@plt+0x11d0>
  4030d0:	mov	w25, w27
  4030d4:	adrp	x27, 41d000 <ferror@plt+0x1b000>
  4030d8:	cmp	w25, #0x5c
  4030dc:	b.ne	403108 <ferror@plt+0x1108>  // b.any
  4030e0:	mov	w22, #0x3                   	// #3
  4030e4:	ldr	x0, [x28, #904]
  4030e8:	bl	401d50 <getc@plt>
  4030ec:	cmn	w0, #0x1
  4030f0:	mov	w26, #0x1                   	// #1
  4030f4:	b.ne	402f6c <ferror@plt+0xf6c>  // b.any
  4030f8:	b	40329c <ferror@plt+0x129c>
  4030fc:	mov	w20, w23
  403100:	cmp	w25, #0x5c
  403104:	b.eq	4030e0 <ferror@plt+0x10e0>  // b.none
  403108:	cmp	w25, #0x22
  40310c:	b.eq	403268 <ferror@plt+0x1268>  // b.none
  403110:	cmp	w25, #0x27
  403114:	b.eq	403268 <ferror@plt+0x1268>  // b.none
  403118:	mov	w22, wzr
  40311c:	mov	w26, #0x1                   	// #1
  403120:	cbz	w25, 403140 <ferror@plt+0x1140>
  403124:	b	40317c <ferror@plt+0x117c>
  403128:	mov	w20, w23
  40312c:	b	4031a8 <ferror@plt+0x11a8>
  403130:	mov	w22, wzr
  403134:	mov	w26, wzr
  403138:	mov	w20, w23
  40313c:	cbnz	w25, 40317c <ferror@plt+0x117c>
  403140:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403144:	ldrb	w8, [x8, #864]
  403148:	tbnz	w8, #0, 40317c <ferror@plt+0x117c>
  40314c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403150:	mov	w2, #0x5                   	// #5
  403154:	mov	x0, xzr
  403158:	add	x1, x1, #0xbd9
  40315c:	bl	401f40 <dcgettext@plt>
  403160:	mov	x2, x0
  403164:	mov	w0, wzr
  403168:	mov	w1, wzr
  40316c:	bl	401b60 <error@plt>
  403170:	mov	w8, #0x1                   	// #1
  403174:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  403178:	strb	w8, [x9, #864]
  40317c:	ldr	x8, [sp]
  403180:	cmp	x24, x8
  403184:	b.cs	403440 <ferror@plt+0x1440>  // b.hs, b.nlast
  403188:	strb	w25, [x24], #1
  40318c:	ldr	x0, [x28, #904]
  403190:	bl	401d50 <getc@plt>
  403194:	cmn	w0, #0x1
  403198:	b.ne	402f6c <ferror@plt+0xf6c>  // b.any
  40319c:	b	40329c <ferror@plt+0x129c>
  4031a0:	mov	w25, w27
  4031a4:	adrp	x27, 41d000 <ferror@plt+0x1b000>
  4031a8:	cmp	w25, #0xa
  4031ac:	b.eq	403468 <ferror@plt+0x1468>  // b.none
  4031b0:	cmp	w25, w20
  4031b4:	b.ne	4031c4 <ferror@plt+0x11c4>  // b.any
  4031b8:	mov	w22, wzr
  4031bc:	mov	w25, w20
  4031c0:	b	4030e4 <ferror@plt+0x10e4>
  4031c4:	mov	w22, #0x2                   	// #2
  4031c8:	cbz	w25, 403140 <ferror@plt+0x1140>
  4031cc:	b	40317c <ferror@plt+0x117c>
  4031d0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4031d4:	strb	wzr, [x24]
  4031d8:	add	x8, x8, #0x378
  4031dc:	mov	w23, w20
  4031e0:	ldr	x20, [x8, #24]
  4031e4:	ldr	x0, [x8]
  4031e8:	sub	x8, x24, x20
  4031ec:	add	x22, x8, #0x1
  4031f0:	cbz	x0, 403210 <ferror@plt+0x1210>
  4031f4:	ldrb	w8, [x0]
  4031f8:	ldrb	w9, [x20]
  4031fc:	cmp	w8, w9
  403200:	b.ne	403210 <ferror@plt+0x1210>  // b.any
  403204:	mov	x1, x20
  403208:	bl	401e20 <strcmp@plt>
  40320c:	cbz	w0, 403424 <ferror@plt+0x1424>
  403210:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  403214:	add	x25, x25, #0x35d
  403218:	ldrb	w8, [x25]
  40321c:	sxtw	x3, w22
  403220:	add	x0, x25, #0xb3
  403224:	add	x1, x25, #0x63
  403228:	mvn	w8, w8
  40322c:	and	w6, w8, #0x1
  403230:	mov	x2, x20
  403234:	mov	x4, xzr
  403238:	mov	x5, xzr
  40323c:	bl	404ab8 <ferror@plt+0x2ab8>
  403240:	ldur	x0, [x25, #43]
  403244:	ldur	x24, [x25, #51]
  403248:	bl	401d50 <getc@plt>
  40324c:	mov	w26, #0x1                   	// #1
  403250:	cmn	w0, #0x1
  403254:	mov	w22, #0x1                   	// #1
  403258:	mov	w20, w23
  40325c:	stur	wzr, [x29, #-4]
  403260:	b.ne	402f64 <ferror@plt+0xf64>  // b.any
  403264:	b	403418 <ferror@plt+0x1418>
  403268:	ldr	x0, [x28, #904]
  40326c:	bl	401d50 <getc@plt>
  403270:	mov	w26, #0x1                   	// #1
  403274:	cmn	w0, #0x1
  403278:	mov	w22, #0x2                   	// #2
  40327c:	mov	w20, w25
  403280:	b.ne	402f60 <ferror@plt+0xf60>  // b.any
  403284:	b	4032a8 <ferror@plt+0x12a8>
  403288:	mov	w8, #0x1                   	// #1
  40328c:	mov	w25, wzr
  403290:	stur	w8, [x29, #-4]
  403294:	mov	w22, #0x1                   	// #1
  403298:	b	4032a8 <ferror@plt+0x12a8>
  40329c:	mov	w25, w20
  4032a0:	b	4032a8 <ferror@plt+0x12a8>
  4032a4:	mov	w25, w23
  4032a8:	ldur	x20, [x21, #49]
  4032ac:	mov	w8, #0x1                   	// #1
  4032b0:	strb	w8, [x21]
  4032b4:	subs	x19, x24, x20
  4032b8:	b.eq	403334 <ferror@plt+0x1334>  // b.none
  4032bc:	cmp	w22, #0x2
  4032c0:	strb	wzr, [x24]
  4032c4:	b.eq	4034dc <ferror@plt+0x14dc>  // b.none
  4032c8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4032cc:	ldr	x0, [x8, #888]
  4032d0:	ldur	w9, [x29, #-4]
  4032d4:	cmp	x0, #0x0
  4032d8:	cset	w8, eq  // eq = none
  4032dc:	orn	w8, w8, w9
  4032e0:	tbnz	w8, #0, 403300 <ferror@plt+0x1300>
  4032e4:	ldrb	w8, [x0]
  4032e8:	ldrb	w9, [x20]
  4032ec:	cmp	w8, w9
  4032f0:	b.ne	403300 <ferror@plt+0x1300>  // b.any
  4032f4:	mov	x1, x20
  4032f8:	bl	401e20 <strcmp@plt>
  4032fc:	cbz	w0, 403334 <ferror@plt+0x1334>
  403300:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403304:	ldr	x8, [x8, #1088]
  403308:	add	x19, x19, #0x1
  40330c:	cbnz	x8, 403338 <ferror@plt+0x1338>
  403310:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403314:	add	x8, x8, #0x35d
  403318:	ldrb	w9, [x8]
  40331c:	sxtw	x3, w19
  403320:	add	x0, x8, #0xb3
  403324:	add	x1, x8, #0x63
  403328:	mvn	w9, w9
  40332c:	and	w6, w9, #0x1
  403330:	b	4033e8 <ferror@plt+0x13e8>
  403334:	mov	w19, #0xffffffff            	// #-1
  403338:	mov	w0, w19
  40333c:	ldp	x20, x19, [sp, #96]
  403340:	ldp	x22, x21, [sp, #80]
  403344:	ldp	x24, x23, [sp, #64]
  403348:	ldp	x26, x25, [sp, #48]
  40334c:	ldp	x28, x27, [sp, #32]
  403350:	ldp	x29, x30, [sp, #16]
  403354:	add	sp, sp, #0x70
  403358:	ret
  40335c:	cmp	w25, #0x7f
  403360:	b.hi	403374 <ferror@plt+0x1374>  // b.pmore
  403364:	bl	401e30 <__ctype_b_loc@plt>
  403368:	ldr	x8, [x0]
  40336c:	ldrh	w8, [x8, w25, uxtw #1]
  403370:	tbnz	w8, #0, 403380 <ferror@plt+0x1380>
  403374:	ldr	x8, [x19, #920]
  403378:	add	x8, x8, #0x1
  40337c:	str	x8, [x19, #920]
  403380:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403384:	ldr	x20, [x8, #912]
  403388:	strb	wzr, [x24]
  40338c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403390:	ldr	x0, [x8, #888]
  403394:	sub	x8, x24, x20
  403398:	add	x19, x8, #0x1
  40339c:	cbz	x0, 4033bc <ferror@plt+0x13bc>
  4033a0:	ldrb	w8, [x0]
  4033a4:	ldrb	w9, [x20]
  4033a8:	cmp	w8, w9
  4033ac:	b.ne	4033bc <ferror@plt+0x13bc>  // b.any
  4033b0:	mov	x1, x20
  4033b4:	bl	401e20 <strcmp@plt>
  4033b8:	cbz	w0, 4033fc <ferror@plt+0x13fc>
  4033bc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4033c0:	ldr	x8, [x8, #1088]
  4033c4:	cbnz	x8, 403338 <ferror@plt+0x1338>
  4033c8:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4033cc:	add	x9, x9, #0x35d
  4033d0:	ldrb	w8, [x9]
  4033d4:	sxtw	x3, w19
  4033d8:	add	x0, x9, #0xb3
  4033dc:	add	x1, x9, #0x63
  4033e0:	mvn	w8, w8
  4033e4:	and	w6, w8, #0x1
  4033e8:	mov	x2, x20
  4033ec:	mov	x4, xzr
  4033f0:	mov	x5, xzr
  4033f4:	bl	404ab8 <ferror@plt+0x2ab8>
  4033f8:	b	403338 <ferror@plt+0x1338>
  4033fc:	ldur	w10, [x29, #-4]
  403400:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403404:	mov	w9, #0x1                   	// #1
  403408:	strb	w9, [x8, #863]
  40340c:	tst	w10, #0x1
  403410:	csinv	w19, w19, wzr, eq  // eq = none
  403414:	b	403338 <ferror@plt+0x1338>
  403418:	mov	w25, w20
  40341c:	mov	w22, #0x1                   	// #1
  403420:	b	4032a8 <ferror@plt+0x12a8>
  403424:	ldur	w10, [x29, #-4]
  403428:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40342c:	mov	w9, #0x1                   	// #1
  403430:	strb	w9, [x8, #863]
  403434:	tst	w10, #0x1
  403438:	csinv	w19, w22, wzr, eq  // eq = none
  40343c:	b	403338 <ferror@plt+0x1338>
  403440:	bl	4043ac <ferror@plt+0x23ac>
  403444:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403448:	add	x1, x1, #0xc64
  40344c:	mov	w2, #0x5                   	// #5
  403450:	mov	x0, xzr
  403454:	bl	401f40 <dcgettext@plt>
  403458:	mov	x2, x0
  40345c:	mov	w0, #0x1                   	// #1
  403460:	mov	w1, wzr
  403464:	bl	401b60 <error@plt>
  403468:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40346c:	ldr	x8, [x8, #1088]
  403470:	cbnz	x8, 4034ac <ferror@plt+0x14ac>
  403474:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403478:	ldrb	w8, [x8, #861]
  40347c:	cmp	w8, #0x1
  403480:	b.ne	4034ac <ferror@plt+0x14ac>  // b.any
  403484:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  403488:	add	x1, x1, #0x3c0
  40348c:	ldr	x8, [x1]
  403490:	ldr	x9, [x1, #136]
  403494:	cmp	x8, x9
  403498:	b.eq	4034ac <ferror@plt+0x14ac>  // b.none
  40349c:	ldr	w8, [x1, #80]
  4034a0:	cbnz	w8, 4034ac <ferror@plt+0x14ac>
  4034a4:	add	x0, x1, #0x50
  4034a8:	bl	404d30 <ferror@plt+0x2d30>
  4034ac:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4034b0:	add	x1, x1, #0xb73
  4034b4:	mov	w2, #0x5                   	// #5
  4034b8:	mov	x0, xzr
  4034bc:	bl	401f40 <dcgettext@plt>
  4034c0:	adrp	x8, 40a000 <ferror@plt+0x8000>
  4034c4:	adrp	x9, 40a000 <ferror@plt+0x8000>
  4034c8:	mov	x19, x0
  4034cc:	add	x8, x8, #0xbd2
  4034d0:	add	x9, x9, #0xbcb
  4034d4:	cmp	w20, #0x22
  4034d8:	b	40354c <ferror@plt+0x154c>
  4034dc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4034e0:	ldr	x8, [x8, #1088]
  4034e4:	cbnz	x8, 403520 <ferror@plt+0x1520>
  4034e8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4034ec:	ldrb	w8, [x8, #861]
  4034f0:	cmp	w8, #0x1
  4034f4:	b.ne	403520 <ferror@plt+0x1520>  // b.any
  4034f8:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  4034fc:	add	x1, x1, #0x3c0
  403500:	ldr	x8, [x1]
  403504:	ldr	x9, [x1, #136]
  403508:	cmp	x8, x9
  40350c:	b.eq	403520 <ferror@plt+0x1520>  // b.none
  403510:	ldr	w8, [x1, #80]
  403514:	cbnz	w8, 403520 <ferror@plt+0x1520>
  403518:	add	x0, x1, #0x50
  40351c:	bl	404d30 <ferror@plt+0x2d30>
  403520:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403524:	add	x1, x1, #0xb73
  403528:	mov	w2, #0x5                   	// #5
  40352c:	mov	x0, xzr
  403530:	bl	401f40 <dcgettext@plt>
  403534:	adrp	x8, 40a000 <ferror@plt+0x8000>
  403538:	adrp	x9, 40a000 <ferror@plt+0x8000>
  40353c:	mov	x19, x0
  403540:	add	x8, x8, #0xbd2
  403544:	add	x9, x9, #0xbcb
  403548:	cmp	w25, #0x22
  40354c:	csel	x1, x9, x8, eq  // eq = none
  403550:	mov	w2, #0x5                   	// #5
  403554:	mov	x0, xzr
  403558:	bl	401f40 <dcgettext@plt>
  40355c:	mov	x3, x0
  403560:	mov	w0, #0x1                   	// #1
  403564:	mov	w1, wzr
  403568:	mov	x2, x19
  40356c:	bl	401b60 <error@plt>
  403570:	ret
  403574:	stp	x29, x30, [sp, #-32]!
  403578:	str	x19, [sp, #16]
  40357c:	mov	x29, sp
  403580:	bl	401c50 <getpid@plt>
  403584:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403588:	ldr	w8, [x8, #868]
  40358c:	cmp	w0, w8
  403590:	b.ne	4035dc <ferror@plt+0x15dc>  // b.any
  403594:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403598:	ldrb	w8, [x8, #866]
  40359c:	tbnz	w8, #0, 4035d0 <ferror@plt+0x15d0>
  4035a0:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4035a4:	add	x19, x19, #0x362
  4035a8:	mov	w8, #0x1                   	// #1
  4035ac:	mov	w0, #0x1                   	// #1
  4035b0:	mov	w1, wzr
  4035b4:	strb	w8, [x19]
  4035b8:	bl	4043f4 <ferror@plt+0x23f4>
  4035bc:	strb	wzr, [x19]
  4035c0:	ldur	w8, [x19, #6]
  4035c4:	ldur	w9, [x19, #10]
  4035c8:	cmp	w8, w9
  4035cc:	b.ne	4035fc <ferror@plt+0x15fc>  // b.any
  4035d0:	ldr	x19, [sp, #16]
  4035d4:	ldp	x29, x30, [sp], #32
  4035d8:	ret
  4035dc:	adrp	x0, 40a000 <ferror@plt+0x8000>
  4035e0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4035e4:	adrp	x3, 40a000 <ferror@plt+0x8000>
  4035e8:	add	x0, x0, #0xf4d
  4035ec:	add	x1, x1, #0x4a3
  4035f0:	add	x3, x3, #0xf61
  4035f4:	mov	w2, #0x616                 	// #1558
  4035f8:	bl	401fa0 <__assert_fail@plt>
  4035fc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403600:	ldr	w0, [x8, #876]
  403604:	bl	401b10 <_exit@plt>
  403608:	stp	x29, x30, [sp, #-16]!
  40360c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403610:	add	x1, x1, #0x8c7
  403614:	mov	w2, #0x5                   	// #5
  403618:	mov	x0, xzr
  40361c:	mov	x29, sp
  403620:	bl	401f40 <dcgettext@plt>
  403624:	mov	x2, x0
  403628:	mov	w0, #0x1                   	// #1
  40362c:	mov	w1, wzr
  403630:	bl	401b60 <error@plt>
  403634:	sub	sp, sp, #0x50
  403638:	stp	x29, x30, [sp, #32]
  40363c:	stp	x22, x21, [sp, #48]
  403640:	stp	x20, x19, [sp, #64]
  403644:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  403648:	ldr	w8, [x20, #672]
  40364c:	mov	x19, x3
  403650:	add	x29, sp, #0x20
  403654:	cbz	w8, 403688 <ferror@plt+0x1688>
  403658:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  40365c:	ldr	x8, [x21, #928]
  403660:	ldrsw	x9, [x20, #672]
  403664:	cmp	x8, x9
  403668:	b.cc	403688 <ferror@plt+0x1688>  // b.lo, b.ul, b.last
  40366c:	mov	w1, #0x1                   	// #1
  403670:	mov	w0, wzr
  403674:	bl	4043f4 <ferror@plt+0x23f4>
  403678:	ldr	x8, [x21, #928]
  40367c:	ldrsw	x9, [x20, #672]
  403680:	cmp	x8, x9
  403684:	b.cs	40366c <ferror@plt+0x166c>  // b.hs, b.nlast
  403688:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  40368c:	ldrb	w8, [x21, #859]
  403690:	cmp	w8, #0x1
  403694:	b.ne	4036b0 <ferror@plt+0x16b0>  // b.any
  403698:	mov	w0, #0x1                   	// #1
  40369c:	mov	w20, #0x1                   	// #1
  4036a0:	bl	4046f4 <ferror@plt+0x26f4>
  4036a4:	tbz	w0, #0, 403910 <ferror@plt+0x1910>
  4036a8:	ldrb	w8, [x21, #859]
  4036ac:	tbnz	w8, #0, 4036c8 <ferror@plt+0x16c8>
  4036b0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4036b4:	ldrb	w8, [x8, #857]
  4036b8:	cmp	w8, #0x1
  4036bc:	b.ne	4036c8 <ferror@plt+0x16c8>  // b.any
  4036c0:	mov	w0, wzr
  4036c4:	bl	4046f4 <ferror@plt+0x26f4>
  4036c8:	mov	w0, wzr
  4036cc:	mov	w1, wzr
  4036d0:	bl	4043f4 <ferror@plt+0x23f4>
  4036d4:	add	x0, sp, #0x4
  4036d8:	bl	401ba0 <pipe@plt>
  4036dc:	cbnz	w0, 403990 <ferror@plt+0x1990>
  4036e0:	ldr	w0, [sp, #8]
  4036e4:	mov	w1, #0x2                   	// #2
  4036e8:	mov	w2, #0x1                   	// #1
  4036ec:	bl	409808 <ferror@plt+0x7808>
  4036f0:	bl	401be0 <fork@plt>
  4036f4:	mov	w20, w0
  4036f8:	tbnz	w0, #31, 403770 <ferror@plt+0x1770>
  4036fc:	cbz	w20, 4039a4 <ferror@plt+0x19a4>
  403700:	cmn	w20, #0x1
  403704:	b.eq	4039e4 <ferror@plt+0x19e4>  // b.none
  403708:	ldr	w0, [sp, #8]
  40370c:	bl	401d70 <close@plt>
  403710:	ldr	w0, [sp, #4]
  403714:	add	x1, sp, #0xc
  403718:	mov	w2, #0x4                   	// #4
  40371c:	bl	4088fc <ferror@plt+0x68fc>
  403720:	cmp	x0, #0x4
  403724:	b.eq	4037fc <ferror@plt+0x17fc>  // b.none
  403728:	mov	x19, x0
  40372c:	cbz	x0, 4037c0 <ferror@plt+0x17c0>
  403730:	cmn	x19, #0x1
  403734:	b.ne	403a10 <ferror@plt+0x1a10>  // b.any
  403738:	ldr	w0, [sp, #4]
  40373c:	bl	401d70 <close@plt>
  403740:	bl	401fb0 <__errno_location@plt>
  403744:	ldr	w19, [x0]
  403748:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40374c:	add	x1, x1, #0xca9
  403750:	mov	w2, #0x5                   	// #5
  403754:	mov	x0, xzr
  403758:	bl	401f40 <dcgettext@plt>
  40375c:	mov	x2, x0
  403760:	mov	w0, wzr
  403764:	mov	w1, w19
  403768:	bl	401b60 <error@plt>
  40376c:	b	403904 <ferror@plt+0x1904>
  403770:	bl	401fb0 <__errno_location@plt>
  403774:	ldr	w8, [x0]
  403778:	cmp	w8, #0xb
  40377c:	b.ne	4036fc <ferror@plt+0x16fc>  // b.any
  403780:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  403784:	ldr	x8, [x22, #928]
  403788:	cbz	x8, 4036fc <ferror@plt+0x16fc>
  40378c:	mov	x21, x0
  403790:	mov	w1, #0x1                   	// #1
  403794:	mov	w0, wzr
  403798:	bl	4043f4 <ferror@plt+0x23f4>
  40379c:	bl	401be0 <fork@plt>
  4037a0:	mov	w20, w0
  4037a4:	tbz	w0, #31, 4036fc <ferror@plt+0x16fc>
  4037a8:	ldr	w8, [x21]
  4037ac:	cmp	w8, #0xb
  4037b0:	b.ne	4036fc <ferror@plt+0x16fc>  // b.any
  4037b4:	ldr	x8, [x22, #928]
  4037b8:	cbnz	x8, 403790 <ferror@plt+0x1790>
  4037bc:	b	4036fc <ferror@plt+0x16fc>
  4037c0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4037c4:	ldr	x19, [x8, #936]
  4037c8:	cbz	x19, 403828 <ferror@plt+0x1828>
  4037cc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4037d0:	ldr	x0, [x8, #944]
  4037d4:	mov	x21, xzr
  4037d8:	ldr	w8, [x0, x21, lsl #2]
  4037dc:	cbz	w8, 403838 <ferror@plt+0x1838>
  4037e0:	add	w21, w21, #0x1
  4037e4:	cmp	x19, x21
  4037e8:	b.hi	4037d8 <ferror@plt+0x17d8>  // b.pmore
  4037ec:	mov	w8, w21
  4037f0:	cmp	x19, x8
  4037f4:	b.eq	403844 <ferror@plt+0x1844>  // b.none
  4037f8:	b	4038dc <ferror@plt+0x18dc>
  4037fc:	ldr	w0, [sp, #4]
  403800:	bl	401d70 <close@plt>
  403804:	mov	x1, sp
  403808:	mov	w0, w20
  40380c:	mov	w2, wzr
  403810:	bl	401fd0 <waitpid@plt>
  403814:	ldr	w8, [sp, #12]
  403818:	cmp	w8, #0x7
  40381c:	b.ne	403a40 <ferror@plt+0x1a40>  // b.any
  403820:	mov	w20, wzr
  403824:	b	403910 <ferror@plt+0x1910>
  403828:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40382c:	ldr	x0, [x8, #944]
  403830:	mov	w21, wzr
  403834:	b	403844 <ferror@plt+0x1844>
  403838:	mov	x8, x21
  40383c:	cmp	x19, x8
  403840:	b.ne	4038dc <ferror@plt+0x18dc>  // b.any
  403844:	cbz	x0, 403864 <ferror@plt+0x1864>
  403848:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40384c:	movk	x8, #0x1555, lsl #48
  403850:	cmp	x19, x8
  403854:	b.cs	403b08 <ferror@plt+0x1b08>  // b.hs, b.nlast
  403858:	add	x8, x19, x19, lsr #1
  40385c:	add	x8, x8, #0x1
  403860:	b	40387c <ferror@plt+0x187c>
  403864:	cbz	x19, 403878 <ferror@plt+0x1878>
  403868:	lsr	x9, x19, #61
  40386c:	mov	x8, x19
  403870:	cbz	x9, 40387c <ferror@plt+0x187c>
  403874:	b	403b08 <ferror@plt+0x1b08>
  403878:	mov	w8, #0x20                  	// #32
  40387c:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  403880:	add	x22, x22, #0x3a8
  403884:	lsl	x1, x8, #2
  403888:	str	x8, [x22]
  40388c:	bl	4091ac <ferror@plt+0x71ac>
  403890:	ldr	x8, [x22]
  403894:	mov	w9, w21
  403898:	str	x0, [x22, #8]
  40389c:	cmp	x8, x9
  4038a0:	b.ls	4038d8 <ferror@plt+0x18d8>  // b.plast
  4038a4:	add	w11, w21, #0x1
  4038a8:	cmp	x8, x11
  4038ac:	csel	x10, x8, x11, hi  // hi = pmore
  4038b0:	sub	x10, x10, x11
  4038b4:	add	x10, x10, #0x1
  4038b8:	cmp	x10, #0x8
  4038bc:	b.cs	403928 <ferror@plt+0x1928>  // b.hs, b.nlast
  4038c0:	add	w10, w21, #0x1
  4038c4:	str	wzr, [x0, x9, lsl #2]
  4038c8:	mov	w9, w10
  4038cc:	cmp	x8, x9
  4038d0:	add	w10, w10, #0x1
  4038d4:	b.hi	4038c4 <ferror@plt+0x18c4>  // b.pmore
  4038d8:	mov	x8, x19
  4038dc:	ldr	w9, [x0, x8, lsl #2]
  4038e0:	cbnz	w9, 403bc8 <ferror@plt+0x1bc8>
  4038e4:	str	w20, [x0, x8, lsl #2]
  4038e8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4038ec:	add	x8, x8, #0x35e
  4038f0:	ldur	x9, [x8, #66]
  4038f4:	mov	w10, #0x1                   	// #1
  4038f8:	strb	w10, [x8]
  4038fc:	add	x9, x9, #0x1
  403900:	stur	x9, [x8, #66]
  403904:	ldr	w0, [sp, #4]
  403908:	bl	401d70 <close@plt>
  40390c:	mov	w20, #0x1                   	// #1
  403910:	mov	w0, w20
  403914:	ldp	x20, x19, [sp, #64]
  403918:	ldp	x22, x21, [sp, #48]
  40391c:	ldp	x29, x30, [sp, #32]
  403920:	add	sp, sp, #0x50
  403924:	ret
  403928:	subs	x11, x8, x11
  40392c:	csel	x11, xzr, x11, cc  // cc = lo, ul, last
  403930:	mvn	w12, w21
  403934:	cmp	w12, w11
  403938:	b.cc	4038c0 <ferror@plt+0x18c0>  // b.lo, b.ul, b.last
  40393c:	lsr	x12, x11, #32
  403940:	cbnz	x12, 4038c0 <ferror@plt+0x18c0>
  403944:	mov	w13, #0xfffffffe            	// #-2
  403948:	sub	w13, w13, w21
  40394c:	cmp	w13, w11
  403950:	b.cc	4038c0 <ferror@plt+0x18c0>  // b.lo, b.ul, b.last
  403954:	cbnz	x12, 4038c0 <ferror@plt+0x18c0>
  403958:	and	x11, x10, #0xfffffffffffffff8
  40395c:	add	x12, x0, x9, lsl #2
  403960:	add	x9, x11, x9
  403964:	add	w21, w21, w11
  403968:	add	x12, x12, #0x10
  40396c:	movi	v0.2d, #0x0
  403970:	mov	x13, x11
  403974:	stp	q0, q0, [x12, #-16]
  403978:	subs	x13, x13, #0x8
  40397c:	add	x12, x12, #0x20
  403980:	b.ne	403974 <ferror@plt+0x1974>  // b.any
  403984:	cmp	x10, x11
  403988:	b.ne	4038c0 <ferror@plt+0x18c0>  // b.any
  40398c:	b	4038d8 <ferror@plt+0x18d8>
  403990:	bl	401fb0 <__errno_location@plt>
  403994:	ldr	w19, [x0]
  403998:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40399c:	add	x1, x1, #0xc7b
  4039a0:	b	4039f4 <ferror@plt+0x19f4>
  4039a4:	ldr	w0, [sp, #4]
  4039a8:	bl	401d70 <close@plt>
  4039ac:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4039b0:	str	wzr, [x8, #876]
  4039b4:	bl	4058f8 <ferror@plt+0x38f8>
  4039b8:	tbz	w0, #0, 4039c0 <ferror@plt+0x19c0>
  4039bc:	bl	40591c <ferror@plt+0x391c>
  4039c0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4039c4:	ldr	x21, [x8, #936]
  4039c8:	cbnz	x21, 403a50 <ferror@plt+0x1a50>
  4039cc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4039d0:	ldr	x0, [x8, #944]
  4039d4:	mov	w20, wzr
  4039d8:	cbnz	x0, 403a9c <ferror@plt+0x1a9c>
  4039dc:	mov	w8, #0x20                  	// #32
  4039e0:	b	403aa4 <ferror@plt+0x1aa4>
  4039e4:	bl	401fb0 <__errno_location@plt>
  4039e8:	ldr	w19, [x0]
  4039ec:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4039f0:	add	x1, x1, #0xc9d
  4039f4:	mov	w2, #0x5                   	// #5
  4039f8:	mov	x0, xzr
  4039fc:	bl	401f40 <dcgettext@plt>
  403a00:	mov	x2, x0
  403a04:	mov	w0, #0x1                   	// #1
  403a08:	mov	w1, w19
  403a0c:	bl	401b60 <error@plt>
  403a10:	bl	401fb0 <__errno_location@plt>
  403a14:	ldr	w20, [x0]
  403a18:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403a1c:	add	x1, x1, #0xd03
  403a20:	mov	w2, #0x5                   	// #5
  403a24:	mov	x0, xzr
  403a28:	bl	401f40 <dcgettext@plt>
  403a2c:	mov	x2, x0
  403a30:	mov	w0, #0x1                   	// #1
  403a34:	mov	w1, w20
  403a38:	mov	x3, x19
  403a3c:	bl	401b60 <error@plt>
  403a40:	cmp	w8, #0x2
  403a44:	b.ne	403a78 <ferror@plt+0x1a78>  // b.any
  403a48:	mov	w0, #0x7f                  	// #127
  403a4c:	bl	401b50 <exit@plt>
  403a50:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403a54:	ldr	x0, [x8, #944]
  403a58:	mov	x20, xzr
  403a5c:	ldr	w8, [x0, x20, lsl #2]
  403a60:	cbz	w8, 403a80 <ferror@plt+0x1a80>
  403a64:	add	w20, w20, #0x1
  403a68:	cmp	x21, x20
  403a6c:	b.hi	403a5c <ferror@plt+0x1a5c>  // b.pmore
  403a70:	mov	w8, w20
  403a74:	b	403a84 <ferror@plt+0x1a84>
  403a78:	mov	w0, #0x7e                  	// #126
  403a7c:	bl	401b50 <exit@plt>
  403a80:	mov	x8, x20
  403a84:	cmp	x21, x8
  403a88:	b.ne	403b0c <ferror@plt+0x1b0c>  // b.any
  403a8c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  403a90:	movk	x8, #0x1555, lsl #48
  403a94:	cmp	x21, x8
  403a98:	b.cs	403b08 <ferror@plt+0x1b08>  // b.hs, b.nlast
  403a9c:	add	x8, x21, x21, lsr #1
  403aa0:	add	x8, x8, #0x1
  403aa4:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  403aa8:	add	x22, x22, #0x3a8
  403aac:	lsl	x1, x8, #2
  403ab0:	str	x8, [x22]
  403ab4:	bl	4091ac <ferror@plt+0x71ac>
  403ab8:	ldr	x8, [x22]
  403abc:	mov	w9, w20
  403ac0:	str	x0, [x22, #8]
  403ac4:	cmp	x8, x9
  403ac8:	b.ls	403b10 <ferror@plt+0x1b10>  // b.plast
  403acc:	add	w11, w20, #0x1
  403ad0:	cmp	x8, x11
  403ad4:	csel	x10, x8, x11, hi  // hi = pmore
  403ad8:	sub	x10, x10, x11
  403adc:	add	x10, x10, #0x1
  403ae0:	cmp	x10, #0x8
  403ae4:	b.cs	403c08 <ferror@plt+0x1c08>  // b.hs, b.nlast
  403ae8:	mov	w11, w20
  403aec:	add	w10, w11, #0x1
  403af0:	str	wzr, [x0, x9, lsl #2]
  403af4:	mov	w9, w10
  403af8:	cmp	x8, x9
  403afc:	add	w10, w10, #0x1
  403b00:	b.hi	403af0 <ferror@plt+0x1af0>  // b.pmore
  403b04:	b	403b10 <ferror@plt+0x1b10>
  403b08:	bl	409428 <ferror@plt+0x7428>
  403b0c:	mov	x21, x8
  403b10:	ldr	w8, [x0, x21, lsl #2]
  403b14:	cbnz	w8, 403bc8 <ferror@plt+0x1bc8>
  403b18:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403b1c:	str	wzr, [x0, x21, lsl #2]
  403b20:	add	x8, x8, #0x35e
  403b24:	ldur	x9, [x8, #66]
  403b28:	adrp	x2, 40a000 <ferror@plt+0x8000>
  403b2c:	mov	w10, #0x1                   	// #1
  403b30:	add	x2, x2, #0xea0
  403b34:	add	x9, x9, #0x1
  403b38:	add	x0, sp, #0xc
  403b3c:	mov	w1, #0x13                  	// #19
  403b40:	mov	w3, w20
  403b44:	stur	x9, [x8, #66]
  403b48:	strb	w10, [x8]
  403b4c:	bl	401c10 <snprintf@plt>
  403b50:	cmp	w0, #0x14
  403b54:	b.cs	403be8 <ferror@plt+0x1be8>  // b.hs, b.nlast
  403b58:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  403b5c:	ldr	x0, [x21, #896]
  403b60:	cbz	x0, 403ba4 <ferror@plt+0x1ba4>
  403b64:	add	x1, sp, #0xc
  403b68:	mov	w2, #0x1                   	// #1
  403b6c:	bl	401b80 <setenv@plt>
  403b70:	tbz	w0, #31, 403ba4 <ferror@plt+0x1ba4>
  403b74:	bl	401fb0 <__errno_location@plt>
  403b78:	ldr	w20, [x0]
  403b7c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403b80:	add	x1, x1, #0xefd
  403b84:	mov	w2, #0x5                   	// #5
  403b88:	mov	x0, xzr
  403b8c:	bl	401f40 <dcgettext@plt>
  403b90:	ldr	x3, [x21, #896]
  403b94:	mov	x2, x0
  403b98:	mov	w0, wzr
  403b9c:	mov	w1, w20
  403ba0:	bl	401b60 <error@plt>
  403ba4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403ba8:	add	x8, x8, #0x35a
  403bac:	ldrb	w9, [x8, #2]
  403bb0:	ldrb	w8, [x8]
  403bb4:	tbz	w9, #0, 403c70 <ferror@plt+0x1c70>
  403bb8:	cbz	w8, 403d10 <ferror@plt+0x1d10>
  403bbc:	adrp	x20, 40a000 <ferror@plt+0x8000>
  403bc0:	add	x20, x20, #0xe13
  403bc4:	b	403c88 <ferror@plt+0x1c88>
  403bc8:	adrp	x0, 40a000 <ferror@plt+0x8000>
  403bcc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403bd0:	adrp	x3, 40a000 <ferror@plt+0x8000>
  403bd4:	add	x0, x0, #0xf23
  403bd8:	add	x1, x1, #0x4a3
  403bdc:	add	x3, x3, #0xf30
  403be0:	mov	w2, #0x596                 	// #1430
  403be4:	bl	401fa0 <__assert_fail@plt>
  403be8:	adrp	x0, 40a000 <ferror@plt+0x8000>
  403bec:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403bf0:	adrp	x3, 40a000 <ferror@plt+0x8000>
  403bf4:	add	x0, x0, #0xea3
  403bf8:	add	x1, x1, #0x4a3
  403bfc:	add	x3, x3, #0xedd
  403c00:	mov	w2, #0x477                 	// #1143
  403c04:	bl	401fa0 <__assert_fail@plt>
  403c08:	subs	x11, x8, x11
  403c0c:	csel	x11, xzr, x11, cc  // cc = lo, ul, last
  403c10:	mvn	w12, w20
  403c14:	cmp	w12, w11
  403c18:	b.cc	403ae8 <ferror@plt+0x1ae8>  // b.lo, b.ul, b.last
  403c1c:	lsr	x12, x11, #32
  403c20:	cbnz	x12, 403ae8 <ferror@plt+0x1ae8>
  403c24:	mov	w13, #0xfffffffe            	// #-2
  403c28:	sub	w13, w13, w20
  403c2c:	cmp	w13, w11
  403c30:	b.cc	403ae8 <ferror@plt+0x1ae8>  // b.lo, b.ul, b.last
  403c34:	cbnz	x12, 403ae8 <ferror@plt+0x1ae8>
  403c38:	and	x12, x10, #0xfffffffffffffff8
  403c3c:	add	x13, x0, x9, lsl #2
  403c40:	add	x9, x12, x9
  403c44:	add	w11, w20, w12
  403c48:	add	x13, x13, #0x10
  403c4c:	movi	v0.2d, #0x0
  403c50:	mov	x14, x12
  403c54:	stp	q0, q0, [x13, #-16]
  403c58:	subs	x14, x14, #0x8
  403c5c:	add	x13, x13, #0x20
  403c60:	b.ne	403c54 <ferror@plt+0x1c54>  // b.any
  403c64:	cmp	x10, x12
  403c68:	b.ne	403aec <ferror@plt+0x1aec>  // b.any
  403c6c:	b	403b10 <ferror@plt+0x1b10>
  403c70:	adrp	x9, 40a000 <ferror@plt+0x8000>
  403c74:	adrp	x10, 40a000 <ferror@plt+0x8000>
  403c78:	add	x9, x9, #0xe5f
  403c7c:	add	x10, x10, #0xe13
  403c80:	cmp	w8, #0x0
  403c84:	csel	x20, x10, x9, ne  // ne = any
  403c88:	mov	w0, wzr
  403c8c:	bl	401d70 <close@plt>
  403c90:	mov	x0, x20
  403c94:	mov	w1, wzr
  403c98:	bl	401c90 <open@plt>
  403c9c:	tbz	w0, #31, 403ce0 <ferror@plt+0x1ce0>
  403ca0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403ca4:	ldrb	w22, [x8, #858]
  403ca8:	bl	401fb0 <__errno_location@plt>
  403cac:	ldr	w21, [x0]
  403cb0:	mov	w1, #0x8                   	// #8
  403cb4:	mov	w0, wzr
  403cb8:	mov	x2, x20
  403cbc:	bl	4083e8 <ferror@plt+0x63e8>
  403cc0:	adrp	x2, 40c000 <ferror@plt+0xa000>
  403cc4:	cmp	w22, #0x1
  403cc8:	mov	x3, x0
  403ccc:	add	x2, x2, #0x14
  403cd0:	b.ne	403d04 <ferror@plt+0x1d04>  // b.any
  403cd4:	mov	w0, #0x1                   	// #1
  403cd8:	mov	w1, w21
  403cdc:	bl	401b60 <error@plt>
  403ce0:	mov	w21, w0
  403ce4:	cbz	w0, 403d10 <ferror@plt+0x1d10>
  403ce8:	mov	w0, w21
  403cec:	mov	w1, wzr
  403cf0:	bl	401f60 <dup2@plt>
  403cf4:	cbnz	w0, 403d9c <ferror@plt+0x1d9c>
  403cf8:	mov	w0, w21
  403cfc:	bl	401d70 <close@plt>
  403d00:	b	403d10 <ferror@plt+0x1d10>
  403d04:	mov	w0, wzr
  403d08:	mov	w1, w21
  403d0c:	bl	401b60 <error@plt>
  403d10:	mov	x0, x19
  403d14:	bl	405384 <ferror@plt+0x3384>
  403d18:	tbz	w0, #0, 403d30 <ferror@plt+0x1d30>
  403d1c:	bl	401fb0 <__errno_location@plt>
  403d20:	mov	w8, #0x7                   	// #7
  403d24:	mov	x20, x0
  403d28:	str	w8, [x0]
  403d2c:	b	403d4c <ferror@plt+0x1d4c>
  403d30:	ldr	x0, [x19]
  403d34:	mov	x1, x19
  403d38:	bl	401e10 <execvp@plt>
  403d3c:	bl	401fb0 <__errno_location@plt>
  403d40:	ldr	w8, [x0]
  403d44:	mov	x20, x0
  403d48:	cbz	w8, 403d5c <ferror@plt+0x1d5c>
  403d4c:	ldr	w0, [sp, #8]
  403d50:	mov	w2, #0x4                   	// #4
  403d54:	mov	x1, x20
  403d58:	bl	401dc0 <write@plt>
  403d5c:	ldr	w0, [sp, #8]
  403d60:	bl	401d70 <close@plt>
  403d64:	ldr	w1, [x20]
  403d68:	mov	w21, #0x7e                  	// #126
  403d6c:	cmp	w1, #0x7
  403d70:	b.eq	403d94 <ferror@plt+0x1d94>  // b.none
  403d74:	ldr	x3, [x19]
  403d78:	adrp	x2, 40c000 <ferror@plt+0xa000>
  403d7c:	add	x2, x2, #0x14
  403d80:	mov	w0, wzr
  403d84:	bl	401b60 <error@plt>
  403d88:	ldr	w8, [x20]
  403d8c:	cmp	w8, #0x2
  403d90:	cinc	w21, w21, eq  // eq = none
  403d94:	mov	w0, w21
  403d98:	bl	401b10 <_exit@plt>
  403d9c:	bl	401fb0 <__errno_location@plt>
  403da0:	ldr	w19, [x0]
  403da4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403da8:	add	x1, x1, #0xe69
  403dac:	b	4039f4 <ferror@plt+0x19f4>
  403db0:	stp	x29, x30, [sp, #-64]!
  403db4:	stp	x20, x19, [sp, #48]
  403db8:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  403dbc:	add	x20, x20, #0x361
  403dc0:	ldrb	w8, [x20]
  403dc4:	str	x23, [sp, #16]
  403dc8:	stp	x22, x21, [sp, #32]
  403dcc:	mov	x29, sp
  403dd0:	tbnz	w8, #0, 403e58 <ferror@plt+0x1e58>
  403dd4:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  403dd8:	ldr	x0, [x21, #904]
  403ddc:	ldur	x19, [x20, #47]
  403de0:	ldur	x22, [x20, #199]
  403de4:	ldur	x23, [x20, #135]
  403de8:	bl	401d50 <getc@plt>
  403dec:	cmn	w0, #0x1
  403df0:	b.eq	403e2c <ferror@plt+0x1e2c>  // b.none
  403df4:	add	x8, x19, x22
  403df8:	mvn	x9, x23
  403dfc:	add	x22, x9, x8
  403e00:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  403e04:	ldrb	w8, [x23, #856]
  403e08:	cmp	w0, w8
  403e0c:	b.eq	403e74 <ferror@plt+0x1e74>  // b.none
  403e10:	cmp	x19, x22
  403e14:	b.cs	403ed0 <ferror@plt+0x1ed0>  // b.hs, b.nlast
  403e18:	strb	w0, [x19], #1
  403e1c:	ldr	x0, [x21, #904]
  403e20:	bl	401d50 <getc@plt>
  403e24:	cmn	w0, #0x1
  403e28:	b.ne	403e04 <ferror@plt+0x1e04>  // b.any
  403e2c:	ldur	x2, [x20, #47]
  403e30:	mov	w9, #0x1                   	// #1
  403e34:	strb	w9, [x20]
  403e38:	subs	x8, x19, x2
  403e3c:	b.eq	403e58 <ferror@plt+0x1e58>  // b.none
  403e40:	strb	wzr, [x19]
  403e44:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  403e48:	ldr	x9, [x9, #1088]
  403e4c:	add	x19, x8, #0x1
  403e50:	cbnz	x9, 403e5c <ferror@plt+0x1e5c>
  403e54:	b	403ea0 <ferror@plt+0x1ea0>
  403e58:	mov	w19, #0xffffffff            	// #-1
  403e5c:	mov	w0, w19
  403e60:	ldp	x20, x19, [sp, #48]
  403e64:	ldp	x22, x21, [sp, #32]
  403e68:	ldr	x23, [sp, #16]
  403e6c:	ldp	x29, x30, [sp], #64
  403e70:	ret
  403e74:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403e78:	add	x8, x8, #0x390
  403e7c:	ldr	x9, [x8, #8]
  403e80:	add	x9, x9, #0x1
  403e84:	str	x9, [x8, #8]
  403e88:	strb	wzr, [x19]
  403e8c:	ldr	x2, [x8]
  403e90:	ldr	x8, [x8, #176]
  403e94:	sub	x9, x19, x2
  403e98:	add	x19, x9, #0x1
  403e9c:	cbnz	x8, 403e5c <ferror@plt+0x1e5c>
  403ea0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403ea4:	add	x8, x8, #0x35d
  403ea8:	ldrb	w9, [x8]
  403eac:	sxtw	x3, w19
  403eb0:	add	x0, x8, #0xb3
  403eb4:	add	x1, x8, #0x63
  403eb8:	mvn	w9, w9
  403ebc:	and	w6, w9, #0x1
  403ec0:	mov	x4, xzr
  403ec4:	mov	x5, xzr
  403ec8:	bl	404ab8 <ferror@plt+0x2ab8>
  403ecc:	b	403e5c <ferror@plt+0x1e5c>
  403ed0:	bl	4043ac <ferror@plt+0x23ac>
  403ed4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403ed8:	add	x1, x1, #0xc64
  403edc:	mov	w2, #0x5                   	// #5
  403ee0:	mov	x0, xzr
  403ee4:	bl	401f40 <dcgettext@plt>
  403ee8:	mov	x2, x0
  403eec:	mov	w0, #0x1                   	// #1
  403ef0:	mov	w1, wzr
  403ef4:	bl	401b60 <error@plt>
  403ef8:	stp	x29, x30, [sp, #-48]!
  403efc:	str	x21, [sp, #16]
  403f00:	stp	x20, x19, [sp, #32]
  403f04:	mov	x29, sp
  403f08:	cbnz	w0, 4041d4 <ferror@plt+0x21d4>
  403f0c:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  403f10:	ldr	x19, [x20, #816]
  403f14:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403f18:	add	x1, x1, #0x29
  403f1c:	mov	w2, #0x5                   	// #5
  403f20:	mov	x0, xzr
  403f24:	bl	401f40 <dcgettext@plt>
  403f28:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  403f2c:	ldr	x2, [x21, #1184]
  403f30:	mov	x1, x0
  403f34:	mov	x0, x19
  403f38:	bl	401fe0 <fprintf@plt>
  403f3c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403f40:	add	x1, x1, #0x5a
  403f44:	mov	w2, #0x5                   	// #5
  403f48:	mov	x0, xzr
  403f4c:	bl	401f40 <dcgettext@plt>
  403f50:	ldr	x1, [x20, #816]
  403f54:	bl	401b40 <fputs@plt>
  403f58:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403f5c:	add	x1, x1, #0xa8
  403f60:	mov	w2, #0x5                   	// #5
  403f64:	mov	x0, xzr
  403f68:	bl	401f40 <dcgettext@plt>
  403f6c:	ldr	x1, [x20, #816]
  403f70:	bl	401b40 <fputs@plt>
  403f74:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403f78:	add	x1, x1, #0x11d
  403f7c:	mov	w2, #0x5                   	// #5
  403f80:	mov	x0, xzr
  403f84:	bl	401f40 <dcgettext@plt>
  403f88:	ldr	x1, [x20, #816]
  403f8c:	bl	401b40 <fputs@plt>
  403f90:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403f94:	add	x1, x1, #0x1f1
  403f98:	mov	w2, #0x5                   	// #5
  403f9c:	mov	x0, xzr
  403fa0:	bl	401f40 <dcgettext@plt>
  403fa4:	ldr	x1, [x20, #816]
  403fa8:	bl	401b40 <fputs@plt>
  403fac:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403fb0:	add	x1, x1, #0x23e
  403fb4:	mov	w2, #0x5                   	// #5
  403fb8:	mov	x0, xzr
  403fbc:	bl	401f40 <dcgettext@plt>
  403fc0:	ldr	x1, [x20, #816]
  403fc4:	bl	401b40 <fputs@plt>
  403fc8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403fcc:	add	x1, x1, #0x328
  403fd0:	mov	w2, #0x5                   	// #5
  403fd4:	mov	x0, xzr
  403fd8:	bl	401f40 <dcgettext@plt>
  403fdc:	ldr	x1, [x20, #816]
  403fe0:	bl	401b40 <fputs@plt>
  403fe4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403fe8:	add	x1, x1, #0x409
  403fec:	mov	w2, #0x5                   	// #5
  403ff0:	mov	x0, xzr
  403ff4:	bl	401f40 <dcgettext@plt>
  403ff8:	ldr	x1, [x20, #816]
  403ffc:	bl	401b40 <fputs@plt>
  404000:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404004:	add	x1, x1, #0x49e
  404008:	mov	w2, #0x5                   	// #5
  40400c:	mov	x0, xzr
  404010:	bl	401f40 <dcgettext@plt>
  404014:	ldr	x1, [x20, #816]
  404018:	bl	401b40 <fputs@plt>
  40401c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404020:	add	x1, x1, #0x4d2
  404024:	mov	w2, #0x5                   	// #5
  404028:	mov	x0, xzr
  40402c:	bl	401f40 <dcgettext@plt>
  404030:	ldr	x1, [x20, #816]
  404034:	bl	401b40 <fputs@plt>
  404038:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40403c:	add	x1, x1, #0x592
  404040:	mov	w2, #0x5                   	// #5
  404044:	mov	x0, xzr
  404048:	bl	401f40 <dcgettext@plt>
  40404c:	ldr	x1, [x20, #816]
  404050:	bl	401b40 <fputs@plt>
  404054:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404058:	add	x1, x1, #0x610
  40405c:	mov	w2, #0x5                   	// #5
  404060:	mov	x0, xzr
  404064:	bl	401f40 <dcgettext@plt>
  404068:	ldr	x1, [x20, #816]
  40406c:	bl	401b40 <fputs@plt>
  404070:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404074:	add	x1, x1, #0x6af
  404078:	mov	w2, #0x5                   	// #5
  40407c:	mov	x0, xzr
  404080:	bl	401f40 <dcgettext@plt>
  404084:	ldr	x1, [x20, #816]
  404088:	bl	401b40 <fputs@plt>
  40408c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404090:	add	x1, x1, #0x6ff
  404094:	mov	w2, #0x5                   	// #5
  404098:	mov	x0, xzr
  40409c:	bl	401f40 <dcgettext@plt>
  4040a0:	ldr	x1, [x20, #816]
  4040a4:	bl	401b40 <fputs@plt>
  4040a8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4040ac:	add	x1, x1, #0x7d7
  4040b0:	mov	w2, #0x5                   	// #5
  4040b4:	mov	x0, xzr
  4040b8:	bl	401f40 <dcgettext@plt>
  4040bc:	ldr	x1, [x20, #816]
  4040c0:	bl	401b40 <fputs@plt>
  4040c4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4040c8:	add	x1, x1, #0x821
  4040cc:	mov	w2, #0x5                   	// #5
  4040d0:	mov	x0, xzr
  4040d4:	bl	401f40 <dcgettext@plt>
  4040d8:	ldr	x1, [x20, #816]
  4040dc:	bl	401b40 <fputs@plt>
  4040e0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4040e4:	add	x1, x1, #0x860
  4040e8:	mov	w2, #0x5                   	// #5
  4040ec:	mov	x0, xzr
  4040f0:	bl	401f40 <dcgettext@plt>
  4040f4:	ldr	x1, [x20, #816]
  4040f8:	bl	401b40 <fputs@plt>
  4040fc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404100:	add	x1, x1, #0x8b0
  404104:	mov	w2, #0x5                   	// #5
  404108:	mov	x0, xzr
  40410c:	bl	401f40 <dcgettext@plt>
  404110:	ldr	x1, [x20, #816]
  404114:	bl	401b40 <fputs@plt>
  404118:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40411c:	add	x1, x1, #0x985
  404120:	mov	w2, #0x5                   	// #5
  404124:	mov	x0, xzr
  404128:	bl	401f40 <dcgettext@plt>
  40412c:	ldr	x1, [x20, #816]
  404130:	bl	401b40 <fputs@plt>
  404134:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404138:	add	x1, x1, #0x9cf
  40413c:	mov	w2, #0x5                   	// #5
  404140:	mov	x0, xzr
  404144:	bl	401f40 <dcgettext@plt>
  404148:	ldr	x1, [x20, #816]
  40414c:	bl	401b40 <fputs@plt>
  404150:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404154:	add	x1, x1, #0xa12
  404158:	mov	w2, #0x5                   	// #5
  40415c:	mov	x0, xzr
  404160:	bl	401f40 <dcgettext@plt>
  404164:	ldr	x1, [x20, #816]
  404168:	bl	401b40 <fputs@plt>
  40416c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404170:	add	x1, x1, #0xa57
  404174:	mov	w2, #0x5                   	// #5
  404178:	mov	x0, xzr
  40417c:	bl	401f40 <dcgettext@plt>
  404180:	ldr	x1, [x20, #816]
  404184:	bl	401b40 <fputs@plt>
  404188:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40418c:	add	x1, x1, #0xa9d
  404190:	mov	w2, #0x5                   	// #5
  404194:	mov	x0, xzr
  404198:	bl	401f40 <dcgettext@plt>
  40419c:	ldr	x1, [x20, #816]
  4041a0:	bl	401b40 <fputs@plt>
  4041a4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4041a8:	add	x1, x1, #0xad8
  4041ac:	mov	w2, #0x5                   	// #5
  4041b0:	mov	x0, xzr
  4041b4:	bl	401f40 <dcgettext@plt>
  4041b8:	ldr	x1, [x20, #816]
  4041bc:	bl	401b40 <fputs@plt>
  4041c0:	ldr	x0, [x20, #816]
  4041c4:	ldr	x1, [x21, #1184]
  4041c8:	bl	405cbc <ferror@plt+0x3cbc>
  4041cc:	mov	w0, wzr
  4041d0:	bl	401b50 <exit@plt>
  4041d4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4041d8:	ldr	x20, [x8, #792]
  4041dc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4041e0:	mov	w19, w0
  4041e4:	add	x1, x1, #0x2
  4041e8:	mov	w2, #0x5                   	// #5
  4041ec:	mov	x0, xzr
  4041f0:	bl	401f40 <dcgettext@plt>
  4041f4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4041f8:	ldr	x2, [x8, #1184]
  4041fc:	mov	x1, x0
  404200:	mov	x0, x20
  404204:	bl	401fe0 <fprintf@plt>
  404208:	mov	w0, w19
  40420c:	bl	401b50 <exit@plt>
  404210:	stp	x29, x30, [sp, #-64]!
  404214:	mov	x29, sp
  404218:	stp	x22, x21, [sp, #32]
  40421c:	stp	x20, x19, [sp, #48]
  404220:	mov	x22, x2
  404224:	mov	w19, w1
  404228:	add	x1, x29, #0x18
  40422c:	mov	w2, #0xa                   	// #10
  404230:	str	x23, [sp, #16]
  404234:	mov	w21, w4
  404238:	mov	x23, x3
  40423c:	mov	x20, x0
  404240:	bl	401e40 <strtol@plt>
  404244:	ldr	x8, [x29, #24]
  404248:	cmp	x8, x20
  40424c:	b.eq	40431c <ferror@plt+0x231c>  // b.none
  404250:	ldrb	w8, [x8]
  404254:	cbnz	w8, 40431c <ferror@plt+0x231c>
  404258:	cmp	x0, x22
  40425c:	b.lt	4042d4 <ferror@plt+0x22d4>  // b.tstop
  404260:	tbnz	x23, #63, 4042b8 <ferror@plt+0x22b8>
  404264:	cmp	x0, x23
  404268:	mov	x22, x0
  40426c:	b.le	4042bc <ferror@plt+0x22bc>
  404270:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404274:	ldr	x22, [x8, #792]
  404278:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40427c:	add	x1, x1, #0xfd4
  404280:	mov	w2, #0x5                   	// #5
  404284:	mov	x0, xzr
  404288:	bl	401f40 <dcgettext@plt>
  40428c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404290:	ldr	x2, [x8, #1184]
  404294:	mov	x1, x0
  404298:	mov	x0, x22
  40429c:	mov	x3, x20
  4042a0:	mov	w4, w19
  4042a4:	mov	x5, x23
  4042a8:	bl	401fe0 <fprintf@plt>
  4042ac:	mov	x22, x23
  4042b0:	cbz	w21, 4042bc <ferror@plt+0x22bc>
  4042b4:	b	404314 <ferror@plt+0x2314>
  4042b8:	mov	x22, x0
  4042bc:	mov	x0, x22
  4042c0:	ldp	x20, x19, [sp, #48]
  4042c4:	ldp	x22, x21, [sp, #32]
  4042c8:	ldr	x23, [sp, #16]
  4042cc:	ldp	x29, x30, [sp], #64
  4042d0:	ret
  4042d4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4042d8:	ldr	x23, [x8, #792]
  4042dc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4042e0:	add	x1, x1, #0xfa6
  4042e4:	mov	w2, #0x5                   	// #5
  4042e8:	mov	x0, xzr
  4042ec:	bl	401f40 <dcgettext@plt>
  4042f0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4042f4:	ldr	x2, [x8, #1184]
  4042f8:	mov	x1, x0
  4042fc:	mov	x0, x23
  404300:	mov	x3, x20
  404304:	mov	w4, w19
  404308:	mov	x5, x22
  40430c:	bl	401fe0 <fprintf@plt>
  404310:	cbz	w21, 4042bc <ferror@plt+0x22bc>
  404314:	mov	w0, #0x1                   	// #1
  404318:	bl	403ef8 <ferror@plt+0x1ef8>
  40431c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404320:	ldr	x21, [x8, #792]
  404324:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404328:	add	x1, x1, #0xf7e
  40432c:	mov	w2, #0x5                   	// #5
  404330:	mov	x0, xzr
  404334:	bl	401f40 <dcgettext@plt>
  404338:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40433c:	ldr	x2, [x8, #1184]
  404340:	mov	x1, x0
  404344:	mov	x0, x21
  404348:	mov	x3, x20
  40434c:	mov	w4, w19
  404350:	bl	401fe0 <fprintf@plt>
  404354:	mov	w0, #0x1                   	// #1
  404358:	bl	403ef8 <ferror@plt+0x1ef8>
  40435c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404360:	ldr	w9, [x8, #672]
  404364:	mov	w10, #0x7fffffff            	// #2147483647
  404368:	cmp	w9, w10
  40436c:	b.eq	40437c <ferror@plt+0x237c>  // b.none
  404370:	ldr	w9, [x8, #672]
  404374:	add	w9, w9, #0x1
  404378:	str	w9, [x8, #672]
  40437c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404380:	mov	w9, #0x1                   	// #1
  404384:	str	w9, [x8, #880]
  404388:	ret
  40438c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404390:	ldr	w9, [x8, #672]
  404394:	cmp	w9, #0x2
  404398:	b.lt	4043a8 <ferror@plt+0x23a8>  // b.tstop
  40439c:	ldr	w9, [x8, #672]
  4043a0:	sub	w9, w9, #0x1
  4043a4:	str	w9, [x8, #672]
  4043a8:	ret
  4043ac:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4043b0:	ldr	x8, [x8, #1088]
  4043b4:	cbnz	x8, 4043f0 <ferror@plt+0x23f0>
  4043b8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4043bc:	ldrb	w8, [x8, #861]
  4043c0:	cmp	w8, #0x1
  4043c4:	b.ne	4043f0 <ferror@plt+0x23f0>  // b.any
  4043c8:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  4043cc:	add	x1, x1, #0x3c0
  4043d0:	ldr	x8, [x1]
  4043d4:	ldr	x9, [x1, #136]
  4043d8:	cmp	x8, x9
  4043dc:	b.eq	4043f0 <ferror@plt+0x23f0>  // b.none
  4043e0:	ldr	w8, [x1, #80]
  4043e4:	cbnz	w8, 4043f0 <ferror@plt+0x23f0>
  4043e8:	add	x0, x1, #0x50
  4043ec:	b	404d30 <ferror@plt+0x2d30>
  4043f0:	ret
  4043f4:	sub	sp, sp, #0x70
  4043f8:	stp	x26, x25, [sp, #48]
  4043fc:	adrp	x26, 41d000 <ferror@plt+0x1b000>
  404400:	ldr	x8, [x26, #928]
  404404:	stp	x29, x30, [sp, #16]
  404408:	stp	x28, x27, [sp, #32]
  40440c:	stp	x24, x23, [sp, #64]
  404410:	stp	x22, x21, [sp, #80]
  404414:	stp	x20, x19, [sp, #96]
  404418:	add	x29, sp, #0x10
  40441c:	cbz	x8, 4046ac <ferror@plt+0x26ac>
  404420:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  404424:	mov	w19, w1
  404428:	mov	w20, w0
  40442c:	mov	w27, wzr
  404430:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  404434:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  404438:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  40443c:	add	x23, x23, #0x3a0
  404440:	cmp	w27, w19
  404444:	eor	w8, w20, #0x1
  404448:	cset	w9, cs  // cs = hs, nlast
  40444c:	and	w24, w9, w8
  404450:	str	wzr, [x28, #880]
  404454:	tbz	w20, #0, 4044ec <ferror@plt+0x24ec>
  404458:	b	404468 <ferror@plt+0x2468>
  40445c:	mov	w8, wzr
  404460:	cmp	x9, w8, uxtw
  404464:	b.ne	40456c <ferror@plt+0x256c>  // b.any
  404468:	sub	x1, x29, #0x4
  40446c:	mov	w0, #0xffffffff            	// #-1
  404470:	mov	w2, w24
  404474:	bl	401fd0 <waitpid@plt>
  404478:	cmn	w0, #0x1
  40447c:	b.ne	4044b0 <ferror@plt+0x24b0>  // b.any
  404480:	bl	401fb0 <__errno_location@plt>
  404484:	mov	x25, x0
  404488:	ldr	w8, [x25]
  40448c:	cmp	w8, #0x4
  404490:	b.ne	4046cc <ferror@plt+0x26cc>  // b.any
  404494:	ldr	wzr, [x28, #880]
  404498:	sub	x1, x29, #0x4
  40449c:	mov	w0, #0xffffffff            	// #-1
  4044a0:	mov	w2, w24
  4044a4:	bl	401fd0 <waitpid@plt>
  4044a8:	cmn	w0, #0x1
  4044ac:	b.eq	404488 <ferror@plt+0x2488>  // b.none
  4044b0:	cbz	w0, 404680 <ferror@plt+0x2680>
  4044b4:	ldr	x9, [x21, #936]
  4044b8:	cbz	x9, 40445c <ferror@plt+0x245c>
  4044bc:	ldr	x10, [x22, #944]
  4044c0:	mov	x8, xzr
  4044c4:	ldr	w11, [x10, x8, lsl #2]
  4044c8:	cmp	w0, w11
  4044cc:	b.eq	404460 <ferror@plt+0x2460>  // b.none
  4044d0:	add	w8, w8, #0x1
  4044d4:	cmp	x9, x8
  4044d8:	b.hi	4044c4 <ferror@plt+0x24c4>  // b.pmore
  4044dc:	b	404460 <ferror@plt+0x2460>
  4044e0:	mov	w8, wzr
  4044e4:	cmp	x9, w8, uxtw
  4044e8:	b.ne	40456c <ferror@plt+0x256c>  // b.any
  4044ec:	sub	x1, x29, #0x4
  4044f0:	mov	w0, #0xffffffff            	// #-1
  4044f4:	mov	w2, w24
  4044f8:	bl	401fd0 <waitpid@plt>
  4044fc:	cmn	w0, #0x1
  404500:	b.ne	40453c <ferror@plt+0x253c>  // b.any
  404504:	bl	401fb0 <__errno_location@plt>
  404508:	mov	x25, x0
  40450c:	ldr	w8, [x25]
  404510:	cmp	w8, #0x4
  404514:	b.ne	4046cc <ferror@plt+0x26cc>  // b.any
  404518:	ldr	w8, [x28, #880]
  40451c:	sub	x1, x29, #0x4
  404520:	mov	w0, #0xffffffff            	// #-1
  404524:	cmp	w8, #0x0
  404528:	csinc	w24, w24, wzr, eq  // eq = none
  40452c:	mov	w2, w24
  404530:	bl	401fd0 <waitpid@plt>
  404534:	cmn	w0, #0x1
  404538:	b.eq	40450c <ferror@plt+0x250c>  // b.none
  40453c:	cbz	w0, 404680 <ferror@plt+0x2680>
  404540:	ldr	x9, [x21, #936]
  404544:	cbz	x9, 4044e0 <ferror@plt+0x24e0>
  404548:	ldr	x10, [x22, #944]
  40454c:	mov	x8, xzr
  404550:	ldr	w11, [x10, x8, lsl #2]
  404554:	cmp	w0, w11
  404558:	b.eq	4044e4 <ferror@plt+0x24e4>  // b.none
  40455c:	add	w8, w8, #0x1
  404560:	cmp	x9, x8
  404564:	b.hi	404550 <ferror@plt+0x2550>  // b.pmore
  404568:	b	4044e4 <ferror@plt+0x24e4>
  40456c:	ldr	x9, [x23, #16]
  404570:	str	wzr, [x9, w8, uxtw #2]
  404574:	ldur	w8, [x29, #-4]
  404578:	ldr	x9, [x23]
  40457c:	mvn	w10, w8
  404580:	sub	x9, x9, #0x1
  404584:	tst	w10, #0xff00
  404588:	str	x9, [x23]
  40458c:	b.ne	4045c4 <ferror@plt+0x25c4>  // b.any
  404590:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404594:	mov	w2, #0x5                   	// #5
  404598:	mov	x0, xzr
  40459c:	add	x1, x1, #0xd9b
  4045a0:	bl	401f40 <dcgettext@plt>
  4045a4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4045a8:	ldr	x8, [x8, #968]
  4045ac:	mov	x2, x0
  4045b0:	mov	w0, #0x7c                  	// #124
  4045b4:	mov	w1, wzr
  4045b8:	ldr	x3, [x8]
  4045bc:	bl	401b60 <error@plt>
  4045c0:	ldur	w8, [x29, #-4]
  4045c4:	and	w9, w8, #0xff
  4045c8:	cmp	w9, #0x7f
  4045cc:	b.ne	404608 <ferror@plt+0x2608>  // b.any
  4045d0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4045d4:	mov	w2, #0x5                   	// #5
  4045d8:	mov	x0, xzr
  4045dc:	add	x1, x1, #0xdc0
  4045e0:	bl	401f40 <dcgettext@plt>
  4045e4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4045e8:	ldr	x8, [x8, #968]
  4045ec:	ldurb	w4, [x29, #-3]
  4045f0:	mov	x2, x0
  4045f4:	mov	w0, #0x7d                  	// #125
  4045f8:	ldr	x3, [x8]
  4045fc:	mov	w1, wzr
  404600:	bl	401b60 <error@plt>
  404604:	ldur	w8, [x29, #-4]
  404608:	ubfiz	w9, w8, #24, #7
  40460c:	mov	w10, #0x1000000             	// #16777216
  404610:	add	w9, w9, w10
  404614:	mov	w10, #0x2000000             	// #33554432
  404618:	cmp	w9, w10
  40461c:	b.lt	40465c <ferror@plt+0x265c>  // b.tstop
  404620:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404624:	mov	w2, #0x5                   	// #5
  404628:	mov	x0, xzr
  40462c:	add	x1, x1, #0xdd9
  404630:	bl	401f40 <dcgettext@plt>
  404634:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404638:	ldr	x8, [x8, #968]
  40463c:	ldur	w9, [x29, #-4]
  404640:	mov	x2, x0
  404644:	mov	w0, #0x7d                  	// #125
  404648:	ldr	x3, [x8]
  40464c:	and	w4, w9, #0x7f
  404650:	mov	w1, wzr
  404654:	bl	401b60 <error@plt>
  404658:	ldur	w8, [x29, #-4]
  40465c:	tst	w8, #0xff00
  404660:	add	w27, w27, #0x1
  404664:	b.eq	404674 <ferror@plt+0x2674>  // b.none
  404668:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40466c:	mov	w9, #0x7b                  	// #123
  404670:	str	w9, [x8, #876]
  404674:	ldr	x8, [x26, #928]
  404678:	cbnz	x8, 404440 <ferror@plt+0x2440>
  40467c:	b	4046ac <ferror@plt+0x26ac>
  404680:	tbnz	w24, #0, 4046ac <ferror@plt+0x26ac>
  404684:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404688:	add	x1, x1, #0xd70
  40468c:	mov	w2, #0x5                   	// #5
  404690:	mov	x0, xzr
  404694:	bl	401f40 <dcgettext@plt>
  404698:	ldr	x3, [x26, #928]
  40469c:	mov	x2, x0
  4046a0:	mov	w0, wzr
  4046a4:	mov	w1, wzr
  4046a8:	bl	401b60 <error@plt>
  4046ac:	ldp	x20, x19, [sp, #96]
  4046b0:	ldp	x22, x21, [sp, #80]
  4046b4:	ldp	x24, x23, [sp, #64]
  4046b8:	ldp	x26, x25, [sp, #48]
  4046bc:	ldp	x28, x27, [sp, #32]
  4046c0:	ldp	x29, x30, [sp, #16]
  4046c4:	add	sp, sp, #0x70
  4046c8:	ret
  4046cc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4046d0:	add	x1, x1, #0xd50
  4046d4:	mov	w2, #0x5                   	// #5
  4046d8:	mov	x0, xzr
  4046dc:	mov	w19, w8
  4046e0:	bl	401f40 <dcgettext@plt>
  4046e4:	mov	x2, x0
  4046e8:	mov	w0, #0x1                   	// #1
  4046ec:	mov	w1, w19
  4046f0:	bl	401b60 <error@plt>
  4046f4:	stp	x29, x30, [sp, #-80]!
  4046f8:	stp	x22, x21, [sp, #48]
  4046fc:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  404700:	ldr	x8, [x22, #960]
  404704:	stp	x20, x19, [sp, #64]
  404708:	mov	w19, w0
  40470c:	str	x25, [sp, #16]
  404710:	cmp	x8, #0x1
  404714:	stp	x24, x23, [sp, #32]
  404718:	mov	x29, sp
  40471c:	b.ne	4047f0 <ferror@plt+0x27f0>  // b.any
  404720:	tbz	w19, #0, 4047c4 <ferror@plt+0x27c4>
  404724:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  404728:	ldr	x8, [x21, #952]
  40472c:	cbnz	x8, 40475c <ferror@plt+0x275c>
  404730:	adrp	x0, 40a000 <ferror@plt+0x8000>
  404734:	add	x0, x0, #0xe13
  404738:	mov	w1, wzr
  40473c:	bl	405768 <ferror@plt+0x3768>
  404740:	tbnz	w0, #31, 404870 <ferror@plt+0x2870>
  404744:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404748:	add	x1, x1, #0x97c
  40474c:	mov	w19, w0
  404750:	bl	401d00 <fdopen@plt>
  404754:	cbz	x0, 40487c <ferror@plt+0x287c>
  404758:	str	x0, [x21, #952]
  40475c:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  404760:	ldr	x3, [x19, #792]
  404764:	adrp	x0, 40a000 <ferror@plt+0x8000>
  404768:	add	x0, x0, #0xe40
  40476c:	mov	w1, #0x4                   	// #4
  404770:	mov	w2, #0x1                   	// #1
  404774:	bl	401e90 <fwrite@plt>
  404778:	ldr	x0, [x19, #792]
  40477c:	bl	409ab4 <ferror@plt+0x7ab4>
  404780:	cbnz	w0, 40485c <ferror@plt+0x285c>
  404784:	ldr	x0, [x21, #952]
  404788:	bl	401d50 <getc@plt>
  40478c:	mov	w19, w0
  404790:	cmp	w0, #0xa
  404794:	b.eq	4047b0 <ferror@plt+0x27b0>  // b.none
  404798:	cmn	w0, #0x1
  40479c:	b.eq	404848 <ferror@plt+0x2848>  // b.none
  4047a0:	ldr	x0, [x21, #952]
  4047a4:	bl	401d50 <getc@plt>
  4047a8:	cmp	w0, #0xa
  4047ac:	b.ne	404798 <ferror@plt+0x2798>  // b.any
  4047b0:	orr	w8, w19, #0x20
  4047b4:	cmp	w8, #0x79
  4047b8:	b.ne	4047d4 <ferror@plt+0x27d4>  // b.any
  4047bc:	mov	w0, #0x1                   	// #1
  4047c0:	b	4047d8 <ferror@plt+0x27d8>
  4047c4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4047c8:	ldr	x1, [x8, #792]
  4047cc:	mov	w0, #0xa                   	// #10
  4047d0:	bl	401b90 <putc@plt>
  4047d4:	mov	w0, wzr
  4047d8:	ldp	x20, x19, [sp, #64]
  4047dc:	ldp	x22, x21, [sp, #48]
  4047e0:	ldp	x24, x23, [sp, #32]
  4047e4:	ldr	x25, [sp, #16]
  4047e8:	ldp	x29, x30, [sp], #80
  4047ec:	ret
  4047f0:	adrp	x20, 40a000 <ferror@plt+0x8000>
  4047f4:	mov	x23, xzr
  4047f8:	adrp	x24, 41d000 <ferror@plt+0x1b000>
  4047fc:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  404800:	add	x20, x20, #0xdf5
  404804:	ldr	x8, [x25, #968]
  404808:	ldr	x21, [x24, #792]
  40480c:	mov	w1, #0x3                   	// #3
  404810:	mov	w0, wzr
  404814:	ldr	x2, [x8, x23, lsl #3]
  404818:	bl	4083e8 <ferror@plt+0x63e8>
  40481c:	mov	x2, x0
  404820:	mov	x0, x21
  404824:	mov	x1, x20
  404828:	bl	401fe0 <fprintf@plt>
  40482c:	tbnz	w0, #31, 40485c <ferror@plt+0x285c>
  404830:	ldr	x8, [x22, #960]
  404834:	add	x23, x23, #0x1
  404838:	sub	x8, x8, #0x1
  40483c:	cmp	x23, x8
  404840:	b.cs	404720 <ferror@plt+0x2720>  // b.hs, b.nlast
  404844:	b	404804 <ferror@plt+0x2804>
  404848:	bl	401fb0 <__errno_location@plt>
  40484c:	ldr	w19, [x0]
  404850:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404854:	add	x1, x1, #0xe45
  404858:	b	4048a4 <ferror@plt+0x28a4>
  40485c:	bl	401fb0 <__errno_location@plt>
  404860:	ldr	w19, [x0]
  404864:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404868:	add	x1, x1, #0xdf9
  40486c:	b	4048a4 <ferror@plt+0x28a4>
  404870:	bl	401fb0 <__errno_location@plt>
  404874:	mov	x20, x0
  404878:	b	404894 <ferror@plt+0x2894>
  40487c:	bl	401fb0 <__errno_location@plt>
  404880:	ldr	w22, [x0]
  404884:	mov	x20, x0
  404888:	mov	w0, w19
  40488c:	bl	401d70 <close@plt>
  404890:	str	w22, [x20]
  404894:	str	xzr, [x21, #952]
  404898:	ldr	w19, [x20]
  40489c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4048a0:	add	x1, x1, #0xe1c
  4048a4:	mov	w2, #0x5                   	// #5
  4048a8:	mov	x0, xzr
  4048ac:	bl	401f40 <dcgettext@plt>
  4048b0:	mov	x2, x0
  4048b4:	mov	w0, #0x1                   	// #1
  4048b8:	mov	w1, w19
  4048bc:	bl	401b60 <error@plt>
  4048c0:	sub	sp, sp, #0x80
  4048c4:	stp	x29, x30, [sp, #32]
  4048c8:	stp	x28, x27, [sp, #48]
  4048cc:	stp	x26, x25, [sp, #64]
  4048d0:	stp	x24, x23, [sp, #80]
  4048d4:	stp	x22, x21, [sp, #96]
  4048d8:	stp	x20, x19, [sp, #112]
  4048dc:	stp	x1, x6, [sp, #8]
  4048e0:	add	x29, sp, #0x20
  4048e4:	ldr	x8, [x0, #24]
  4048e8:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4048ec:	ldr	x23, [x19, #1128]
  4048f0:	ldr	w9, [x29, #96]
  4048f4:	mov	x20, x7
  4048f8:	mov	x27, x5
  4048fc:	mov	x28, x4
  404900:	mov	x26, x3
  404904:	mov	x22, x2
  404908:	mov	x21, x0
  40490c:	sub	x25, x8, #0x1
  404910:	str	w9, [sp, #4]
  404914:	cbz	x23, 404928 <ferror@plt+0x2928>
  404918:	add	x24, x20, x27
  40491c:	stur	x20, [x29, #-8]
  404920:	cbnz	x28, 404950 <ferror@plt+0x2950>
  404924:	b	4049d4 <ferror@plt+0x29d4>
  404928:	add	x0, x8, #0x1
  40492c:	bl	40912c <ferror@plt+0x712c>
  404930:	mov	x23, x0
  404934:	str	x0, [x19, #1128]
  404938:	add	x24, x20, x27
  40493c:	stur	x20, [x29, #-8]
  404940:	cbnz	x28, 404950 <ferror@plt+0x2950>
  404944:	b	4049d4 <ferror@plt+0x29d4>
  404948:	ldrb	w8, [x22]
  40494c:	cbz	w8, 404a4c <ferror@plt+0x2a4c>
  404950:	ldr	x1, [x21, #48]
  404954:	mov	x0, x22
  404958:	bl	406200 <ferror@plt+0x4200>
  40495c:	sub	x8, x0, x22
  404960:	cmp	x0, #0x0
  404964:	csel	x20, x8, x26, ne  // ne = any
  404968:	subs	x25, x25, x20
  40496c:	b.ls	404a44 <ferror@plt+0x2a44>  // b.plast
  404970:	mov	x19, x0
  404974:	mov	x0, x23
  404978:	mov	x1, x22
  40497c:	mov	x2, x20
  404980:	bl	401f70 <strncpy@plt>
  404984:	add	x23, x23, x20
  404988:	add	x22, x22, x20
  40498c:	sub	x26, x26, x20
  404990:	cbz	x19, 404948 <ferror@plt+0x2948>
  404994:	subs	x25, x25, x24
  404998:	b.ls	404a44 <ferror@plt+0x2a44>  // b.plast
  40499c:	mov	x0, x23
  4049a0:	mov	x1, x28
  4049a4:	bl	401ec0 <strcpy@plt>
  4049a8:	ldr	x1, [sp, #16]
  4049ac:	add	x0, x23, x27
  4049b0:	bl	401ec0 <strcpy@plt>
  4049b4:	ldr	x8, [x21, #40]
  4049b8:	ldur	x9, [x29, #-8]
  4049bc:	add	x22, x22, x8
  4049c0:	add	x23, x0, x9
  4049c4:	sub	x26, x26, x8
  4049c8:	b	404948 <ferror@plt+0x2948>
  4049cc:	ldrb	w8, [x22]
  4049d0:	cbz	w8, 404a4c <ferror@plt+0x2a4c>
  4049d4:	ldr	x1, [x21, #48]
  4049d8:	mov	x0, x22
  4049dc:	bl	406200 <ferror@plt+0x4200>
  4049e0:	sub	x8, x0, x22
  4049e4:	cmp	x0, #0x0
  4049e8:	csel	x20, x8, x26, ne  // ne = any
  4049ec:	subs	x25, x25, x20
  4049f0:	b.ls	404a44 <ferror@plt+0x2a44>  // b.plast
  4049f4:	mov	x19, x0
  4049f8:	mov	x0, x23
  4049fc:	mov	x1, x22
  404a00:	mov	x2, x20
  404a04:	bl	401f70 <strncpy@plt>
  404a08:	add	x23, x23, x20
  404a0c:	add	x22, x22, x20
  404a10:	sub	x26, x26, x20
  404a14:	cbz	x19, 4049cc <ferror@plt+0x29cc>
  404a18:	subs	x25, x25, x24
  404a1c:	b.ls	404a44 <ferror@plt+0x2a44>  // b.plast
  404a20:	ldr	x1, [sp, #16]
  404a24:	mov	x0, x23
  404a28:	bl	401ec0 <strcpy@plt>
  404a2c:	ldr	x8, [x21, #40]
  404a30:	ldur	x9, [x29, #-8]
  404a34:	add	x22, x22, x8
  404a38:	add	x23, x23, x9
  404a3c:	sub	x26, x26, x8
  404a40:	b	4049cc <ferror@plt+0x29cc>
  404a44:	ldrb	w8, [x22]
  404a48:	cbnz	w8, 404a94 <ferror@plt+0x2a94>
  404a4c:	strb	wzr, [x23]
  404a50:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404a54:	ldr	x2, [x8, #1128]
  404a58:	mov	x0, x21
  404a5c:	ldr	x1, [sp, #8]
  404a60:	ldr	w6, [sp, #4]
  404a64:	sub	x8, x23, x2
  404a68:	ldp	x20, x19, [sp, #112]
  404a6c:	ldp	x22, x21, [sp, #96]
  404a70:	ldp	x24, x23, [sp, #80]
  404a74:	ldp	x26, x25, [sp, #64]
  404a78:	ldp	x28, x27, [sp, #48]
  404a7c:	ldp	x29, x30, [sp, #32]
  404a80:	add	x3, x8, #0x1
  404a84:	mov	x4, xzr
  404a88:	mov	x5, xzr
  404a8c:	add	sp, sp, #0x80
  404a90:	b	404ab8 <ferror@plt+0x2ab8>
  404a94:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404a98:	add	x1, x1, #0xb1d
  404a9c:	mov	w2, #0x5                   	// #5
  404aa0:	mov	x0, xzr
  404aa4:	bl	401f40 <dcgettext@plt>
  404aa8:	mov	x2, x0
  404aac:	mov	w0, #0x1                   	// #1
  404ab0:	mov	w1, wzr
  404ab4:	bl	401b60 <error@plt>
  404ab8:	stp	x29, x30, [sp, #-80]!
  404abc:	stp	x26, x25, [sp, #16]
  404ac0:	stp	x24, x23, [sp, #32]
  404ac4:	stp	x22, x21, [sp, #48]
  404ac8:	stp	x20, x19, [sp, #64]
  404acc:	mov	x29, sp
  404ad0:	cbz	x2, 404ce0 <ferror@plt+0x2ce0>
  404ad4:	adrp	x26, 40b000 <ferror@plt+0x9000>
  404ad8:	add	x26, x26, #0xe64
  404adc:	mov	w19, w6
  404ae0:	mov	x24, x5
  404ae4:	mov	x25, x4
  404ae8:	mov	x22, x3
  404aec:	mov	x23, x2
  404af0:	mov	x20, x1
  404af4:	mov	x21, x0
  404af8:	cmp	x2, x26
  404afc:	b.eq	404b98 <ferror@plt+0x2b98>  // b.none
  404b00:	ldr	x8, [x20, #32]
  404b04:	ldr	x9, [x21, #24]
  404b08:	add	x10, x24, x22
  404b0c:	add	x8, x10, x8
  404b10:	cmp	x8, x9
  404b14:	b.ls	404b5c <ferror@plt+0x2b5c>  // b.plast
  404b18:	cbnz	w19, 404d00 <ferror@plt+0x2d00>
  404b1c:	ldr	x8, [x20]
  404b20:	ldr	x9, [x21, #56]
  404b24:	cmp	x8, x9
  404b28:	b.eq	404d00 <ferror@plt+0x2d00>  // b.none
  404b2c:	ldr	x8, [x21, #48]
  404b30:	cbnz	x8, 404d0c <ferror@plt+0x2d0c>
  404b34:	ldr	w8, [x21]
  404b38:	cbz	w8, 404b4c <ferror@plt+0x2b4c>
  404b3c:	ldr	x8, [x21, #72]
  404b40:	cbnz	x8, 404d0c <ferror@plt+0x2d0c>
  404b44:	ldr	x8, [x21, #80]
  404b48:	cbnz	x8, 404d0c <ferror@plt+0x2d0c>
  404b4c:	mov	x0, x21
  404b50:	mov	x1, x20
  404b54:	bl	404d30 <ferror@plt+0x2d30>
  404b58:	b	404b60 <ferror@plt+0x2b60>
  404b5c:	cbnz	w19, 404b7c <ferror@plt+0x2b7c>
  404b60:	ldr	x8, [x21, #80]
  404b64:	cbz	x8, 404b7c <ferror@plt+0x2b7c>
  404b68:	ldr	x9, [x20]
  404b6c:	ldr	x10, [x21, #56]
  404b70:	sub	x9, x9, x10
  404b74:	cmp	x9, x8
  404b78:	b.eq	404b8c <ferror@plt+0x2b8c>  // b.none
  404b7c:	ldr	x8, [x20]
  404b80:	ldr	x9, [x21, #32]
  404b84:	cmp	x8, x9
  404b88:	b.ne	404b98 <ferror@plt+0x2b98>  // b.any
  404b8c:	mov	x0, x21
  404b90:	mov	x1, x20
  404b94:	bl	404d30 <ferror@plt+0x2d30>
  404b98:	cbz	w19, 404c20 <ferror@plt+0x2c20>
  404b9c:	ldr	x9, [x20]
  404ba0:	ldr	x8, [x20, #16]
  404ba4:	cmp	x9, x8
  404ba8:	b.cs	404c38 <ferror@plt+0x2c38>  // b.hs, b.nlast
  404bac:	cmp	x23, x26
  404bb0:	b.eq	404cc8 <ferror@plt+0x2cc8>  // b.none
  404bb4:	ldp	x9, x8, [x20, #24]
  404bb8:	ldp	x10, x11, [x20]
  404bbc:	add	x9, x9, x8
  404bc0:	add	x12, x10, #0x1
  404bc4:	str	x12, [x20]
  404bc8:	str	x9, [x11, x10, lsl #3]
  404bcc:	cbz	x25, 404bec <ferror@plt+0x2bec>
  404bd0:	ldr	x9, [x20, #24]
  404bd4:	mov	x1, x25
  404bd8:	add	x0, x9, x8
  404bdc:	bl	401ec0 <strcpy@plt>
  404be0:	ldr	x8, [x20, #32]
  404be4:	add	x8, x8, x24
  404be8:	str	x8, [x20, #32]
  404bec:	ldr	x9, [x20, #24]
  404bf0:	mov	x1, x23
  404bf4:	add	x0, x9, x8
  404bf8:	bl	401ec0 <strcpy@plt>
  404bfc:	ldr	x8, [x20, #32]
  404c00:	add	x8, x8, x22
  404c04:	str	x8, [x20, #32]
  404c08:	cbz	w19, 404c60 <ferror@plt+0x2c60>
  404c0c:	ldr	x8, [x20]
  404c10:	ldr	x9, [x21, #32]
  404c14:	cmp	x8, x9
  404c18:	b.eq	404c7c <ferror@plt+0x2c7c>  // b.none
  404c1c:	b	404c88 <ferror@plt+0x2c88>
  404c20:	mov	w8, #0x1                   	// #1
  404c24:	str	w8, [x20, #56]
  404c28:	ldr	x9, [x20]
  404c2c:	ldr	x8, [x20, #16]
  404c30:	cmp	x9, x8
  404c34:	b.cc	404bac <ferror@plt+0x2bac>  // b.lo, b.ul, b.last
  404c38:	ldr	x0, [x20, #8]
  404c3c:	cbz	x0, 404cac <ferror@plt+0x2cac>
  404c40:	lsl	x9, x8, #1
  404c44:	lsl	x1, x8, #4
  404c48:	str	x9, [x20, #16]
  404c4c:	bl	4091ac <ferror@plt+0x71ac>
  404c50:	str	x0, [x20, #8]
  404c54:	cmp	x23, x26
  404c58:	b.ne	404bb4 <ferror@plt+0x2bb4>  // b.any
  404c5c:	b	404cc8 <ferror@plt+0x2cc8>
  404c60:	ldr	x8, [x21, #80]
  404c64:	cbz	x8, 404c0c <ferror@plt+0x2c0c>
  404c68:	ldr	x9, [x20]
  404c6c:	ldr	x10, [x21, #56]
  404c70:	sub	x9, x9, x10
  404c74:	cmp	x9, x8
  404c78:	b.ne	404c0c <ferror@plt+0x2c0c>  // b.any
  404c7c:	mov	x0, x21
  404c80:	mov	x1, x20
  404c84:	bl	404d30 <ferror@plt+0x2d30>
  404c88:	cbz	w19, 404c94 <ferror@plt+0x2c94>
  404c8c:	ldr	x8, [x20, #32]
  404c90:	str	x8, [x20, #40]
  404c94:	ldp	x20, x19, [sp, #64]
  404c98:	ldp	x22, x21, [sp, #48]
  404c9c:	ldp	x24, x23, [sp, #32]
  404ca0:	ldp	x26, x25, [sp, #16]
  404ca4:	ldp	x29, x30, [sp], #80
  404ca8:	ret
  404cac:	mov	w8, #0x40                  	// #64
  404cb0:	mov	w0, #0x200                 	// #512
  404cb4:	str	x8, [x20, #16]
  404cb8:	bl	40912c <ferror@plt+0x712c>
  404cbc:	str	x0, [x20, #8]
  404cc0:	cmp	x23, x26
  404cc4:	b.ne	404bb4 <ferror@plt+0x2bb4>  // b.any
  404cc8:	ldp	x8, x9, [x20]
  404ccc:	add	x10, x8, #0x1
  404cd0:	str	x10, [x20]
  404cd4:	str	xzr, [x9, x8, lsl #3]
  404cd8:	cbnz	w19, 404c8c <ferror@plt+0x2c8c>
  404cdc:	b	404c94 <ferror@plt+0x2c94>
  404ce0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404ce4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404ce8:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404cec:	add	x0, x0, #0xbf0
  404cf0:	add	x1, x1, #0xb42
  404cf4:	add	x3, x3, #0xbfc
  404cf8:	mov	w2, #0x155                 	// #341
  404cfc:	bl	401fa0 <__assert_fail@plt>
  404d00:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404d04:	add	x1, x1, #0xc72
  404d08:	b	404d14 <ferror@plt+0x2d14>
  404d0c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404d10:	add	x1, x1, #0xcad
  404d14:	mov	w2, #0x5                   	// #5
  404d18:	mov	x0, xzr
  404d1c:	bl	401f40 <dcgettext@plt>
  404d20:	mov	x2, x0
  404d24:	mov	w0, #0x1                   	// #1
  404d28:	mov	w1, wzr
  404d2c:	bl	401b60 <error@plt>
  404d30:	stp	x29, x30, [sp, #-96]!
  404d34:	str	x27, [sp, #16]
  404d38:	stp	x26, x25, [sp, #32]
  404d3c:	stp	x24, x23, [sp, #48]
  404d40:	stp	x22, x21, [sp, #64]
  404d44:	stp	x20, x19, [sp, #80]
  404d48:	mov	x20, x0
  404d4c:	ldp	x0, x8, [x1, #8]
  404d50:	ldr	x9, [x1]
  404d54:	mov	x19, x1
  404d58:	mov	w10, #0x1                   	// #1
  404d5c:	mov	x29, sp
  404d60:	cmp	x9, x8
  404d64:	str	w10, [x1, #56]
  404d68:	b.cc	404d98 <ferror@plt+0x2d98>  // b.lo, b.ul, b.last
  404d6c:	cbz	x0, 404d84 <ferror@plt+0x2d84>
  404d70:	lsl	x9, x8, #1
  404d74:	lsl	x1, x8, #4
  404d78:	str	x9, [x19, #16]
  404d7c:	bl	4091ac <ferror@plt+0x71ac>
  404d80:	b	404d94 <ferror@plt+0x2d94>
  404d84:	mov	w8, #0x40                  	// #64
  404d88:	mov	w0, #0x200                 	// #512
  404d8c:	str	x8, [x19, #16]
  404d90:	bl	40912c <ferror@plt+0x712c>
  404d94:	str	x0, [x19, #8]
  404d98:	ldr	x9, [x19]
  404d9c:	adds	x8, x9, #0x1
  404da0:	str	x8, [x19]
  404da4:	str	xzr, [x0, x9, lsl #3]
  404da8:	b.cs	4050e4 <ferror@plt+0x30e4>  // b.hs, b.nlast
  404dac:	ldr	x10, [x19, #8]
  404db0:	ldr	x9, [x10, x9, lsl #3]
  404db4:	cbnz	x9, 405104 <ferror@plt+0x3104>
  404db8:	lsl	x8, x8, #3
  404dbc:	add	x0, x8, #0x8
  404dc0:	bl	40912c <ferror@plt+0x712c>
  404dc4:	ldr	x9, [x19]
  404dc8:	ldr	x8, [x20, #56]
  404dcc:	mov	x21, x0
  404dd0:	mov	x23, xzr
  404dd4:	add	x24, x0, #0x8
  404dd8:	add	x25, x0, #0x10
  404ddc:	mov	x26, #0xffffffffffffffff    	// #-1
  404de0:	mov	x27, x9
  404de4:	b	404e28 <ferror@plt+0x2e28>
  404de8:	cmn	x27, #0x1
  404dec:	csinc	x9, x26, x27, eq  // eq = none
  404df0:	ldr	x8, [x20, #56]
  404df4:	add	x10, x22, x23
  404df8:	add	x11, x8, #0x1
  404dfc:	cmp	x9, x11
  404e00:	ccmp	x8, #0x0, #0x4, ls  // ls = plast
  404e04:	csinc	x9, x9, x8, eq  // eq = none
  404e08:	cmp	x9, #0x0
  404e0c:	csinc	x27, x9, xzr, ne  // ne = any
  404e10:	sub	x23, x10, x8
  404e14:	ldr	x9, [x19]
  404e18:	add	x10, x23, #0x1
  404e1c:	sub	x11, x9, x8
  404e20:	cmp	x10, x11
  404e24:	b.cs	405064 <ferror@plt+0x3064>  // b.hs, b.nlast
  404e28:	cbz	x8, 404e78 <ferror@plt+0x2e78>
  404e2c:	ldr	x10, [x19, #8]
  404e30:	cmp	x8, #0x4
  404e34:	b.cc	404e54 <ferror@plt+0x2e54>  // b.lo, b.ul, b.last
  404e38:	lsl	x11, x8, #3
  404e3c:	add	x12, x10, x11
  404e40:	cmp	x21, x12
  404e44:	b.cs	40500c <ferror@plt+0x300c>  // b.hs, b.nlast
  404e48:	add	x11, x21, x11
  404e4c:	cmp	x11, x10
  404e50:	b.ls	40500c <ferror@plt+0x300c>  // b.plast
  404e54:	mov	x11, xzr
  404e58:	lsl	x13, x11, #3
  404e5c:	add	x12, x21, x13
  404e60:	add	x10, x10, x13
  404e64:	sub	x11, x8, x11
  404e68:	ldr	x13, [x10], #8
  404e6c:	subs	x11, x11, #0x1
  404e70:	str	x13, [x12], #8
  404e74:	b.ne	404e68 <ferror@plt+0x2e68>  // b.any
  404e78:	cmp	x8, x27
  404e7c:	mov	x22, x8
  404e80:	b.cs	404f5c <ferror@plt+0x2f5c>  // b.hs, b.nlast
  404e84:	add	x11, x8, x23
  404e88:	cmp	x11, x9
  404e8c:	mov	x22, x8
  404e90:	b.cs	404f5c <ferror@plt+0x2f5c>  // b.hs, b.nlast
  404e94:	mvn	x12, x8
  404e98:	add	x13, x9, x12
  404e9c:	sub	x14, x13, x23
  404ea0:	add	x15, x27, x12
  404ea4:	ldr	x10, [x19, #8]
  404ea8:	cmp	x14, x15
  404eac:	csel	x12, x14, x15, cc  // cc = lo, ul, last
  404eb0:	add	x12, x12, #0x1
  404eb4:	cmp	x12, #0x4
  404eb8:	b.cs	404ec4 <ferror@plt+0x2ec4>  // b.hs, b.nlast
  404ebc:	mov	x22, x8
  404ec0:	b	404f3c <ferror@plt+0x2f3c>
  404ec4:	cmp	x14, x15
  404ec8:	csel	x14, x14, x15, cc  // cc = lo, ul, last
  404ecc:	add	x15, x8, x23
  404ed0:	add	x15, x15, x14
  404ed4:	lsl	x13, x8, #3
  404ed8:	add	x15, x10, x15, lsl #3
  404edc:	add	x16, x21, x13
  404ee0:	add	x15, x15, #0x8
  404ee4:	cmp	x16, x15
  404ee8:	add	x15, x10, x11, lsl #3
  404eec:	b.cs	404f04 <ferror@plt+0x2f04>  // b.hs, b.nlast
  404ef0:	add	x13, x13, x14, lsl #3
  404ef4:	add	x13, x24, x13
  404ef8:	cmp	x13, x15
  404efc:	mov	x22, x8
  404f00:	b.hi	404f3c <ferror@plt+0x2f3c>  // b.pmore
  404f04:	and	x13, x12, #0xfffffffffffffffc
  404f08:	add	x14, x25, x8, lsl #3
  404f0c:	add	x11, x11, x13
  404f10:	add	x22, x8, x13
  404f14:	add	x15, x15, #0x10
  404f18:	mov	x16, x13
  404f1c:	ldp	q0, q1, [x15, #-16]
  404f20:	subs	x16, x16, #0x4
  404f24:	add	x15, x15, #0x20
  404f28:	stp	q0, q1, [x14, #-16]
  404f2c:	add	x14, x14, #0x20
  404f30:	b.ne	404f1c <ferror@plt+0x2f1c>  // b.any
  404f34:	cmp	x12, x13
  404f38:	b.eq	404f5c <ferror@plt+0x2f5c>  // b.none
  404f3c:	ldr	x12, [x10, x11, lsl #3]
  404f40:	add	x11, x11, #0x1
  404f44:	cmp	x11, x9
  404f48:	str	x12, [x21, x22, lsl #3]
  404f4c:	add	x22, x22, #0x1
  404f50:	b.cs	404f5c <ferror@plt+0x2f5c>  // b.hs, b.nlast
  404f54:	cmp	x22, x27
  404f58:	b.cc	404f3c <ferror@plt+0x2f3c>  // b.lo, b.ul, b.last
  404f5c:	cmp	x22, x8
  404f60:	b.cc	4050a0 <ferror@plt+0x30a0>  // b.lo, b.ul, b.last
  404f64:	str	xzr, [x21, x22, lsl #3]
  404f68:	ldr	x8, [x20, #64]
  404f6c:	ldr	x1, [x19, #48]
  404f70:	mov	x0, x20
  404f74:	mov	w2, w22
  404f78:	mov	x3, x21
  404f7c:	blr	x8
  404f80:	cbz	w0, 404f9c <ferror@plt+0x2f9c>
  404f84:	ldr	x8, [x19, #64]
  404f88:	cmp	x8, x27
  404f8c:	b.cs	404fe4 <ferror@plt+0x2fe4>  // b.hs, b.nlast
  404f90:	str	x27, [x19, #64]
  404f94:	mov	x8, x27
  404f98:	b	404fe8 <ferror@plt+0x2fe8>
  404f9c:	ldr	x8, [x20, #56]
  404fa0:	add	x9, x8, #0x1
  404fa4:	cmp	x27, x9
  404fa8:	b.ls	4050c0 <ferror@plt+0x30c0>  // b.plast
  404fac:	ldr	x10, [x19, #72]
  404fb0:	sub	x11, x10, #0x1
  404fb4:	cmp	x11, x27
  404fb8:	b.cc	404fc4 <ferror@plt+0x2fc4>  // b.lo, b.ul, b.last
  404fbc:	mov	x10, x27
  404fc0:	str	x27, [x19, #72]
  404fc4:	ldr	x11, [x19, #64]
  404fc8:	cbz	x11, 405004 <ferror@plt+0x3004>
  404fcc:	subs	x10, x10, x11
  404fd0:	b.ls	405004 <ferror@plt+0x3004>  // b.plast
  404fd4:	lsr	x10, x10, #1
  404fd8:	cbz	x10, 405048 <ferror@plt+0x3048>
  404fdc:	sub	x10, x27, x10
  404fe0:	b	40504c <ferror@plt+0x304c>
  404fe4:	cbz	x8, 404de8 <ferror@plt+0x2de8>
  404fe8:	ldr	x9, [x19, #72]
  404fec:	subs	x8, x9, x8
  404ff0:	b.ls	404de8 <ferror@plt+0x2de8>  // b.plast
  404ff4:	lsr	x8, x8, #1
  404ff8:	cbz	x8, 405040 <ferror@plt+0x3040>
  404ffc:	add	x9, x8, x27
  405000:	b	404df0 <ferror@plt+0x2df0>
  405004:	lsr	x10, x27, #1
  405008:	b	40504c <ferror@plt+0x304c>
  40500c:	and	x11, x8, #0xfffffffffffffffc
  405010:	add	x12, x10, #0x10
  405014:	mov	x13, x11
  405018:	mov	x14, x25
  40501c:	ldp	q0, q1, [x12, #-16]
  405020:	add	x12, x12, #0x20
  405024:	subs	x13, x13, #0x4
  405028:	stp	q0, q1, [x14, #-16]
  40502c:	add	x14, x14, #0x20
  405030:	b.ne	40501c <ferror@plt+0x301c>  // b.any
  405034:	cmp	x8, x11
  405038:	b.eq	404e78 <ferror@plt+0x2e78>  // b.none
  40503c:	b	404e58 <ferror@plt+0x2e58>
  405040:	add	x9, x27, #0x1
  405044:	b	404df0 <ferror@plt+0x2df0>
  405048:	sub	x10, x27, #0x1
  40504c:	cmp	x10, x9
  405050:	ccmp	x8, #0x0, #0x4, ls  // ls = plast
  405054:	csel	x9, x10, x9, eq  // eq = none
  405058:	cmp	x9, #0x0
  40505c:	csinc	x27, x9, xzr, ne  // ne = any
  405060:	b	404e14 <ferror@plt+0x2e14>
  405064:	mov	x0, x21
  405068:	bl	401e60 <free@plt>
  40506c:	ldr	x8, [x20, #56]
  405070:	ldr	x9, [x19, #40]
  405074:	movi	d0, #0xffffffff00000000
  405078:	str	d0, [x19, #56]
  40507c:	str	x8, [x19]
  405080:	str	x9, [x19, #32]
  405084:	ldp	x20, x19, [sp, #80]
  405088:	ldp	x22, x21, [sp, #64]
  40508c:	ldp	x24, x23, [sp, #48]
  405090:	ldp	x26, x25, [sp, #32]
  405094:	ldr	x27, [sp, #16]
  405098:	ldp	x29, x30, [sp], #96
  40509c:	ret
  4050a0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4050a4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4050a8:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4050ac:	add	x0, x0, #0xde9
  4050b0:	add	x1, x1, #0xb42
  4050b4:	add	x3, x3, #0xe06
  4050b8:	mov	w2, #0xf2                  	// #242
  4050bc:	bl	401fa0 <__assert_fail@plt>
  4050c0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4050c4:	add	x1, x1, #0xbbc
  4050c8:	mov	w2, #0x5                   	// #5
  4050cc:	mov	x0, xzr
  4050d0:	bl	401f40 <dcgettext@plt>
  4050d4:	mov	x2, x0
  4050d8:	mov	w0, #0x1                   	// #1
  4050dc:	mov	w1, wzr
  4050e0:	bl	401b60 <error@plt>
  4050e4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4050e8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4050ec:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4050f0:	add	x0, x0, #0xb2e
  4050f4:	add	x1, x1, #0xb42
  4050f8:	add	x3, x3, #0xb4d
  4050fc:	mov	w2, #0x105                 	// #261
  405100:	bl	401fa0 <__assert_fail@plt>
  405104:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405108:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40510c:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405110:	add	x0, x0, #0xb91
  405114:	add	x1, x1, #0xb42
  405118:	add	x3, x3, #0xb4d
  40511c:	mov	w2, #0x106                 	// #262
  405120:	bl	401fa0 <__assert_fail@plt>
  405124:	ldr	x8, [x0, #56]
  405128:	ldr	x9, [x1, #40]
  40512c:	movi	d0, #0xffffffff00000000
  405130:	str	d0, [x1, #56]
  405134:	str	x8, [x1]
  405138:	str	x9, [x1, #32]
  40513c:	ret
  405140:	stp	x29, x30, [sp, #-16]!
  405144:	mov	w0, wzr
  405148:	mov	x29, sp
  40514c:	bl	401f30 <sysconf@plt>
  405150:	cmp	x0, #0x0
  405154:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405158:	csel	x0, x0, x8, gt
  40515c:	ldp	x29, x30, [sp], #16
  405160:	ret
  405164:	stp	x29, x30, [sp, #-32]!
  405168:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40516c:	ldr	x9, [x8, #832]
  405170:	stp	x20, x19, [sp, #16]
  405174:	mov	x29, sp
  405178:	ldr	x8, [x9]
  40517c:	cbz	x8, 4051b0 <ferror@plt+0x31b0>
  405180:	mov	x19, xzr
  405184:	add	x20, x9, #0x8
  405188:	mov	x0, x8
  40518c:	bl	401b30 <strlen@plt>
  405190:	ldr	x8, [x20], #8
  405194:	add	x9, x19, x0
  405198:	add	x19, x9, #0x1
  40519c:	cbnz	x8, 405188 <ferror@plt+0x3188>
  4051a0:	mov	x0, x19
  4051a4:	ldp	x20, x19, [sp, #16]
  4051a8:	ldp	x29, x30, [sp], #32
  4051ac:	ret
  4051b0:	mov	x19, xzr
  4051b4:	mov	x0, x19
  4051b8:	ldp	x20, x19, [sp, #16]
  4051bc:	ldp	x29, x30, [sp], #32
  4051c0:	ret
  4051c4:	stp	x29, x30, [sp, #-48]!
  4051c8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4051cc:	ldr	x9, [x8, #832]
  4051d0:	stp	x22, x21, [sp, #16]
  4051d4:	stp	x20, x19, [sp, #32]
  4051d8:	mov	x20, x1
  4051dc:	ldr	x8, [x9]
  4051e0:	mov	x19, x0
  4051e4:	mov	x21, xzr
  4051e8:	mov	x29, sp
  4051ec:	cbz	x8, 40520c <ferror@plt+0x320c>
  4051f0:	add	x22, x9, #0x8
  4051f4:	mov	x0, x8
  4051f8:	bl	401b30 <strlen@plt>
  4051fc:	ldr	x8, [x22], #8
  405200:	add	x9, x21, x0
  405204:	add	x21, x9, #0x1
  405208:	cbnz	x8, 4051f4 <ferror@plt+0x31f4>
  40520c:	mov	w8, #0x1000                	// #4096
  405210:	mov	w0, wzr
  405214:	str	x8, [x19, #16]
  405218:	bl	401f30 <sysconf@plt>
  40521c:	cmp	x0, #0x0
  405220:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405224:	csel	x8, x0, x8, gt
  405228:	subs	x9, x8, x21
  40522c:	str	x8, [x19, #8]
  405230:	str	wzr, [x19]
  405234:	b.cs	40524c <ferror@plt+0x324c>  // b.hs, b.nlast
  405238:	mov	w0, #0x1                   	// #1
  40523c:	ldp	x20, x19, [sp, #32]
  405240:	ldp	x22, x21, [sp, #16]
  405244:	ldp	x29, x30, [sp], #48
  405248:	ret
  40524c:	add	x10, x21, x20
  405250:	cmp	x10, x8
  405254:	b.cs	40529c <ferror@plt+0x329c>  // b.hs, b.nlast
  405258:	sub	x8, x9, x20
  40525c:	lsr	x9, x8, #3
  405260:	subs	x9, x9, #0x2
  405264:	str	x8, [x19, #8]
  405268:	str	x9, [x19, #32]
  40526c:	b.eq	4052b0 <ferror@plt+0x32b0>  // b.none
  405270:	adrp	x9, 405000 <ferror@plt+0x3000>
  405274:	mov	w0, wzr
  405278:	add	x9, x9, #0x2d0
  40527c:	stp	xzr, xzr, [x19, #40]
  405280:	stp	xzr, xzr, [x19, #72]
  405284:	stp	xzr, x9, [x19, #56]
  405288:	str	x8, [x19, #24]
  40528c:	ldp	x20, x19, [sp, #32]
  405290:	ldp	x22, x21, [sp, #16]
  405294:	ldp	x29, x30, [sp], #48
  405298:	ret
  40529c:	mov	w0, #0x2                   	// #2
  4052a0:	ldp	x20, x19, [sp, #32]
  4052a4:	ldp	x22, x21, [sp, #16]
  4052a8:	ldp	x29, x30, [sp], #48
  4052ac:	ret
  4052b0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4052b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4052b8:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4052bc:	add	x0, x0, #0xcc4
  4052c0:	add	x1, x1, #0xb42
  4052c4:	add	x3, x3, #0xcdb
  4052c8:	mov	w2, #0x206                 	// #518
  4052cc:	bl	401fa0 <__assert_fail@plt>
  4052d0:	mov	w0, wzr
  4052d4:	ret
  4052d8:	ldr	x8, [x0, #8]
  4052dc:	lsr	x9, x8, #17
  4052e0:	cbz	x9, 4052f4 <ferror@plt+0x32f4>
  4052e4:	ldr	x8, [x0, #16]
  4052e8:	cmp	x8, #0x20, lsl #12
  4052ec:	b.hi	4052f4 <ferror@plt+0x32f4>  // b.pmore
  4052f0:	mov	w8, #0x20000               	// #131072
  4052f4:	str	x8, [x0, #24]
  4052f8:	ret
  4052fc:	stp	x29, x30, [sp, #-48]!
  405300:	str	x21, [sp, #16]
  405304:	mov	x21, x1
  405308:	stp	x20, x19, [sp, #32]
  40530c:	str	xzr, [x21, #32]!
  405310:	stp	xzr, xzr, [x1, #8]
  405314:	str	xzr, [x1]
  405318:	stp	xzr, xzr, [x1, #64]
  40531c:	ldr	x8, [x0, #24]
  405320:	mov	x9, #0x7ffffffffffff800    	// #9223372036854773760
  405324:	mov	x29, sp
  405328:	cmp	x8, x9
  40532c:	b.cs	405364 <ferror@plt+0x3364>  // b.hs, b.nlast
  405330:	add	x0, x8, #0x1
  405334:	mov	x19, x1
  405338:	mov	x20, x2
  40533c:	bl	40912c <ferror@plt+0x712c>
  405340:	mov	w8, #0xffffffff            	// #-1
  405344:	str	x0, [x19, #24]
  405348:	stp	xzr, xzr, [x21]
  40534c:	stp	wzr, w8, [x19, #56]
  405350:	str	x20, [x19, #48]
  405354:	ldp	x20, x19, [sp, #32]
  405358:	ldr	x21, [sp, #16]
  40535c:	ldp	x29, x30, [sp], #48
  405360:	ret
  405364:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405368:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40536c:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405370:	add	x0, x0, #0xd26
  405374:	add	x1, x1, #0xb42
  405378:	add	x3, x3, #0xd49
  40537c:	mov	w2, #0x23c                 	// #572
  405380:	bl	401fa0 <__assert_fail@plt>
  405384:	sub	sp, sp, #0x40
  405388:	stp	x29, x30, [sp, #16]
  40538c:	stp	x22, x21, [sp, #32]
  405390:	stp	x20, x19, [sp, #48]
  405394:	mov	x8, x0
  405398:	ldr	x0, [x0]
  40539c:	add	x29, sp, #0x10
  4053a0:	cbz	x0, 4053e0 <ferror@plt+0x33e0>
  4053a4:	mov	x22, xzr
  4053a8:	mov	x19, xzr
  4053ac:	add	x21, x8, #0x8
  4053b0:	add	x20, x22, #0x1
  4053b4:	bl	401b30 <strlen@plt>
  4053b8:	mov	x8, x0
  4053bc:	ldr	x0, [x21, x22, lsl #3]
  4053c0:	add	x19, x8, x19
  4053c4:	mov	x22, x20
  4053c8:	cbnz	x0, 4053b0 <ferror@plt+0x33b0>
  4053cc:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4053d0:	add	x0, x0, #0xd9e
  4053d4:	bl	401fc0 <getenv@plt>
  4053d8:	cbnz	x0, 4053f8 <ferror@plt+0x33f8>
  4053dc:	b	40541c <ferror@plt+0x341c>
  4053e0:	mov	x19, xzr
  4053e4:	mov	x20, xzr
  4053e8:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4053ec:	add	x0, x0, #0xd9e
  4053f0:	bl	401fc0 <getenv@plt>
  4053f4:	cbz	x0, 40541c <ferror@plt+0x341c>
  4053f8:	add	x1, sp, #0x8
  4053fc:	mov	x3, sp
  405400:	mov	w2, #0xa                   	// #10
  405404:	mov	x4, xzr
  405408:	bl	40946c <ferror@plt+0x746c>
  40540c:	cbnz	w0, 405470 <ferror@plt+0x3470>
  405410:	ldr	x8, [sp]
  405414:	cmp	x8, x20
  405418:	b.cc	405450 <ferror@plt+0x3450>  // b.lo, b.ul, b.last
  40541c:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405420:	add	x0, x0, #0xdc3
  405424:	bl	401fc0 <getenv@plt>
  405428:	cbz	x0, 405458 <ferror@plt+0x3458>
  40542c:	add	x1, sp, #0x8
  405430:	mov	x3, sp
  405434:	mov	w2, #0xa                   	// #10
  405438:	mov	x4, xzr
  40543c:	bl	40946c <ferror@plt+0x746c>
  405440:	cbnz	w0, 40549c <ferror@plt+0x349c>
  405444:	ldr	x8, [sp]
  405448:	cmp	x8, x19
  40544c:	b.cs	405458 <ferror@plt+0x3458>  // b.hs, b.nlast
  405450:	mov	w0, #0x1                   	// #1
  405454:	b	40545c <ferror@plt+0x345c>
  405458:	mov	w0, wzr
  40545c:	ldp	x20, x19, [sp, #48]
  405460:	ldp	x22, x21, [sp, #32]
  405464:	ldp	x29, x30, [sp, #16]
  405468:	add	sp, sp, #0x40
  40546c:	ret
  405470:	bl	401fb0 <__errno_location@plt>
  405474:	ldr	w19, [x0]
  405478:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40547c:	add	x1, x1, #0xe70
  405480:	mov	w2, #0x5                   	// #5
  405484:	mov	x0, xzr
  405488:	bl	401f40 <dcgettext@plt>
  40548c:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405490:	mov	x2, x0
  405494:	add	x3, x3, #0xd9e
  405498:	b	4054c4 <ferror@plt+0x34c4>
  40549c:	bl	401fb0 <__errno_location@plt>
  4054a0:	ldr	w19, [x0]
  4054a4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4054a8:	add	x1, x1, #0xe70
  4054ac:	mov	w2, #0x5                   	// #5
  4054b0:	mov	x0, xzr
  4054b4:	bl	401f40 <dcgettext@plt>
  4054b8:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4054bc:	mov	x2, x0
  4054c0:	add	x3, x3, #0xdc3
  4054c4:	mov	w0, #0x1                   	// #1
  4054c8:	mov	w1, w19
  4054cc:	bl	401b60 <error@plt>
  4054d0:	stp	x29, x30, [sp, #-96]!
  4054d4:	stp	x28, x27, [sp, #16]
  4054d8:	stp	x26, x25, [sp, #32]
  4054dc:	stp	x24, x23, [sp, #48]
  4054e0:	stp	x22, x21, [sp, #64]
  4054e4:	stp	x20, x19, [sp, #80]
  4054e8:	mov	x29, sp
  4054ec:	sub	sp, sp, #0x220
  4054f0:	bl	405634 <ferror@plt+0x3634>
  4054f4:	mov	w8, #0x7fffffff            	// #2147483647
  4054f8:	cmp	w0, w8
  4054fc:	cinc	w22, w0, ne  // ne = any
  405500:	cmp	w22, #0x1
  405504:	stp	xzr, xzr, [sp]
  405508:	str	xzr, [sp, #16]
  40550c:	b.lt	405604 <ferror@plt+0x3604>  // b.tstop
  405510:	mov	x8, sp
  405514:	add	x9, sp, #0x18
  405518:	mov	w23, wzr
  40551c:	mov	w24, #0x40                  	// #64
  405520:	add	x19, x8, #0x10
  405524:	orr	x25, x9, #0x6
  405528:	mov	w26, #0x5                   	// #5
  40552c:	b	40553c <ferror@plt+0x353c>
  405530:	add	w23, w20, w23
  405534:	cmp	w23, w22
  405538:	b.ge	405604 <ferror@plt+0x3604>  // b.tcont
  40553c:	sub	w21, w22, w23
  405540:	cmp	w21, #0x40
  405544:	csel	w8, w21, w24, lt  // lt = tstop
  405548:	cmp	w21, #0x1
  40554c:	sxtw	x20, w8
  405550:	b.lt	40557c <ferror@plt+0x357c>  // b.tstop
  405554:	mov	x8, xzr
  405558:	mov	w9, w23
  40555c:	mov	x10, x25
  405560:	add	w11, w9, w8
  405564:	add	x8, x8, #0x1
  405568:	stur	w26, [x10, #-2]
  40556c:	stur	w11, [x10, #-6]
  405570:	cmp	x8, x20
  405574:	add	x10, x10, #0x8
  405578:	b.lt	405560 <ferror@plt+0x3560>  // b.tstop
  40557c:	add	x0, sp, #0x18
  405580:	mov	x1, x20
  405584:	mov	w2, wzr
  405588:	bl	401ca0 <poll@plt>
  40558c:	cmn	w0, #0x1
  405590:	b.eq	405604 <ferror@plt+0x3604>  // b.none
  405594:	cmp	w21, #0x1
  405598:	b.lt	405530 <ferror@plt+0x3530>  // b.tstop
  40559c:	mov	x27, xzr
  4055a0:	add	x28, sp, #0x18
  4055a4:	b	4055cc <ferror@plt+0x35cc>
  4055a8:	ldr	x8, [sp, #8]
  4055ac:	str	x0, [sp]
  4055b0:	str	w21, [x0, x8, lsl #2]
  4055b4:	add	x8, x8, #0x1
  4055b8:	str	x8, [sp, #8]
  4055bc:	add	x27, x27, #0x1
  4055c0:	cmp	x27, x20
  4055c4:	add	x28, x28, #0x8
  4055c8:	b.ge	405530 <ferror@plt+0x3530>  // b.tcont
  4055cc:	ldrh	w8, [x28, #6]
  4055d0:	cmp	w8, #0x20
  4055d4:	b.eq	4055bc <ferror@plt+0x35bc>  // b.none
  4055d8:	ldr	w21, [x28]
  4055dc:	mov	w1, #0x1                   	// #1
  4055e0:	mov	w0, w21
  4055e4:	bl	409808 <ferror@plt+0x7808>
  4055e8:	tbnz	w0, #0, 4055bc <ferror@plt+0x35bc>
  4055ec:	ldp	x0, x8, [sp]
  4055f0:	mov	x2, x19
  4055f4:	lsl	x8, x8, #2
  4055f8:	add	x1, x8, #0x4
  4055fc:	bl	405d1c <ferror@plt+0x3d1c>
  405600:	cbnz	x0, 4055a8 <ferror@plt+0x35a8>
  405604:	ldp	x8, x9, [sp]
  405608:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  40560c:	add	x10, x10, #0x478
  405610:	stp	x8, x9, [x10]
  405614:	add	sp, sp, #0x220
  405618:	ldp	x20, x19, [sp, #80]
  40561c:	ldp	x22, x21, [sp, #64]
  405620:	ldp	x24, x23, [sp, #48]
  405624:	ldp	x26, x25, [sp, #32]
  405628:	ldp	x28, x27, [sp, #16]
  40562c:	ldp	x29, x30, [sp], #96
  405630:	ret
  405634:	sub	sp, sp, #0x40
  405638:	adrp	x0, 40b000 <ferror@plt+0x9000>
  40563c:	add	x0, x0, #0xf97
  405640:	stp	x29, x30, [sp, #16]
  405644:	stp	x22, x21, [sp, #32]
  405648:	stp	x20, x19, [sp, #48]
  40564c:	add	x29, sp, #0x10
  405650:	bl	4060bc <ferror@plt+0x40bc>
  405654:	cbz	x0, 4056b8 <ferror@plt+0x36b8>
  405658:	mov	x19, x0
  40565c:	bl	401fb0 <__errno_location@plt>
  405660:	mov	x21, x0
  405664:	str	wzr, [x0]
  405668:	mov	x0, x19
  40566c:	bl	401d30 <readdir@plt>
  405670:	mov	w22, wzr
  405674:	mov	w20, #0xffffffff            	// #-1
  405678:	cbnz	x0, 405714 <ferror@plt+0x3714>
  40567c:	ldr	w21, [x21]
  405680:	cbz	w21, 405740 <ferror@plt+0x3740>
  405684:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405688:	add	x2, x2, #0xf97
  40568c:	mov	w1, #0x8                   	// #8
  405690:	mov	w0, wzr
  405694:	bl	4083e8 <ferror@plt+0x63e8>
  405698:	adrp	x2, 40c000 <ferror@plt+0xa000>
  40569c:	mov	x3, x0
  4056a0:	add	x2, x2, #0x14
  4056a4:	mov	w0, wzr
  4056a8:	mov	w1, w21
  4056ac:	bl	401b60 <error@plt>
  4056b0:	mov	x0, x19
  4056b4:	bl	401d60 <closedir@plt>
  4056b8:	mov	w0, #0x4                   	// #4
  4056bc:	bl	401f30 <sysconf@plt>
  4056c0:	cmn	x0, #0x1
  4056c4:	mov	w8, #0x14                  	// #20
  4056c8:	csel	x20, x8, x0, eq  // eq = none
  4056cc:	mov	x1, sp
  4056d0:	mov	w0, #0x7                   	// #7
  4056d4:	bl	401ee0 <getrlimit@plt>
  4056d8:	cbnz	w0, 405750 <ferror@plt+0x3750>
  4056dc:	ldr	x8, [sp]
  4056e0:	cmn	x8, #0x1
  4056e4:	csel	w20, w20, w8, eq  // eq = none
  4056e8:	b	405750 <ferror@plt+0x3750>
  4056ec:	mov	x0, x8
  4056f0:	mov	w1, wzr
  4056f4:	bl	405b74 <ferror@plt+0x3b74>
  4056f8:	cmp	w0, w20
  4056fc:	csel	w20, w0, w20, gt
  405700:	mov	w22, #0x1                   	// #1
  405704:	mov	x0, x19
  405708:	str	wzr, [x21]
  40570c:	bl	401d30 <readdir@plt>
  405710:	cbz	x0, 40567c <ferror@plt+0x367c>
  405714:	mov	x8, x0
  405718:	ldrb	w9, [x8, #19]!
  40571c:	cmp	w9, #0x2e
  405720:	b.ne	4056ec <ferror@plt+0x36ec>  // b.any
  405724:	ldrb	w9, [x0, #20]
  405728:	cbz	w9, 405704 <ferror@plt+0x3704>
  40572c:	cmp	w9, #0x2e
  405730:	b.ne	4056ec <ferror@plt+0x36ec>  // b.any
  405734:	ldrb	w9, [x0, #21]
  405738:	cbnz	w9, 4056ec <ferror@plt+0x36ec>
  40573c:	b	405704 <ferror@plt+0x3704>
  405740:	mov	x0, x19
  405744:	bl	401d60 <closedir@plt>
  405748:	cbz	w22, 4056b8 <ferror@plt+0x36b8>
  40574c:	tbnz	w20, #31, 4056b8 <ferror@plt+0x36b8>
  405750:	mov	w0, w20
  405754:	ldp	x20, x19, [sp, #48]
  405758:	ldp	x22, x21, [sp, #32]
  40575c:	ldp	x29, x30, [sp, #16]
  405760:	add	sp, sp, #0x40
  405764:	ret
  405768:	sub	sp, sp, #0x110
  40576c:	stp	x29, x30, [sp, #208]
  405770:	stp	x20, x19, [sp, #256]
  405774:	add	x29, sp, #0xd0
  405778:	mov	w20, w1
  40577c:	mov	x19, x0
  405780:	stp	x28, x23, [sp, #224]
  405784:	stp	x22, x21, [sp, #240]
  405788:	stp	x2, x3, [x29, #-80]
  40578c:	stp	x4, x5, [x29, #-64]
  405790:	stp	x6, x7, [x29, #-48]
  405794:	stp	q1, q2, [sp, #16]
  405798:	stp	q3, q4, [sp, #48]
  40579c:	str	q0, [sp]
  4057a0:	stp	q5, q6, [sp, #80]
  4057a4:	str	q7, [sp, #112]
  4057a8:	tbnz	w1, #6, 4057c0 <ferror@plt+0x37c0>
  4057ac:	mov	w21, wzr
  4057b0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4057b4:	ldrb	w8, [x8, #1137]
  4057b8:	tbz	w8, #0, 405834 <ferror@plt+0x3834>
  4057bc:	b	405880 <ferror@plt+0x3880>
  4057c0:	mov	x9, #0xffffffffffffffd0    	// #-48
  4057c4:	mov	x11, sp
  4057c8:	sub	x12, x29, #0x50
  4057cc:	movk	x9, #0xff80, lsl #32
  4057d0:	add	x10, x29, #0x40
  4057d4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4057d8:	add	x11, x11, #0x80
  4057dc:	add	x12, x12, #0x30
  4057e0:	stp	x11, x9, [x29, #-16]
  4057e4:	stp	x10, x12, [x29, #-32]
  4057e8:	tbz	w8, #31, 405818 <ferror@plt+0x3818>
  4057ec:	add	w9, w8, #0x8
  4057f0:	cmn	w8, #0x8
  4057f4:	stur	w9, [x29, #-8]
  4057f8:	b.gt	405818 <ferror@plt+0x3818>
  4057fc:	ldur	x9, [x29, #-24]
  405800:	add	x8, x9, x8
  405804:	ldr	w21, [x8]
  405808:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40580c:	ldrb	w8, [x8, #1137]
  405810:	tbz	w8, #0, 405834 <ferror@plt+0x3834>
  405814:	b	405880 <ferror@plt+0x3880>
  405818:	ldur	x8, [x29, #-32]
  40581c:	add	x9, x8, #0x8
  405820:	stur	x9, [x29, #-32]
  405824:	ldr	w21, [x8]
  405828:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40582c:	ldrb	w8, [x8, #1137]
  405830:	tbnz	w8, #0, 405880 <ferror@plt+0x3880>
  405834:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405838:	add	x0, x0, #0x284
  40583c:	mov	w1, #0x80000               	// #524288
  405840:	bl	40615c <ferror@plt+0x415c>
  405844:	tbnz	w0, #31, 405868 <ferror@plt+0x3868>
  405848:	mov	w1, #0x1                   	// #1
  40584c:	mov	w22, w0
  405850:	bl	409808 <ferror@plt+0x7808>
  405854:	mov	w23, w0
  405858:	mov	w0, w22
  40585c:	bl	401d70 <close@plt>
  405860:	and	w8, w23, #0x1
  405864:	b	40586c <ferror@plt+0x386c>
  405868:	mov	w8, wzr
  40586c:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  405870:	add	x9, x9, #0x470
  405874:	mov	w10, #0x1                   	// #1
  405878:	strb	w8, [x9]
  40587c:	strb	w10, [x9, #1]
  405880:	orr	w1, w20, #0x80000
  405884:	mov	x0, x19
  405888:	mov	w2, w21
  40588c:	bl	40615c <ferror@plt+0x415c>
  405890:	mov	w19, w0
  405894:	tbnz	w0, #31, 4058b0 <ferror@plt+0x38b0>
  405898:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40589c:	ldrb	w8, [x8, #1136]
  4058a0:	cbnz	w8, 4058b0 <ferror@plt+0x38b0>
  4058a4:	mov	w1, #0x1                   	// #1
  4058a8:	mov	w0, w19
  4058ac:	bl	405e40 <ferror@plt+0x3e40>
  4058b0:	mov	w0, w19
  4058b4:	ldp	x20, x19, [sp, #256]
  4058b8:	ldp	x22, x21, [sp, #240]
  4058bc:	ldp	x28, x23, [sp, #224]
  4058c0:	ldp	x29, x30, [sp, #208]
  4058c4:	add	sp, sp, #0x110
  4058c8:	ret
  4058cc:	stp	x29, x30, [sp, #-32]!
  4058d0:	str	x19, [sp, #16]
  4058d4:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4058d8:	add	x19, x19, #0x478
  4058dc:	ldr	x0, [x19]
  4058e0:	mov	x29, sp
  4058e4:	bl	401e60 <free@plt>
  4058e8:	stp	xzr, xzr, [x19]
  4058ec:	ldr	x19, [sp, #16]
  4058f0:	ldp	x29, x30, [sp], #32
  4058f4:	ret
  4058f8:	stp	x29, x30, [sp, #-16]!
  4058fc:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405900:	add	x0, x0, #0xead
  405904:	mov	x29, sp
  405908:	bl	401fc0 <getenv@plt>
  40590c:	cmp	x0, #0x0
  405910:	cset	w0, ne  // ne = any
  405914:	ldp	x29, x30, [sp], #16
  405918:	ret
  40591c:	stp	x29, x30, [sp, #-96]!
  405920:	stp	x28, x27, [sp, #16]
  405924:	stp	x26, x25, [sp, #32]
  405928:	stp	x24, x23, [sp, #48]
  40592c:	stp	x22, x21, [sp, #64]
  405930:	stp	x20, x19, [sp, #80]
  405934:	mov	x29, sp
  405938:	sub	sp, sp, #0x210
  40593c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405940:	add	x8, x8, #0x478
  405944:	ldp	x21, x22, [x8]
  405948:	bl	405634 <ferror@plt+0x3634>
  40594c:	mov	w8, #0x7fffffff            	// #2147483647
  405950:	cmp	w0, w8
  405954:	cinc	w23, w0, ne  // ne = any
  405958:	cmp	w23, #0x1
  40595c:	b.lt	405a58 <ferror@plt+0x3a58>  // b.tstop
  405960:	add	x26, sp, #0x8
  405964:	mov	x24, xzr
  405968:	mov	w25, wzr
  40596c:	mov	w8, #0x40                  	// #64
  405970:	orr	x9, x26, #0x6
  405974:	mov	w27, #0x5                   	// #5
  405978:	str	x9, [sp]
  40597c:	sub	w20, w23, w25
  405980:	cmp	w20, #0x40
  405984:	csel	w8, w20, w8, lt  // lt = tstop
  405988:	cmp	w20, #0x1
  40598c:	sxtw	x19, w8
  405990:	b.lt	4059bc <ferror@plt+0x39bc>  // b.tstop
  405994:	ldr	x10, [sp]
  405998:	mov	x8, xzr
  40599c:	mov	w9, w25
  4059a0:	add	w11, w9, w8
  4059a4:	add	x8, x8, #0x1
  4059a8:	stur	w27, [x10, #-2]
  4059ac:	stur	w11, [x10, #-6]
  4059b0:	cmp	x8, x19
  4059b4:	add	x10, x10, #0x8
  4059b8:	b.lt	4059a0 <ferror@plt+0x39a0>  // b.tstop
  4059bc:	add	x0, sp, #0x8
  4059c0:	mov	x1, x19
  4059c4:	mov	w2, wzr
  4059c8:	bl	401ca0 <poll@plt>
  4059cc:	cmn	w0, #0x1
  4059d0:	b.eq	405a58 <ferror@plt+0x3a58>  // b.none
  4059d4:	cmp	w20, #0x1
  4059d8:	b.lt	405a40 <ferror@plt+0x3a40>  // b.tstop
  4059dc:	mov	x28, xzr
  4059e0:	b	4059f4 <ferror@plt+0x39f4>
  4059e4:	b.ne	405a54 <ferror@plt+0x3a54>  // b.any
  4059e8:	add	x28, x28, #0x1
  4059ec:	cmp	x28, x19
  4059f0:	b.ge	405a40 <ferror@plt+0x3a40>  // b.tcont
  4059f4:	add	x8, x26, x28, lsl #3
  4059f8:	ldrh	w8, [x8, #6]
  4059fc:	cmp	w8, #0x20
  405a00:	b.eq	4059e8 <ferror@plt+0x39e8>  // b.none
  405a04:	lsl	x8, x28, #3
  405a08:	ldr	w20, [x26, x8]
  405a0c:	mov	w1, #0x1                   	// #1
  405a10:	mov	w0, w20
  405a14:	bl	409808 <ferror@plt+0x7808>
  405a18:	tbnz	w0, #0, 4059e8 <ferror@plt+0x39e8>
  405a1c:	cmp	x24, x22
  405a20:	b.cs	405a54 <ferror@plt+0x3a54>  // b.hs, b.nlast
  405a24:	ldr	w8, [x21, x24, lsl #2]
  405a28:	cmp	w8, w20
  405a2c:	b.ge	4059e4 <ferror@plt+0x39e4>  // b.tcont
  405a30:	add	x24, x24, #0x1
  405a34:	cmp	x22, x24
  405a38:	b.ne	405a24 <ferror@plt+0x3a24>  // b.any
  405a3c:	b	405a54 <ferror@plt+0x3a54>
  405a40:	add	w25, w19, w25
  405a44:	cmp	w25, w23
  405a48:	mov	w8, #0x40                  	// #64
  405a4c:	b.lt	40597c <ferror@plt+0x397c>  // b.tstop
  405a50:	b	405a58 <ferror@plt+0x3a58>
  405a54:	tbz	w20, #31, 405a78 <ferror@plt+0x3a78>
  405a58:	add	sp, sp, #0x210
  405a5c:	ldp	x20, x19, [sp, #80]
  405a60:	ldp	x22, x21, [sp, #64]
  405a64:	ldp	x24, x23, [sp, #48]
  405a68:	ldp	x26, x25, [sp, #32]
  405a6c:	ldp	x28, x27, [sp, #16]
  405a70:	ldp	x29, x30, [sp], #96
  405a74:	ret
  405a78:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405a7c:	add	x1, x1, #0xec9
  405a80:	mov	w2, #0x5                   	// #5
  405a84:	mov	x0, xzr
  405a88:	bl	401f40 <dcgettext@plt>
  405a8c:	mov	x2, x0
  405a90:	mov	w0, wzr
  405a94:	mov	w1, wzr
  405a98:	mov	w3, w20
  405a9c:	bl	401b60 <error@plt>
  405aa0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405aa4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405aa8:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405aac:	add	x0, x0, #0xf61
  405ab0:	add	x1, x1, #0xf6a
  405ab4:	add	x3, x3, #0xf73
  405ab8:	mov	w2, #0x18c                 	// #396
  405abc:	bl	401fa0 <__assert_fail@plt>
  405ac0:	stp	x29, x30, [sp, #-64]!
  405ac4:	stp	x22, x21, [sp, #32]
  405ac8:	stp	x20, x19, [sp, #48]
  405acc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405ad0:	ldr	x8, [x8, #792]
  405ad4:	mov	x19, x0
  405ad8:	str	x23, [sp, #16]
  405adc:	mov	x29, sp
  405ae0:	mov	x0, x8
  405ae4:	bl	409ab4 <ferror@plt+0x7ab4>
  405ae8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405aec:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  405af0:	ldr	x20, [x8, #816]
  405af4:	ldr	x21, [x9, #680]
  405af8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405afc:	add	x1, x1, #0xfb9
  405b00:	mov	w2, #0x5                   	// #5
  405b04:	mov	x0, xzr
  405b08:	bl	401f40 <dcgettext@plt>
  405b0c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405b10:	mov	x22, x0
  405b14:	add	x1, x1, #0xfc8
  405b18:	mov	w2, #0x5                   	// #5
  405b1c:	mov	x0, xzr
  405b20:	bl	401f40 <dcgettext@plt>
  405b24:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405b28:	mov	x23, x0
  405b2c:	add	x1, x1, #0xfd7
  405b30:	mov	w2, #0x5                   	// #5
  405b34:	mov	x0, xzr
  405b38:	bl	401f40 <dcgettext@plt>
  405b3c:	mov	x6, x0
  405b40:	mov	x0, x20
  405b44:	mov	x1, x19
  405b48:	mov	x3, x21
  405b4c:	mov	x4, x22
  405b50:	mov	x5, x23
  405b54:	ldp	x20, x19, [sp, #48]
  405b58:	ldp	x22, x21, [sp, #32]
  405b5c:	ldr	x23, [sp, #16]
  405b60:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405b64:	add	x2, x2, #0xfab
  405b68:	mov	x7, xzr
  405b6c:	ldp	x29, x30, [sp], #64
  405b70:	b	409014 <ferror@plt+0x7014>
  405b74:	stp	x29, x30, [sp, #-64]!
  405b78:	str	x23, [sp, #16]
  405b7c:	stp	x22, x21, [sp, #32]
  405b80:	stp	x20, x19, [sp, #48]
  405b84:	mov	x29, sp
  405b88:	mov	w20, w1
  405b8c:	mov	x19, x0
  405b90:	bl	401fb0 <__errno_location@plt>
  405b94:	mov	x21, x0
  405b98:	str	wzr, [x0]
  405b9c:	add	x1, x29, #0x18
  405ba0:	mov	w2, #0xa                   	// #10
  405ba4:	mov	x0, x19
  405ba8:	bl	401e40 <strtol@plt>
  405bac:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  405bb0:	add	x8, x0, x8
  405bb4:	cmp	x8, #0x1
  405bb8:	b.ls	405bec <ferror@plt+0x3bec>  // b.plast
  405bbc:	cmp	x0, w0, sxtw
  405bc0:	b.ne	405c04 <ferror@plt+0x3c04>  // b.any
  405bc4:	ldr	x22, [x29, #24]
  405bc8:	ldrb	w8, [x22]
  405bcc:	cbnz	w8, 405c24 <ferror@plt+0x3c24>
  405bd0:	cmp	x22, x19
  405bd4:	b.eq	405c7c <ferror@plt+0x3c7c>  // b.none
  405bd8:	ldp	x20, x19, [sp, #48]
  405bdc:	ldp	x22, x21, [sp, #32]
  405be0:	ldr	x23, [sp, #16]
  405be4:	ldp	x29, x30, [sp], #64
  405be8:	ret
  405bec:	ldr	w1, [x21]
  405bf0:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405bf4:	add	x2, x2, #0x14
  405bf8:	mov	w0, #0x1                   	// #1
  405bfc:	mov	x3, x19
  405c00:	bl	401b60 <error@plt>
  405c04:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405c08:	mov	w8, #0x22                  	// #34
  405c0c:	add	x2, x2, #0x14
  405c10:	mov	w0, #0x1                   	// #1
  405c14:	mov	w1, #0x22                  	// #34
  405c18:	mov	x3, x19
  405c1c:	str	w8, [x21]
  405c20:	bl	401b60 <error@plt>
  405c24:	ldr	w21, [x21]
  405c28:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405c2c:	add	x1, x1, #0xfe4
  405c30:	mov	w2, #0x5                   	// #5
  405c34:	mov	x0, xzr
  405c38:	bl	401f40 <dcgettext@plt>
  405c3c:	mov	x23, x0
  405c40:	mov	w0, wzr
  405c44:	mov	w1, w20
  405c48:	mov	x2, x22
  405c4c:	bl	4083e8 <ferror@plt+0x63e8>
  405c50:	mov	x22, x0
  405c54:	mov	w0, #0x1                   	// #1
  405c58:	mov	w1, w20
  405c5c:	mov	x2, x19
  405c60:	bl	4083e8 <ferror@plt+0x63e8>
  405c64:	mov	x4, x0
  405c68:	mov	w0, #0x1                   	// #1
  405c6c:	mov	w1, w21
  405c70:	mov	x2, x23
  405c74:	mov	x3, x22
  405c78:	bl	401b60 <error@plt>
  405c7c:	ldr	w21, [x21]
  405c80:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405c84:	add	x1, x1, #0xfff
  405c88:	mov	w2, #0x5                   	// #5
  405c8c:	mov	x0, xzr
  405c90:	bl	401f40 <dcgettext@plt>
  405c94:	mov	x22, x0
  405c98:	mov	w0, wzr
  405c9c:	mov	w1, w20
  405ca0:	mov	x2, x19
  405ca4:	bl	4083e8 <ferror@plt+0x63e8>
  405ca8:	mov	x3, x0
  405cac:	mov	w0, #0x1                   	// #1
  405cb0:	mov	w1, w21
  405cb4:	mov	x2, x22
  405cb8:	bl	401b60 <error@plt>
  405cbc:	stp	x29, x30, [sp, #-32]!
  405cc0:	stp	x20, x19, [sp, #16]
  405cc4:	mov	x19, x1
  405cc8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405ccc:	mov	x20, x0
  405cd0:	add	x1, x1, #0x17
  405cd4:	mov	w2, #0x5                   	// #5
  405cd8:	mov	x0, xzr
  405cdc:	mov	x29, sp
  405ce0:	bl	401f40 <dcgettext@plt>
  405ce4:	mov	x1, x0
  405ce8:	mov	x0, x20
  405cec:	mov	x3, x19
  405cf0:	ldp	x20, x19, [sp, #16]
  405cf4:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405cf8:	adrp	x4, 40b000 <ferror@plt+0x9000>
  405cfc:	adrp	x5, 40c000 <ferror@plt+0xa000>
  405d00:	adrp	x6, 40c000 <ferror@plt+0xa000>
  405d04:	add	x2, x2, #0xe5
  405d08:	add	x4, x4, #0xfab
  405d0c:	add	x5, x5, #0x10c
  405d10:	add	x6, x6, #0x13b
  405d14:	ldp	x29, x30, [sp], #32
  405d18:	b	401fe0 <fprintf@plt>
  405d1c:	stp	x29, x30, [sp, #-64]!
  405d20:	str	x23, [sp, #16]
  405d24:	stp	x22, x21, [sp, #32]
  405d28:	stp	x20, x19, [sp, #48]
  405d2c:	mov	x29, sp
  405d30:	mov	x21, x2
  405d34:	mov	x22, x1
  405d38:	mov	x20, x0
  405d3c:	bl	401fb0 <__errno_location@plt>
  405d40:	cbz	x22, 405dd0 <ferror@plt+0x3dd0>
  405d44:	ldr	x8, [x21]
  405d48:	ldr	w23, [x0]
  405d4c:	mov	w9, #0x10                  	// #16
  405d50:	mov	x19, x0
  405d54:	cmp	x8, #0x0
  405d58:	csel	x1, x9, x8, eq  // eq = none
  405d5c:	cmp	x1, x22
  405d60:	b.cs	405d78 <ferror@plt+0x3d78>  // b.hs, b.nlast
  405d64:	lsl	x9, x1, #1
  405d68:	cmp	x9, x1
  405d6c:	mov	x1, x9
  405d70:	b.cs	405d5c <ferror@plt+0x3d5c>  // b.hs, b.nlast
  405d74:	mov	x1, x22
  405d78:	cbz	x8, 405d9c <ferror@plt+0x3d9c>
  405d7c:	cmp	x1, x8
  405d80:	b.eq	405db0 <ferror@plt+0x3db0>  // b.none
  405d84:	mov	x0, x20
  405d88:	str	x1, [x21]
  405d8c:	bl	401d40 <realloc@plt>
  405d90:	mov	x20, x0
  405d94:	cbnz	x0, 405db4 <ferror@plt+0x3db4>
  405d98:	b	405db8 <ferror@plt+0x3db8>
  405d9c:	cbnz	x20, 405df0 <ferror@plt+0x3df0>
  405da0:	mov	x0, x1
  405da4:	str	x1, [x21]
  405da8:	bl	401c70 <malloc@plt>
  405dac:	mov	x20, x0
  405db0:	cbz	x20, 405db8 <ferror@plt+0x3db8>
  405db4:	str	w23, [x19]
  405db8:	mov	x0, x20
  405dbc:	ldp	x20, x19, [sp, #48]
  405dc0:	ldp	x22, x21, [sp, #32]
  405dc4:	ldr	x23, [sp, #16]
  405dc8:	ldp	x29, x30, [sp], #64
  405dcc:	ret
  405dd0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405dd4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405dd8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  405ddc:	add	x0, x0, #0x151
  405de0:	add	x1, x1, #0x15d
  405de4:	add	x3, x3, #0x169
  405de8:	mov	w2, #0x47                  	// #71
  405dec:	bl	401fa0 <__assert_fail@plt>
  405df0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405df4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405df8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  405dfc:	add	x0, x0, #0x193
  405e00:	add	x1, x1, #0x15d
  405e04:	add	x3, x3, #0x169
  405e08:	mov	w2, #0x4f                  	// #79
  405e0c:	bl	401fa0 <__assert_fail@plt>
  405e10:	stp	x29, x30, [sp, #-32]!
  405e14:	str	x19, [sp, #16]
  405e18:	mov	x29, sp
  405e1c:	mov	x19, x0
  405e20:	bl	405d1c <ferror@plt+0x3d1c>
  405e24:	cbz	x0, 405e34 <ferror@plt+0x3e34>
  405e28:	ldr	x19, [sp, #16]
  405e2c:	ldp	x29, x30, [sp], #32
  405e30:	ret
  405e34:	mov	x0, x19
  405e38:	bl	401e60 <free@plt>
  405e3c:	bl	409428 <ferror@plt+0x7428>
  405e40:	stp	x29, x30, [sp, #-32]!
  405e44:	stp	x20, x19, [sp, #16]
  405e48:	mov	w20, w1
  405e4c:	mov	w1, #0x1                   	// #1
  405e50:	mov	w2, wzr
  405e54:	mov	x29, sp
  405e58:	mov	w19, w0
  405e5c:	bl	409808 <ferror@plt+0x7808>
  405e60:	tbnz	w0, #31, 405e8c <ferror@plt+0x3e8c>
  405e64:	orr	w8, w0, #0x1
  405e68:	and	w9, w0, #0xfffffffe
  405e6c:	tst	w20, #0x1
  405e70:	csel	w2, w8, w9, ne  // ne = any
  405e74:	cmp	w0, w2
  405e78:	b.ne	405e9c <ferror@plt+0x3e9c>  // b.any
  405e7c:	mov	w0, wzr
  405e80:	ldp	x20, x19, [sp, #16]
  405e84:	ldp	x29, x30, [sp], #32
  405e88:	ret
  405e8c:	mov	w0, #0xffffffff            	// #-1
  405e90:	ldp	x20, x19, [sp, #16]
  405e94:	ldp	x29, x30, [sp], #32
  405e98:	ret
  405e9c:	mov	w1, #0x2                   	// #2
  405ea0:	mov	w0, w19
  405ea4:	bl	409808 <ferror@plt+0x7808>
  405ea8:	cmn	w0, #0x1
  405eac:	csetm	w0, eq  // eq = none
  405eb0:	ldp	x20, x19, [sp, #16]
  405eb4:	ldp	x29, x30, [sp], #32
  405eb8:	ret
  405ebc:	mov	w1, #0x406                 	// #1030
  405ec0:	mov	w2, wzr
  405ec4:	b	409808 <ferror@plt+0x7808>
  405ec8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405ecc:	str	x0, [x8, #1160]
  405ed0:	ret
  405ed4:	stp	x29, x30, [sp, #-48]!
  405ed8:	stp	x20, x19, [sp, #32]
  405edc:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  405ee0:	ldr	x19, [x20, #824]
  405ee4:	str	x21, [sp, #16]
  405ee8:	mov	x29, sp
  405eec:	mov	x0, x19
  405ef0:	bl	409afc <ferror@plt+0x7afc>
  405ef4:	cbz	x0, 405f0c <ferror@plt+0x3f0c>
  405ef8:	mov	w2, #0x1                   	// #1
  405efc:	mov	x0, x19
  405f00:	mov	x1, xzr
  405f04:	bl	409b3c <ferror@plt+0x7b3c>
  405f08:	cbz	w0, 405f20 <ferror@plt+0x3f20>
  405f0c:	mov	w19, wzr
  405f10:	ldr	x0, [x20, #824]
  405f14:	bl	409c48 <ferror@plt+0x7c48>
  405f18:	tbz	w19, #0, 405f3c <ferror@plt+0x3f3c>
  405f1c:	b	405f50 <ferror@plt+0x3f50>
  405f20:	ldr	x0, [x20, #824]
  405f24:	bl	409ab4 <ferror@plt+0x7ab4>
  405f28:	cmp	w0, #0x0
  405f2c:	cset	w19, ne  // ne = any
  405f30:	ldr	x0, [x20, #824]
  405f34:	bl	409c48 <ferror@plt+0x7c48>
  405f38:	tbnz	w19, #0, 405f50 <ferror@plt+0x3f50>
  405f3c:	cbnz	w0, 405f50 <ferror@plt+0x3f50>
  405f40:	ldp	x20, x19, [sp, #32]
  405f44:	ldr	x21, [sp, #16]
  405f48:	ldp	x29, x30, [sp], #48
  405f4c:	b	405fe8 <ferror@plt+0x3fe8>
  405f50:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405f54:	add	x1, x1, #0x1a4
  405f58:	mov	w2, #0x5                   	// #5
  405f5c:	mov	x0, xzr
  405f60:	bl	401f40 <dcgettext@plt>
  405f64:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405f68:	ldr	x21, [x8, #1160]
  405f6c:	mov	x19, x0
  405f70:	bl	401fb0 <__errno_location@plt>
  405f74:	ldr	w20, [x0]
  405f78:	cbnz	x21, 405f98 <ferror@plt+0x3f98>
  405f7c:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405f80:	add	x2, x2, #0x14
  405f84:	mov	w0, wzr
  405f88:	mov	w1, w20
  405f8c:	mov	x3, x19
  405f90:	bl	401b60 <error@plt>
  405f94:	b	405fbc <ferror@plt+0x3fbc>
  405f98:	mov	x0, x21
  405f9c:	bl	4085fc <ferror@plt+0x65fc>
  405fa0:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405fa4:	mov	x3, x0
  405fa8:	add	x2, x2, #0x1b7
  405fac:	mov	w0, wzr
  405fb0:	mov	w1, w20
  405fb4:	mov	x4, x19
  405fb8:	bl	401b60 <error@plt>
  405fbc:	bl	405fe8 <ferror@plt+0x3fe8>
  405fc0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405fc4:	ldr	w0, [x8, #688]
  405fc8:	bl	401b10 <_exit@plt>
  405fcc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405fd0:	str	x0, [x8, #1176]
  405fd4:	ret
  405fd8:	and	w8, w0, #0x1
  405fdc:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  405fe0:	strb	w8, [x9, #1168]
  405fe4:	ret
  405fe8:	stp	x29, x30, [sp, #-48]!
  405fec:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405ff0:	ldr	x0, [x8, #816]
  405ff4:	str	x21, [sp, #16]
  405ff8:	stp	x20, x19, [sp, #32]
  405ffc:	mov	x29, sp
  406000:	bl	409c48 <ferror@plt+0x7c48>
  406004:	cbz	w0, 406024 <ferror@plt+0x4024>
  406008:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40600c:	ldrb	w8, [x8, #1168]
  406010:	cbz	w8, 406044 <ferror@plt+0x4044>
  406014:	bl	401fb0 <__errno_location@plt>
  406018:	ldr	w8, [x0]
  40601c:	cmp	w8, #0x20
  406020:	b.ne	406044 <ferror@plt+0x4044>  // b.any
  406024:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406028:	ldr	x0, [x8, #792]
  40602c:	bl	409c48 <ferror@plt+0x7c48>
  406030:	cbnz	w0, 4060b0 <ferror@plt+0x40b0>
  406034:	ldp	x20, x19, [sp, #32]
  406038:	ldr	x21, [sp, #16]
  40603c:	ldp	x29, x30, [sp], #48
  406040:	ret
  406044:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406048:	add	x1, x1, #0x1be
  40604c:	mov	w2, #0x5                   	// #5
  406050:	mov	x0, xzr
  406054:	bl	401f40 <dcgettext@plt>
  406058:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40605c:	ldr	x21, [x8, #1176]
  406060:	mov	x19, x0
  406064:	bl	401fb0 <__errno_location@plt>
  406068:	ldr	w20, [x0]
  40606c:	cbnz	x21, 40608c <ferror@plt+0x408c>
  406070:	adrp	x2, 40c000 <ferror@plt+0xa000>
  406074:	add	x2, x2, #0x14
  406078:	mov	w0, wzr
  40607c:	mov	w1, w20
  406080:	mov	x3, x19
  406084:	bl	401b60 <error@plt>
  406088:	b	4060b0 <ferror@plt+0x40b0>
  40608c:	mov	x0, x21
  406090:	bl	4085fc <ferror@plt+0x65fc>
  406094:	adrp	x2, 40c000 <ferror@plt+0xa000>
  406098:	mov	x3, x0
  40609c:	add	x2, x2, #0x1b7
  4060a0:	mov	w0, wzr
  4060a4:	mov	w1, w20
  4060a8:	mov	x4, x19
  4060ac:	bl	401b60 <error@plt>
  4060b0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4060b4:	ldr	w0, [x8, #688]
  4060b8:	bl	401b10 <_exit@plt>
  4060bc:	stp	x29, x30, [sp, #-64]!
  4060c0:	str	x23, [sp, #16]
  4060c4:	stp	x22, x21, [sp, #32]
  4060c8:	stp	x20, x19, [sp, #48]
  4060cc:	mov	x29, sp
  4060d0:	bl	401bb0 <opendir@plt>
  4060d4:	mov	x19, x0
  4060d8:	cbz	x0, 406144 <ferror@plt+0x4144>
  4060dc:	mov	x0, x19
  4060e0:	bl	401ed0 <dirfd@plt>
  4060e4:	cmp	w0, #0x2
  4060e8:	b.hi	406144 <ferror@plt+0x4144>  // b.pmore
  4060ec:	mov	w1, #0x406                 	// #1030
  4060f0:	mov	w2, #0x3                   	// #3
  4060f4:	bl	409808 <ferror@plt+0x7808>
  4060f8:	tbnz	w0, #31, 406124 <ferror@plt+0x4124>
  4060fc:	mov	w22, w0
  406100:	bl	401db0 <fdopendir@plt>
  406104:	mov	x21, x0
  406108:	bl	401fb0 <__errno_location@plt>
  40610c:	ldr	w23, [x0]
  406110:	mov	x20, x0
  406114:	cbnz	x21, 406134 <ferror@plt+0x4134>
  406118:	mov	w0, w22
  40611c:	bl	401d70 <close@plt>
  406120:	b	406134 <ferror@plt+0x4134>
  406124:	bl	401fb0 <__errno_location@plt>
  406128:	ldr	w23, [x0]
  40612c:	mov	x20, x0
  406130:	mov	x21, xzr
  406134:	mov	x0, x19
  406138:	bl	401d60 <closedir@plt>
  40613c:	mov	x19, x21
  406140:	str	w23, [x20]
  406144:	mov	x0, x19
  406148:	ldp	x20, x19, [sp, #48]
  40614c:	ldp	x22, x21, [sp, #32]
  406150:	ldr	x23, [sp, #16]
  406154:	ldp	x29, x30, [sp], #64
  406158:	ret
  40615c:	sub	sp, sp, #0xe0
  406160:	stp	x29, x30, [sp, #208]
  406164:	add	x29, sp, #0xd0
  406168:	stp	x2, x3, [x29, #-80]
  40616c:	stp	x4, x5, [x29, #-64]
  406170:	stp	x6, x7, [x29, #-48]
  406174:	stp	q1, q2, [sp, #16]
  406178:	stp	q3, q4, [sp, #48]
  40617c:	str	q0, [sp]
  406180:	stp	q5, q6, [sp, #80]
  406184:	str	q7, [sp, #112]
  406188:	tbnz	w1, #6, 406194 <ferror@plt+0x4194>
  40618c:	mov	w2, wzr
  406190:	b	4061ec <ferror@plt+0x41ec>
  406194:	mov	x9, #0xffffffffffffffd0    	// #-48
  406198:	mov	x11, sp
  40619c:	sub	x12, x29, #0x50
  4061a0:	movk	x9, #0xff80, lsl #32
  4061a4:	add	x10, x29, #0x10
  4061a8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4061ac:	add	x11, x11, #0x80
  4061b0:	add	x12, x12, #0x30
  4061b4:	stp	x11, x9, [x29, #-16]
  4061b8:	stp	x10, x12, [x29, #-32]
  4061bc:	tbz	w8, #31, 4061dc <ferror@plt+0x41dc>
  4061c0:	add	w9, w8, #0x8
  4061c4:	cmn	w8, #0x8
  4061c8:	stur	w9, [x29, #-8]
  4061cc:	b.gt	4061dc <ferror@plt+0x41dc>
  4061d0:	ldur	x9, [x29, #-24]
  4061d4:	add	x8, x9, x8
  4061d8:	b	4061e8 <ferror@plt+0x41e8>
  4061dc:	ldur	x8, [x29, #-32]
  4061e0:	add	x9, x8, #0x8
  4061e4:	stur	x9, [x29, #-32]
  4061e8:	ldr	w2, [x8]
  4061ec:	bl	401c90 <open@plt>
  4061f0:	bl	4089b0 <ferror@plt+0x69b0>
  4061f4:	ldp	x29, x30, [sp, #208]
  4061f8:	add	sp, sp, #0xe0
  4061fc:	ret
  406200:	sub	sp, sp, #0x1a0
  406204:	stp	x29, x30, [sp, #320]
  406208:	stp	x28, x27, [sp, #336]
  40620c:	stp	x26, x25, [sp, #352]
  406210:	stp	x24, x23, [sp, #368]
  406214:	stp	x22, x21, [sp, #384]
  406218:	stp	x20, x19, [sp, #400]
  40621c:	add	x29, sp, #0x140
  406220:	mov	x20, x1
  406224:	mov	x19, x0
  406228:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40622c:	cmp	x0, #0x2
  406230:	b.cc	4064dc <ferror@plt+0x44dc>  // b.lo, b.ul, b.last
  406234:	add	x21, sp, #0x80
  406238:	sub	x0, x29, #0x40
  40623c:	stur	x20, [x29, #-48]
  406240:	sturb	wzr, [x29, #-64]
  406244:	stur	xzr, [x21, #132]
  406248:	sturb	wzr, [x29, #-52]
  40624c:	bl	406b7c <ferror@plt+0x4b7c>
  406250:	ldurb	w8, [x29, #-32]
  406254:	cbz	w8, 406260 <ferror@plt+0x4260>
  406258:	ldur	w8, [x29, #-28]
  40625c:	cbz	w8, 4065d8 <ferror@plt+0x45d8>
  406260:	add	x0, sp, #0x80
  406264:	stur	x20, [x29, #-112]
  406268:	sturb	wzr, [x29, #-128]
  40626c:	stur	xzr, [x21, #68]
  406270:	sturb	wzr, [x29, #-116]
  406274:	str	x19, [sp, #144]
  406278:	strb	wzr, [sp, #128]
  40627c:	stur	xzr, [x21, #4]
  406280:	strb	wzr, [sp, #140]
  406284:	bl	406b7c <ferror@plt+0x4b7c>
  406288:	ldrb	w8, [sp, #160]
  40628c:	cbz	w8, 40629c <ferror@plt+0x429c>
  406290:	ldr	w9, [sp, #164]
  406294:	mov	x8, xzr
  406298:	cbz	w9, 4065d4 <ferror@plt+0x45d4>
  40629c:	mov	x26, xzr
  4062a0:	mov	x27, xzr
  4062a4:	mov	x24, xzr
  4062a8:	mov	w25, #0x1                   	// #1
  4062ac:	add	x8, x24, x24, lsl #2
  4062b0:	mov	x21, x27
  4062b4:	cmp	x27, x8
  4062b8:	b.cc	406340 <ferror@plt+0x4340>  // b.lo, b.ul, b.last
  4062bc:	tbz	w25, #0, 406340 <ferror@plt+0x4340>
  4062c0:	cmp	x24, #0xa
  4062c4:	b.cc	406340 <ferror@plt+0x4340>  // b.lo, b.ul, b.last
  4062c8:	cmp	x21, x26
  4062cc:	b.eq	406308 <ferror@plt+0x4308>  // b.none
  4062d0:	sub	x22, x26, x21
  4062d4:	b	4062f0 <ferror@plt+0x42f0>
  4062d8:	ldp	x9, x8, [x29, #-112]
  4062dc:	adds	x22, x22, #0x1
  4062e0:	sturb	wzr, [x29, #-116]
  4062e4:	add	x8, x9, x8
  4062e8:	stur	x8, [x29, #-112]
  4062ec:	b.cs	406308 <ferror@plt+0x4308>  // b.hs, b.nlast
  4062f0:	sub	x0, x29, #0x80
  4062f4:	bl	406b7c <ferror@plt+0x4b7c>
  4062f8:	ldurb	w8, [x29, #-96]
  4062fc:	cbz	w8, 4062d8 <ferror@plt+0x42d8>
  406300:	ldur	w8, [x29, #-92]
  406304:	cbnz	w8, 4062d8 <ferror@plt+0x42d8>
  406308:	sub	x0, x29, #0x80
  40630c:	bl	406b7c <ferror@plt+0x4b7c>
  406310:	ldurb	w8, [x29, #-96]
  406314:	cbz	w8, 40633c <ferror@plt+0x433c>
  406318:	ldur	w8, [x29, #-92]
  40631c:	mov	x26, x21
  406320:	cbnz	w8, 406340 <ferror@plt+0x4340>
  406324:	add	x2, sp, #0x40
  406328:	mov	x0, x19
  40632c:	mov	x1, x20
  406330:	bl	406610 <ferror@plt+0x4610>
  406334:	tbnz	w0, #0, 406604 <ferror@plt+0x4604>
  406338:	mov	w25, wzr
  40633c:	mov	x26, x21
  406340:	ldrb	w8, [sp, #160]
  406344:	add	x27, x21, #0x1
  406348:	cbz	w8, 406368 <ferror@plt+0x4368>
  40634c:	ldurb	w8, [x29, #-32]
  406350:	cbz	w8, 406368 <ferror@plt+0x4368>
  406354:	ldr	w8, [sp, #164]
  406358:	ldur	w9, [x29, #-28]
  40635c:	cmp	w8, w9
  406360:	b.ne	406388 <ferror@plt+0x4388>  // b.any
  406364:	b	4063b8 <ferror@plt+0x43b8>
  406368:	ldr	x2, [sp, #152]
  40636c:	ldur	x8, [x29, #-40]
  406370:	cmp	x2, x8
  406374:	b.ne	406388 <ferror@plt+0x4388>  // b.any
  406378:	ldr	x0, [sp, #144]
  40637c:	ldur	x1, [x29, #-48]
  406380:	bl	401d20 <bcmp@plt>
  406384:	cbz	w0, 4063b8 <ferror@plt+0x43b8>
  406388:	ldp	x9, x8, [sp, #144]
  40638c:	add	x0, sp, #0x80
  406390:	add	x24, x24, #0x1
  406394:	strb	wzr, [sp, #140]
  406398:	add	x8, x9, x8
  40639c:	str	x8, [sp, #144]
  4063a0:	bl	406b7c <ferror@plt+0x4b7c>
  4063a4:	ldrb	w8, [sp, #160]
  4063a8:	cbz	w8, 4062ac <ferror@plt+0x42ac>
  4063ac:	ldr	w8, [sp, #164]
  4063b0:	cbnz	w8, 4062ac <ferror@plt+0x42ac>
  4063b4:	b	4065d0 <ferror@plt+0x45d0>
  4063b8:	ldp	q0, q1, [sp, #144]
  4063bc:	ldr	q2, [sp, #128]
  4063c0:	mov	x0, sp
  4063c4:	str	x20, [sp, #16]
  4063c8:	stp	q0, q1, [sp, #80]
  4063cc:	ldp	x9, x8, [sp, #80]
  4063d0:	ldr	q0, [sp, #176]
  4063d4:	strb	wzr, [sp]
  4063d8:	stur	xzr, [sp, #4]
  4063dc:	add	x8, x9, x8
  4063e0:	str	q2, [sp, #64]
  4063e4:	str	q0, [sp, #112]
  4063e8:	strb	wzr, [sp, #76]
  4063ec:	str	x8, [sp, #80]
  4063f0:	strb	wzr, [sp, #12]
  4063f4:	bl	406b7c <ferror@plt+0x4b7c>
  4063f8:	ldrb	w8, [sp, #32]
  4063fc:	cbz	w8, 406408 <ferror@plt+0x4408>
  406400:	ldr	w8, [sp, #36]
  406404:	cbz	w8, 40660c <ferror@plt+0x460c>
  406408:	ldp	x9, x8, [sp, #16]
  40640c:	mov	x0, sp
  406410:	strb	wzr, [sp, #12]
  406414:	add	x8, x9, x8
  406418:	str	x8, [sp, #16]
  40641c:	bl	406b7c <ferror@plt+0x4b7c>
  406420:	ldrb	w8, [sp, #32]
  406424:	cbz	w8, 406430 <ferror@plt+0x4430>
  406428:	ldr	w8, [sp, #36]
  40642c:	cbz	w8, 4064d4 <ferror@plt+0x44d4>
  406430:	add	x27, x21, #0x2
  406434:	add	x0, sp, #0x40
  406438:	bl	406b7c <ferror@plt+0x4b7c>
  40643c:	ldrb	w9, [sp, #96]
  406440:	ldr	w8, [sp, #100]
  406444:	cbz	w9, 40644c <ferror@plt+0x444c>
  406448:	cbz	w8, 4065d0 <ferror@plt+0x45d0>
  40644c:	ldrb	w10, [sp, #32]
  406450:	cbz	w10, 406470 <ferror@plt+0x4470>
  406454:	cbz	w9, 406470 <ferror@plt+0x4470>
  406458:	ldr	w9, [sp, #36]
  40645c:	cmp	w8, w9
  406460:	b.ne	406388 <ferror@plt+0x4388>  // b.any
  406464:	ldp	x22, x8, [sp, #80]
  406468:	ldp	x23, x21, [sp, #16]
  40646c:	b	4064a0 <ferror@plt+0x44a0>
  406470:	ldr	x21, [sp, #88]
  406474:	ldr	x8, [sp, #24]
  406478:	cmp	x21, x8
  40647c:	b.ne	406388 <ferror@plt+0x4388>  // b.any
  406480:	ldr	x22, [sp, #80]
  406484:	ldr	x23, [sp, #16]
  406488:	mov	x2, x21
  40648c:	mov	x0, x22
  406490:	mov	x1, x23
  406494:	bl	401d20 <bcmp@plt>
  406498:	cbnz	w0, 406388 <ferror@plt+0x4388>
  40649c:	mov	x8, x21
  4064a0:	add	x8, x22, x8
  4064a4:	add	x9, x23, x21
  4064a8:	mov	x0, sp
  4064ac:	strb	wzr, [sp, #76]
  4064b0:	str	x8, [sp, #80]
  4064b4:	str	x9, [sp, #16]
  4064b8:	strb	wzr, [sp, #12]
  4064bc:	bl	406b7c <ferror@plt+0x4b7c>
  4064c0:	ldrb	w8, [sp, #32]
  4064c4:	add	x27, x27, #0x1
  4064c8:	cbz	w8, 406434 <ferror@plt+0x4434>
  4064cc:	ldr	w8, [sp, #36]
  4064d0:	cbnz	w8, 406434 <ferror@plt+0x4434>
  4064d4:	ldr	x8, [sp, #144]
  4064d8:	b	4065d4 <ferror@plt+0x45d4>
  4064dc:	ldrb	w22, [x20]
  4064e0:	cbz	w22, 4065d8 <ferror@plt+0x45d8>
  4064e4:	ldrb	w27, [x19]
  4064e8:	cbz	w27, 4065c8 <ferror@plt+0x45c8>
  4064ec:	mov	x25, xzr
  4064f0:	mov	x23, xzr
  4064f4:	mov	x24, xzr
  4064f8:	mov	w26, #0x1                   	// #1
  4064fc:	mov	x21, x20
  406500:	b	406518 <ferror@plt+0x4518>
  406504:	add	x23, x23, #0x1
  406508:	ldrb	w27, [x19, #1]!
  40650c:	mov	x0, xzr
  406510:	add	x24, x24, #0x1
  406514:	cbz	w27, 4065dc <ferror@plt+0x45dc>
  406518:	add	x8, x24, x24, lsl #2
  40651c:	cmp	x23, x8
  406520:	b.cc	406550 <ferror@plt+0x4550>  // b.lo, b.ul, b.last
  406524:	tbz	w26, #0, 406550 <ferror@plt+0x4550>
  406528:	cmp	x24, #0xa
  40652c:	b.cc	406550 <ferror@plt+0x4550>  // b.lo, b.ul, b.last
  406530:	cbz	x21, 40655c <ferror@plt+0x455c>
  406534:	sub	x1, x23, x25
  406538:	mov	x0, x21
  40653c:	bl	401b70 <strnlen@plt>
  406540:	add	x21, x21, x0
  406544:	ldrb	w8, [x21]
  406548:	mov	x25, x23
  40654c:	cbz	w8, 40655c <ferror@plt+0x455c>
  406550:	cmp	w22, w27, uxtb
  406554:	b.ne	406504 <ferror@plt+0x4504>  // b.any
  406558:	b	406590 <ferror@plt+0x4590>
  40655c:	mov	x0, x20
  406560:	bl	401b30 <strlen@plt>
  406564:	mov	x2, x0
  406568:	sub	x3, x29, #0x40
  40656c:	mov	x0, x19
  406570:	mov	x1, x20
  406574:	bl	406a18 <ferror@plt+0x4a18>
  406578:	tbnz	w0, #0, 4065fc <ferror@plt+0x45fc>
  40657c:	ldrb	w27, [x19]
  406580:	mov	w26, wzr
  406584:	mov	x21, xzr
  406588:	cmp	w22, w27, uxtb
  40658c:	b.ne	406504 <ferror@plt+0x4504>  // b.any
  406590:	mov	w8, #0x1                   	// #1
  406594:	ldrb	w9, [x20, x8]
  406598:	cbz	w9, 4065d8 <ferror@plt+0x45d8>
  40659c:	ldrb	w10, [x19, x8]
  4065a0:	cbz	w10, 4065c8 <ferror@plt+0x45c8>
  4065a4:	cmp	w10, w9
  4065a8:	add	x8, x8, #0x1
  4065ac:	b.eq	406594 <ferror@plt+0x4594>  // b.none
  4065b0:	add	x23, x23, x8
  4065b4:	ldrb	w27, [x19, #1]!
  4065b8:	mov	x0, xzr
  4065bc:	add	x24, x24, #0x1
  4065c0:	cbnz	w27, 406518 <ferror@plt+0x4518>
  4065c4:	b	4065dc <ferror@plt+0x45dc>
  4065c8:	mov	x0, xzr
  4065cc:	b	4065dc <ferror@plt+0x45dc>
  4065d0:	mov	x8, xzr
  4065d4:	mov	x19, x8
  4065d8:	mov	x0, x19
  4065dc:	ldp	x20, x19, [sp, #400]
  4065e0:	ldp	x22, x21, [sp, #384]
  4065e4:	ldp	x24, x23, [sp, #368]
  4065e8:	ldp	x26, x25, [sp, #352]
  4065ec:	ldp	x28, x27, [sp, #336]
  4065f0:	ldp	x29, x30, [sp, #320]
  4065f4:	add	sp, sp, #0x1a0
  4065f8:	ret
  4065fc:	ldur	x0, [x29, #-64]
  406600:	b	4065dc <ferror@plt+0x45dc>
  406604:	ldr	x8, [sp, #64]
  406608:	b	4065d4 <ferror@plt+0x45d4>
  40660c:	bl	401dd0 <abort@plt>
  406610:	stp	x29, x30, [sp, #-96]!
  406614:	stp	x28, x27, [sp, #16]
  406618:	stp	x26, x25, [sp, #32]
  40661c:	stp	x24, x23, [sp, #48]
  406620:	stp	x22, x21, [sp, #64]
  406624:	stp	x20, x19, [sp, #80]
  406628:	mov	x29, sp
  40662c:	sub	sp, sp, #0x90
  406630:	mov	x22, x0
  406634:	mov	x0, x1
  406638:	mov	x19, x2
  40663c:	mov	x23, x1
  406640:	bl	409eb0 <ferror@plt+0x7eb0>
  406644:	mov	x8, #0x9249                	// #37449
  406648:	movk	x8, #0x4924, lsl #16
  40664c:	movk	x8, #0x2492, lsl #32
  406650:	movk	x8, #0x249, lsl #48
  406654:	cmp	x0, x8
  406658:	b.ls	406664 <ferror@plt+0x4664>  // b.plast
  40665c:	mov	w0, wzr
  406660:	b	4069f4 <ferror@plt+0x49f4>
  406664:	mov	w8, #0x38                  	// #56
  406668:	mov	x20, x0
  40666c:	mul	x0, x0, x8
  406670:	cmp	x0, #0xfa0
  406674:	b.hi	40669c <ferror@plt+0x469c>  // b.pmore
  406678:	add	x9, x0, #0x2e
  40667c:	mov	x8, sp
  406680:	and	x9, x9, #0xfffffffffffffff0
  406684:	sub	x8, x8, x9
  406688:	mov	sp, x8
  40668c:	add	x8, x8, #0x1f
  406690:	and	x21, x8, #0xffffffffffffffe0
  406694:	cbnz	x21, 4066a8 <ferror@plt+0x46a8>
  406698:	b	40665c <ferror@plt+0x465c>
  40669c:	bl	409d6c <ferror@plt+0x7d6c>
  4066a0:	mov	x21, x0
  4066a4:	cbz	x21, 40665c <ferror@plt+0x465c>
  4066a8:	mov	w8, #0x30                  	// #48
  4066ac:	sub	x0, x29, #0x40
  4066b0:	stur	x19, [x29, #-136]
  4066b4:	stur	x23, [x29, #-48]
  4066b8:	sturb	wzr, [x29, #-64]
  4066bc:	stur	xzr, [x29, #-60]
  4066c0:	madd	x25, x20, x8, x21
  4066c4:	sturb	wzr, [x29, #-52]
  4066c8:	sub	x19, x29, #0x40
  4066cc:	bl	406b7c <ferror@plt+0x4b7c>
  4066d0:	ldurb	w8, [x29, #-32]
  4066d4:	cbz	w8, 4066e0 <ferror@plt+0x46e0>
  4066d8:	ldur	w8, [x29, #-28]
  4066dc:	cbz	w8, 406754 <ferror@plt+0x4754>
  4066e0:	add	x23, x19, #0x28
  4066e4:	add	x24, x21, #0x18
  4066e8:	ldur	x8, [x29, #-48]
  4066ec:	cmp	x8, x23
  4066f0:	b.ne	406708 <ferror@plt+0x4708>  // b.any
  4066f4:	ldur	x2, [x29, #-40]
  4066f8:	mov	x0, x24
  4066fc:	mov	x1, x23
  406700:	bl	401b00 <memcpy@plt>
  406704:	mov	x8, x24
  406708:	stur	x8, [x24, #-24]
  40670c:	ldur	x8, [x29, #-40]
  406710:	stur	x8, [x24, #-16]
  406714:	ldurb	w8, [x29, #-32]
  406718:	sturb	w8, [x24, #-8]
  40671c:	cbz	w8, 406728 <ferror@plt+0x4728>
  406720:	ldur	w8, [x29, #-28]
  406724:	stur	w8, [x24, #-4]
  406728:	ldp	x9, x8, [x29, #-48]
  40672c:	sub	x0, x29, #0x40
  406730:	sturb	wzr, [x29, #-52]
  406734:	add	x8, x9, x8
  406738:	stur	x8, [x29, #-48]
  40673c:	bl	406b7c <ferror@plt+0x4b7c>
  406740:	ldurb	w9, [x29, #-32]
  406744:	ldur	w8, [x29, #-28]
  406748:	add	x24, x24, #0x30
  40674c:	cbz	w9, 4066e8 <ferror@plt+0x46e8>
  406750:	cbnz	w8, 4066e8 <ferror@plt+0x46e8>
  406754:	mov	w8, #0x30                  	// #48
  406758:	mov	w9, #0x1                   	// #1
  40675c:	madd	x8, x20, x8, x21
  406760:	cmp	x20, #0x3
  406764:	str	x9, [x8, #8]
  406768:	b.cc	406874 <ferror@plt+0x4874>  // b.lo, b.ul, b.last
  40676c:	mov	x24, xzr
  406770:	mov	w26, #0x2                   	// #2
  406774:	mov	w27, #0x30                  	// #48
  406778:	b	406794 <ferror@plt+0x4794>
  40677c:	add	x24, x24, #0x1
  406780:	sub	x8, x26, x24
  406784:	str	x8, [x25, x26, lsl #3]
  406788:	add	x26, x26, #0x1
  40678c:	cmp	x26, x20
  406790:	b.eq	406874 <ferror@plt+0x4874>  // b.none
  406794:	madd	x8, x26, x27, x21
  406798:	ldurb	w9, [x8, #-32]
  40679c:	sub	x28, x8, #0x30
  4067a0:	sub	x23, x8, #0x28
  4067a4:	cbz	w9, 406814 <ferror@plt+0x4814>
  4067a8:	sub	x19, x8, #0x1c
  4067ac:	madd	x8, x24, x27, x21
  4067b0:	ldrb	w8, [x8, #16]
  4067b4:	cbz	w8, 4067d0 <ferror@plt+0x47d0>
  4067b8:	madd	x9, x24, x27, x21
  4067bc:	ldr	w8, [x19]
  4067c0:	ldr	w9, [x9, #20]
  4067c4:	cmp	w8, w9
  4067c8:	b.ne	4067f8 <ferror@plt+0x47f8>  // b.any
  4067cc:	b	40677c <ferror@plt+0x477c>
  4067d0:	madd	x8, x24, x27, x21
  4067d4:	ldr	x2, [x23]
  4067d8:	ldr	x8, [x8, #8]
  4067dc:	cmp	x2, x8
  4067e0:	b.ne	4067f8 <ferror@plt+0x47f8>  // b.any
  4067e4:	mul	x8, x24, x27
  4067e8:	ldr	x0, [x28]
  4067ec:	ldr	x1, [x21, x8]
  4067f0:	bl	401d20 <bcmp@plt>
  4067f4:	cbz	w0, 40677c <ferror@plt+0x477c>
  4067f8:	cbz	x24, 406860 <ferror@plt+0x4860>
  4067fc:	ldr	x8, [x25, x24, lsl #3]
  406800:	sub	x24, x24, x8
  406804:	madd	x8, x24, x27, x21
  406808:	ldrb	w8, [x8, #16]
  40680c:	cbnz	w8, 4067b8 <ferror@plt+0x47b8>
  406810:	b	4067d0 <ferror@plt+0x47d0>
  406814:	ldr	x23, [x23]
  406818:	madd	x8, x24, x27, x21
  40681c:	ldr	x8, [x8, #8]
  406820:	cmp	x23, x8
  406824:	b.ne	40685c <ferror@plt+0x485c>  // b.any
  406828:	b	406844 <ferror@plt+0x4844>
  40682c:	ldr	x8, [x25, x24, lsl #3]
  406830:	sub	x24, x24, x8
  406834:	madd	x8, x24, x27, x21
  406838:	ldr	x8, [x8, #8]
  40683c:	cmp	x23, x8
  406840:	b.ne	40685c <ferror@plt+0x485c>  // b.any
  406844:	mul	x8, x24, x27
  406848:	ldr	x0, [x28]
  40684c:	ldr	x1, [x21, x8]
  406850:	mov	x2, x23
  406854:	bl	401d20 <bcmp@plt>
  406858:	cbz	w0, 40677c <ferror@plt+0x477c>
  40685c:	cbnz	x24, 40682c <ferror@plt+0x482c>
  406860:	mov	x8, x26
  406864:	str	x8, [x25, x26, lsl #3]
  406868:	add	x26, x26, #0x1
  40686c:	cmp	x26, x20
  406870:	b.ne	406794 <ferror@plt+0x4794>  // b.any
  406874:	ldur	x27, [x29, #-136]
  406878:	sub	x0, x29, #0x80
  40687c:	str	xzr, [x27]
  406880:	stur	x22, [x29, #-48]
  406884:	sturb	wzr, [x29, #-64]
  406888:	stur	xzr, [x29, #-60]
  40688c:	sturb	wzr, [x29, #-52]
  406890:	stur	x22, [x29, #-112]
  406894:	sturb	wzr, [x29, #-128]
  406898:	stur	xzr, [x29, #-124]
  40689c:	sturb	wzr, [x29, #-116]
  4068a0:	bl	406b7c <ferror@plt+0x4b7c>
  4068a4:	ldurb	w10, [x29, #-96]
  4068a8:	ldur	w8, [x29, #-92]
  4068ac:	cmp	w10, #0x0
  4068b0:	cset	w9, ne  // ne = any
  4068b4:	cbz	w10, 4068bc <ferror@plt+0x48bc>
  4068b8:	cbz	w8, 4069e8 <ferror@plt+0x49e8>
  4068bc:	mov	x26, xzr
  4068c0:	mov	w24, #0x30                  	// #48
  4068c4:	madd	x10, x26, x24, x21
  4068c8:	ldrb	w10, [x10, #16]
  4068cc:	cbz	w10, 4068ec <ferror@plt+0x48ec>
  4068d0:	tbz	w9, #0, 4068ec <ferror@plt+0x48ec>
  4068d4:	madd	x9, x26, x24, x21
  4068d8:	ldr	w9, [x9, #20]
  4068dc:	cmp	w9, w8
  4068e0:	b.ne	40691c <ferror@plt+0x491c>  // b.any
  4068e4:	ldp	x23, x22, [x29, #-112]
  4068e8:	b	406964 <ferror@plt+0x4964>
  4068ec:	madd	x8, x26, x24, x21
  4068f0:	ldr	x22, [x8, #8]
  4068f4:	ldur	x8, [x29, #-104]
  4068f8:	cmp	x22, x8
  4068fc:	b.ne	40691c <ferror@plt+0x491c>  // b.any
  406900:	mul	x8, x26, x24
  406904:	ldur	x23, [x29, #-112]
  406908:	ldr	x0, [x21, x8]
  40690c:	mov	x2, x22
  406910:	mov	x1, x23
  406914:	bl	401d20 <bcmp@plt>
  406918:	cbz	w0, 406964 <ferror@plt+0x4964>
  40691c:	cbz	x26, 406980 <ferror@plt+0x4980>
  406920:	ldr	x19, [x25, x26, lsl #3]
  406924:	sub	x26, x26, x19
  406928:	cbnz	x19, 406948 <ferror@plt+0x4948>
  40692c:	b	4069bc <ferror@plt+0x49bc>
  406930:	ldp	x9, x8, [x29, #-48]
  406934:	subs	x19, x19, #0x1
  406938:	sturb	wzr, [x29, #-52]
  40693c:	add	x8, x9, x8
  406940:	stur	x8, [x29, #-48]
  406944:	b.eq	4069bc <ferror@plt+0x49bc>  // b.none
  406948:	sub	x0, x29, #0x40
  40694c:	bl	406b7c <ferror@plt+0x4b7c>
  406950:	ldurb	w8, [x29, #-32]
  406954:	cbz	w8, 406930 <ferror@plt+0x4930>
  406958:	ldur	w8, [x29, #-28]
  40695c:	cbnz	w8, 406930 <ferror@plt+0x4930>
  406960:	b	406a14 <ferror@plt+0x4a14>
  406964:	add	x26, x26, #0x1
  406968:	add	x8, x23, x22
  40696c:	cmp	x26, x20
  406970:	stur	x8, [x29, #-112]
  406974:	sturb	wzr, [x29, #-116]
  406978:	b.ne	4069bc <ferror@plt+0x49bc>  // b.any
  40697c:	b	4069e0 <ferror@plt+0x49e0>
  406980:	sub	x0, x29, #0x40
  406984:	bl	406b7c <ferror@plt+0x4b7c>
  406988:	ldurb	w8, [x29, #-32]
  40698c:	cbz	w8, 406998 <ferror@plt+0x4998>
  406990:	ldur	w8, [x29, #-28]
  406994:	cbz	w8, 406a14 <ferror@plt+0x4a14>
  406998:	ldp	x9, x8, [x29, #-48]
  40699c:	ldp	x11, x10, [x29, #-112]
  4069a0:	mov	x26, xzr
  4069a4:	sturb	wzr, [x29, #-52]
  4069a8:	add	x8, x9, x8
  4069ac:	add	x9, x11, x10
  4069b0:	stur	x8, [x29, #-48]
  4069b4:	stur	x9, [x29, #-112]
  4069b8:	sturb	wzr, [x29, #-116]
  4069bc:	sub	x0, x29, #0x80
  4069c0:	bl	406b7c <ferror@plt+0x4b7c>
  4069c4:	ldurb	w10, [x29, #-96]
  4069c8:	ldur	w8, [x29, #-92]
  4069cc:	cmp	w10, #0x0
  4069d0:	cset	w9, ne  // ne = any
  4069d4:	cbz	w10, 4068c4 <ferror@plt+0x48c4>
  4069d8:	cbnz	w8, 4068c4 <ferror@plt+0x48c4>
  4069dc:	b	4069e8 <ferror@plt+0x49e8>
  4069e0:	ldur	x8, [x29, #-48]
  4069e4:	str	x8, [x27]
  4069e8:	mov	x0, x21
  4069ec:	bl	409db4 <ferror@plt+0x7db4>
  4069f0:	mov	w0, #0x1                   	// #1
  4069f4:	mov	sp, x29
  4069f8:	ldp	x20, x19, [sp, #80]
  4069fc:	ldp	x22, x21, [sp, #64]
  406a00:	ldp	x24, x23, [sp, #48]
  406a04:	ldp	x26, x25, [sp, #32]
  406a08:	ldp	x28, x27, [sp, #16]
  406a0c:	ldp	x29, x30, [sp], #96
  406a10:	ret
  406a14:	bl	401dd0 <abort@plt>
  406a18:	stp	x29, x30, [sp, #-48]!
  406a1c:	lsr	x8, x2, #60
  406a20:	stp	x22, x21, [sp, #16]
  406a24:	stp	x20, x19, [sp, #32]
  406a28:	mov	x29, sp
  406a2c:	cbz	x8, 406a38 <ferror@plt+0x4a38>
  406a30:	mov	w0, wzr
  406a34:	b	406b68 <ferror@plt+0x4b68>
  406a38:	mov	x19, x3
  406a3c:	mov	x20, x2
  406a40:	mov	x21, x1
  406a44:	mov	x22, x0
  406a48:	cmp	x2, #0x1f4
  406a4c:	lsl	x0, x2, #3
  406a50:	b.hi	406a78 <ferror@plt+0x4a78>  // b.pmore
  406a54:	add	x9, x0, #0x2e
  406a58:	mov	x8, sp
  406a5c:	and	x9, x9, #0xfffffffffffffff0
  406a60:	sub	x8, x8, x9
  406a64:	mov	sp, x8
  406a68:	add	x8, x8, #0x1f
  406a6c:	and	x0, x8, #0xffffffffffffffe0
  406a70:	cbnz	x0, 406a80 <ferror@plt+0x4a80>
  406a74:	b	406b68 <ferror@plt+0x4b68>
  406a78:	bl	409d6c <ferror@plt+0x7d6c>
  406a7c:	cbz	x0, 406b68 <ferror@plt+0x4b68>
  406a80:	mov	w8, #0x1                   	// #1
  406a84:	cmp	x20, #0x3
  406a88:	str	x8, [x0, #8]
  406a8c:	b.cc	406af8 <ferror@plt+0x4af8>  // b.lo, b.ul, b.last
  406a90:	mov	x8, xzr
  406a94:	mov	w9, #0x2                   	// #2
  406a98:	b	406ab4 <ferror@plt+0x4ab4>
  406a9c:	add	x8, x8, #0x1
  406aa0:	sub	x10, x9, x8
  406aa4:	str	x10, [x0, x9, lsl #3]
  406aa8:	add	x9, x9, #0x1
  406aac:	cmp	x9, x20
  406ab0:	b.eq	406af8 <ferror@plt+0x4af8>  // b.none
  406ab4:	add	x10, x9, x21
  406ab8:	ldurb	w10, [x10, #-1]
  406abc:	ldrb	w11, [x21, x8]
  406ac0:	cmp	w10, w11
  406ac4:	b.eq	406a9c <ferror@plt+0x4a9c>  // b.none
  406ac8:	cbz	x8, 406ae4 <ferror@plt+0x4ae4>
  406acc:	ldr	x11, [x0, x8, lsl #3]
  406ad0:	sub	x8, x8, x11
  406ad4:	ldrb	w11, [x21, x8]
  406ad8:	cmp	w10, w11
  406adc:	b.ne	406ac8 <ferror@plt+0x4ac8>  // b.any
  406ae0:	b	406a9c <ferror@plt+0x4a9c>
  406ae4:	mov	x10, x9
  406ae8:	str	x10, [x0, x9, lsl #3]
  406aec:	add	x9, x9, #0x1
  406af0:	cmp	x9, x20
  406af4:	b.ne	406ab4 <ferror@plt+0x4ab4>  // b.any
  406af8:	str	xzr, [x19]
  406afc:	ldrb	w10, [x22]
  406b00:	cbz	w10, 406b60 <ferror@plt+0x4b60>
  406b04:	mov	x8, xzr
  406b08:	mov	x9, x22
  406b0c:	b	406b24 <ferror@plt+0x4b24>
  406b10:	add	x8, x8, #0x1
  406b14:	cmp	x8, x20
  406b18:	b.eq	406b5c <ferror@plt+0x4b5c>  // b.none
  406b1c:	ldrb	w10, [x22, #1]!
  406b20:	cbz	w10, 406b60 <ferror@plt+0x4b60>
  406b24:	ldrb	w11, [x21, x8]
  406b28:	cmp	w11, w10, uxtb
  406b2c:	b.eq	406b10 <ferror@plt+0x4b10>  // b.none
  406b30:	cbz	x8, 406b4c <ferror@plt+0x4b4c>
  406b34:	ldr	x10, [x0, x8, lsl #3]
  406b38:	add	x9, x9, x10
  406b3c:	sub	x8, x8, x10
  406b40:	ldrb	w10, [x22]
  406b44:	cbnz	w10, 406b24 <ferror@plt+0x4b24>
  406b48:	b	406b60 <ferror@plt+0x4b60>
  406b4c:	add	x9, x9, #0x1
  406b50:	ldrb	w10, [x22, #1]!
  406b54:	cbnz	w10, 406b24 <ferror@plt+0x4b24>
  406b58:	b	406b60 <ferror@plt+0x4b60>
  406b5c:	str	x9, [x19]
  406b60:	bl	409db4 <ferror@plt+0x7db4>
  406b64:	mov	w0, #0x1                   	// #1
  406b68:	mov	sp, x29
  406b6c:	ldp	x20, x19, [sp, #32]
  406b70:	ldp	x22, x21, [sp, #16]
  406b74:	ldp	x29, x30, [sp], #48
  406b78:	ret
  406b7c:	stp	x29, x30, [sp, #-48]!
  406b80:	stp	x22, x21, [sp, #16]
  406b84:	stp	x20, x19, [sp, #32]
  406b88:	ldrb	w8, [x0, #12]
  406b8c:	mov	x29, sp
  406b90:	cbz	w8, 406ba4 <ferror@plt+0x4ba4>
  406b94:	ldp	x20, x19, [sp, #32]
  406b98:	ldp	x22, x21, [sp, #16]
  406b9c:	ldp	x29, x30, [sp], #48
  406ba0:	ret
  406ba4:	ldrb	w8, [x0]
  406ba8:	ldr	x20, [x0, #16]
  406bac:	mov	x19, x0
  406bb0:	cbz	w8, 406c04 <ferror@plt+0x4c04>
  406bb4:	add	x22, x19, #0x24
  406bb8:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406bbc:	mov	x1, x0
  406bc0:	mov	x0, x20
  406bc4:	bl	408978 <ferror@plt+0x6978>
  406bc8:	add	x21, x19, #0x4
  406bcc:	mov	x2, x0
  406bd0:	mov	x0, x22
  406bd4:	mov	x1, x20
  406bd8:	mov	x3, x21
  406bdc:	bl	409bd8 <ferror@plt+0x7bd8>
  406be0:	cmn	x0, #0x2
  406be4:	str	x0, [x19, #24]
  406be8:	b.eq	406c74 <ferror@plt+0x4c74>  // b.none
  406bec:	cbz	x0, 406c3c <ferror@plt+0x4c3c>
  406bf0:	cmn	x0, #0x1
  406bf4:	b.ne	406c58 <ferror@plt+0x4c58>  // b.any
  406bf8:	mov	w8, #0x1                   	// #1
  406bfc:	str	x8, [x19, #24]
  406c00:	b	406c80 <ferror@plt+0x4c80>
  406c04:	ldrb	w8, [x20]
  406c08:	adrp	x10, 40c000 <ferror@plt+0xa000>
  406c0c:	add	x10, x10, #0x7d8
  406c10:	lsr	w9, w8, #3
  406c14:	and	x9, x9, #0x1c
  406c18:	ldr	w9, [x10, x9]
  406c1c:	lsr	w8, w9, w8
  406c20:	tbz	w8, #0, 406c9c <ferror@plt+0x4c9c>
  406c24:	mov	w8, #0x1                   	// #1
  406c28:	str	x8, [x19, #24]
  406c2c:	ldrb	w9, [x20]
  406c30:	strb	w8, [x19, #32]
  406c34:	str	w9, [x19, #36]
  406c38:	b	406c84 <ferror@plt+0x4c84>
  406c3c:	ldr	x8, [x19, #16]
  406c40:	mov	w9, #0x1                   	// #1
  406c44:	str	x9, [x19, #24]
  406c48:	ldrb	w8, [x8]
  406c4c:	cbnz	w8, 406cb4 <ferror@plt+0x4cb4>
  406c50:	ldr	w8, [x22]
  406c54:	cbnz	w8, 406cd4 <ferror@plt+0x4cd4>
  406c58:	mov	w8, #0x1                   	// #1
  406c5c:	mov	x0, x21
  406c60:	strb	w8, [x19, #32]
  406c64:	bl	401de0 <mbsinit@plt>
  406c68:	cbz	w0, 406c84 <ferror@plt+0x4c84>
  406c6c:	strb	wzr, [x19]
  406c70:	b	406c84 <ferror@plt+0x4c84>
  406c74:	ldr	x0, [x19, #16]
  406c78:	bl	401b30 <strlen@plt>
  406c7c:	str	x0, [x19, #24]
  406c80:	strb	wzr, [x19, #32]
  406c84:	mov	w8, #0x1                   	// #1
  406c88:	strb	w8, [x19, #12]
  406c8c:	ldp	x20, x19, [sp, #32]
  406c90:	ldp	x22, x21, [sp, #16]
  406c94:	ldp	x29, x30, [sp], #48
  406c98:	ret
  406c9c:	add	x0, x19, #0x4
  406ca0:	bl	401de0 <mbsinit@plt>
  406ca4:	cbz	w0, 406cf4 <ferror@plt+0x4cf4>
  406ca8:	mov	w8, #0x1                   	// #1
  406cac:	strb	w8, [x19]
  406cb0:	b	406bb4 <ferror@plt+0x4bb4>
  406cb4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406cb8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406cbc:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406cc0:	add	x0, x0, #0x21d
  406cc4:	add	x1, x1, #0x1e1
  406cc8:	add	x3, x3, #0x1ed
  406ccc:	mov	w2, #0xb2                  	// #178
  406cd0:	bl	401fa0 <__assert_fail@plt>
  406cd4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406cd8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406cdc:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406ce0:	add	x0, x0, #0x234
  406ce4:	add	x1, x1, #0x1e1
  406ce8:	add	x3, x3, #0x1ed
  406cec:	mov	w2, #0xb3                  	// #179
  406cf0:	bl	401fa0 <__assert_fail@plt>
  406cf4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406cf8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406cfc:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406d00:	add	x0, x0, #0x1ca
  406d04:	add	x1, x1, #0x1e1
  406d08:	add	x3, x3, #0x1ed
  406d0c:	mov	w2, #0x96                  	// #150
  406d10:	bl	401fa0 <__assert_fail@plt>
  406d14:	ldr	x8, [x0, #16]
  406d18:	add	x8, x8, x1
  406d1c:	str	x8, [x0, #16]
  406d20:	ret
  406d24:	stp	x29, x30, [sp, #-48]!
  406d28:	stp	x20, x19, [sp, #32]
  406d2c:	ldrb	w8, [x1]
  406d30:	mov	x19, x1
  406d34:	mov	x20, x0
  406d38:	str	x21, [sp, #16]
  406d3c:	mov	x29, sp
  406d40:	strb	w8, [x0]
  406d44:	cbz	w8, 406d54 <ferror@plt+0x4d54>
  406d48:	ldur	x8, [x19, #4]
  406d4c:	stur	x8, [x20, #4]
  406d50:	b	406d58 <ferror@plt+0x4d58>
  406d54:	stur	xzr, [x20, #4]
  406d58:	ldrb	w8, [x19, #12]
  406d5c:	strb	w8, [x20, #12]
  406d60:	ldr	x1, [x19, #16]
  406d64:	add	x8, x19, #0x28
  406d68:	cmp	x1, x8
  406d6c:	b.ne	406d84 <ferror@plt+0x4d84>  // b.any
  406d70:	ldr	x2, [x19, #24]
  406d74:	add	x21, x20, #0x28
  406d78:	mov	x0, x21
  406d7c:	bl	401b00 <memcpy@plt>
  406d80:	mov	x1, x21
  406d84:	str	x1, [x20, #16]
  406d88:	ldr	x8, [x19, #24]
  406d8c:	str	x8, [x20, #24]
  406d90:	ldrb	w8, [x19, #32]
  406d94:	strb	w8, [x20, #32]
  406d98:	cbz	w8, 406da4 <ferror@plt+0x4da4>
  406d9c:	ldr	w8, [x19, #36]
  406da0:	str	w8, [x20, #36]
  406da4:	ldp	x20, x19, [sp, #32]
  406da8:	ldr	x21, [sp, #16]
  406dac:	ldp	x29, x30, [sp], #48
  406db0:	ret
  406db4:	stp	x29, x30, [sp, #-32]!
  406db8:	stp	x20, x19, [sp, #16]
  406dbc:	mov	x29, sp
  406dc0:	cbz	x0, 406e40 <ferror@plt+0x4e40>
  406dc4:	mov	w1, #0x2f                  	// #47
  406dc8:	mov	x19, x0
  406dcc:	bl	401d90 <strrchr@plt>
  406dd0:	cmp	x0, #0x0
  406dd4:	csinc	x20, x19, x0, eq  // eq = none
  406dd8:	sub	x8, x20, x19
  406ddc:	cmp	x8, #0x7
  406de0:	b.lt	406e24 <ferror@plt+0x4e24>  // b.tstop
  406de4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406de8:	sub	x0, x20, #0x7
  406dec:	add	x1, x1, #0x27e
  406df0:	mov	w2, #0x7                   	// #7
  406df4:	bl	401cc0 <strncmp@plt>
  406df8:	cbnz	w0, 406e24 <ferror@plt+0x4e24>
  406dfc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406e00:	add	x1, x1, #0x286
  406e04:	mov	w2, #0x3                   	// #3
  406e08:	mov	x0, x20
  406e0c:	bl	401cc0 <strncmp@plt>
  406e10:	mov	x19, x20
  406e14:	cbnz	w0, 406e24 <ferror@plt+0x4e24>
  406e18:	add	x19, x20, #0x3
  406e1c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406e20:	str	x19, [x8, #840]
  406e24:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406e28:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  406e2c:	str	x19, [x8, #1184]
  406e30:	str	x19, [x9, #784]
  406e34:	ldp	x20, x19, [sp, #16]
  406e38:	ldp	x29, x30, [sp], #32
  406e3c:	ret
  406e40:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406e44:	ldr	x3, [x8, #792]
  406e48:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406e4c:	add	x0, x0, #0x246
  406e50:	mov	w1, #0x37                  	// #55
  406e54:	mov	w2, #0x1                   	// #1
  406e58:	bl	401e90 <fwrite@plt>
  406e5c:	bl	401dd0 <abort@plt>
  406e60:	stp	x29, x30, [sp, #-48]!
  406e64:	str	x21, [sp, #16]
  406e68:	stp	x20, x19, [sp, #32]
  406e6c:	mov	x29, sp
  406e70:	mov	x19, x0
  406e74:	bl	401fb0 <__errno_location@plt>
  406e78:	ldr	w21, [x0]
  406e7c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406e80:	add	x8, x8, #0x4a8
  406e84:	cmp	x19, #0x0
  406e88:	mov	x20, x0
  406e8c:	csel	x0, x8, x19, eq  // eq = none
  406e90:	mov	w1, #0x38                  	// #56
  406e94:	bl	4093ac <ferror@plt+0x73ac>
  406e98:	str	w21, [x20]
  406e9c:	ldp	x20, x19, [sp, #32]
  406ea0:	ldr	x21, [sp, #16]
  406ea4:	ldp	x29, x30, [sp], #48
  406ea8:	ret
  406eac:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406eb0:	add	x8, x8, #0x4a8
  406eb4:	cmp	x0, #0x0
  406eb8:	csel	x8, x8, x0, eq  // eq = none
  406ebc:	ldr	w0, [x8]
  406ec0:	ret
  406ec4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406ec8:	add	x8, x8, #0x4a8
  406ecc:	cmp	x0, #0x0
  406ed0:	csel	x8, x8, x0, eq  // eq = none
  406ed4:	str	w1, [x8]
  406ed8:	ret
  406edc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406ee0:	add	x8, x8, #0x4a8
  406ee4:	cmp	x0, #0x0
  406ee8:	ubfx	w9, w1, #5, #3
  406eec:	csel	x8, x8, x0, eq  // eq = none
  406ef0:	add	x8, x8, w9, uxtw #2
  406ef4:	ldr	w9, [x8, #8]
  406ef8:	lsr	w10, w9, w1
  406efc:	and	w0, w10, #0x1
  406f00:	and	w10, w2, #0x1
  406f04:	eor	w10, w0, w10
  406f08:	lsl	w10, w10, w1
  406f0c:	eor	w9, w10, w9
  406f10:	str	w9, [x8, #8]
  406f14:	ret
  406f18:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406f1c:	add	x8, x8, #0x4a8
  406f20:	cmp	x0, #0x0
  406f24:	csel	x8, x8, x0, eq  // eq = none
  406f28:	ldr	w0, [x8, #4]
  406f2c:	str	w1, [x8, #4]
  406f30:	ret
  406f34:	stp	x29, x30, [sp, #-16]!
  406f38:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406f3c:	add	x8, x8, #0x4a8
  406f40:	cmp	x0, #0x0
  406f44:	csel	x8, x8, x0, eq  // eq = none
  406f48:	mov	w9, #0xa                   	// #10
  406f4c:	mov	x29, sp
  406f50:	str	w9, [x8]
  406f54:	cbz	x1, 406f68 <ferror@plt+0x4f68>
  406f58:	cbz	x2, 406f68 <ferror@plt+0x4f68>
  406f5c:	stp	x1, x2, [x8, #40]
  406f60:	ldp	x29, x30, [sp], #16
  406f64:	ret
  406f68:	bl	401dd0 <abort@plt>
  406f6c:	sub	sp, sp, #0x60
  406f70:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406f74:	add	x8, x8, #0x4a8
  406f78:	cmp	x4, #0x0
  406f7c:	stp	x29, x30, [sp, #16]
  406f80:	str	x25, [sp, #32]
  406f84:	stp	x24, x23, [sp, #48]
  406f88:	stp	x22, x21, [sp, #64]
  406f8c:	stp	x20, x19, [sp, #80]
  406f90:	add	x29, sp, #0x10
  406f94:	mov	x19, x3
  406f98:	mov	x20, x2
  406f9c:	mov	x21, x1
  406fa0:	mov	x22, x0
  406fa4:	csel	x24, x8, x4, eq  // eq = none
  406fa8:	bl	401fb0 <__errno_location@plt>
  406fac:	ldp	w4, w5, [x24]
  406fb0:	ldp	x7, x8, [x24, #40]
  406fb4:	ldr	w25, [x0]
  406fb8:	mov	x23, x0
  406fbc:	add	x6, x24, #0x8
  406fc0:	mov	x0, x22
  406fc4:	mov	x1, x21
  406fc8:	mov	x2, x20
  406fcc:	mov	x3, x19
  406fd0:	str	x8, [sp]
  406fd4:	bl	406ff8 <ferror@plt+0x4ff8>
  406fd8:	str	w25, [x23]
  406fdc:	ldp	x20, x19, [sp, #80]
  406fe0:	ldp	x22, x21, [sp, #64]
  406fe4:	ldp	x24, x23, [sp, #48]
  406fe8:	ldr	x25, [sp, #32]
  406fec:	ldp	x29, x30, [sp, #16]
  406ff0:	add	sp, sp, #0x60
  406ff4:	ret
  406ff8:	sub	sp, sp, #0x120
  406ffc:	stp	x29, x30, [sp, #192]
  407000:	add	x29, sp, #0xc0
  407004:	ldr	x8, [x29, #96]
  407008:	stp	x28, x27, [sp, #208]
  40700c:	stp	x26, x25, [sp, #224]
  407010:	stp	x24, x23, [sp, #240]
  407014:	stp	x22, x21, [sp, #256]
  407018:	stp	x20, x19, [sp, #272]
  40701c:	str	x7, [sp, #96]
  407020:	stur	x6, [x29, #-40]
  407024:	mov	w20, w5
  407028:	mov	w24, w4
  40702c:	mov	x22, x3
  407030:	mov	x19, x2
  407034:	mov	x23, x1
  407038:	stur	x8, [x29, #-88]
  40703c:	mov	x28, x0
  407040:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407044:	mov	w8, wzr
  407048:	mov	w15, wzr
  40704c:	stp	wzr, w20, [sp, #84]
  407050:	ubfx	w21, w20, #1, #1
  407054:	mov	w20, w24
  407058:	add	x9, x19, #0x1
  40705c:	mov	w14, #0x1                   	// #1
  407060:	str	x0, [sp, #32]
  407064:	str	xzr, [sp, #72]
  407068:	stur	xzr, [x29, #-64]
  40706c:	stur	xzr, [x29, #-32]
  407070:	stur	x9, [x29, #-80]
  407074:	cmp	w20, #0xa
  407078:	b.hi	407fa4 <ferror@plt+0x5fa4>  // b.pmore
  40707c:	adrp	x12, 40c000 <ferror@plt+0xa000>
  407080:	mov	w9, w20
  407084:	add	x12, x12, #0x290
  407088:	adr	x10, 4070ac <ferror@plt+0x50ac>
  40708c:	ldrb	w11, [x12, x9]
  407090:	add	x10, x10, x11, lsl #2
  407094:	mov	x24, x23
  407098:	mov	x27, xzr
  40709c:	mov	w17, wzr
  4070a0:	mov	w16, #0x1                   	// #1
  4070a4:	mov	x23, x22
  4070a8:	br	x10
  4070ac:	adrp	x25, 40c000 <ferror@plt+0xa000>
  4070b0:	add	x25, x25, #0x3ee
  4070b4:	mov	w2, #0x5                   	// #5
  4070b8:	mov	x0, xzr
  4070bc:	mov	x1, x25
  4070c0:	mov	w27, w15
  4070c4:	mov	w26, w14
  4070c8:	mov	w22, w20
  4070cc:	bl	401f40 <dcgettext@plt>
  4070d0:	mov	x20, x0
  4070d4:	cmp	x0, x25
  4070d8:	b.ne	4072a8 <ferror@plt+0x52a8>  // b.any
  4070dc:	bl	409d30 <ferror@plt+0x7d30>
  4070e0:	ldrb	w8, [x0]
  4070e4:	and	w8, w8, #0xffffffdf
  4070e8:	cmp	w8, #0x47
  4070ec:	b.eq	407238 <ferror@plt+0x5238>  // b.none
  4070f0:	cmp	w8, #0x55
  4070f4:	mov	w9, w22
  4070f8:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  4070fc:	ldrb	w8, [x0, #1]
  407100:	and	w8, w8, #0xffffffdf
  407104:	cmp	w8, #0x54
  407108:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  40710c:	ldrb	w8, [x0, #2]
  407110:	and	w8, w8, #0xffffffdf
  407114:	cmp	w8, #0x46
  407118:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  40711c:	ldrb	w8, [x0, #3]
  407120:	cmp	w8, #0x2d
  407124:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  407128:	ldrb	w8, [x0, #4]
  40712c:	cmp	w8, #0x38
  407130:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  407134:	ldrb	w8, [x0, #5]
  407138:	cbnz	w8, 407290 <ferror@plt+0x5290>
  40713c:	adrp	x20, 40c000 <ferror@plt+0xa000>
  407140:	add	x20, x20, #0x3f0
  407144:	b	4072a8 <ferror@plt+0x52a8>
  407148:	mov	w8, #0x1                   	// #1
  40714c:	b	4071cc <ferror@plt+0x51cc>
  407150:	tbnz	w21, #0, 4071cc <ferror@plt+0x51cc>
  407154:	mov	w16, w8
  407158:	mov	w17, wzr
  40715c:	cbz	x24, 407168 <ferror@plt+0x5168>
  407160:	mov	w8, #0x27                  	// #39
  407164:	strb	w8, [x28]
  407168:	adrp	x8, 40c000 <ferror@plt+0xa000>
  40716c:	add	x8, x8, #0x232
  407170:	stur	x8, [x29, #-64]
  407174:	mov	w8, #0x1                   	// #1
  407178:	mov	w20, #0x2                   	// #2
  40717c:	mov	w27, #0x1                   	// #1
  407180:	stur	x8, [x29, #-32]
  407184:	b	407438 <ferror@plt+0x5438>
  407188:	tbz	w21, #0, 4071f4 <ferror@plt+0x51f4>
  40718c:	mov	w8, #0x1                   	// #1
  407190:	stur	x8, [x29, #-32]
  407194:	adrp	x8, 40c000 <ferror@plt+0xa000>
  407198:	add	x8, x8, #0x3ec
  40719c:	mov	x27, xzr
  4071a0:	mov	w20, #0x5                   	// #5
  4071a4:	stur	x8, [x29, #-64]
  4071a8:	mov	w16, #0x1                   	// #1
  4071ac:	mov	w17, #0x1                   	// #1
  4071b0:	b	407438 <ferror@plt+0x5438>
  4071b4:	mov	w20, wzr
  4071b8:	mov	x27, xzr
  4071bc:	mov	w17, wzr
  4071c0:	mov	w16, w8
  4071c4:	b	407438 <ferror@plt+0x5438>
  4071c8:	tbz	w21, #0, 407228 <ferror@plt+0x5228>
  4071cc:	mov	w9, #0x1                   	// #1
  4071d0:	stur	x9, [x29, #-32]
  4071d4:	adrp	x9, 40c000 <ferror@plt+0xa000>
  4071d8:	add	x9, x9, #0x232
  4071dc:	mov	x27, xzr
  4071e0:	mov	w20, #0x2                   	// #2
  4071e4:	stur	x9, [x29, #-64]
  4071e8:	mov	w16, w8
  4071ec:	mov	w17, #0x1                   	// #1
  4071f0:	b	407438 <ferror@plt+0x5438>
  4071f4:	mov	w17, wzr
  4071f8:	cbz	x24, 407204 <ferror@plt+0x5204>
  4071fc:	mov	w8, #0x22                  	// #34
  407200:	strb	w8, [x28]
  407204:	adrp	x8, 40c000 <ferror@plt+0xa000>
  407208:	add	x8, x8, #0x3ec
  40720c:	stur	x8, [x29, #-64]
  407210:	mov	w8, #0x1                   	// #1
  407214:	mov	w27, #0x1                   	// #1
  407218:	mov	w20, #0x5                   	// #5
  40721c:	stur	x8, [x29, #-32]
  407220:	mov	w16, #0x1                   	// #1
  407224:	b	407438 <ferror@plt+0x5438>
  407228:	mov	w16, #0x1                   	// #1
  40722c:	mov	w17, wzr
  407230:	cbnz	x24, 407160 <ferror@plt+0x5160>
  407234:	b	407168 <ferror@plt+0x5168>
  407238:	ldrb	w8, [x0, #1]
  40723c:	mov	w9, w22
  407240:	and	w8, w8, #0xffffffdf
  407244:	cmp	w8, #0x42
  407248:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  40724c:	ldrb	w8, [x0, #2]
  407250:	cmp	w8, #0x31
  407254:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  407258:	ldrb	w8, [x0, #3]
  40725c:	cmp	w8, #0x38
  407260:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  407264:	ldrb	w8, [x0, #4]
  407268:	cmp	w8, #0x30
  40726c:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  407270:	ldrb	w8, [x0, #5]
  407274:	cmp	w8, #0x33
  407278:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  40727c:	ldrb	w8, [x0, #6]
  407280:	cmp	w8, #0x30
  407284:	b.ne	407290 <ferror@plt+0x5290>  // b.any
  407288:	ldrb	w8, [x0, #7]
  40728c:	cbz	w8, 407e70 <ferror@plt+0x5e70>
  407290:	cmp	w9, #0x9
  407294:	adrp	x8, 40c000 <ferror@plt+0xa000>
  407298:	adrp	x9, 40c000 <ferror@plt+0xa000>
  40729c:	add	x8, x8, #0x232
  4072a0:	add	x9, x9, #0x3ec
  4072a4:	csel	x20, x9, x8, eq  // eq = none
  4072a8:	adrp	x25, 40c000 <ferror@plt+0xa000>
  4072ac:	add	x25, x25, #0x232
  4072b0:	mov	w2, #0x5                   	// #5
  4072b4:	mov	x0, xzr
  4072b8:	mov	x1, x25
  4072bc:	bl	401f40 <dcgettext@plt>
  4072c0:	cmp	x0, x25
  4072c4:	stur	x0, [x29, #-88]
  4072c8:	str	x20, [sp, #96]
  4072cc:	b.eq	4072d8 <ferror@plt+0x52d8>  // b.none
  4072d0:	mov	w20, w22
  4072d4:	b	4073bc <ferror@plt+0x53bc>
  4072d8:	bl	409d30 <ferror@plt+0x7d30>
  4072dc:	ldrb	w8, [x0]
  4072e0:	and	w8, w8, #0xffffffdf
  4072e4:	cmp	w8, #0x47
  4072e8:	b.eq	407348 <ferror@plt+0x5348>  // b.none
  4072ec:	cmp	w8, #0x55
  4072f0:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  4072f4:	ldrb	w8, [x0, #1]
  4072f8:	and	w8, w8, #0xffffffdf
  4072fc:	cmp	w8, #0x54
  407300:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  407304:	ldrb	w8, [x0, #2]
  407308:	and	w8, w8, #0xffffffdf
  40730c:	cmp	w8, #0x46
  407310:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  407314:	ldrb	w8, [x0, #3]
  407318:	cmp	w8, #0x2d
  40731c:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  407320:	ldrb	w8, [x0, #4]
  407324:	cmp	w8, #0x38
  407328:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  40732c:	ldrb	w8, [x0, #5]
  407330:	cbnz	w8, 40739c <ferror@plt+0x539c>
  407334:	adrp	x8, 40c000 <ferror@plt+0xa000>
  407338:	add	x8, x8, #0x3f4
  40733c:	stur	x8, [x29, #-88]
  407340:	mov	w20, w22
  407344:	b	4073bc <ferror@plt+0x53bc>
  407348:	ldrb	w8, [x0, #1]
  40734c:	and	w8, w8, #0xffffffdf
  407350:	cmp	w8, #0x42
  407354:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  407358:	ldrb	w8, [x0, #2]
  40735c:	cmp	w8, #0x31
  407360:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  407364:	ldrb	w8, [x0, #3]
  407368:	cmp	w8, #0x38
  40736c:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  407370:	ldrb	w8, [x0, #4]
  407374:	cmp	w8, #0x30
  407378:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  40737c:	ldrb	w8, [x0, #5]
  407380:	cmp	w8, #0x33
  407384:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  407388:	ldrb	w8, [x0, #6]
  40738c:	cmp	w8, #0x30
  407390:	b.ne	40739c <ferror@plt+0x539c>  // b.any
  407394:	ldrb	w8, [x0, #7]
  407398:	cbz	w8, 407e7c <ferror@plt+0x5e7c>
  40739c:	adrp	x8, 40c000 <ferror@plt+0xa000>
  4073a0:	adrp	x9, 40c000 <ferror@plt+0xa000>
  4073a4:	cmp	w22, #0x9
  4073a8:	add	x8, x8, #0x232
  4073ac:	add	x9, x9, #0x3ec
  4073b0:	mov	w20, w22
  4073b4:	csel	x8, x9, x8, eq  // eq = none
  4073b8:	stur	x8, [x29, #-88]
  4073bc:	mov	w14, w26
  4073c0:	mov	w15, w27
  4073c4:	tbnz	w21, #0, 407408 <ferror@plt+0x5408>
  4073c8:	ldr	x8, [sp, #96]
  4073cc:	ldrb	w9, [x8]
  4073d0:	cbz	w9, 407408 <ferror@plt+0x5408>
  4073d4:	mov	w26, w15
  4073d8:	mov	w22, w14
  4073dc:	mov	x10, xzr
  4073e0:	add	x8, x8, #0x1
  4073e4:	b	4073f8 <ferror@plt+0x53f8>
  4073e8:	ldrb	w9, [x8, x10]
  4073ec:	add	x27, x10, #0x1
  4073f0:	mov	x10, x27
  4073f4:	cbz	w9, 407414 <ferror@plt+0x5414>
  4073f8:	cmp	x10, x24
  4073fc:	b.cs	4073e8 <ferror@plt+0x53e8>  // b.hs, b.nlast
  407400:	strb	w9, [x28, x10]
  407404:	b	4073e8 <ferror@plt+0x53e8>
  407408:	mov	w26, w15
  40740c:	mov	w22, w14
  407410:	mov	x27, xzr
  407414:	ldur	x25, [x29, #-88]
  407418:	mov	x0, x25
  40741c:	bl	401b30 <strlen@plt>
  407420:	stur	x0, [x29, #-32]
  407424:	mov	w16, #0x1                   	// #1
  407428:	stur	x25, [x29, #-64]
  40742c:	mov	w17, w21
  407430:	mov	w14, w22
  407434:	mov	w15, w26
  407438:	ldp	x8, x9, [x29, #-40]
  40743c:	eor	w18, w17, #0x1
  407440:	stur	w18, [x29, #-68]
  407444:	mov	x22, xzr
  407448:	cmp	x8, #0x0
  40744c:	cset	w8, eq  // eq = none
  407450:	cmp	x9, #0x0
  407454:	cset	w9, ne  // ne = any
  407458:	cmp	w20, #0x2
  40745c:	cset	w10, ne  // ne = any
  407460:	and	w13, w10, w16
  407464:	and	w12, w9, w17
  407468:	orr	w10, w10, w18
  40746c:	and	w18, w9, w13
  407470:	orr	w9, w13, w17
  407474:	eor	w9, w9, #0x1
  407478:	cset	w11, eq  // eq = none
  40747c:	orr	w8, w8, w9
  407480:	and	w12, w16, w12
  407484:	str	w10, [sp, #92]
  407488:	and	w10, w11, w17
  40748c:	stur	w8, [x29, #-24]
  407490:	eor	w8, w16, #0x1
  407494:	stp	w10, w12, [sp, #60]
  407498:	stur	w16, [x29, #-72]
  40749c:	str	w8, [sp, #68]
  4074a0:	stp	w17, w20, [x29, #-48]
  4074a4:	stur	w18, [x29, #-52]
  4074a8:	cmn	x23, #0x1
  4074ac:	b.eq	4074bc <ferror@plt+0x54bc>  // b.none
  4074b0:	cmp	x22, x23
  4074b4:	b.ne	4074c4 <ferror@plt+0x54c4>  // b.any
  4074b8:	b	407e00 <ferror@plt+0x5e00>
  4074bc:	ldrb	w8, [x19, x22]
  4074c0:	cbz	w8, 407e08 <ferror@plt+0x5e08>
  4074c4:	cbz	w18, 40750c <ferror@plt+0x550c>
  4074c8:	ldur	x8, [x29, #-32]
  4074cc:	cmp	x8, #0x2
  4074d0:	add	x20, x22, x8
  4074d4:	b.cc	407500 <ferror@plt+0x5500>  // b.lo, b.ul, b.last
  4074d8:	cmn	x23, #0x1
  4074dc:	b.ne	407500 <ferror@plt+0x5500>  // b.any
  4074e0:	mov	x0, x19
  4074e4:	mov	w21, w14
  4074e8:	mov	w25, w15
  4074ec:	bl	401b30 <strlen@plt>
  4074f0:	ldp	w18, w17, [x29, #-52]
  4074f4:	mov	x23, x0
  4074f8:	mov	w15, w25
  4074fc:	mov	w14, w21
  407500:	cmp	x20, x23
  407504:	b.ls	407520 <ferror@plt+0x5520>  // b.plast
  407508:	ldur	w20, [x29, #-44]
  40750c:	mov	w25, wzr
  407510:	ldrb	w21, [x19, x22]
  407514:	cmp	w21, #0x7e
  407518:	b.ls	40756c <ferror@plt+0x556c>  // b.plast
  40751c:	b	4077bc <ferror@plt+0x57bc>
  407520:	ldur	x1, [x29, #-64]
  407524:	ldur	x2, [x29, #-32]
  407528:	add	x0, x19, x22
  40752c:	mov	w26, w15
  407530:	mov	w21, w14
  407534:	bl	401d20 <bcmp@plt>
  407538:	ldur	w9, [x29, #-68]
  40753c:	ldur	w20, [x29, #-44]
  407540:	cmp	w0, #0x0
  407544:	cset	w8, ne  // ne = any
  407548:	orr	w8, w8, w9
  40754c:	cset	w25, eq  // eq = none
  407550:	tbz	w8, #0, 407ec8 <ferror@plt+0x5ec8>
  407554:	ldp	w18, w17, [x29, #-52]
  407558:	mov	w14, w21
  40755c:	mov	w15, w26
  407560:	ldrb	w21, [x19, x22]
  407564:	cmp	w21, #0x7e
  407568:	b.hi	4077bc <ferror@plt+0x57bc>  // b.pmore
  40756c:	adrp	x13, 40c000 <ferror@plt+0xa000>
  407570:	add	x13, x13, #0x29b
  407574:	adr	x12, 407598 <ferror@plt+0x5598>
  407578:	ldrb	w9, [x13, x21]
  40757c:	add	x12, x12, x9, lsl #2
  407580:	mov	w10, wzr
  407584:	mov	w8, wzr
  407588:	mov	w26, #0x1                   	// #1
  40758c:	mov	w11, #0x6e                  	// #110
  407590:	mov	w9, #0x61                  	// #97
  407594:	br	x12
  407598:	ldur	w9, [x29, #-24]
  40759c:	tbnz	w9, #0, 4075bc <ferror@plt+0x55bc>
  4075a0:	ldur	x10, [x29, #-40]
  4075a4:	lsr	w9, w21, #5
  4075a8:	ldr	w9, [x10, w9, uxtw #2]
  4075ac:	lsr	w9, w9, w21
  4075b0:	tbz	w9, #0, 4075bc <ferror@plt+0x55bc>
  4075b4:	mov	w9, w21
  4075b8:	b	4075c4 <ferror@plt+0x55c4>
  4075bc:	mov	w9, w21
  4075c0:	cbz	w25, 4077fc <ferror@plt+0x57fc>
  4075c4:	tbnz	w17, #0, 407e88 <ferror@plt+0x5e88>
  4075c8:	cmp	w20, #0x2
  4075cc:	cset	w8, ne  // ne = any
  4075d0:	orr	w8, w8, w15
  4075d4:	tbnz	w8, #0, 407610 <ferror@plt+0x5610>
  4075d8:	cmp	x27, x24
  4075dc:	b.cs	407648 <ferror@plt+0x5648>  // b.hs, b.nlast
  4075e0:	mov	w8, #0x27                  	// #39
  4075e4:	strb	w8, [x28, x27]
  4075e8:	add	x8, x27, #0x1
  4075ec:	cmp	x8, x24
  4075f0:	b.cc	407654 <ferror@plt+0x5654>  // b.lo, b.ul, b.last
  4075f4:	add	x8, x27, #0x2
  4075f8:	cmp	x8, x24
  4075fc:	b.cs	407608 <ferror@plt+0x5608>  // b.hs, b.nlast
  407600:	mov	w10, #0x27                  	// #39
  407604:	strb	w10, [x28, x8]
  407608:	add	x27, x27, #0x3
  40760c:	mov	w15, #0x1                   	// #1
  407610:	cmp	x27, x24
  407614:	b.cs	407620 <ferror@plt+0x5620>  // b.hs, b.nlast
  407618:	mov	w8, #0x5c                  	// #92
  40761c:	strb	w8, [x28, x27]
  407620:	add	x27, x27, #0x1
  407624:	cmp	x27, x24
  407628:	b.cs	407630 <ferror@plt+0x5630>  // b.hs, b.nlast
  40762c:	strb	w9, [x28, x27]
  407630:	add	x27, x27, #0x1
  407634:	and	w14, w14, w26
  407638:	add	x22, x22, #0x1
  40763c:	cmn	x23, #0x1
  407640:	b.ne	4074b0 <ferror@plt+0x54b0>  // b.any
  407644:	b	4074bc <ferror@plt+0x54bc>
  407648:	add	x8, x27, #0x1
  40764c:	cmp	x8, x24
  407650:	b.cs	4075f4 <ferror@plt+0x55f4>  // b.hs, b.nlast
  407654:	mov	w10, #0x24                  	// #36
  407658:	strb	w10, [x28, x8]
  40765c:	add	x8, x27, #0x2
  407660:	cmp	x8, x24
  407664:	b.cc	407600 <ferror@plt+0x5600>  // b.lo, b.ul, b.last
  407668:	b	407608 <ferror@plt+0x5608>
  40766c:	cmp	x23, #0x1
  407670:	b.eq	407694 <ferror@plt+0x5694>  // b.none
  407674:	cmn	x23, #0x1
  407678:	b.ne	407698 <ferror@plt+0x5698>  // b.any
  40767c:	ldrb	w8, [x19, #1]
  407680:	cbz	w8, 407694 <ferror@plt+0x5694>
  407684:	mov	w8, wzr
  407688:	mov	w26, wzr
  40768c:	mov	x23, #0xffffffffffffffff    	// #-1
  407690:	b	407598 <ferror@plt+0x5598>
  407694:	cbz	x22, 4076a4 <ferror@plt+0x56a4>
  407698:	mov	w8, wzr
  40769c:	mov	w26, wzr
  4076a0:	b	407598 <ferror@plt+0x5598>
  4076a4:	mov	w10, #0x1                   	// #1
  4076a8:	cmp	w20, #0x2
  4076ac:	b.ne	4076b4 <ferror@plt+0x56b4>  // b.any
  4076b0:	tbnz	w17, #0, 407e88 <ferror@plt+0x5e88>
  4076b4:	mov	w8, wzr
  4076b8:	mov	w26, w10
  4076bc:	b	407598 <ferror@plt+0x5598>
  4076c0:	cmp	w20, #0x2
  4076c4:	b.ne	4077e4 <ferror@plt+0x57e4>  // b.any
  4076c8:	tbz	w17, #0, 4077f0 <ferror@plt+0x57f0>
  4076cc:	b	407e88 <ferror@plt+0x5e88>
  4076d0:	mov	w9, #0x66                  	// #102
  4076d4:	b	407840 <ferror@plt+0x5840>
  4076d8:	mov	w11, #0x74                  	// #116
  4076dc:	b	4076ec <ferror@plt+0x56ec>
  4076e0:	mov	w9, #0x62                  	// #98
  4076e4:	b	407840 <ferror@plt+0x5840>
  4076e8:	mov	w11, #0x72                  	// #114
  4076ec:	ldr	w8, [sp, #92]
  4076f0:	mov	w9, w11
  4076f4:	tbnz	w8, #0, 407840 <ferror@plt+0x5840>
  4076f8:	b	407e88 <ferror@plt+0x5e88>
  4076fc:	ldur	w8, [x29, #-72]
  407700:	tbz	w8, #0, 407854 <ferror@plt+0x5854>
  407704:	cmp	w20, #0x2
  407708:	tbnz	w17, #0, 407f98 <ferror@plt+0x5f98>
  40770c:	cset	w8, ne  // ne = any
  407710:	orr	w8, w8, w15
  407714:	tbz	w8, #0, 407a28 <ferror@plt+0x5a28>
  407718:	mov	x8, x27
  40771c:	cmp	x8, x24
  407720:	b.cc	407a68 <ferror@plt+0x5a68>  // b.lo, b.ul, b.last
  407724:	b	407a70 <ferror@plt+0x5a70>
  407728:	cmp	w20, #0x5
  40772c:	b.eq	407988 <ferror@plt+0x5988>  // b.none
  407730:	cmp	w20, #0x2
  407734:	b.ne	407a18 <ferror@plt+0x5a18>  // b.any
  407738:	tbz	w17, #0, 407a18 <ferror@plt+0x5a18>
  40773c:	b	407e88 <ferror@plt+0x5e88>
  407740:	mov	w9, #0x76                  	// #118
  407744:	b	407840 <ferror@plt+0x5840>
  407748:	cmp	w20, #0x2
  40774c:	b.ne	407864 <ferror@plt+0x5864>  // b.any
  407750:	tbnz	w17, #0, 407e88 <ferror@plt+0x5e88>
  407754:	ldr	x10, [sp, #72]
  407758:	cmp	x24, #0x0
  40775c:	cset	w8, eq  // eq = none
  407760:	cmp	x10, #0x0
  407764:	cset	w9, ne  // ne = any
  407768:	orr	w8, w9, w8
  40776c:	cmp	w8, #0x0
  407770:	csel	x10, x10, x24, ne  // ne = any
  407774:	csel	x24, x24, xzr, ne  // ne = any
  407778:	cmp	x27, x24
  40777c:	str	x10, [sp, #72]
  407780:	b.cs	407964 <ferror@plt+0x5964>  // b.hs, b.nlast
  407784:	mov	w8, #0x27                  	// #39
  407788:	strb	w8, [x28, x27]
  40778c:	add	x8, x27, #0x1
  407790:	cmp	x8, x24
  407794:	b.cc	407970 <ferror@plt+0x5970>  // b.lo, b.ul, b.last
  407798:	add	x8, x27, #0x2
  40779c:	cmp	x8, x24
  4077a0:	b.cs	4077ac <ferror@plt+0x57ac>  // b.hs, b.nlast
  4077a4:	mov	w9, #0x27                  	// #39
  4077a8:	strb	w9, [x28, x8]
  4077ac:	mov	w15, wzr
  4077b0:	mov	w8, wzr
  4077b4:	add	x27, x27, #0x3
  4077b8:	b	407868 <ferror@plt+0x5868>
  4077bc:	ldr	x8, [sp, #32]
  4077c0:	stp	w15, w14, [sp, #24]
  4077c4:	cmp	x8, #0x1
  4077c8:	b.ne	40787c <ferror@plt+0x587c>  // b.any
  4077cc:	bl	401e30 <__ctype_b_loc@plt>
  4077d0:	ldr	x8, [x0]
  4077d4:	mov	w20, #0x1                   	// #1
  4077d8:	ldrh	w8, [x8, x21, lsl #1]
  4077dc:	ubfx	w26, w8, #14, #1
  4077e0:	b	407bd8 <ferror@plt+0x5bd8>
  4077e4:	ldr	w8, [sp, #64]
  4077e8:	mov	w9, #0x5c                  	// #92
  4077ec:	tbz	w8, #0, 407840 <ferror@plt+0x5840>
  4077f0:	mov	w8, wzr
  4077f4:	mov	w26, wzr
  4077f8:	mov	w21, #0x5c                  	// #92
  4077fc:	tbnz	w8, #0, 407830 <ferror@plt+0x5830>
  407800:	tbz	w15, #0, 407830 <ferror@plt+0x5830>
  407804:	cmp	x27, x24
  407808:	b.cs	407814 <ferror@plt+0x5814>  // b.hs, b.nlast
  40780c:	mov	w8, #0x27                  	// #39
  407810:	strb	w8, [x28, x27]
  407814:	add	x8, x27, #0x1
  407818:	cmp	x8, x24
  40781c:	b.cs	407828 <ferror@plt+0x5828>  // b.hs, b.nlast
  407820:	mov	w9, #0x27                  	// #39
  407824:	strb	w9, [x28, x8]
  407828:	mov	w15, wzr
  40782c:	add	x27, x27, #0x2
  407830:	mov	w9, w21
  407834:	cmp	x27, x24
  407838:	b.cc	40762c <ferror@plt+0x562c>  // b.lo, b.ul, b.last
  40783c:	b	407630 <ferror@plt+0x5630>
  407840:	ldur	w10, [x29, #-72]
  407844:	mov	w8, wzr
  407848:	mov	w26, wzr
  40784c:	tbz	w10, #0, 407598 <ferror@plt+0x5598>
  407850:	b	4075c4 <ferror@plt+0x55c4>
  407854:	ldr	w8, [sp, #88]
  407858:	tbnz	w8, #0, 407638 <ferror@plt+0x5638>
  40785c:	mov	w21, wzr
  407860:	b	407698 <ferror@plt+0x5698>
  407864:	mov	w8, wzr
  407868:	mov	w9, #0x1                   	// #1
  40786c:	mov	w21, #0x27                  	// #39
  407870:	str	w9, [sp, #84]
  407874:	mov	w26, #0x1                   	// #1
  407878:	b	407598 <ferror@plt+0x5598>
  40787c:	cmn	x23, #0x1
  407880:	stur	xzr, [x29, #-16]
  407884:	b.eq	407afc <ferror@plt+0x5afc>  // b.none
  407888:	ldr	w8, [sp, #60]
  40788c:	stp	x23, x19, [sp, #40]
  407890:	tbz	w8, #0, 407b14 <ferror@plt+0x5b14>
  407894:	ldur	x8, [x29, #-80]
  407898:	mov	x20, xzr
  40789c:	mov	w26, #0x1                   	// #1
  4078a0:	add	x8, x8, x22
  4078a4:	str	x8, [sp, #16]
  4078a8:	b	4078d4 <ferror@plt+0x58d4>
  4078ac:	ldur	w0, [x29, #-20]
  4078b0:	bl	401f80 <iswprint@plt>
  4078b4:	cmp	w0, #0x0
  4078b8:	cset	w8, ne  // ne = any
  4078bc:	sub	x0, x29, #0x10
  4078c0:	and	w26, w26, w8
  4078c4:	add	x20, x23, x20
  4078c8:	bl	401de0 <mbsinit@plt>
  4078cc:	ldr	x23, [sp, #40]
  4078d0:	cbnz	w0, 407bd4 <ferror@plt+0x5bd4>
  4078d4:	ldr	x8, [sp, #48]
  4078d8:	mov	x19, x28
  4078dc:	add	x28, x20, x22
  4078e0:	sub	x2, x23, x28
  4078e4:	add	x1, x8, x28
  4078e8:	sub	x0, x29, #0x14
  4078ec:	sub	x3, x29, #0x10
  4078f0:	bl	409bd8 <ferror@plt+0x7bd8>
  4078f4:	cmn	x0, #0x2
  4078f8:	b.eq	407b94 <ferror@plt+0x5b94>  // b.none
  4078fc:	mov	x23, x0
  407900:	cmn	x0, #0x1
  407904:	b.eq	407b84 <ferror@plt+0x5b84>  // b.none
  407908:	mov	x28, x19
  40790c:	cbz	x23, 407b8c <ferror@plt+0x5b8c>
  407910:	ldr	x19, [sp, #48]
  407914:	cmp	x23, #0x2
  407918:	b.cc	4078ac <ferror@plt+0x58ac>  // b.lo, b.ul, b.last
  40791c:	ldr	x9, [sp, #16]
  407920:	sub	x8, x23, #0x1
  407924:	add	x9, x9, x20
  407928:	b	407938 <ferror@plt+0x5938>
  40792c:	subs	x8, x8, #0x1
  407930:	add	x9, x9, #0x1
  407934:	b.eq	4078ac <ferror@plt+0x58ac>  // b.none
  407938:	ldrb	w10, [x9]
  40793c:	sub	w10, w10, #0x5b
  407940:	cmp	w10, #0x21
  407944:	b.hi	40792c <ferror@plt+0x592c>  // b.pmore
  407948:	mov	w11, #0x1                   	// #1
  40794c:	lsl	x10, x11, x10
  407950:	mov	x11, #0x2b                  	// #43
  407954:	movk	x11, #0x2, lsl #32
  407958:	tst	x10, x11
  40795c:	b.eq	40792c <ferror@plt+0x592c>  // b.none
  407960:	b	407eb0 <ferror@plt+0x5eb0>
  407964:	add	x8, x27, #0x1
  407968:	cmp	x8, x24
  40796c:	b.cs	407798 <ferror@plt+0x5798>  // b.hs, b.nlast
  407970:	mov	w9, #0x5c                  	// #92
  407974:	strb	w9, [x28, x8]
  407978:	add	x8, x27, #0x2
  40797c:	cmp	x8, x24
  407980:	b.cc	4077a4 <ferror@plt+0x57a4>  // b.lo, b.ul, b.last
  407984:	b	4077ac <ferror@plt+0x57ac>
  407988:	ldr	w8, [sp, #88]
  40798c:	tbz	w8, #2, 407a18 <ferror@plt+0x5a18>
  407990:	add	x9, x22, #0x2
  407994:	cmp	x9, x23
  407998:	b.cs	407a18 <ferror@plt+0x5a18>  // b.hs, b.nlast
  40799c:	add	x8, x22, x19
  4079a0:	ldrb	w8, [x8, #1]
  4079a4:	cmp	w8, #0x3f
  4079a8:	b.ne	407a18 <ferror@plt+0x5a18>  // b.any
  4079ac:	ldrb	w21, [x19, x9]
  4079b0:	mov	w8, wzr
  4079b4:	cmp	w21, #0x3e
  4079b8:	b.hi	407df4 <ferror@plt+0x5df4>  // b.pmore
  4079bc:	mov	w10, #0x1                   	// #1
  4079c0:	mov	x11, #0xa38200000000        	// #179778741075968
  4079c4:	lsl	x10, x10, x21
  4079c8:	movk	x11, #0x7000, lsl #48
  4079cc:	tst	x10, x11
  4079d0:	b.eq	407df4 <ferror@plt+0x5df4>  // b.none
  4079d4:	tbnz	w17, #0, 407e88 <ferror@plt+0x5e88>
  4079d8:	cmp	x27, x24
  4079dc:	b.cs	407dac <ferror@plt+0x5dac>  // b.hs, b.nlast
  4079e0:	mov	w8, #0x3f                  	// #63
  4079e4:	strb	w8, [x28, x27]
  4079e8:	add	x8, x27, #0x1
  4079ec:	cmp	x8, x24
  4079f0:	b.cc	407db8 <ferror@plt+0x5db8>  // b.lo, b.ul, b.last
  4079f4:	add	x8, x27, #0x2
  4079f8:	cmp	x8, x24
  4079fc:	b.cs	407dcc <ferror@plt+0x5dcc>  // b.hs, b.nlast
  407a00:	mov	w10, #0x22                  	// #34
  407a04:	strb	w10, [x28, x8]
  407a08:	add	x8, x27, #0x3
  407a0c:	cmp	x8, x24
  407a10:	b.cc	407dd8 <ferror@plt+0x5dd8>  // b.lo, b.ul, b.last
  407a14:	b	407de0 <ferror@plt+0x5de0>
  407a18:	mov	w8, wzr
  407a1c:	mov	w26, wzr
  407a20:	mov	w21, #0x3f                  	// #63
  407a24:	b	407598 <ferror@plt+0x5598>
  407a28:	cmp	x27, x24
  407a2c:	b.cs	407ad8 <ferror@plt+0x5ad8>  // b.hs, b.nlast
  407a30:	mov	w8, #0x27                  	// #39
  407a34:	strb	w8, [x28, x27]
  407a38:	add	x8, x27, #0x1
  407a3c:	cmp	x8, x24
  407a40:	b.cc	407ae4 <ferror@plt+0x5ae4>  // b.lo, b.ul, b.last
  407a44:	add	x8, x27, #0x2
  407a48:	cmp	x8, x24
  407a4c:	b.cs	407a58 <ferror@plt+0x5a58>  // b.hs, b.nlast
  407a50:	mov	w9, #0x27                  	// #39
  407a54:	strb	w9, [x28, x8]
  407a58:	add	x8, x27, #0x3
  407a5c:	mov	w15, #0x1                   	// #1
  407a60:	cmp	x8, x24
  407a64:	b.cs	407a70 <ferror@plt+0x5a70>  // b.hs, b.nlast
  407a68:	mov	w9, #0x5c                  	// #92
  407a6c:	strb	w9, [x28, x8]
  407a70:	cmp	w20, #0x2
  407a74:	add	x27, x8, #0x1
  407a78:	b.eq	407ac8 <ferror@plt+0x5ac8>  // b.none
  407a7c:	add	x9, x22, #0x1
  407a80:	cmp	x9, x23
  407a84:	b.cs	407ac8 <ferror@plt+0x5ac8>  // b.hs, b.nlast
  407a88:	ldrb	w9, [x19, x9]
  407a8c:	sub	w9, w9, #0x30
  407a90:	cmp	w9, #0x9
  407a94:	b.hi	407ac8 <ferror@plt+0x5ac8>  // b.pmore
  407a98:	cmp	x27, x24
  407a9c:	b.cs	407aa8 <ferror@plt+0x5aa8>  // b.hs, b.nlast
  407aa0:	mov	w9, #0x30                  	// #48
  407aa4:	strb	w9, [x28, x27]
  407aa8:	add	x9, x8, #0x2
  407aac:	cmp	x9, x24
  407ab0:	b.cs	407abc <ferror@plt+0x5abc>  // b.hs, b.nlast
  407ab4:	mov	w10, #0x30                  	// #48
  407ab8:	strb	w10, [x28, x9]
  407abc:	mov	w26, wzr
  407ac0:	add	x27, x8, #0x3
  407ac4:	b	407acc <ferror@plt+0x5acc>
  407ac8:	mov	w26, wzr
  407acc:	mov	w8, #0x1                   	// #1
  407ad0:	mov	w21, #0x30                  	// #48
  407ad4:	b	407598 <ferror@plt+0x5598>
  407ad8:	add	x8, x27, #0x1
  407adc:	cmp	x8, x24
  407ae0:	b.cs	407a44 <ferror@plt+0x5a44>  // b.hs, b.nlast
  407ae4:	mov	w9, #0x24                  	// #36
  407ae8:	strb	w9, [x28, x8]
  407aec:	add	x8, x27, #0x2
  407af0:	cmp	x8, x24
  407af4:	b.cc	407a50 <ferror@plt+0x5a50>  // b.lo, b.ul, b.last
  407af8:	b	407a58 <ferror@plt+0x5a58>
  407afc:	mov	x0, x19
  407b00:	bl	401b30 <strlen@plt>
  407b04:	mov	x23, x0
  407b08:	ldr	w8, [sp, #60]
  407b0c:	stp	x23, x19, [sp, #40]
  407b10:	tbnz	w8, #0, 407894 <ferror@plt+0x5894>
  407b14:	mov	x20, xzr
  407b18:	mov	w26, #0x1                   	// #1
  407b1c:	ldr	x8, [sp, #48]
  407b20:	mov	x19, x28
  407b24:	add	x28, x20, x22
  407b28:	sub	x2, x23, x28
  407b2c:	add	x1, x8, x28
  407b30:	sub	x0, x29, #0x14
  407b34:	sub	x3, x29, #0x10
  407b38:	bl	409bd8 <ferror@plt+0x7bd8>
  407b3c:	cmn	x0, #0x2
  407b40:	b.eq	407b94 <ferror@plt+0x5b94>  // b.none
  407b44:	mov	x23, x0
  407b48:	cmn	x0, #0x1
  407b4c:	b.eq	407b84 <ferror@plt+0x5b84>  // b.none
  407b50:	mov	x28, x19
  407b54:	cbz	x23, 407b8c <ferror@plt+0x5b8c>
  407b58:	ldur	w0, [x29, #-20]
  407b5c:	bl	401f80 <iswprint@plt>
  407b60:	cmp	w0, #0x0
  407b64:	cset	w8, ne  // ne = any
  407b68:	sub	x0, x29, #0x10
  407b6c:	and	w26, w26, w8
  407b70:	add	x20, x23, x20
  407b74:	bl	401de0 <mbsinit@plt>
  407b78:	ldr	x23, [sp, #40]
  407b7c:	cbz	w0, 407b1c <ferror@plt+0x5b1c>
  407b80:	b	407bd4 <ferror@plt+0x5bd4>
  407b84:	mov	w26, wzr
  407b88:	mov	x28, x19
  407b8c:	ldr	x23, [sp, #40]
  407b90:	b	407bd4 <ferror@plt+0x5bd4>
  407b94:	ldr	x23, [sp, #40]
  407b98:	cmp	x28, x23
  407b9c:	b.cs	407bcc <ferror@plt+0x5bcc>  // b.hs, b.nlast
  407ba0:	sub	x8, x23, x22
  407ba4:	ldr	x9, [sp, #48]
  407ba8:	ldrb	w9, [x9, x28]
  407bac:	cbz	w9, 407bcc <ferror@plt+0x5bcc>
  407bb0:	add	x20, x20, #0x1
  407bb4:	add	x28, x20, x22
  407bb8:	cmp	x28, x23
  407bbc:	b.cc	407ba4 <ferror@plt+0x5ba4>  // b.lo, b.ul, b.last
  407bc0:	mov	w26, wzr
  407bc4:	mov	x20, x8
  407bc8:	b	407bd0 <ferror@plt+0x5bd0>
  407bcc:	mov	w26, wzr
  407bd0:	mov	x28, x19
  407bd4:	ldr	x19, [sp, #48]
  407bd8:	ldr	w8, [sp, #68]
  407bdc:	ldp	w15, w14, [sp, #24]
  407be0:	ldp	w18, w17, [x29, #-52]
  407be4:	cmp	x20, #0x1
  407be8:	orr	w8, w26, w8
  407bec:	b.hi	407c00 <ferror@plt+0x5c00>  // b.pmore
  407bf0:	tbz	w8, #0, 407c00 <ferror@plt+0x5c00>
  407bf4:	ldur	w20, [x29, #-44]
  407bf8:	mov	w8, wzr
  407bfc:	b	407598 <ferror@plt+0x5598>
  407c00:	add	x9, x20, x22
  407c04:	ldur	w20, [x29, #-44]
  407c08:	mov	w10, wzr
  407c0c:	b	407c20 <ferror@plt+0x5c20>
  407c10:	ldur	x12, [x29, #-80]
  407c14:	add	x27, x27, #0x1
  407c18:	ldrb	w21, [x12, x22]
  407c1c:	mov	x22, x11
  407c20:	tbz	w8, #0, 407c50 <ferror@plt+0x5c50>
  407c24:	tbz	w25, #0, 407cbc <ferror@plt+0x5cbc>
  407c28:	cmp	x27, x24
  407c2c:	b.cs	407c38 <ferror@plt+0x5c38>  // b.hs, b.nlast
  407c30:	mov	w11, #0x5c                  	// #92
  407c34:	strb	w11, [x28, x27]
  407c38:	mov	w25, wzr
  407c3c:	add	x27, x27, #0x1
  407c40:	add	x11, x22, #0x1
  407c44:	cmp	x9, x11
  407c48:	b.hi	407ccc <ferror@plt+0x5ccc>  // b.pmore
  407c4c:	b	407da0 <ferror@plt+0x5da0>
  407c50:	tbnz	w17, #0, 407e88 <ferror@plt+0x5e88>
  407c54:	cmp	w20, #0x2
  407c58:	cset	w10, ne  // ne = any
  407c5c:	orr	w10, w10, w15
  407c60:	tbz	w10, #0, 407d14 <ferror@plt+0x5d14>
  407c64:	cmp	x27, x24
  407c68:	b.cs	407d54 <ferror@plt+0x5d54>  // b.hs, b.nlast
  407c6c:	mov	w10, #0x5c                  	// #92
  407c70:	strb	w10, [x28, x27]
  407c74:	add	x10, x27, #0x1
  407c78:	cmp	x10, x24
  407c7c:	b.cc	407d60 <ferror@plt+0x5d60>  // b.lo, b.ul, b.last
  407c80:	add	x10, x27, #0x2
  407c84:	cmp	x10, x24
  407c88:	b.cs	407c98 <ferror@plt+0x5c98>  // b.hs, b.nlast
  407c8c:	mov	w11, #0x30                  	// #48
  407c90:	bfxil	w11, w21, #3, #3
  407c94:	strb	w11, [x28, x10]
  407c98:	mov	w11, #0x30                  	// #48
  407c9c:	bfxil	w11, w21, #0, #3
  407ca0:	add	x27, x27, #0x3
  407ca4:	mov	w10, #0x1                   	// #1
  407ca8:	mov	w21, w11
  407cac:	add	x11, x22, #0x1
  407cb0:	cmp	x9, x11
  407cb4:	b.hi	407ccc <ferror@plt+0x5ccc>  // b.pmore
  407cb8:	b	407da0 <ferror@plt+0x5da0>
  407cbc:	mov	w25, wzr
  407cc0:	add	x11, x22, #0x1
  407cc4:	cmp	x9, x11
  407cc8:	b.ls	407da0 <ferror@plt+0x5da0>  // b.plast
  407ccc:	and	w12, w10, #0x1
  407cd0:	orn	w12, w12, w15
  407cd4:	tbnz	w12, #0, 407d04 <ferror@plt+0x5d04>
  407cd8:	cmp	x27, x24
  407cdc:	b.cs	407ce8 <ferror@plt+0x5ce8>  // b.hs, b.nlast
  407ce0:	mov	w12, #0x27                  	// #39
  407ce4:	strb	w12, [x28, x27]
  407ce8:	add	x12, x27, #0x1
  407cec:	cmp	x12, x24
  407cf0:	b.cs	407cfc <ferror@plt+0x5cfc>  // b.hs, b.nlast
  407cf4:	mov	w13, #0x27                  	// #39
  407cf8:	strb	w13, [x28, x12]
  407cfc:	mov	w15, wzr
  407d00:	add	x27, x27, #0x2
  407d04:	cmp	x27, x24
  407d08:	b.cs	407c10 <ferror@plt+0x5c10>  // b.hs, b.nlast
  407d0c:	strb	w21, [x28, x27]
  407d10:	b	407c10 <ferror@plt+0x5c10>
  407d14:	cmp	x27, x24
  407d18:	b.cs	407d7c <ferror@plt+0x5d7c>  // b.hs, b.nlast
  407d1c:	mov	w10, #0x27                  	// #39
  407d20:	strb	w10, [x28, x27]
  407d24:	add	x10, x27, #0x1
  407d28:	cmp	x10, x24
  407d2c:	b.cc	407d88 <ferror@plt+0x5d88>  // b.lo, b.ul, b.last
  407d30:	add	x10, x27, #0x2
  407d34:	cmp	x10, x24
  407d38:	b.cs	407d44 <ferror@plt+0x5d44>  // b.hs, b.nlast
  407d3c:	mov	w11, #0x27                  	// #39
  407d40:	strb	w11, [x28, x10]
  407d44:	add	x27, x27, #0x3
  407d48:	mov	w15, #0x1                   	// #1
  407d4c:	cmp	x27, x24
  407d50:	b.cc	407c6c <ferror@plt+0x5c6c>  // b.lo, b.ul, b.last
  407d54:	add	x10, x27, #0x1
  407d58:	cmp	x10, x24
  407d5c:	b.cs	407c80 <ferror@plt+0x5c80>  // b.hs, b.nlast
  407d60:	mov	w11, #0x30                  	// #48
  407d64:	bfxil	w11, w21, #6, #2
  407d68:	strb	w11, [x28, x10]
  407d6c:	add	x10, x27, #0x2
  407d70:	cmp	x10, x24
  407d74:	b.cc	407c8c <ferror@plt+0x5c8c>  // b.lo, b.ul, b.last
  407d78:	b	407c98 <ferror@plt+0x5c98>
  407d7c:	add	x10, x27, #0x1
  407d80:	cmp	x10, x24
  407d84:	b.cs	407d30 <ferror@plt+0x5d30>  // b.hs, b.nlast
  407d88:	mov	w11, #0x24                  	// #36
  407d8c:	strb	w11, [x28, x10]
  407d90:	add	x10, x27, #0x2
  407d94:	cmp	x10, x24
  407d98:	b.cc	407d3c <ferror@plt+0x5d3c>  // b.lo, b.ul, b.last
  407d9c:	b	407d44 <ferror@plt+0x5d44>
  407da0:	and	w8, w10, #0x1
  407da4:	tbz	w8, #0, 407800 <ferror@plt+0x5800>
  407da8:	b	407830 <ferror@plt+0x5830>
  407dac:	add	x8, x27, #0x1
  407db0:	cmp	x8, x24
  407db4:	b.cs	4079f4 <ferror@plt+0x59f4>  // b.hs, b.nlast
  407db8:	mov	w10, #0x22                  	// #34
  407dbc:	strb	w10, [x28, x8]
  407dc0:	add	x8, x27, #0x2
  407dc4:	cmp	x8, x24
  407dc8:	b.cc	407a00 <ferror@plt+0x5a00>  // b.lo, b.ul, b.last
  407dcc:	add	x8, x27, #0x3
  407dd0:	cmp	x8, x24
  407dd4:	b.cs	407de0 <ferror@plt+0x5de0>  // b.hs, b.nlast
  407dd8:	mov	w10, #0x3f                  	// #63
  407ddc:	strb	w10, [x28, x8]
  407de0:	mov	w8, wzr
  407de4:	mov	w26, wzr
  407de8:	add	x27, x27, #0x4
  407dec:	mov	x22, x9
  407df0:	b	407598 <ferror@plt+0x5598>
  407df4:	mov	w21, #0x3f                  	// #63
  407df8:	mov	w26, w8
  407dfc:	b	407598 <ferror@plt+0x5598>
  407e00:	mov	x23, x22
  407e04:	b	407e0c <ferror@plt+0x5e0c>
  407e08:	mov	x23, #0xffffffffffffffff    	// #-1
  407e0c:	cmp	w20, #0x2
  407e10:	cset	w8, eq  // eq = none
  407e14:	cmp	x27, #0x0
  407e18:	cset	w9, eq  // eq = none
  407e1c:	and	w8, w8, w9
  407e20:	and	w8, w17, w8
  407e24:	tbnz	w8, #0, 407e88 <ferror@plt+0x5e88>
  407e28:	cmp	w20, #0x2
  407e2c:	cset	w8, ne  // ne = any
  407e30:	orr	w8, w17, w8
  407e34:	tbnz	w8, #0, 407f50 <ferror@plt+0x5f50>
  407e38:	ldr	w8, [sp, #84]
  407e3c:	eor	w8, w8, #0x1
  407e40:	tbnz	w8, #0, 407f50 <ferror@plt+0x5f50>
  407e44:	mov	x22, x23
  407e48:	tbnz	w14, #0, 407f20 <ferror@plt+0x5f20>
  407e4c:	ldr	x23, [sp, #72]
  407e50:	mov	w21, wzr
  407e54:	cbz	x23, 407f4c <ferror@plt+0x5f4c>
  407e58:	ldur	w8, [x29, #-72]
  407e5c:	mov	w20, #0x2                   	// #2
  407e60:	mov	w14, w21
  407e64:	mov	w17, w21
  407e68:	cbz	x24, 407074 <ferror@plt+0x5074>
  407e6c:	b	407f50 <ferror@plt+0x5f50>
  407e70:	adrp	x20, 40c000 <ferror@plt+0xa000>
  407e74:	add	x20, x20, #0x3f8
  407e78:	b	4072a8 <ferror@plt+0x52a8>
  407e7c:	adrp	x8, 40c000 <ferror@plt+0xa000>
  407e80:	add	x8, x8, #0x3fc
  407e84:	b	40733c <ferror@plt+0x533c>
  407e88:	ldur	w8, [x29, #-72]
  407e8c:	ldr	x7, [sp, #96]
  407e90:	mov	w9, #0x4                   	// #4
  407e94:	tst	w8, #0x1
  407e98:	mov	w8, #0x2                   	// #2
  407e9c:	csel	w8, w9, w8, ne  // ne = any
  407ea0:	cmp	w20, #0x2
  407ea4:	b.ne	407ecc <ferror@plt+0x5ecc>  // b.any
  407ea8:	mov	w20, w8
  407eac:	b	407ecc <ferror@plt+0x5ecc>
  407eb0:	ldur	w8, [x29, #-72]
  407eb4:	ldr	x23, [sp, #40]
  407eb8:	mov	w9, #0x4                   	// #4
  407ebc:	tst	w8, #0x1
  407ec0:	mov	w8, #0x2                   	// #2
  407ec4:	csel	w20, w9, w8, ne  // ne = any
  407ec8:	ldr	x7, [sp, #96]
  407ecc:	ldr	w8, [sp, #88]
  407ed0:	mov	x0, x28
  407ed4:	mov	x1, x24
  407ed8:	mov	x2, x19
  407edc:	and	w5, w8, #0xfffffffd
  407ee0:	ldur	x8, [x29, #-88]
  407ee4:	mov	x3, x23
  407ee8:	mov	w4, w20
  407eec:	mov	x6, xzr
  407ef0:	str	x8, [sp]
  407ef4:	bl	406ff8 <ferror@plt+0x4ff8>
  407ef8:	mov	x27, x0
  407efc:	mov	x0, x27
  407f00:	ldp	x20, x19, [sp, #272]
  407f04:	ldp	x22, x21, [sp, #256]
  407f08:	ldp	x24, x23, [sp, #240]
  407f0c:	ldp	x26, x25, [sp, #224]
  407f10:	ldp	x28, x27, [sp, #208]
  407f14:	ldp	x29, x30, [sp, #192]
  407f18:	add	sp, sp, #0x120
  407f1c:	ret
  407f20:	ldur	x8, [x29, #-88]
  407f24:	ldr	x1, [sp, #72]
  407f28:	ldr	w5, [sp, #88]
  407f2c:	ldur	x6, [x29, #-40]
  407f30:	ldr	x7, [sp, #96]
  407f34:	mov	w4, #0x5                   	// #5
  407f38:	str	x8, [sp]
  407f3c:	mov	x0, x28
  407f40:	mov	x2, x19
  407f44:	mov	x3, x22
  407f48:	b	407ef4 <ferror@plt+0x5ef4>
  407f4c:	mov	w17, w21
  407f50:	ldur	x8, [x29, #-64]
  407f54:	cbz	x8, 407f88 <ferror@plt+0x5f88>
  407f58:	tbnz	w17, #0, 407f88 <ferror@plt+0x5f88>
  407f5c:	ldrb	w9, [x8]
  407f60:	cbz	w9, 407f88 <ferror@plt+0x5f88>
  407f64:	add	x8, x8, #0x1
  407f68:	b	407f78 <ferror@plt+0x5f78>
  407f6c:	ldrb	w9, [x8], #1
  407f70:	add	x27, x27, #0x1
  407f74:	cbz	w9, 407f88 <ferror@plt+0x5f88>
  407f78:	cmp	x27, x24
  407f7c:	b.cs	407f6c <ferror@plt+0x5f6c>  // b.hs, b.nlast
  407f80:	strb	w9, [x28, x27]
  407f84:	b	407f6c <ferror@plt+0x5f6c>
  407f88:	cmp	x27, x24
  407f8c:	b.cs	407efc <ferror@plt+0x5efc>  // b.hs, b.nlast
  407f90:	strb	wzr, [x28, x27]
  407f94:	b	407efc <ferror@plt+0x5efc>
  407f98:	b.ne	407ec8 <ferror@plt+0x5ec8>  // b.any
  407f9c:	mov	w20, #0x4                   	// #4
  407fa0:	b	407ec8 <ferror@plt+0x5ec8>
  407fa4:	bl	401dd0 <abort@plt>
  407fa8:	sub	sp, sp, #0x60
  407fac:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  407fb0:	add	x8, x8, #0x4a8
  407fb4:	cmp	x2, #0x0
  407fb8:	stp	x29, x30, [sp, #16]
  407fbc:	stp	x26, x25, [sp, #32]
  407fc0:	stp	x24, x23, [sp, #48]
  407fc4:	stp	x22, x21, [sp, #64]
  407fc8:	stp	x20, x19, [sp, #80]
  407fcc:	add	x29, sp, #0x10
  407fd0:	mov	x19, x1
  407fd4:	mov	x20, x0
  407fd8:	csel	x25, x8, x2, eq  // eq = none
  407fdc:	bl	401fb0 <__errno_location@plt>
  407fe0:	ldp	w4, w8, [x25]
  407fe4:	ldp	x7, x9, [x25, #40]
  407fe8:	ldr	w26, [x0]
  407fec:	add	x23, x25, #0x8
  407ff0:	orr	w22, w8, #0x1
  407ff4:	mov	x21, x0
  407ff8:	mov	x0, xzr
  407ffc:	mov	x1, xzr
  408000:	mov	x2, x20
  408004:	mov	x3, x19
  408008:	mov	w5, w22
  40800c:	mov	x6, x23
  408010:	str	x9, [sp]
  408014:	bl	406ff8 <ferror@plt+0x4ff8>
  408018:	add	x24, x0, #0x1
  40801c:	mov	x0, x24
  408020:	bl	40912c <ferror@plt+0x712c>
  408024:	ldr	w4, [x25]
  408028:	ldp	x7, x8, [x25, #40]
  40802c:	mov	x1, x24
  408030:	mov	x2, x20
  408034:	mov	x3, x19
  408038:	mov	w5, w22
  40803c:	mov	x6, x23
  408040:	mov	x25, x0
  408044:	str	x8, [sp]
  408048:	bl	406ff8 <ferror@plt+0x4ff8>
  40804c:	str	w26, [x21]
  408050:	mov	x0, x25
  408054:	ldp	x20, x19, [sp, #80]
  408058:	ldp	x22, x21, [sp, #64]
  40805c:	ldp	x24, x23, [sp, #48]
  408060:	ldp	x26, x25, [sp, #32]
  408064:	ldp	x29, x30, [sp, #16]
  408068:	add	sp, sp, #0x60
  40806c:	ret
  408070:	sub	sp, sp, #0x70
  408074:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  408078:	add	x8, x8, #0x4a8
  40807c:	cmp	x3, #0x0
  408080:	stp	x29, x30, [sp, #16]
  408084:	stp	x28, x27, [sp, #32]
  408088:	stp	x26, x25, [sp, #48]
  40808c:	stp	x24, x23, [sp, #64]
  408090:	stp	x22, x21, [sp, #80]
  408094:	stp	x20, x19, [sp, #96]
  408098:	add	x29, sp, #0x10
  40809c:	mov	x19, x2
  4080a0:	mov	x22, x1
  4080a4:	mov	x23, x0
  4080a8:	csel	x21, x8, x3, eq  // eq = none
  4080ac:	bl	401fb0 <__errno_location@plt>
  4080b0:	ldp	w4, w8, [x21]
  4080b4:	cmp	x19, #0x0
  4080b8:	ldp	x7, x9, [x21, #40]
  4080bc:	ldr	w28, [x0]
  4080c0:	cset	w10, eq  // eq = none
  4080c4:	orr	w25, w8, w10
  4080c8:	add	x26, x21, #0x8
  4080cc:	mov	x24, x0
  4080d0:	mov	x0, xzr
  4080d4:	mov	x1, xzr
  4080d8:	mov	x2, x23
  4080dc:	mov	x3, x22
  4080e0:	mov	w5, w25
  4080e4:	mov	x6, x26
  4080e8:	str	x9, [sp]
  4080ec:	bl	406ff8 <ferror@plt+0x4ff8>
  4080f0:	add	x27, x0, #0x1
  4080f4:	mov	x20, x0
  4080f8:	mov	x0, x27
  4080fc:	bl	40912c <ferror@plt+0x712c>
  408100:	ldr	w4, [x21]
  408104:	ldp	x7, x8, [x21, #40]
  408108:	mov	x1, x27
  40810c:	mov	x2, x23
  408110:	mov	x3, x22
  408114:	mov	w5, w25
  408118:	mov	x6, x26
  40811c:	mov	x21, x0
  408120:	str	x8, [sp]
  408124:	bl	406ff8 <ferror@plt+0x4ff8>
  408128:	str	w28, [x24]
  40812c:	cbz	x19, 408134 <ferror@plt+0x6134>
  408130:	str	x20, [x19]
  408134:	mov	x0, x21
  408138:	ldp	x20, x19, [sp, #96]
  40813c:	ldp	x22, x21, [sp, #80]
  408140:	ldp	x24, x23, [sp, #64]
  408144:	ldp	x26, x25, [sp, #48]
  408148:	ldp	x28, x27, [sp, #32]
  40814c:	ldp	x29, x30, [sp, #16]
  408150:	add	sp, sp, #0x70
  408154:	ret
  408158:	stp	x29, x30, [sp, #-48]!
  40815c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  408160:	add	x8, x8, #0x2f0
  408164:	ldr	w9, [x8]
  408168:	stp	x20, x19, [sp, #32]
  40816c:	ldr	x19, [x8, #8]
  408170:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  408174:	cmp	w9, #0x2
  408178:	stp	x22, x21, [sp, #16]
  40817c:	mov	x29, sp
  408180:	b.lt	4081a4 <ferror@plt+0x61a4>  // b.tstop
  408184:	add	x21, x19, #0x18
  408188:	mov	w22, #0x1                   	// #1
  40818c:	ldr	x0, [x21], #16
  408190:	bl	401e60 <free@plt>
  408194:	ldrsw	x8, [x20, #752]
  408198:	add	x22, x22, #0x1
  40819c:	cmp	x22, x8
  4081a0:	b.lt	40818c <ferror@plt+0x618c>  // b.tstop
  4081a4:	ldr	x0, [x19, #8]
  4081a8:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4081ac:	add	x21, x21, #0x4e0
  4081b0:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4081b4:	cmp	x0, x21
  4081b8:	add	x22, x22, #0x300
  4081bc:	b.eq	4081cc <ferror@plt+0x61cc>  // b.none
  4081c0:	bl	401e60 <free@plt>
  4081c4:	mov	w8, #0x100                 	// #256
  4081c8:	stp	x8, x21, [x22]
  4081cc:	cmp	x19, x22
  4081d0:	b.eq	4081ec <ferror@plt+0x61ec>  // b.none
  4081d4:	mov	x0, x19
  4081d8:	bl	401e60 <free@plt>
  4081dc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4081e0:	add	x8, x8, #0x2f8
  4081e4:	add	x9, x8, #0x8
  4081e8:	str	x9, [x8]
  4081ec:	mov	w8, #0x1                   	// #1
  4081f0:	str	w8, [x20, #752]
  4081f4:	ldp	x20, x19, [sp, #32]
  4081f8:	ldp	x22, x21, [sp, #16]
  4081fc:	ldp	x29, x30, [sp], #48
  408200:	ret
  408204:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  408208:	add	x3, x3, #0x4a8
  40820c:	mov	x2, #0xffffffffffffffff    	// #-1
  408210:	b	408214 <ferror@plt+0x6214>
  408214:	sub	sp, sp, #0x80
  408218:	stp	x29, x30, [sp, #32]
  40821c:	add	x29, sp, #0x20
  408220:	stp	x28, x27, [sp, #48]
  408224:	stp	x26, x25, [sp, #64]
  408228:	stp	x24, x23, [sp, #80]
  40822c:	stp	x22, x21, [sp, #96]
  408230:	stp	x20, x19, [sp, #112]
  408234:	mov	x22, x3
  408238:	stur	x2, [x29, #-8]
  40823c:	mov	x21, x1
  408240:	mov	w23, w0
  408244:	bl	401fb0 <__errno_location@plt>
  408248:	tbnz	w23, #31, 4083a4 <ferror@plt+0x63a4>
  40824c:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  408250:	ldr	w8, [x25, #752]
  408254:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  408258:	ldr	w20, [x0]
  40825c:	ldr	x27, [x9, #760]
  408260:	mov	x19, x0
  408264:	cmp	w8, w23
  408268:	b.gt	4082e0 <ferror@plt+0x62e0>
  40826c:	mov	w8, #0x7fffffff            	// #2147483647
  408270:	cmp	w23, w8
  408274:	stur	w20, [x29, #-12]
  408278:	b.eq	4083a8 <ferror@plt+0x63a8>  // b.none
  40827c:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  408280:	add	x28, x28, #0x2f8
  408284:	add	x20, x28, #0x8
  408288:	add	w26, w23, #0x1
  40828c:	cmp	x27, x20
  408290:	csel	x0, xzr, x27, eq  // eq = none
  408294:	sbfiz	x1, x26, #4, #32
  408298:	bl	4091ac <ferror@plt+0x71ac>
  40829c:	mov	x24, x0
  4082a0:	cmp	x27, x20
  4082a4:	str	x0, [x28]
  4082a8:	b.ne	4082bc <ferror@plt+0x62bc>  // b.any
  4082ac:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4082b0:	add	x8, x8, #0x300
  4082b4:	ldr	q0, [x8]
  4082b8:	str	q0, [x24]
  4082bc:	ldrsw	x8, [x25, #752]
  4082c0:	mov	w1, wzr
  4082c4:	add	x0, x24, x8, lsl #4
  4082c8:	sub	w8, w26, w8
  4082cc:	sbfiz	x2, x8, #4, #32
  4082d0:	bl	401cf0 <memset@plt>
  4082d4:	ldur	w20, [x29, #-12]
  4082d8:	mov	x27, x24
  4082dc:	str	w26, [x25, #752]
  4082e0:	add	x28, x27, w23, uxtw #4
  4082e4:	mov	x27, x28
  4082e8:	ldr	x26, [x28]
  4082ec:	ldr	x23, [x27, #8]!
  4082f0:	ldp	w4, w8, [x22]
  4082f4:	ldp	x7, x9, [x22, #40]
  4082f8:	ldur	x3, [x29, #-8]
  4082fc:	add	x24, x22, #0x8
  408300:	orr	w25, w8, #0x1
  408304:	mov	x0, x23
  408308:	mov	x1, x26
  40830c:	mov	x2, x21
  408310:	mov	w5, w25
  408314:	mov	x6, x24
  408318:	str	x9, [sp]
  40831c:	bl	406ff8 <ferror@plt+0x4ff8>
  408320:	cmp	x26, x0
  408324:	b.hi	40837c <ferror@plt+0x637c>  // b.pmore
  408328:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40832c:	add	x8, x8, #0x4e0
  408330:	add	x26, x0, #0x1
  408334:	cmp	x23, x8
  408338:	str	x26, [x28]
  40833c:	b.eq	408348 <ferror@plt+0x6348>  // b.none
  408340:	mov	x0, x23
  408344:	bl	401e60 <free@plt>
  408348:	mov	x0, x26
  40834c:	bl	40912c <ferror@plt+0x712c>
  408350:	str	x0, [x27]
  408354:	ldr	w4, [x22]
  408358:	ldp	x7, x8, [x22, #40]
  40835c:	ldur	x3, [x29, #-8]
  408360:	mov	x1, x26
  408364:	mov	x2, x21
  408368:	mov	w5, w25
  40836c:	mov	x6, x24
  408370:	mov	x23, x0
  408374:	str	x8, [sp]
  408378:	bl	406ff8 <ferror@plt+0x4ff8>
  40837c:	str	w20, [x19]
  408380:	mov	x0, x23
  408384:	ldp	x20, x19, [sp, #112]
  408388:	ldp	x22, x21, [sp, #96]
  40838c:	ldp	x24, x23, [sp, #80]
  408390:	ldp	x26, x25, [sp, #64]
  408394:	ldp	x28, x27, [sp, #48]
  408398:	ldp	x29, x30, [sp, #32]
  40839c:	add	sp, sp, #0x80
  4083a0:	ret
  4083a4:	bl	401dd0 <abort@plt>
  4083a8:	bl	409428 <ferror@plt+0x7428>
  4083ac:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  4083b0:	add	x3, x3, #0x4a8
  4083b4:	b	408214 <ferror@plt+0x6214>
  4083b8:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  4083bc:	add	x3, x3, #0x4a8
  4083c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4083c4:	mov	x1, x0
  4083c8:	mov	w0, wzr
  4083cc:	b	408214 <ferror@plt+0x6214>
  4083d0:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  4083d4:	mov	x2, x1
  4083d8:	add	x3, x3, #0x4a8
  4083dc:	mov	x1, x0
  4083e0:	mov	w0, wzr
  4083e4:	b	408214 <ferror@plt+0x6214>
  4083e8:	sub	sp, sp, #0x50
  4083ec:	movi	v0.2d, #0x0
  4083f0:	cmp	w1, #0xa
  4083f4:	stp	x29, x30, [sp, #64]
  4083f8:	add	x29, sp, #0x40
  4083fc:	str	xzr, [sp, #48]
  408400:	stp	q0, q0, [sp, #16]
  408404:	str	q0, [sp]
  408408:	b.eq	408430 <ferror@plt+0x6430>  // b.none
  40840c:	mov	x8, x2
  408410:	str	w1, [sp]
  408414:	mov	x3, sp
  408418:	mov	x2, #0xffffffffffffffff    	// #-1
  40841c:	mov	x1, x8
  408420:	bl	408214 <ferror@plt+0x6214>
  408424:	ldp	x29, x30, [sp, #64]
  408428:	add	sp, sp, #0x50
  40842c:	ret
  408430:	bl	401dd0 <abort@plt>
  408434:	sub	sp, sp, #0x50
  408438:	movi	v0.2d, #0x0
  40843c:	cmp	w1, #0xa
  408440:	stp	x29, x30, [sp, #64]
  408444:	add	x29, sp, #0x40
  408448:	str	xzr, [sp, #48]
  40844c:	stp	q0, q0, [sp, #16]
  408450:	str	q0, [sp]
  408454:	b.eq	40847c <ferror@plt+0x647c>  // b.none
  408458:	mov	x8, x3
  40845c:	str	w1, [sp]
  408460:	mov	x3, sp
  408464:	mov	x1, x2
  408468:	mov	x2, x8
  40846c:	bl	408214 <ferror@plt+0x6214>
  408470:	ldp	x29, x30, [sp, #64]
  408474:	add	sp, sp, #0x50
  408478:	ret
  40847c:	bl	401dd0 <abort@plt>
  408480:	sub	sp, sp, #0x50
  408484:	movi	v0.2d, #0x0
  408488:	cmp	w0, #0xa
  40848c:	stp	x29, x30, [sp, #64]
  408490:	add	x29, sp, #0x40
  408494:	str	xzr, [sp, #48]
  408498:	stp	q0, q0, [sp, #16]
  40849c:	str	q0, [sp]
  4084a0:	b.eq	4084c4 <ferror@plt+0x64c4>  // b.none
  4084a4:	str	w0, [sp]
  4084a8:	mov	x3, sp
  4084ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4084b0:	mov	w0, wzr
  4084b4:	bl	408214 <ferror@plt+0x6214>
  4084b8:	ldp	x29, x30, [sp, #64]
  4084bc:	add	sp, sp, #0x50
  4084c0:	ret
  4084c4:	bl	401dd0 <abort@plt>
  4084c8:	sub	sp, sp, #0x50
  4084cc:	movi	v0.2d, #0x0
  4084d0:	cmp	w0, #0xa
  4084d4:	stp	x29, x30, [sp, #64]
  4084d8:	add	x29, sp, #0x40
  4084dc:	str	xzr, [sp, #48]
  4084e0:	stp	q0, q0, [sp, #16]
  4084e4:	str	q0, [sp]
  4084e8:	b.eq	408508 <ferror@plt+0x6508>  // b.none
  4084ec:	str	w0, [sp]
  4084f0:	mov	x3, sp
  4084f4:	mov	w0, wzr
  4084f8:	bl	408214 <ferror@plt+0x6214>
  4084fc:	ldp	x29, x30, [sp, #64]
  408500:	add	sp, sp, #0x50
  408504:	ret
  408508:	bl	401dd0 <abort@plt>
  40850c:	sub	sp, sp, #0x50
  408510:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  408514:	add	x9, x9, #0x4a8
  408518:	ldp	q0, q1, [x9]
  40851c:	ubfx	w10, w2, #5, #3
  408520:	mov	x11, sp
  408524:	mov	x8, x1
  408528:	stp	q0, q1, [sp]
  40852c:	ldr	q0, [x9, #32]
  408530:	ldr	x9, [x9, #48]
  408534:	mov	x1, x0
  408538:	mov	x3, sp
  40853c:	str	q0, [sp, #32]
  408540:	str	x9, [sp, #48]
  408544:	add	x9, x11, w10, uxtw #2
  408548:	ldr	w10, [x9, #8]
  40854c:	mov	w0, wzr
  408550:	stp	x29, x30, [sp, #64]
  408554:	add	x29, sp, #0x40
  408558:	lsr	w11, w10, w2
  40855c:	mvn	w11, w11
  408560:	and	w11, w11, #0x1
  408564:	lsl	w11, w11, w2
  408568:	eor	w10, w11, w10
  40856c:	mov	x2, x8
  408570:	str	w10, [x9, #8]
  408574:	bl	408214 <ferror@plt+0x6214>
  408578:	ldp	x29, x30, [sp, #64]
  40857c:	add	sp, sp, #0x50
  408580:	ret
  408584:	sub	sp, sp, #0x50
  408588:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  40858c:	add	x9, x9, #0x4a8
  408590:	ldp	q0, q1, [x9]
  408594:	ubfx	w10, w1, #5, #3
  408598:	mov	x11, sp
  40859c:	mov	x8, x0
  4085a0:	stp	q0, q1, [sp]
  4085a4:	ldr	q0, [x9, #32]
  4085a8:	ldr	x9, [x9, #48]
  4085ac:	mov	x3, sp
  4085b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4085b4:	str	q0, [sp, #32]
  4085b8:	str	x9, [sp, #48]
  4085bc:	add	x9, x11, w10, uxtw #2
  4085c0:	ldr	w10, [x9, #8]
  4085c4:	mov	w0, wzr
  4085c8:	stp	x29, x30, [sp, #64]
  4085cc:	add	x29, sp, #0x40
  4085d0:	lsr	w11, w10, w1
  4085d4:	mvn	w11, w11
  4085d8:	and	w11, w11, #0x1
  4085dc:	lsl	w11, w11, w1
  4085e0:	eor	w10, w11, w10
  4085e4:	mov	x1, x8
  4085e8:	str	w10, [x9, #8]
  4085ec:	bl	408214 <ferror@plt+0x6214>
  4085f0:	ldp	x29, x30, [sp, #64]
  4085f4:	add	sp, sp, #0x50
  4085f8:	ret
  4085fc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  408600:	add	x8, x8, #0x4a8
  408604:	ldp	q0, q1, [x8]
  408608:	ldr	q2, [x8, #32]
  40860c:	ldr	x8, [x8, #48]
  408610:	mov	x1, x0
  408614:	stp	q0, q1, [sp, #-80]!
  408618:	ldr	w9, [sp, #12]
  40861c:	str	x8, [sp, #48]
  408620:	mov	x3, sp
  408624:	mov	x2, #0xffffffffffffffff    	// #-1
  408628:	orr	w8, w9, #0x4000000
  40862c:	mov	w0, wzr
  408630:	stp	x29, x30, [sp, #64]
  408634:	add	x29, sp, #0x40
  408638:	str	q2, [sp, #32]
  40863c:	str	w8, [sp, #12]
  408640:	bl	408214 <ferror@plt+0x6214>
  408644:	ldp	x29, x30, [sp, #64]
  408648:	add	sp, sp, #0x50
  40864c:	ret
  408650:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  408654:	add	x8, x8, #0x4a8
  408658:	ldp	q0, q1, [x8]
  40865c:	ldr	q2, [x8, #32]
  408660:	ldr	x8, [x8, #48]
  408664:	mov	x2, x1
  408668:	stp	q0, q1, [sp, #-80]!
  40866c:	ldr	w9, [sp, #12]
  408670:	mov	x1, x0
  408674:	str	x8, [sp, #48]
  408678:	mov	x3, sp
  40867c:	orr	w8, w9, #0x4000000
  408680:	mov	w0, wzr
  408684:	stp	x29, x30, [sp, #64]
  408688:	add	x29, sp, #0x40
  40868c:	str	q2, [sp, #32]
  408690:	str	w8, [sp, #12]
  408694:	bl	408214 <ferror@plt+0x6214>
  408698:	ldp	x29, x30, [sp, #64]
  40869c:	add	sp, sp, #0x50
  4086a0:	ret
  4086a4:	sub	sp, sp, #0x80
  4086a8:	movi	v0.2d, #0x0
  4086ac:	cmp	w1, #0xa
  4086b0:	stp	x29, x30, [sp, #112]
  4086b4:	add	x29, sp, #0x70
  4086b8:	str	wzr, [sp, #48]
  4086bc:	stp	q0, q0, [sp, #16]
  4086c0:	str	q0, [sp]
  4086c4:	b.eq	408714 <ferror@plt+0x6714>  // b.none
  4086c8:	ldp	q0, q1, [sp]
  4086cc:	ldr	w9, [sp, #48]
  4086d0:	ldr	q2, [sp, #32]
  4086d4:	mov	x8, x2
  4086d8:	stur	q0, [sp, #60]
  4086dc:	ldr	w10, [sp, #68]
  4086e0:	str	w1, [sp, #56]
  4086e4:	str	w9, [sp, #108]
  4086e8:	add	x3, sp, #0x38
  4086ec:	orr	w9, w10, #0x4000000
  4086f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4086f4:	mov	x1, x8
  4086f8:	stur	q1, [sp, #76]
  4086fc:	stur	q2, [sp, #92]
  408700:	str	w9, [sp, #68]
  408704:	bl	408214 <ferror@plt+0x6214>
  408708:	ldp	x29, x30, [sp, #112]
  40870c:	add	sp, sp, #0x80
  408710:	ret
  408714:	bl	401dd0 <abort@plt>
  408718:	sub	sp, sp, #0x50
  40871c:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  408720:	add	x9, x9, #0x4a8
  408724:	ldp	q0, q1, [x9]
  408728:	ldr	q2, [x9, #32]
  40872c:	ldr	x9, [x9, #48]
  408730:	mov	w10, #0xa                   	// #10
  408734:	stp	x29, x30, [sp, #64]
  408738:	add	x29, sp, #0x40
  40873c:	stp	q0, q1, [sp]
  408740:	str	q2, [sp, #32]
  408744:	str	x9, [sp, #48]
  408748:	str	w10, [sp]
  40874c:	cbz	x1, 408778 <ferror@plt+0x6778>
  408750:	cbz	x2, 408778 <ferror@plt+0x6778>
  408754:	mov	x8, x3
  408758:	stp	x1, x2, [sp, #40]
  40875c:	mov	x3, sp
  408760:	mov	x2, #0xffffffffffffffff    	// #-1
  408764:	mov	x1, x8
  408768:	bl	408214 <ferror@plt+0x6214>
  40876c:	ldp	x29, x30, [sp, #64]
  408770:	add	sp, sp, #0x50
  408774:	ret
  408778:	bl	401dd0 <abort@plt>
  40877c:	sub	sp, sp, #0x50
  408780:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  408784:	add	x9, x9, #0x4a8
  408788:	ldp	q0, q1, [x9]
  40878c:	ldr	x10, [x9, #48]
  408790:	stp	x29, x30, [sp, #64]
  408794:	add	x29, sp, #0x40
  408798:	stp	q0, q1, [sp]
  40879c:	ldr	q0, [x9, #32]
  4087a0:	mov	w9, #0xa                   	// #10
  4087a4:	str	x10, [sp, #48]
  4087a8:	str	w9, [sp]
  4087ac:	str	q0, [sp, #32]
  4087b0:	cbz	x1, 4087dc <ferror@plt+0x67dc>
  4087b4:	cbz	x2, 4087dc <ferror@plt+0x67dc>
  4087b8:	mov	x8, x3
  4087bc:	stp	x1, x2, [sp, #40]
  4087c0:	mov	x3, sp
  4087c4:	mov	x1, x8
  4087c8:	mov	x2, x4
  4087cc:	bl	408214 <ferror@plt+0x6214>
  4087d0:	ldp	x29, x30, [sp, #64]
  4087d4:	add	sp, sp, #0x50
  4087d8:	ret
  4087dc:	bl	401dd0 <abort@plt>
  4087e0:	sub	sp, sp, #0x50
  4087e4:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4087e8:	add	x9, x9, #0x4a8
  4087ec:	ldp	q0, q1, [x9]
  4087f0:	ldr	q2, [x9, #32]
  4087f4:	ldr	x9, [x9, #48]
  4087f8:	mov	w10, #0xa                   	// #10
  4087fc:	stp	x29, x30, [sp, #64]
  408800:	add	x29, sp, #0x40
  408804:	stp	q0, q1, [sp]
  408808:	str	q2, [sp, #32]
  40880c:	str	x9, [sp, #48]
  408810:	str	w10, [sp]
  408814:	cbz	x0, 408844 <ferror@plt+0x6844>
  408818:	cbz	x1, 408844 <ferror@plt+0x6844>
  40881c:	mov	x8, x2
  408820:	stp	x0, x1, [sp, #40]
  408824:	mov	x3, sp
  408828:	mov	x2, #0xffffffffffffffff    	// #-1
  40882c:	mov	w0, wzr
  408830:	mov	x1, x8
  408834:	bl	408214 <ferror@plt+0x6214>
  408838:	ldp	x29, x30, [sp, #64]
  40883c:	add	sp, sp, #0x50
  408840:	ret
  408844:	bl	401dd0 <abort@plt>
  408848:	sub	sp, sp, #0x50
  40884c:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  408850:	add	x9, x9, #0x4a8
  408854:	ldp	q0, q1, [x9]
  408858:	ldr	q2, [x9, #32]
  40885c:	ldr	x9, [x9, #48]
  408860:	mov	w10, #0xa                   	// #10
  408864:	stp	x29, x30, [sp, #64]
  408868:	add	x29, sp, #0x40
  40886c:	stp	q0, q1, [sp]
  408870:	str	q2, [sp, #32]
  408874:	str	x9, [sp, #48]
  408878:	str	w10, [sp]
  40887c:	cbz	x0, 4088ac <ferror@plt+0x68ac>
  408880:	cbz	x1, 4088ac <ferror@plt+0x68ac>
  408884:	mov	x8, x3
  408888:	stp	x0, x1, [sp, #40]
  40888c:	mov	x3, sp
  408890:	mov	w0, wzr
  408894:	mov	x1, x2
  408898:	mov	x2, x8
  40889c:	bl	408214 <ferror@plt+0x6214>
  4088a0:	ldp	x29, x30, [sp, #64]
  4088a4:	add	sp, sp, #0x50
  4088a8:	ret
  4088ac:	bl	401dd0 <abort@plt>
  4088b0:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  4088b4:	add	x3, x3, #0x2b8
  4088b8:	b	408214 <ferror@plt+0x6214>
  4088bc:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  4088c0:	mov	x2, x1
  4088c4:	add	x3, x3, #0x2b8
  4088c8:	mov	x1, x0
  4088cc:	mov	w0, wzr
  4088d0:	b	408214 <ferror@plt+0x6214>
  4088d4:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  4088d8:	add	x3, x3, #0x2b8
  4088dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4088e0:	b	408214 <ferror@plt+0x6214>
  4088e4:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  4088e8:	add	x3, x3, #0x2b8
  4088ec:	mov	x2, #0xffffffffffffffff    	// #-1
  4088f0:	mov	x1, x0
  4088f4:	mov	w0, wzr
  4088f8:	b	408214 <ferror@plt+0x6214>
  4088fc:	stp	x29, x30, [sp, #-64]!
  408900:	str	x23, [sp, #16]
  408904:	mov	w23, #0x1                   	// #1
  408908:	stp	x22, x21, [sp, #32]
  40890c:	stp	x20, x19, [sp, #48]
  408910:	mov	x21, x2
  408914:	mov	x19, x1
  408918:	mov	w20, w0
  40891c:	movk	w23, #0x7ff0, lsl #16
  408920:	mov	x29, sp
  408924:	mov	w0, w20
  408928:	mov	x1, x19
  40892c:	mov	x2, x21
  408930:	bl	401f00 <read@plt>
  408934:	mov	x22, x0
  408938:	tbz	x0, #63, 408960 <ferror@plt+0x6960>
  40893c:	bl	401fb0 <__errno_location@plt>
  408940:	ldr	w8, [x0]
  408944:	cmp	w8, #0x4
  408948:	b.eq	408924 <ferror@plt+0x6924>  // b.none
  40894c:	cmp	x21, x23
  408950:	b.cc	408960 <ferror@plt+0x6960>  // b.lo, b.ul, b.last
  408954:	cmp	w8, #0x16
  408958:	mov	w21, #0x7ff00000            	// #2146435072
  40895c:	b.eq	408924 <ferror@plt+0x6924>  // b.none
  408960:	mov	x0, x22
  408964:	ldp	x20, x19, [sp, #48]
  408968:	ldp	x22, x21, [sp, #32]
  40896c:	ldr	x23, [sp, #16]
  408970:	ldp	x29, x30, [sp], #64
  408974:	ret
  408978:	stp	x29, x30, [sp, #-32]!
  40897c:	stp	x20, x19, [sp, #16]
  408980:	mov	x19, x1
  408984:	mov	w1, wzr
  408988:	mov	x2, x19
  40898c:	mov	x29, sp
  408990:	mov	x20, x0
  408994:	bl	401f10 <memchr@plt>
  408998:	sub	x8, x0, x20
  40899c:	cmp	x0, #0x0
  4089a0:	csinc	x0, x19, x8, eq  // eq = none
  4089a4:	ldp	x20, x19, [sp, #16]
  4089a8:	ldp	x29, x30, [sp], #32
  4089ac:	ret
  4089b0:	stp	x29, x30, [sp, #-48]!
  4089b4:	stp	x20, x19, [sp, #32]
  4089b8:	mov	w19, w0
  4089bc:	cmp	w0, #0x2
  4089c0:	stp	x22, x21, [sp, #16]
  4089c4:	mov	x29, sp
  4089c8:	b.hi	408a04 <ferror@plt+0x6a04>  // b.pmore
  4089cc:	mov	w0, w19
  4089d0:	bl	409f54 <ferror@plt+0x7f54>
  4089d4:	mov	w20, w0
  4089d8:	bl	401fb0 <__errno_location@plt>
  4089dc:	ldr	w22, [x0]
  4089e0:	mov	x21, x0
  4089e4:	mov	w0, w19
  4089e8:	bl	401d70 <close@plt>
  4089ec:	str	w22, [x21]
  4089f0:	mov	w0, w20
  4089f4:	ldp	x20, x19, [sp, #32]
  4089f8:	ldp	x22, x21, [sp, #16]
  4089fc:	ldp	x29, x30, [sp], #48
  408a00:	ret
  408a04:	mov	w0, w19
  408a08:	ldp	x20, x19, [sp, #32]
  408a0c:	ldp	x22, x21, [sp, #16]
  408a10:	ldp	x29, x30, [sp], #48
  408a14:	ret
  408a18:	sub	sp, sp, #0x50
  408a1c:	str	x21, [sp, #48]
  408a20:	stp	x20, x19, [sp, #64]
  408a24:	mov	x21, x5
  408a28:	mov	x20, x4
  408a2c:	mov	x4, x3
  408a30:	mov	x3, x2
  408a34:	mov	x19, x0
  408a38:	stp	x29, x30, [sp, #32]
  408a3c:	add	x29, sp, #0x20
  408a40:	cbz	x1, 408a5c <ferror@plt+0x6a5c>
  408a44:	mov	x2, x1
  408a48:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408a4c:	add	x1, x1, #0x409
  408a50:	mov	x0, x19
  408a54:	bl	401fe0 <fprintf@plt>
  408a58:	b	408a74 <ferror@plt+0x6a74>
  408a5c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408a60:	add	x1, x1, #0x415
  408a64:	mov	x0, x19
  408a68:	mov	x2, x3
  408a6c:	mov	x3, x4
  408a70:	bl	401fe0 <fprintf@plt>
  408a74:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408a78:	add	x1, x1, #0x41c
  408a7c:	mov	w2, #0x5                   	// #5
  408a80:	mov	x0, xzr
  408a84:	bl	401f40 <dcgettext@plt>
  408a88:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408a8c:	mov	x2, x0
  408a90:	add	x1, x1, #0x6d1
  408a94:	mov	w3, #0x7e3                 	// #2019
  408a98:	mov	x0, x19
  408a9c:	bl	401fe0 <fprintf@plt>
  408aa0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408aa4:	add	x1, x1, #0x420
  408aa8:	mov	w2, #0x5                   	// #5
  408aac:	mov	x0, xzr
  408ab0:	bl	401f40 <dcgettext@plt>
  408ab4:	mov	x1, x19
  408ab8:	bl	401b40 <fputs@plt>
  408abc:	cmp	x21, #0x9
  408ac0:	b.hi	408b10 <ferror@plt+0x6b10>  // b.pmore
  408ac4:	adrp	x8, 40c000 <ferror@plt+0xa000>
  408ac8:	add	x8, x8, #0x3ff
  408acc:	adr	x9, 408adc <ferror@plt+0x6adc>
  408ad0:	ldrb	w10, [x8, x21]
  408ad4:	add	x9, x9, x10, lsl #2
  408ad8:	br	x9
  408adc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408ae0:	add	x1, x1, #0x4ec
  408ae4:	mov	w2, #0x5                   	// #5
  408ae8:	mov	x0, xzr
  408aec:	bl	401f40 <dcgettext@plt>
  408af0:	ldr	x2, [x20]
  408af4:	mov	x1, x0
  408af8:	mov	x0, x19
  408afc:	ldp	x20, x19, [sp, #64]
  408b00:	ldr	x21, [sp, #48]
  408b04:	ldp	x29, x30, [sp, #32]
  408b08:	add	sp, sp, #0x50
  408b0c:	b	401fe0 <fprintf@plt>
  408b10:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408b14:	add	x1, x1, #0x62b
  408b18:	b	408c6c <ferror@plt+0x6c6c>
  408b1c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408b20:	add	x1, x1, #0x4fc
  408b24:	mov	w2, #0x5                   	// #5
  408b28:	mov	x0, xzr
  408b2c:	bl	401f40 <dcgettext@plt>
  408b30:	ldp	x2, x3, [x20]
  408b34:	mov	x1, x0
  408b38:	mov	x0, x19
  408b3c:	ldp	x20, x19, [sp, #64]
  408b40:	ldr	x21, [sp, #48]
  408b44:	ldp	x29, x30, [sp, #32]
  408b48:	add	sp, sp, #0x50
  408b4c:	b	401fe0 <fprintf@plt>
  408b50:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408b54:	add	x1, x1, #0x513
  408b58:	mov	w2, #0x5                   	// #5
  408b5c:	mov	x0, xzr
  408b60:	bl	401f40 <dcgettext@plt>
  408b64:	ldp	x2, x3, [x20]
  408b68:	ldr	x4, [x20, #16]
  408b6c:	mov	x1, x0
  408b70:	mov	x0, x19
  408b74:	ldp	x20, x19, [sp, #64]
  408b78:	ldr	x21, [sp, #48]
  408b7c:	ldp	x29, x30, [sp, #32]
  408b80:	add	sp, sp, #0x50
  408b84:	b	401fe0 <fprintf@plt>
  408b88:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408b8c:	add	x1, x1, #0x52f
  408b90:	mov	w2, #0x5                   	// #5
  408b94:	mov	x0, xzr
  408b98:	bl	401f40 <dcgettext@plt>
  408b9c:	ldp	x2, x3, [x20]
  408ba0:	ldp	x4, x5, [x20, #16]
  408ba4:	mov	x1, x0
  408ba8:	mov	x0, x19
  408bac:	ldp	x20, x19, [sp, #64]
  408bb0:	ldr	x21, [sp, #48]
  408bb4:	ldp	x29, x30, [sp, #32]
  408bb8:	add	sp, sp, #0x50
  408bbc:	b	401fe0 <fprintf@plt>
  408bc0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408bc4:	add	x1, x1, #0x54f
  408bc8:	mov	w2, #0x5                   	// #5
  408bcc:	mov	x0, xzr
  408bd0:	bl	401f40 <dcgettext@plt>
  408bd4:	ldp	x2, x3, [x20]
  408bd8:	ldp	x4, x5, [x20, #16]
  408bdc:	ldr	x6, [x20, #32]
  408be0:	mov	x1, x0
  408be4:	mov	x0, x19
  408be8:	ldp	x20, x19, [sp, #64]
  408bec:	ldr	x21, [sp, #48]
  408bf0:	ldp	x29, x30, [sp, #32]
  408bf4:	add	sp, sp, #0x50
  408bf8:	b	401fe0 <fprintf@plt>
  408bfc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408c00:	add	x1, x1, #0x573
  408c04:	mov	w2, #0x5                   	// #5
  408c08:	mov	x0, xzr
  408c0c:	bl	401f40 <dcgettext@plt>
  408c10:	ldp	x2, x3, [x20]
  408c14:	ldp	x4, x5, [x20, #16]
  408c18:	ldp	x6, x7, [x20, #32]
  408c1c:	mov	x1, x0
  408c20:	mov	x0, x19
  408c24:	ldp	x20, x19, [sp, #64]
  408c28:	ldr	x21, [sp, #48]
  408c2c:	ldp	x29, x30, [sp, #32]
  408c30:	add	sp, sp, #0x50
  408c34:	b	401fe0 <fprintf@plt>
  408c38:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408c3c:	add	x1, x1, #0x59b
  408c40:	mov	w2, #0x5                   	// #5
  408c44:	mov	x0, xzr
  408c48:	bl	401f40 <dcgettext@plt>
  408c4c:	ldp	x2, x3, [x20]
  408c50:	ldp	x4, x5, [x20, #16]
  408c54:	ldp	x6, x7, [x20, #32]
  408c58:	ldr	x8, [x20, #48]
  408c5c:	mov	x1, x0
  408c60:	b	408cc8 <ferror@plt+0x6cc8>
  408c64:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408c68:	add	x1, x1, #0x5f7
  408c6c:	mov	w2, #0x5                   	// #5
  408c70:	mov	x0, xzr
  408c74:	bl	401f40 <dcgettext@plt>
  408c78:	ldr	q0, [x20, #48]
  408c7c:	ldr	x8, [x20, #64]
  408c80:	ldp	x2, x3, [x20]
  408c84:	ldp	x4, x5, [x20, #16]
  408c88:	ldp	x6, x7, [x20, #32]
  408c8c:	mov	x1, x0
  408c90:	str	x8, [sp, #16]
  408c94:	str	q0, [sp]
  408c98:	b	408ccc <ferror@plt+0x6ccc>
  408c9c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408ca0:	add	x1, x1, #0x5c7
  408ca4:	mov	w2, #0x5                   	// #5
  408ca8:	mov	x0, xzr
  408cac:	bl	401f40 <dcgettext@plt>
  408cb0:	ldp	x8, x9, [x20, #48]
  408cb4:	ldp	x2, x3, [x20]
  408cb8:	ldp	x4, x5, [x20, #16]
  408cbc:	ldp	x6, x7, [x20, #32]
  408cc0:	mov	x1, x0
  408cc4:	str	x9, [sp, #8]
  408cc8:	str	x8, [sp]
  408ccc:	mov	x0, x19
  408cd0:	bl	401fe0 <fprintf@plt>
  408cd4:	ldp	x20, x19, [sp, #64]
  408cd8:	ldr	x21, [sp, #48]
  408cdc:	ldp	x29, x30, [sp, #32]
  408ce0:	add	sp, sp, #0x50
  408ce4:	ret
  408ce8:	mov	x8, xzr
  408cec:	ldr	x9, [x4, x8, lsl #3]
  408cf0:	add	x8, x8, #0x1
  408cf4:	cbnz	x9, 408cec <ferror@plt+0x6cec>
  408cf8:	sub	x5, x8, #0x1
  408cfc:	b	408a18 <ferror@plt+0x6a18>
  408d00:	sub	sp, sp, #0x60
  408d04:	stp	x29, x30, [sp, #80]
  408d08:	ldr	w9, [x4, #24]
  408d0c:	add	x29, sp, #0x50
  408d10:	mov	w8, w9
  408d14:	tbz	w9, #31, 408d48 <ferror@plt+0x6d48>
  408d18:	add	w8, w9, #0x8
  408d1c:	cmn	w9, #0x8
  408d20:	str	w8, [x4, #24]
  408d24:	b.gt	408d48 <ferror@plt+0x6d48>
  408d28:	ldr	x10, [x4, #8]
  408d2c:	sxtw	x9, w9
  408d30:	add	x9, x10, x9
  408d34:	ldr	x9, [x9]
  408d38:	str	x9, [sp]
  408d3c:	cbnz	x9, 408d60 <ferror@plt+0x6d60>
  408d40:	mov	x5, xzr
  408d44:	b	409000 <ferror@plt+0x7000>
  408d48:	ldr	x9, [x4]
  408d4c:	add	x10, x9, #0x8
  408d50:	str	x10, [x4]
  408d54:	ldr	x9, [x9]
  408d58:	str	x9, [sp]
  408d5c:	cbz	x9, 408d40 <ferror@plt+0x6d40>
  408d60:	tbnz	w8, #31, 408d6c <ferror@plt+0x6d6c>
  408d64:	mov	w9, w8
  408d68:	b	408d98 <ferror@plt+0x6d98>
  408d6c:	add	w9, w8, #0x8
  408d70:	cmn	w8, #0x8
  408d74:	str	w9, [x4, #24]
  408d78:	b.gt	408d98 <ferror@plt+0x6d98>
  408d7c:	ldr	x10, [x4, #8]
  408d80:	add	x8, x10, w8, sxtw
  408d84:	ldr	x8, [x8]
  408d88:	str	x8, [sp, #8]
  408d8c:	cbnz	x8, 408db0 <ferror@plt+0x6db0>
  408d90:	mov	w5, #0x1                   	// #1
  408d94:	b	409000 <ferror@plt+0x7000>
  408d98:	ldr	x8, [x4]
  408d9c:	add	x10, x8, #0x8
  408da0:	str	x10, [x4]
  408da4:	ldr	x8, [x8]
  408da8:	str	x8, [sp, #8]
  408dac:	cbz	x8, 408d90 <ferror@plt+0x6d90>
  408db0:	tbnz	w9, #31, 408dbc <ferror@plt+0x6dbc>
  408db4:	mov	w8, w9
  408db8:	b	408de8 <ferror@plt+0x6de8>
  408dbc:	add	w8, w9, #0x8
  408dc0:	cmn	w9, #0x8
  408dc4:	str	w8, [x4, #24]
  408dc8:	b.gt	408de8 <ferror@plt+0x6de8>
  408dcc:	ldr	x10, [x4, #8]
  408dd0:	add	x9, x10, w9, sxtw
  408dd4:	ldr	x9, [x9]
  408dd8:	str	x9, [sp, #16]
  408ddc:	cbnz	x9, 408e00 <ferror@plt+0x6e00>
  408de0:	mov	w5, #0x2                   	// #2
  408de4:	b	409000 <ferror@plt+0x7000>
  408de8:	ldr	x9, [x4]
  408dec:	add	x10, x9, #0x8
  408df0:	str	x10, [x4]
  408df4:	ldr	x9, [x9]
  408df8:	str	x9, [sp, #16]
  408dfc:	cbz	x9, 408de0 <ferror@plt+0x6de0>
  408e00:	tbnz	w8, #31, 408e0c <ferror@plt+0x6e0c>
  408e04:	mov	w9, w8
  408e08:	b	408e38 <ferror@plt+0x6e38>
  408e0c:	add	w9, w8, #0x8
  408e10:	cmn	w8, #0x8
  408e14:	str	w9, [x4, #24]
  408e18:	b.gt	408e38 <ferror@plt+0x6e38>
  408e1c:	ldr	x10, [x4, #8]
  408e20:	add	x8, x10, w8, sxtw
  408e24:	ldr	x8, [x8]
  408e28:	str	x8, [sp, #24]
  408e2c:	cbnz	x8, 408e50 <ferror@plt+0x6e50>
  408e30:	mov	w5, #0x3                   	// #3
  408e34:	b	409000 <ferror@plt+0x7000>
  408e38:	ldr	x8, [x4]
  408e3c:	add	x10, x8, #0x8
  408e40:	str	x10, [x4]
  408e44:	ldr	x8, [x8]
  408e48:	str	x8, [sp, #24]
  408e4c:	cbz	x8, 408e30 <ferror@plt+0x6e30>
  408e50:	tbnz	w9, #31, 408e5c <ferror@plt+0x6e5c>
  408e54:	mov	w8, w9
  408e58:	b	408e88 <ferror@plt+0x6e88>
  408e5c:	add	w8, w9, #0x8
  408e60:	cmn	w9, #0x8
  408e64:	str	w8, [x4, #24]
  408e68:	b.gt	408e88 <ferror@plt+0x6e88>
  408e6c:	ldr	x10, [x4, #8]
  408e70:	add	x9, x10, w9, sxtw
  408e74:	ldr	x9, [x9]
  408e78:	str	x9, [sp, #32]
  408e7c:	cbnz	x9, 408ea0 <ferror@plt+0x6ea0>
  408e80:	mov	w5, #0x4                   	// #4
  408e84:	b	409000 <ferror@plt+0x7000>
  408e88:	ldr	x9, [x4]
  408e8c:	add	x10, x9, #0x8
  408e90:	str	x10, [x4]
  408e94:	ldr	x9, [x9]
  408e98:	str	x9, [sp, #32]
  408e9c:	cbz	x9, 408e80 <ferror@plt+0x6e80>
  408ea0:	tbnz	w8, #31, 408eac <ferror@plt+0x6eac>
  408ea4:	mov	w9, w8
  408ea8:	b	408ec8 <ferror@plt+0x6ec8>
  408eac:	add	w9, w8, #0x8
  408eb0:	cmn	w8, #0x8
  408eb4:	str	w9, [x4, #24]
  408eb8:	b.gt	408ec8 <ferror@plt+0x6ec8>
  408ebc:	ldr	x10, [x4, #8]
  408ec0:	add	x8, x10, w8, sxtw
  408ec4:	b	408ed4 <ferror@plt+0x6ed4>
  408ec8:	ldr	x8, [x4]
  408ecc:	add	x10, x8, #0x8
  408ed0:	str	x10, [x4]
  408ed4:	ldr	x8, [x8]
  408ed8:	str	x8, [sp, #40]
  408edc:	cbz	x8, 408eec <ferror@plt+0x6eec>
  408ee0:	tbnz	w9, #31, 408ef4 <ferror@plt+0x6ef4>
  408ee4:	mov	w8, w9
  408ee8:	b	408f10 <ferror@plt+0x6f10>
  408eec:	mov	w5, #0x5                   	// #5
  408ef0:	b	409000 <ferror@plt+0x7000>
  408ef4:	add	w8, w9, #0x8
  408ef8:	cmn	w9, #0x8
  408efc:	str	w8, [x4, #24]
  408f00:	b.gt	408f10 <ferror@plt+0x6f10>
  408f04:	ldr	x10, [x4, #8]
  408f08:	add	x9, x10, w9, sxtw
  408f0c:	b	408f1c <ferror@plt+0x6f1c>
  408f10:	ldr	x9, [x4]
  408f14:	add	x10, x9, #0x8
  408f18:	str	x10, [x4]
  408f1c:	ldr	x9, [x9]
  408f20:	str	x9, [sp, #48]
  408f24:	cbz	x9, 408f34 <ferror@plt+0x6f34>
  408f28:	tbnz	w8, #31, 408f3c <ferror@plt+0x6f3c>
  408f2c:	mov	w9, w8
  408f30:	b	408f58 <ferror@plt+0x6f58>
  408f34:	mov	w5, #0x6                   	// #6
  408f38:	b	409000 <ferror@plt+0x7000>
  408f3c:	add	w9, w8, #0x8
  408f40:	cmn	w8, #0x8
  408f44:	str	w9, [x4, #24]
  408f48:	b.gt	408f58 <ferror@plt+0x6f58>
  408f4c:	ldr	x10, [x4, #8]
  408f50:	add	x8, x10, w8, sxtw
  408f54:	b	408f64 <ferror@plt+0x6f64>
  408f58:	ldr	x8, [x4]
  408f5c:	add	x10, x8, #0x8
  408f60:	str	x10, [x4]
  408f64:	ldr	x8, [x8]
  408f68:	str	x8, [sp, #56]
  408f6c:	cbz	x8, 408f7c <ferror@plt+0x6f7c>
  408f70:	tbnz	w9, #31, 408f84 <ferror@plt+0x6f84>
  408f74:	mov	w8, w9
  408f78:	b	408fa0 <ferror@plt+0x6fa0>
  408f7c:	mov	w5, #0x7                   	// #7
  408f80:	b	409000 <ferror@plt+0x7000>
  408f84:	add	w8, w9, #0x8
  408f88:	cmn	w9, #0x8
  408f8c:	str	w8, [x4, #24]
  408f90:	b.gt	408fa0 <ferror@plt+0x6fa0>
  408f94:	ldr	x10, [x4, #8]
  408f98:	add	x9, x10, w9, sxtw
  408f9c:	b	408fac <ferror@plt+0x6fac>
  408fa0:	ldr	x9, [x4]
  408fa4:	add	x10, x9, #0x8
  408fa8:	str	x10, [x4]
  408fac:	ldr	x9, [x9]
  408fb0:	str	x9, [sp, #64]
  408fb4:	cbz	x9, 408ffc <ferror@plt+0x6ffc>
  408fb8:	tbz	w8, #31, 408fd8 <ferror@plt+0x6fd8>
  408fbc:	add	w9, w8, #0x8
  408fc0:	cmn	w8, #0x8
  408fc4:	str	w9, [x4, #24]
  408fc8:	b.gt	408fd8 <ferror@plt+0x6fd8>
  408fcc:	ldr	x9, [x4, #8]
  408fd0:	add	x8, x9, w8, sxtw
  408fd4:	b	408fe4 <ferror@plt+0x6fe4>
  408fd8:	ldr	x8, [x4]
  408fdc:	add	x9, x8, #0x8
  408fe0:	str	x9, [x4]
  408fe4:	ldr	x8, [x8]
  408fe8:	str	x8, [sp, #72]
  408fec:	cmp	x8, #0x0
  408ff0:	mov	w8, #0x9                   	// #9
  408ff4:	cinc	x5, x8, ne  // ne = any
  408ff8:	b	409000 <ferror@plt+0x7000>
  408ffc:	mov	w5, #0x8                   	// #8
  409000:	mov	x4, sp
  409004:	bl	408a18 <ferror@plt+0x6a18>
  409008:	ldp	x29, x30, [sp, #80]
  40900c:	add	sp, sp, #0x60
  409010:	ret
  409014:	sub	sp, sp, #0xf0
  409018:	stp	x29, x30, [sp, #224]
  40901c:	add	x29, sp, #0xe0
  409020:	mov	x8, #0xffffffffffffffe0    	// #-32
  409024:	mov	x9, sp
  409028:	sub	x10, x29, #0x60
  40902c:	movk	x8, #0xff80, lsl #32
  409030:	add	x11, x29, #0x10
  409034:	add	x9, x9, #0x80
  409038:	add	x10, x10, #0x20
  40903c:	stp	x9, x8, [x29, #-16]
  409040:	stp	x11, x10, [x29, #-32]
  409044:	stp	x4, x5, [x29, #-96]
  409048:	stp	x6, x7, [x29, #-80]
  40904c:	stp	q0, q1, [sp]
  409050:	ldp	q0, q1, [x29, #-32]
  409054:	sub	x4, x29, #0x40
  409058:	stp	q2, q3, [sp, #32]
  40905c:	stp	q4, q5, [sp, #64]
  409060:	stp	q6, q7, [sp, #96]
  409064:	stp	q0, q1, [x29, #-64]
  409068:	bl	408d00 <ferror@plt+0x6d00>
  40906c:	ldp	x29, x30, [sp, #224]
  409070:	add	sp, sp, #0xf0
  409074:	ret
  409078:	stp	x29, x30, [sp, #-16]!
  40907c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409080:	add	x1, x1, #0x667
  409084:	mov	w2, #0x5                   	// #5
  409088:	mov	x0, xzr
  40908c:	mov	x29, sp
  409090:	bl	401f40 <dcgettext@plt>
  409094:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409098:	add	x1, x1, #0x13b
  40909c:	bl	401f90 <printf@plt>
  4090a0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4090a4:	add	x1, x1, #0x67c
  4090a8:	mov	w2, #0x5                   	// #5
  4090ac:	mov	x0, xzr
  4090b0:	bl	401f40 <dcgettext@plt>
  4090b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4090b8:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4090bc:	add	x1, x1, #0xfab
  4090c0:	add	x2, x2, #0xe5
  4090c4:	bl	401f90 <printf@plt>
  4090c8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4090cc:	add	x1, x1, #0x690
  4090d0:	mov	w2, #0x5                   	// #5
  4090d4:	mov	x0, xzr
  4090d8:	bl	401f40 <dcgettext@plt>
  4090dc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4090e0:	ldr	x1, [x8, #816]
  4090e4:	ldp	x29, x30, [sp], #16
  4090e8:	b	401b40 <fputs@plt>
  4090ec:	stp	x29, x30, [sp, #-32]!
  4090f0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4090f4:	udiv	x8, x8, x1
  4090f8:	cmp	x8, x0
  4090fc:	str	x19, [sp, #16]
  409100:	mov	x29, sp
  409104:	b.cc	409128 <ferror@plt+0x7128>  // b.lo, b.ul, b.last
  409108:	mul	x19, x1, x0
  40910c:	mov	x0, x19
  409110:	bl	401c70 <malloc@plt>
  409114:	cbz	x19, 40911c <ferror@plt+0x711c>
  409118:	cbz	x0, 409128 <ferror@plt+0x7128>
  40911c:	ldr	x19, [sp, #16]
  409120:	ldp	x29, x30, [sp], #32
  409124:	ret
  409128:	bl	409428 <ferror@plt+0x7428>
  40912c:	stp	x29, x30, [sp, #-32]!
  409130:	str	x19, [sp, #16]
  409134:	mov	x29, sp
  409138:	mov	x19, x0
  40913c:	bl	401c70 <malloc@plt>
  409140:	cbz	x19, 409148 <ferror@plt+0x7148>
  409144:	cbz	x0, 409154 <ferror@plt+0x7154>
  409148:	ldr	x19, [sp, #16]
  40914c:	ldp	x29, x30, [sp], #32
  409150:	ret
  409154:	bl	409428 <ferror@plt+0x7428>
  409158:	stp	x29, x30, [sp, #-32]!
  40915c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409160:	udiv	x8, x8, x2
  409164:	cmp	x8, x1
  409168:	str	x19, [sp, #16]
  40916c:	mov	x29, sp
  409170:	b.cc	4091a8 <ferror@plt+0x71a8>  // b.lo, b.ul, b.last
  409174:	mul	x19, x2, x1
  409178:	cbz	x0, 40918c <ferror@plt+0x718c>
  40917c:	cbnz	x19, 40918c <ferror@plt+0x718c>
  409180:	bl	401e60 <free@plt>
  409184:	mov	x0, xzr
  409188:	b	40919c <ferror@plt+0x719c>
  40918c:	mov	x1, x19
  409190:	bl	401d40 <realloc@plt>
  409194:	cbz	x19, 40919c <ferror@plt+0x719c>
  409198:	cbz	x0, 4091a8 <ferror@plt+0x71a8>
  40919c:	ldr	x19, [sp, #16]
  4091a0:	ldp	x29, x30, [sp], #32
  4091a4:	ret
  4091a8:	bl	409428 <ferror@plt+0x7428>
  4091ac:	stp	x29, x30, [sp, #-32]!
  4091b0:	str	x19, [sp, #16]
  4091b4:	mov	x19, x1
  4091b8:	mov	x29, sp
  4091bc:	cbz	x0, 4091d0 <ferror@plt+0x71d0>
  4091c0:	cbnz	x19, 4091d0 <ferror@plt+0x71d0>
  4091c4:	bl	401e60 <free@plt>
  4091c8:	mov	x0, xzr
  4091cc:	b	4091e0 <ferror@plt+0x71e0>
  4091d0:	mov	x1, x19
  4091d4:	bl	401d40 <realloc@plt>
  4091d8:	cbz	x19, 4091e0 <ferror@plt+0x71e0>
  4091dc:	cbz	x0, 4091ec <ferror@plt+0x71ec>
  4091e0:	ldr	x19, [sp, #16]
  4091e4:	ldp	x29, x30, [sp], #32
  4091e8:	ret
  4091ec:	bl	409428 <ferror@plt+0x7428>
  4091f0:	stp	x29, x30, [sp, #-32]!
  4091f4:	ldr	x8, [x1]
  4091f8:	str	x19, [sp, #16]
  4091fc:	mov	x29, sp
  409200:	cbz	x0, 409244 <ferror@plt+0x7244>
  409204:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  409208:	movk	x9, #0x5554
  40920c:	udiv	x9, x9, x2
  409210:	cmp	x9, x8
  409214:	b.ls	409280 <ferror@plt+0x7280>  // b.plast
  409218:	add	x8, x8, x8, lsr #1
  40921c:	add	x9, x8, #0x1
  409220:	mul	x8, x9, x2
  409224:	str	x9, [x1]
  409228:	cbz	x8, 409284 <ferror@plt+0x7284>
  40922c:	mov	x1, x8
  409230:	bl	401d40 <realloc@plt>
  409234:	cbz	x0, 409280 <ferror@plt+0x7280>
  409238:	ldr	x19, [sp, #16]
  40923c:	ldp	x29, x30, [sp], #32
  409240:	ret
  409244:	cbnz	x8, 409258 <ferror@plt+0x7258>
  409248:	mov	w8, #0x80                  	// #128
  40924c:	udiv	x8, x8, x2
  409250:	cmp	x2, #0x80
  409254:	cinc	x8, x8, hi  // hi = pmore
  409258:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40925c:	udiv	x9, x9, x2
  409260:	cmp	x9, x8
  409264:	b.cc	409280 <ferror@plt+0x7280>  // b.lo, b.ul, b.last
  409268:	mul	x19, x8, x2
  40926c:	mov	x0, x19
  409270:	str	x8, [x1]
  409274:	bl	401c70 <malloc@plt>
  409278:	cbz	x19, 409238 <ferror@plt+0x7238>
  40927c:	cbnz	x0, 409238 <ferror@plt+0x7238>
  409280:	bl	409428 <ferror@plt+0x7428>
  409284:	bl	401e60 <free@plt>
  409288:	mov	x0, xzr
  40928c:	ldr	x19, [sp, #16]
  409290:	ldp	x29, x30, [sp], #32
  409294:	ret
  409298:	stp	x29, x30, [sp, #-32]!
  40929c:	str	x19, [sp, #16]
  4092a0:	mov	x29, sp
  4092a4:	mov	x19, x0
  4092a8:	bl	401c70 <malloc@plt>
  4092ac:	cbz	x19, 4092b4 <ferror@plt+0x72b4>
  4092b0:	cbz	x0, 4092c0 <ferror@plt+0x72c0>
  4092b4:	ldr	x19, [sp, #16]
  4092b8:	ldp	x29, x30, [sp], #32
  4092bc:	ret
  4092c0:	bl	409428 <ferror@plt+0x7428>
  4092c4:	stp	x29, x30, [sp, #-16]!
  4092c8:	ldr	x8, [x1]
  4092cc:	mov	x29, sp
  4092d0:	cbz	x0, 409304 <ferror@plt+0x7304>
  4092d4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4092d8:	movk	x9, #0x5554
  4092dc:	cmp	x8, x9
  4092e0:	b.cs	409348 <ferror@plt+0x7348>  // b.hs, b.nlast
  4092e4:	add	x8, x8, x8, lsr #1
  4092e8:	adds	x8, x8, #0x1
  4092ec:	str	x8, [x1]
  4092f0:	b.eq	409324 <ferror@plt+0x7324>  // b.none
  4092f4:	mov	x1, x8
  4092f8:	bl	401d40 <realloc@plt>
  4092fc:	cbnz	x0, 40931c <ferror@plt+0x731c>
  409300:	b	409348 <ferror@plt+0x7348>
  409304:	cbz	x8, 409334 <ferror@plt+0x7334>
  409308:	tbnz	x8, #63, 409348 <ferror@plt+0x7348>
  40930c:	mov	x0, x8
  409310:	str	x8, [x1]
  409314:	bl	401c70 <malloc@plt>
  409318:	cbz	x0, 409348 <ferror@plt+0x7348>
  40931c:	ldp	x29, x30, [sp], #16
  409320:	ret
  409324:	bl	401e60 <free@plt>
  409328:	mov	x0, xzr
  40932c:	ldp	x29, x30, [sp], #16
  409330:	ret
  409334:	mov	w8, #0x80                  	// #128
  409338:	mov	x0, x8
  40933c:	str	x8, [x1]
  409340:	bl	401c70 <malloc@plt>
  409344:	cbnz	x0, 40931c <ferror@plt+0x731c>
  409348:	bl	409428 <ferror@plt+0x7428>
  40934c:	stp	x29, x30, [sp, #-32]!
  409350:	str	x19, [sp, #16]
  409354:	mov	x29, sp
  409358:	mov	x19, x0
  40935c:	bl	401c70 <malloc@plt>
  409360:	cbz	x19, 409368 <ferror@plt+0x7368>
  409364:	cbz	x0, 40937c <ferror@plt+0x737c>
  409368:	mov	x2, x19
  40936c:	ldr	x19, [sp, #16]
  409370:	mov	w1, wzr
  409374:	ldp	x29, x30, [sp], #32
  409378:	b	401cf0 <memset@plt>
  40937c:	bl	409428 <ferror@plt+0x7428>
  409380:	stp	x29, x30, [sp, #-16]!
  409384:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409388:	udiv	x8, x8, x1
  40938c:	cmp	x8, x0
  409390:	mov	x29, sp
  409394:	b.cc	4093a8 <ferror@plt+0x73a8>  // b.lo, b.ul, b.last
  409398:	bl	401d10 <calloc@plt>
  40939c:	cbz	x0, 4093a8 <ferror@plt+0x73a8>
  4093a0:	ldp	x29, x30, [sp], #16
  4093a4:	ret
  4093a8:	bl	409428 <ferror@plt+0x7428>
  4093ac:	stp	x29, x30, [sp, #-32]!
  4093b0:	stp	x20, x19, [sp, #16]
  4093b4:	mov	x20, x0
  4093b8:	mov	x0, x1
  4093bc:	mov	x29, sp
  4093c0:	mov	x19, x1
  4093c4:	bl	401c70 <malloc@plt>
  4093c8:	cbz	x19, 4093d0 <ferror@plt+0x73d0>
  4093cc:	cbz	x0, 4093e4 <ferror@plt+0x73e4>
  4093d0:	mov	x1, x20
  4093d4:	mov	x2, x19
  4093d8:	ldp	x20, x19, [sp, #16]
  4093dc:	ldp	x29, x30, [sp], #32
  4093e0:	b	401b00 <memcpy@plt>
  4093e4:	bl	409428 <ferror@plt+0x7428>
  4093e8:	stp	x29, x30, [sp, #-32]!
  4093ec:	stp	x20, x19, [sp, #16]
  4093f0:	mov	x29, sp
  4093f4:	mov	x19, x0
  4093f8:	bl	401b30 <strlen@plt>
  4093fc:	add	x20, x0, #0x1
  409400:	mov	x0, x20
  409404:	bl	401c70 <malloc@plt>
  409408:	cbz	x20, 409410 <ferror@plt+0x7410>
  40940c:	cbz	x0, 409424 <ferror@plt+0x7424>
  409410:	mov	x1, x19
  409414:	mov	x2, x20
  409418:	ldp	x20, x19, [sp, #16]
  40941c:	ldp	x29, x30, [sp], #32
  409420:	b	401b00 <memcpy@plt>
  409424:	bl	409428 <ferror@plt+0x7428>
  409428:	stp	x29, x30, [sp, #-32]!
  40942c:	str	x19, [sp, #16]
  409430:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  409434:	ldr	w19, [x8, #688]
  409438:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40943c:	add	x1, x1, #0x700
  409440:	mov	w2, #0x5                   	// #5
  409444:	mov	x0, xzr
  409448:	mov	x29, sp
  40944c:	bl	401f40 <dcgettext@plt>
  409450:	adrp	x2, 40c000 <ferror@plt+0xa000>
  409454:	mov	x3, x0
  409458:	add	x2, x2, #0x14
  40945c:	mov	w0, w19
  409460:	mov	w1, wzr
  409464:	bl	401b60 <error@plt>
  409468:	bl	401dd0 <abort@plt>
  40946c:	stp	x29, x30, [sp, #-80]!
  409470:	cmp	w2, #0x25
  409474:	str	x25, [sp, #16]
  409478:	stp	x24, x23, [sp, #32]
  40947c:	stp	x22, x21, [sp, #48]
  409480:	stp	x20, x19, [sp, #64]
  409484:	mov	x29, sp
  409488:	b.cs	4097e8 <ferror@plt+0x77e8>  // b.hs, b.nlast
  40948c:	mov	x23, x4
  409490:	mov	x19, x3
  409494:	mov	w22, w2
  409498:	mov	x21, x1
  40949c:	mov	x20, x0
  4094a0:	bl	401fb0 <__errno_location@plt>
  4094a4:	mov	x24, x0
  4094a8:	str	wzr, [x0]
  4094ac:	bl	401e30 <__ctype_b_loc@plt>
  4094b0:	ldr	x8, [x0]
  4094b4:	mov	x10, x20
  4094b8:	ldrb	w9, [x10], #1
  4094bc:	ldrh	w11, [x8, x9, lsl #1]
  4094c0:	tbnz	w11, #13, 4094b8 <ferror@plt+0x74b8>
  4094c4:	cmp	x21, #0x0
  4094c8:	add	x8, x29, #0x18
  4094cc:	csel	x21, x8, x21, eq  // eq = none
  4094d0:	cmp	w9, #0x2d
  4094d4:	b.ne	4094e0 <ferror@plt+0x74e0>  // b.any
  4094d8:	mov	w20, #0x4                   	// #4
  4094dc:	b	4097b8 <ferror@plt+0x77b8>
  4094e0:	mov	x0, x20
  4094e4:	mov	x1, x21
  4094e8:	mov	w2, w22
  4094ec:	bl	401b20 <strtoul@plt>
  4094f0:	ldr	x25, [x21]
  4094f4:	cmp	x25, x20
  4094f8:	b.eq	409524 <ferror@plt+0x7524>  // b.none
  4094fc:	ldr	w20, [x24]
  409500:	mov	x22, x0
  409504:	cbz	w20, 409514 <ferror@plt+0x7514>
  409508:	cmp	w20, #0x22
  40950c:	b.ne	4094d8 <ferror@plt+0x74d8>  // b.any
  409510:	mov	w20, #0x1                   	// #1
  409514:	cbz	x23, 4097b4 <ferror@plt+0x77b4>
  409518:	ldrb	w24, [x25]
  40951c:	cbnz	w24, 40954c <ferror@plt+0x754c>
  409520:	b	4097b4 <ferror@plt+0x77b4>
  409524:	cbz	x23, 4094d8 <ferror@plt+0x74d8>
  409528:	ldrb	w1, [x20]
  40952c:	cbz	w1, 4094d8 <ferror@plt+0x74d8>
  409530:	mov	x0, x23
  409534:	bl	401e80 <strchr@plt>
  409538:	cbz	x0, 4094d8 <ferror@plt+0x74d8>
  40953c:	mov	w20, wzr
  409540:	mov	w22, #0x1                   	// #1
  409544:	ldrb	w24, [x25]
  409548:	cbz	w24, 4097b4 <ferror@plt+0x77b4>
  40954c:	mov	x0, x23
  409550:	mov	w1, w24
  409554:	bl	401e80 <strchr@plt>
  409558:	cbz	x0, 409624 <ferror@plt+0x7624>
  40955c:	sub	w10, w24, #0x45
  409560:	mov	w8, #0x1                   	// #1
  409564:	cmp	w10, #0x2f
  409568:	mov	w9, #0x400                 	// #1024
  40956c:	b.hi	4095e4 <ferror@plt+0x75e4>  // b.pmore
  409570:	mov	w11, #0x1                   	// #1
  409574:	lsl	x10, x11, x10
  409578:	mov	x11, #0x8945                	// #35141
  40957c:	movk	x11, #0x30, lsl #16
  409580:	movk	x11, #0x8144, lsl #32
  409584:	tst	x10, x11
  409588:	b.eq	4095e4 <ferror@plt+0x75e4>  // b.none
  40958c:	mov	w1, #0x30                  	// #48
  409590:	mov	x0, x23
  409594:	bl	401e80 <strchr@plt>
  409598:	cbz	x0, 4095d0 <ferror@plt+0x75d0>
  40959c:	ldrb	w8, [x25, #1]
  4095a0:	cmp	w8, #0x42
  4095a4:	b.eq	4095dc <ferror@plt+0x75dc>  // b.none
  4095a8:	cmp	w8, #0x44
  4095ac:	b.eq	4095dc <ferror@plt+0x75dc>  // b.none
  4095b0:	cmp	w8, #0x69
  4095b4:	b.ne	4095d0 <ferror@plt+0x75d0>  // b.any
  4095b8:	ldrb	w8, [x25, #2]
  4095bc:	mov	w9, #0x3                   	// #3
  4095c0:	cmp	w8, #0x42
  4095c4:	csinc	x8, x9, xzr, eq  // eq = none
  4095c8:	mov	w9, #0x400                 	// #1024
  4095cc:	b	4095e4 <ferror@plt+0x75e4>
  4095d0:	mov	w8, #0x1                   	// #1
  4095d4:	mov	w9, #0x400                 	// #1024
  4095d8:	b	4095e4 <ferror@plt+0x75e4>
  4095dc:	mov	w8, #0x2                   	// #2
  4095e0:	mov	w9, #0x3e8                 	// #1000
  4095e4:	sub	w10, w24, #0x42
  4095e8:	cmp	w10, #0x35
  4095ec:	b.hi	409624 <ferror@plt+0x7624>  // b.pmore
  4095f0:	adrp	x11, 40c000 <ferror@plt+0xa000>
  4095f4:	add	x11, x11, #0x711
  4095f8:	adr	x12, 40960c <ferror@plt+0x760c>
  4095fc:	ldrb	w13, [x11, x10]
  409600:	add	x12, x12, x13, lsl #2
  409604:	mov	w10, wzr
  409608:	br	x12
  40960c:	umulh	x10, x9, x22
  409610:	mul	x11, x22, x9
  409614:	cmp	xzr, x10
  409618:	cset	w10, ne  // ne = any
  40961c:	csinv	x11, x11, xzr, eq  // eq = none
  409620:	b	409750 <ferror@plt+0x7750>
  409624:	str	x22, [x19]
  409628:	orr	w20, w20, #0x2
  40962c:	b	4097b8 <ferror@plt+0x77b8>
  409630:	umulh	x10, x9, x22
  409634:	mul	x9, x22, x9
  409638:	cmp	xzr, x10
  40963c:	b	40978c <ferror@plt+0x778c>
  409640:	umulh	x10, x9, x22
  409644:	mul	x11, x22, x9
  409648:	cmp	xzr, x10
  40964c:	cset	w10, ne  // ne = any
  409650:	csinv	x11, x11, xzr, eq  // eq = none
  409654:	b	409768 <ferror@plt+0x7768>
  409658:	umulh	x10, x9, x22
  40965c:	mul	x11, x22, x9
  409660:	cmp	xzr, x10
  409664:	cset	w10, ne  // ne = any
  409668:	csinv	x11, x11, xzr, eq  // eq = none
  40966c:	b	409738 <ferror@plt+0x7738>
  409670:	umulh	x10, x9, x22
  409674:	mul	x11, x22, x9
  409678:	cmp	xzr, x10
  40967c:	cset	w10, ne  // ne = any
  409680:	csinv	x11, x11, xzr, eq  // eq = none
  409684:	b	4096f0 <ferror@plt+0x76f0>
  409688:	cmp	xzr, x22, lsr #54
  40968c:	lsl	x9, x22, #10
  409690:	b	40978c <ferror@plt+0x778c>
  409694:	umulh	x10, x9, x22
  409698:	mul	x11, x22, x9
  40969c:	cmp	xzr, x10
  4096a0:	cset	w10, ne  // ne = any
  4096a4:	csinv	x11, x11, xzr, eq  // eq = none
  4096a8:	b	409708 <ferror@plt+0x7708>
  4096ac:	umulh	x10, x9, x22
  4096b0:	mul	x11, x22, x9
  4096b4:	cmp	xzr, x10
  4096b8:	cset	w10, ne  // ne = any
  4096bc:	csinv	x11, x11, xzr, eq  // eq = none
  4096c0:	b	409720 <ferror@plt+0x7720>
  4096c4:	umulh	x10, x9, x22
  4096c8:	mul	x11, x22, x9
  4096cc:	cmp	xzr, x10
  4096d0:	csinv	x11, x11, xzr, eq  // eq = none
  4096d4:	umulh	x12, x9, x11
  4096d8:	cset	w10, ne  // ne = any
  4096dc:	cmp	xzr, x12
  4096e0:	mul	x11, x11, x9
  4096e4:	cset	w12, ne  // ne = any
  4096e8:	csinv	x11, x11, xzr, eq  // eq = none
  4096ec:	orr	w10, w10, w12
  4096f0:	umulh	x12, x9, x11
  4096f4:	cmp	xzr, x12
  4096f8:	mul	x11, x11, x9
  4096fc:	cset	w12, ne  // ne = any
  409700:	csinv	x11, x11, xzr, eq  // eq = none
  409704:	orr	w10, w10, w12
  409708:	umulh	x12, x9, x11
  40970c:	cmp	xzr, x12
  409710:	mul	x11, x11, x9
  409714:	cset	w12, ne  // ne = any
  409718:	csinv	x11, x11, xzr, eq  // eq = none
  40971c:	orr	w10, w10, w12
  409720:	umulh	x12, x9, x11
  409724:	cmp	xzr, x12
  409728:	mul	x11, x11, x9
  40972c:	cset	w12, ne  // ne = any
  409730:	csinv	x11, x11, xzr, eq  // eq = none
  409734:	orr	w10, w10, w12
  409738:	umulh	x12, x9, x11
  40973c:	cmp	xzr, x12
  409740:	mul	x11, x11, x9
  409744:	cset	w12, ne  // ne = any
  409748:	csinv	x11, x11, xzr, eq  // eq = none
  40974c:	orr	w10, w10, w12
  409750:	umulh	x12, x9, x11
  409754:	cmp	xzr, x12
  409758:	mul	x11, x11, x9
  40975c:	cset	w12, ne  // ne = any
  409760:	csinv	x11, x11, xzr, eq  // eq = none
  409764:	orr	w10, w10, w12
  409768:	umulh	x12, x9, x11
  40976c:	cmp	xzr, x12
  409770:	mul	x9, x11, x9
  409774:	cset	w11, ne  // ne = any
  409778:	csinv	x22, x9, xzr, eq  // eq = none
  40977c:	orr	w10, w10, w11
  409780:	b	409794 <ferror@plt+0x7794>
  409784:	cmp	xzr, x22, lsr #55
  409788:	lsl	x9, x22, #9
  40978c:	cset	w10, ne  // ne = any
  409790:	csinv	x22, x9, xzr, eq  // eq = none
  409794:	add	x9, x25, x8
  409798:	str	x9, [x21]
  40979c:	ldrb	w8, [x25, x8]
  4097a0:	and	w9, w10, #0x1
  4097a4:	orr	w9, w20, w9
  4097a8:	orr	w10, w9, #0x2
  4097ac:	cmp	w8, #0x0
  4097b0:	csel	w20, w9, w10, eq  // eq = none
  4097b4:	str	x22, [x19]
  4097b8:	mov	w0, w20
  4097bc:	ldp	x20, x19, [sp, #64]
  4097c0:	ldp	x22, x21, [sp, #48]
  4097c4:	ldp	x24, x23, [sp, #32]
  4097c8:	ldr	x25, [sp, #16]
  4097cc:	ldp	x29, x30, [sp], #80
  4097d0:	ret
  4097d4:	cmn	x22, x22
  4097d8:	lsl	x9, x22, #1
  4097dc:	cset	w10, cs  // cs = hs, nlast
  4097e0:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  4097e4:	b	409794 <ferror@plt+0x7794>
  4097e8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4097ec:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4097f0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4097f4:	add	x0, x0, #0x747
  4097f8:	add	x1, x1, #0x76d
  4097fc:	add	x3, x3, #0x779
  409800:	mov	w2, #0x54                  	// #84
  409804:	bl	401fa0 <__assert_fail@plt>
  409808:	sub	sp, sp, #0x100
  40980c:	stp	x29, x30, [sp, #208]
  409810:	add	x29, sp, #0xd0
  409814:	mov	x8, #0xffffffffffffffd0    	// #-48
  409818:	mov	x9, sp
  40981c:	sub	x10, x29, #0x50
  409820:	stp	x20, x19, [sp, #240]
  409824:	mov	w19, w0
  409828:	movk	x8, #0xff80, lsl #32
  40982c:	add	x11, x29, #0x30
  409830:	cmp	w1, #0xb
  409834:	add	x9, x9, #0x80
  409838:	add	x10, x10, #0x30
  40983c:	stp	x22, x21, [sp, #224]
  409840:	stp	x2, x3, [x29, #-80]
  409844:	stp	x4, x5, [x29, #-64]
  409848:	stp	x6, x7, [x29, #-48]
  40984c:	stp	q1, q2, [sp, #16]
  409850:	stp	q3, q4, [sp, #48]
  409854:	str	q0, [sp]
  409858:	stp	q5, q6, [sp, #80]
  40985c:	str	q7, [sp, #112]
  409860:	stp	x9, x8, [x29, #-16]
  409864:	stp	x11, x10, [x29, #-32]
  409868:	b.hi	4098b4 <ferror@plt+0x78b4>  // b.pmore
  40986c:	mov	w8, #0x1                   	// #1
  409870:	lsl	w8, w8, w1
  409874:	mov	w9, #0x514                 	// #1300
  409878:	tst	w8, w9
  40987c:	b.ne	4098ec <ferror@plt+0x78ec>  // b.any
  409880:	mov	w9, #0xa0a                 	// #2570
  409884:	tst	w8, w9
  409888:	b.ne	4098e0 <ferror@plt+0x78e0>  // b.any
  40988c:	cbnz	w1, 4098b4 <ferror@plt+0x78b4>
  409890:	ldursw	x8, [x29, #-8]
  409894:	tbz	w8, #31, 409994 <ferror@plt+0x7994>
  409898:	add	w9, w8, #0x8
  40989c:	cmn	w8, #0x8
  4098a0:	stur	w9, [x29, #-8]
  4098a4:	b.gt	409994 <ferror@plt+0x7994>
  4098a8:	ldur	x9, [x29, #-24]
  4098ac:	add	x8, x9, x8
  4098b0:	b	4099a0 <ferror@plt+0x79a0>
  4098b4:	sub	w8, w1, #0x400
  4098b8:	cmp	w8, #0xa
  4098bc:	b.hi	409970 <ferror@plt+0x7970>  // b.pmore
  4098c0:	mov	w9, #0x1                   	// #1
  4098c4:	lsl	w9, w9, w8
  4098c8:	mov	w10, #0x285                 	// #645
  4098cc:	tst	w9, w10
  4098d0:	b.ne	4098ec <ferror@plt+0x78ec>  // b.any
  4098d4:	mov	w10, #0x502                 	// #1282
  4098d8:	tst	w9, w10
  4098dc:	b.eq	409944 <ferror@plt+0x7944>  // b.none
  4098e0:	mov	w0, w19
  4098e4:	bl	401ea0 <fcntl@plt>
  4098e8:	b	409928 <ferror@plt+0x7928>
  4098ec:	ldursw	x8, [x29, #-8]
  4098f0:	tbz	w8, #31, 409910 <ferror@plt+0x7910>
  4098f4:	add	w9, w8, #0x8
  4098f8:	cmn	w8, #0x8
  4098fc:	stur	w9, [x29, #-8]
  409900:	b.gt	409910 <ferror@plt+0x7910>
  409904:	ldur	x9, [x29, #-24]
  409908:	add	x8, x9, x8
  40990c:	b	40991c <ferror@plt+0x791c>
  409910:	ldur	x8, [x29, #-32]
  409914:	add	x9, x8, #0x8
  409918:	stur	x9, [x29, #-32]
  40991c:	ldr	w2, [x8]
  409920:	mov	w0, w19
  409924:	bl	401ea0 <fcntl@plt>
  409928:	mov	w20, w0
  40992c:	mov	w0, w20
  409930:	ldp	x20, x19, [sp, #240]
  409934:	ldp	x22, x21, [sp, #224]
  409938:	ldp	x29, x30, [sp, #208]
  40993c:	add	sp, sp, #0x100
  409940:	ret
  409944:	cmp	w8, #0x6
  409948:	b.ne	409970 <ferror@plt+0x7970>  // b.any
  40994c:	ldursw	x8, [x29, #-8]
  409950:	tbz	w8, #31, 4099b0 <ferror@plt+0x79b0>
  409954:	add	w9, w8, #0x8
  409958:	cmn	w8, #0x8
  40995c:	stur	w9, [x29, #-8]
  409960:	b.gt	4099b0 <ferror@plt+0x79b0>
  409964:	ldur	x9, [x29, #-24]
  409968:	add	x8, x9, x8
  40996c:	b	4099bc <ferror@plt+0x79bc>
  409970:	ldursw	x8, [x29, #-8]
  409974:	tbz	w8, #31, 409a1c <ferror@plt+0x7a1c>
  409978:	add	w9, w8, #0x8
  40997c:	cmn	w8, #0x8
  409980:	stur	w9, [x29, #-8]
  409984:	b.gt	409a1c <ferror@plt+0x7a1c>
  409988:	ldur	x9, [x29, #-24]
  40998c:	add	x8, x9, x8
  409990:	b	409a28 <ferror@plt+0x7a28>
  409994:	ldur	x8, [x29, #-32]
  409998:	add	x9, x8, #0x8
  40999c:	stur	x9, [x29, #-32]
  4099a0:	ldr	w2, [x8]
  4099a4:	mov	w0, w19
  4099a8:	mov	w1, wzr
  4099ac:	b	409924 <ferror@plt+0x7924>
  4099b0:	ldur	x8, [x29, #-32]
  4099b4:	add	x9, x8, #0x8
  4099b8:	stur	x9, [x29, #-32]
  4099bc:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4099c0:	ldr	w9, [x22, #1504]
  4099c4:	ldr	w21, [x8]
  4099c8:	tbnz	w9, #31, 409a44 <ferror@plt+0x7a44>
  4099cc:	mov	w1, #0x406                 	// #1030
  4099d0:	mov	w0, w19
  4099d4:	mov	w2, w21
  4099d8:	bl	401ea0 <fcntl@plt>
  4099dc:	mov	w20, w0
  4099e0:	tbz	w0, #31, 409a38 <ferror@plt+0x7a38>
  4099e4:	bl	401fb0 <__errno_location@plt>
  4099e8:	ldr	w8, [x0]
  4099ec:	cmp	w8, #0x16
  4099f0:	b.ne	409a38 <ferror@plt+0x7a38>  // b.any
  4099f4:	mov	w0, w19
  4099f8:	mov	w1, wzr
  4099fc:	mov	w2, w21
  409a00:	bl	401ea0 <fcntl@plt>
  409a04:	mov	w20, w0
  409a08:	tbnz	w0, #31, 40992c <ferror@plt+0x792c>
  409a0c:	mov	w8, #0xffffffff            	// #-1
  409a10:	str	w8, [x22, #1504]
  409a14:	mov	w8, #0x1                   	// #1
  409a18:	b	409a64 <ferror@plt+0x7a64>
  409a1c:	ldur	x8, [x29, #-32]
  409a20:	add	x9, x8, #0x8
  409a24:	stur	x9, [x29, #-32]
  409a28:	ldr	x2, [x8]
  409a2c:	mov	w0, w19
  409a30:	bl	401ea0 <fcntl@plt>
  409a34:	b	409928 <ferror@plt+0x7928>
  409a38:	mov	w8, #0x1                   	// #1
  409a3c:	str	w8, [x22, #1504]
  409a40:	b	40992c <ferror@plt+0x792c>
  409a44:	mov	w0, w19
  409a48:	mov	w1, wzr
  409a4c:	mov	w2, w21
  409a50:	bl	401ea0 <fcntl@plt>
  409a54:	ldr	w8, [x22, #1504]
  409a58:	mov	w20, w0
  409a5c:	cmn	w8, #0x1
  409a60:	cset	w8, eq  // eq = none
  409a64:	cbz	w8, 40992c <ferror@plt+0x792c>
  409a68:	tbnz	w20, #31, 40992c <ferror@plt+0x792c>
  409a6c:	mov	w1, #0x1                   	// #1
  409a70:	mov	w0, w20
  409a74:	bl	401ea0 <fcntl@plt>
  409a78:	tbnz	w0, #31, 409a94 <ferror@plt+0x7a94>
  409a7c:	orr	w2, w0, #0x1
  409a80:	mov	w1, #0x2                   	// #2
  409a84:	mov	w0, w20
  409a88:	bl	401ea0 <fcntl@plt>
  409a8c:	cmn	w0, #0x1
  409a90:	b.ne	40992c <ferror@plt+0x792c>  // b.any
  409a94:	bl	401fb0 <__errno_location@plt>
  409a98:	ldr	w21, [x0]
  409a9c:	mov	x19, x0
  409aa0:	mov	w0, w20
  409aa4:	bl	401d70 <close@plt>
  409aa8:	str	w21, [x19]
  409aac:	mov	w20, #0xffffffff            	// #-1
  409ab0:	b	40992c <ferror@plt+0x792c>
  409ab4:	stp	x29, x30, [sp, #-32]!
  409ab8:	str	x19, [sp, #16]
  409abc:	mov	x19, x0
  409ac0:	mov	x29, sp
  409ac4:	cbz	x0, 409aec <ferror@plt+0x7aec>
  409ac8:	mov	x0, x19
  409acc:	bl	401f50 <__freading@plt>
  409ad0:	cbz	w0, 409aec <ferror@plt+0x7aec>
  409ad4:	ldrb	w8, [x19, #1]
  409ad8:	tbz	w8, #0, 409aec <ferror@plt+0x7aec>
  409adc:	mov	w2, #0x1                   	// #1
  409ae0:	mov	x0, x19
  409ae4:	mov	x1, xzr
  409ae8:	bl	409b3c <ferror@plt+0x7b3c>
  409aec:	mov	x0, x19
  409af0:	ldr	x19, [sp, #16]
  409af4:	ldp	x29, x30, [sp], #32
  409af8:	b	401eb0 <fflush@plt>
  409afc:	ldp	x9, x8, [x0, #32]
  409b00:	cmp	x8, x9
  409b04:	b.ls	409b10 <ferror@plt+0x7b10>  // b.plast
  409b08:	mov	x0, xzr
  409b0c:	ret
  409b10:	ldp	x9, x8, [x0, #8]
  409b14:	ldrb	w10, [x0, #1]
  409b18:	sub	x8, x8, x9
  409b1c:	tbnz	w10, #0, 409b28 <ferror@plt+0x7b28>
  409b20:	add	x0, x8, xzr
  409b24:	ret
  409b28:	ldr	x9, [x0, #88]
  409b2c:	ldr	x10, [x0, #72]
  409b30:	sub	x9, x9, x10
  409b34:	add	x0, x8, x9
  409b38:	ret
  409b3c:	stp	x29, x30, [sp, #-48]!
  409b40:	str	x21, [sp, #16]
  409b44:	stp	x20, x19, [sp, #32]
  409b48:	ldp	x9, x8, [x0, #8]
  409b4c:	mov	w20, w2
  409b50:	mov	x19, x0
  409b54:	mov	x21, x1
  409b58:	cmp	x8, x9
  409b5c:	mov	x29, sp
  409b60:	b.ne	409b78 <ferror@plt+0x7b78>  // b.any
  409b64:	ldp	x9, x8, [x19, #32]
  409b68:	cmp	x8, x9
  409b6c:	b.ne	409b78 <ferror@plt+0x7b78>  // b.any
  409b70:	ldr	x8, [x19, #72]
  409b74:	cbz	x8, 409b94 <ferror@plt+0x7b94>
  409b78:	mov	x0, x19
  409b7c:	mov	x1, x21
  409b80:	mov	w2, w20
  409b84:	ldp	x20, x19, [sp, #32]
  409b88:	ldr	x21, [sp, #16]
  409b8c:	ldp	x29, x30, [sp], #48
  409b90:	b	401e50 <fseeko@plt>
  409b94:	mov	x0, x19
  409b98:	bl	401c20 <fileno@plt>
  409b9c:	mov	x1, x21
  409ba0:	mov	w2, w20
  409ba4:	bl	401bf0 <lseek@plt>
  409ba8:	cmn	x0, #0x1
  409bac:	b.eq	409bc8 <ferror@plt+0x7bc8>  // b.none
  409bb0:	ldr	w9, [x19]
  409bb4:	mov	x8, x0
  409bb8:	mov	w0, wzr
  409bbc:	str	x8, [x19, #144]
  409bc0:	and	w9, w9, #0xffffffef
  409bc4:	str	w9, [x19]
  409bc8:	ldp	x20, x19, [sp, #32]
  409bcc:	ldr	x21, [sp, #16]
  409bd0:	ldp	x29, x30, [sp], #48
  409bd4:	ret
  409bd8:	sub	sp, sp, #0x40
  409bdc:	stp	x29, x30, [sp, #16]
  409be0:	add	x29, sp, #0x10
  409be4:	cmp	x0, #0x0
  409be8:	sub	x8, x29, #0x4
  409bec:	stp	x20, x19, [sp, #48]
  409bf0:	csel	x20, x8, x0, eq  // eq = none
  409bf4:	mov	x0, x20
  409bf8:	stp	x22, x21, [sp, #32]
  409bfc:	mov	x22, x2
  409c00:	mov	x19, x1
  409c04:	bl	401af0 <mbrtowc@plt>
  409c08:	mov	x21, x0
  409c0c:	cbz	x22, 409c30 <ferror@plt+0x7c30>
  409c10:	cmn	x21, #0x2
  409c14:	b.cc	409c30 <ferror@plt+0x7c30>  // b.lo, b.ul, b.last
  409c18:	mov	w0, wzr
  409c1c:	bl	409cd0 <ferror@plt+0x7cd0>
  409c20:	tbnz	w0, #0, 409c30 <ferror@plt+0x7c30>
  409c24:	ldrb	w8, [x19]
  409c28:	mov	w21, #0x1                   	// #1
  409c2c:	str	w8, [x20]
  409c30:	mov	x0, x21
  409c34:	ldp	x20, x19, [sp, #48]
  409c38:	ldp	x22, x21, [sp, #32]
  409c3c:	ldp	x29, x30, [sp, #16]
  409c40:	add	sp, sp, #0x40
  409c44:	ret
  409c48:	stp	x29, x30, [sp, #-48]!
  409c4c:	str	x21, [sp, #16]
  409c50:	stp	x20, x19, [sp, #32]
  409c54:	mov	x29, sp
  409c58:	mov	x20, x0
  409c5c:	bl	401c00 <__fpending@plt>
  409c60:	mov	x19, x0
  409c64:	mov	x0, x20
  409c68:	bl	402000 <ferror@plt>
  409c6c:	mov	w21, w0
  409c70:	mov	x0, x20
  409c74:	bl	401c40 <fclose@plt>
  409c78:	mov	w8, w0
  409c7c:	cbz	w21, 409ca0 <ferror@plt+0x7ca0>
  409c80:	cbnz	w8, 409c8c <ferror@plt+0x7c8c>
  409c84:	bl	401fb0 <__errno_location@plt>
  409c88:	str	wzr, [x0]
  409c8c:	mov	w0, #0xffffffff            	// #-1
  409c90:	ldp	x20, x19, [sp, #32]
  409c94:	ldr	x21, [sp, #16]
  409c98:	ldp	x29, x30, [sp], #48
  409c9c:	ret
  409ca0:	cmp	w8, #0x0
  409ca4:	csetm	w0, ne  // ne = any
  409ca8:	cbnz	x19, 409c90 <ferror@plt+0x7c90>
  409cac:	cbz	w8, 409c90 <ferror@plt+0x7c90>
  409cb0:	bl	401fb0 <__errno_location@plt>
  409cb4:	ldr	w8, [x0]
  409cb8:	cmp	w8, #0x9
  409cbc:	csetm	w0, ne  // ne = any
  409cc0:	ldp	x20, x19, [sp, #32]
  409cc4:	ldr	x21, [sp, #16]
  409cc8:	ldp	x29, x30, [sp], #48
  409ccc:	ret
  409cd0:	stp	x29, x30, [sp, #-32]!
  409cd4:	mov	x1, xzr
  409cd8:	str	x19, [sp, #16]
  409cdc:	mov	x29, sp
  409ce0:	bl	401ff0 <setlocale@plt>
  409ce4:	cbz	x0, 409d10 <ferror@plt+0x7d10>
  409ce8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409cec:	add	x1, x1, #0x7ca
  409cf0:	mov	x19, x0
  409cf4:	bl	401e20 <strcmp@plt>
  409cf8:	cbz	w0, 409d20 <ferror@plt+0x7d20>
  409cfc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409d00:	add	x1, x1, #0x7cc
  409d04:	mov	x0, x19
  409d08:	bl	401e20 <strcmp@plt>
  409d0c:	cbz	w0, 409d20 <ferror@plt+0x7d20>
  409d10:	mov	w0, #0x1                   	// #1
  409d14:	ldr	x19, [sp, #16]
  409d18:	ldp	x29, x30, [sp], #32
  409d1c:	ret
  409d20:	mov	w0, wzr
  409d24:	ldr	x19, [sp, #16]
  409d28:	ldp	x29, x30, [sp], #32
  409d2c:	ret
  409d30:	stp	x29, x30, [sp, #-16]!
  409d34:	mov	w0, #0xe                   	// #14
  409d38:	mov	x29, sp
  409d3c:	bl	401c60 <nl_langinfo@plt>
  409d40:	adrp	x8, 40b000 <ferror@plt+0x9000>
  409d44:	add	x8, x8, #0xa7
  409d48:	cmp	x0, #0x0
  409d4c:	csel	x8, x8, x0, eq  // eq = none
  409d50:	ldrb	w9, [x8]
  409d54:	adrp	x10, 40c000 <ferror@plt+0xa000>
  409d58:	add	x10, x10, #0x7d2
  409d5c:	cmp	w9, #0x0
  409d60:	csel	x0, x10, x8, eq  // eq = none
  409d64:	ldp	x29, x30, [sp], #16
  409d68:	ret
  409d6c:	stp	x29, x30, [sp, #-16]!
  409d70:	cmn	x0, #0x21
  409d74:	mov	x29, sp
  409d78:	b.hi	409da8 <ferror@plt+0x7da8>  // b.pmore
  409d7c:	add	x0, x0, #0x20
  409d80:	bl	401c70 <malloc@plt>
  409d84:	cbz	x0, 409da0 <ferror@plt+0x7da0>
  409d88:	add	x9, x0, #0x10
  409d8c:	and	x9, x9, #0xffffffffffffffe0
  409d90:	mov	x8, x0
  409d94:	orr	x0, x9, #0x10
  409d98:	sub	w8, w0, w8
  409d9c:	sturb	w8, [x0, #-1]
  409da0:	ldp	x29, x30, [sp], #16
  409da4:	ret
  409da8:	mov	x0, xzr
  409dac:	ldp	x29, x30, [sp], #16
  409db0:	ret
  409db4:	stp	x29, x30, [sp, #-16]!
  409db8:	tst	x0, #0xf
  409dbc:	mov	x29, sp
  409dc0:	b.ne	409de0 <ferror@plt+0x7de0>  // b.any
  409dc4:	tbnz	w0, #4, 409dd0 <ferror@plt+0x7dd0>
  409dc8:	ldp	x29, x30, [sp], #16
  409dcc:	ret
  409dd0:	ldurb	w8, [x0, #-1]
  409dd4:	sub	x0, x0, x8
  409dd8:	ldp	x29, x30, [sp], #16
  409ddc:	b	401e60 <free@plt>
  409de0:	bl	401dd0 <abort@plt>
  409de4:	stp	x29, x30, [sp, #-32]!
  409de8:	str	x19, [sp, #16]
  409dec:	mov	x29, sp
  409df0:	mov	w19, w0
  409df4:	bl	401c80 <wcwidth@plt>
  409df8:	tbnz	w0, #31, 409e08 <ferror@plt+0x7e08>
  409dfc:	ldr	x19, [sp, #16]
  409e00:	ldp	x29, x30, [sp], #32
  409e04:	ret
  409e08:	mov	w0, w19
  409e0c:	bl	401bd0 <iswcntrl@plt>
  409e10:	cmp	w0, #0x0
  409e14:	cset	w0, eq  // eq = none
  409e18:	ldr	x19, [sp, #16]
  409e1c:	ldp	x29, x30, [sp], #32
  409e20:	ret
  409e24:	stp	x29, x30, [sp, #-48]!
  409e28:	str	x21, [sp, #16]
  409e2c:	stp	x20, x19, [sp, #32]
  409e30:	mov	x8, x1
  409e34:	mov	x19, x1
  409e38:	ldr	x1, [x8], #24
  409e3c:	mov	x20, x0
  409e40:	mov	x29, sp
  409e44:	cmp	x1, x8
  409e48:	b.ne	409e60 <ferror@plt+0x7e60>  // b.any
  409e4c:	ldr	x2, [x19, #8]
  409e50:	add	x21, x20, #0x18
  409e54:	mov	x0, x21
  409e58:	bl	401b00 <memcpy@plt>
  409e5c:	mov	x1, x21
  409e60:	str	x1, [x20]
  409e64:	ldr	x8, [x19, #8]
  409e68:	str	x8, [x20, #8]
  409e6c:	ldrb	w8, [x19, #16]
  409e70:	strb	w8, [x20, #16]
  409e74:	cbz	w8, 409e80 <ferror@plt+0x7e80>
  409e78:	ldr	w8, [x19, #20]
  409e7c:	str	w8, [x20, #20]
  409e80:	ldp	x20, x19, [sp, #32]
  409e84:	ldr	x21, [sp, #16]
  409e88:	ldp	x29, x30, [sp], #48
  409e8c:	ret
  409e90:	lsr	w8, w0, #3
  409e94:	adrp	x9, 40c000 <ferror@plt+0xa000>
  409e98:	and	x8, x8, #0x1c
  409e9c:	add	x9, x9, #0x7d8
  409ea0:	ldr	w8, [x9, x8]
  409ea4:	lsr	w8, w8, w0
  409ea8:	and	w0, w8, #0x1
  409eac:	ret
  409eb0:	sub	sp, sp, #0x60
  409eb4:	stp	x29, x30, [sp, #64]
  409eb8:	str	x19, [sp, #80]
  409ebc:	add	x29, sp, #0x40
  409ec0:	mov	x19, x0
  409ec4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  409ec8:	cmp	x0, #0x2
  409ecc:	b.cc	409f40 <ferror@plt+0x7f40>  // b.lo, b.ul, b.last
  409ed0:	mov	x0, sp
  409ed4:	str	x19, [sp, #16]
  409ed8:	strb	wzr, [sp]
  409edc:	stur	xzr, [sp, #4]
  409ee0:	strb	wzr, [sp, #12]
  409ee4:	bl	406b7c <ferror@plt+0x4b7c>
  409ee8:	ldrb	w8, [sp, #32]
  409eec:	cbz	w8, 409efc <ferror@plt+0x7efc>
  409ef0:	ldr	w8, [sp, #36]
  409ef4:	mov	x19, xzr
  409ef8:	cbz	w8, 409f2c <ferror@plt+0x7f2c>
  409efc:	mov	x19, xzr
  409f00:	ldp	x9, x8, [sp, #16]
  409f04:	mov	x0, sp
  409f08:	add	x19, x19, #0x1
  409f0c:	strb	wzr, [sp, #12]
  409f10:	add	x8, x9, x8
  409f14:	str	x8, [sp, #16]
  409f18:	bl	406b7c <ferror@plt+0x4b7c>
  409f1c:	ldrb	w9, [sp, #32]
  409f20:	ldr	w8, [sp, #36]
  409f24:	cbz	w9, 409f00 <ferror@plt+0x7f00>
  409f28:	cbnz	w8, 409f00 <ferror@plt+0x7f00>
  409f2c:	mov	x0, x19
  409f30:	ldr	x19, [sp, #80]
  409f34:	ldp	x29, x30, [sp, #64]
  409f38:	add	sp, sp, #0x60
  409f3c:	ret
  409f40:	mov	x0, x19
  409f44:	ldr	x19, [sp, #80]
  409f48:	ldp	x29, x30, [sp, #64]
  409f4c:	add	sp, sp, #0x60
  409f50:	b	401b30 <strlen@plt>
  409f54:	mov	w2, #0x3                   	// #3
  409f58:	mov	w1, wzr
  409f5c:	b	409808 <ferror@plt+0x7808>
  409f60:	stp	x29, x30, [sp, #-64]!
  409f64:	mov	x29, sp
  409f68:	stp	x19, x20, [sp, #16]
  409f6c:	adrp	x20, 41c000 <ferror@plt+0x1a000>
  409f70:	add	x20, x20, #0xdf0
  409f74:	stp	x21, x22, [sp, #32]
  409f78:	adrp	x21, 41c000 <ferror@plt+0x1a000>
  409f7c:	add	x21, x21, #0xde8
  409f80:	sub	x20, x20, x21
  409f84:	mov	w22, w0
  409f88:	stp	x23, x24, [sp, #48]
  409f8c:	mov	x23, x1
  409f90:	mov	x24, x2
  409f94:	bl	401ab8 <mbrtowc@plt-0x38>
  409f98:	cmp	xzr, x20, asr #3
  409f9c:	b.eq	409fc8 <ferror@plt+0x7fc8>  // b.none
  409fa0:	asr	x20, x20, #3
  409fa4:	mov	x19, #0x0                   	// #0
  409fa8:	ldr	x3, [x21, x19, lsl #3]
  409fac:	mov	x2, x24
  409fb0:	add	x19, x19, #0x1
  409fb4:	mov	x1, x23
  409fb8:	mov	w0, w22
  409fbc:	blr	x3
  409fc0:	cmp	x20, x19
  409fc4:	b.ne	409fa8 <ferror@plt+0x7fa8>  // b.any
  409fc8:	ldp	x19, x20, [sp, #16]
  409fcc:	ldp	x21, x22, [sp, #32]
  409fd0:	ldp	x23, x24, [sp, #48]
  409fd4:	ldp	x29, x30, [sp], #64
  409fd8:	ret
  409fdc:	nop
  409fe0:	ret
  409fe4:	nop
  409fe8:	adrp	x2, 41d000 <ferror@plt+0x1b000>
  409fec:	mov	x1, #0x0                   	// #0
  409ff0:	ldr	x2, [x2, #664]
  409ff4:	b	401bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409ff8 <.fini>:
  409ff8:	stp	x29, x30, [sp, #-16]!
  409ffc:	mov	x29, sp
  40a000:	ldp	x29, x30, [sp], #16
  40a004:	ret
