[INF:CM0023] Creating log file ../../build/regression/UnitTest/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: top.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<605> s<604> l<3:1> el<1:3>
n<> u<2> t<Module_keyword> p<4> s<3> l<3:1> el<3:7>
n<tb_operators> u<3> t<StringConst> p<4> l<3:8> el<3:20>
n<> u<4> t<Module_ansi_header> p<444> c<2> s<25> l<3:1> el<3:22>
n<> u<5> t<NetType_Wire> p<20> s<16> l<5:1> el<5:5>
n<31> u<6> t<IntConst> p<7> l<5:7> el<5:9>
n<> u<7> t<Primary_literal> p<8> c<6> l<5:7> el<5:9>
n<> u<8> t<Constant_primary> p<9> c<7> l<5:7> el<5:9>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<5:7> el<5:9>
n<0> u<10> t<IntConst> p<11> l<5:10> el<5:11>
n<> u<11> t<Primary_literal> p<12> c<10> l<5:10> el<5:11>
n<> u<12> t<Constant_primary> p<13> c<11> l<5:10> el<5:11>
n<> u<13> t<Constant_expression> p<14> c<12> l<5:10> el<5:11>
n<> u<14> t<Constant_range> p<15> c<9> l<5:7> el<5:11>
n<> u<15> t<Packed_dimension> p<16> c<14> l<5:6> el<5:12>
n<> u<16> t<Data_type_or_implicit> p<20> c<15> s<19> l<5:6> el<5:12>
n<shifter> u<17> t<StringConst> p<18> l<5:13> el<5:20>
n<> u<18> t<Net_decl_assignment> p<19> c<17> l<5:13> el<5:20>
n<> u<19> t<List_of_net_decl_assignments> p<20> c<18> l<5:13> el<5:20>
n<> u<20> t<Net_declaration> p<21> c<5> l<5:1> el<5:21>
n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<5:1> el<5:21>
n<> u<22> t<Module_or_generate_item_declaration> p<23> c<21> l<5:1> el<5:21>
n<> u<23> t<Module_common_item> p<24> c<22> l<5:1> el<5:21>
n<> u<24> t<Module_or_generate_item> p<25> c<23> l<5:1> el<5:21>
n<> u<25> t<Non_port_module_item> p<444> c<24> s<46> l<5:1> el<5:21>
n<> u<26> t<NetType_Wire> p<41> s<37> l<6:1> el<6:5>
n<31> u<27> t<IntConst> p<28> l<6:7> el<6:9>
n<> u<28> t<Primary_literal> p<29> c<27> l<6:7> el<6:9>
n<> u<29> t<Constant_primary> p<30> c<28> l<6:7> el<6:9>
n<> u<30> t<Constant_expression> p<35> c<29> s<34> l<6:7> el<6:9>
n<0> u<31> t<IntConst> p<32> l<6:10> el<6:11>
n<> u<32> t<Primary_literal> p<33> c<31> l<6:10> el<6:11>
n<> u<33> t<Constant_primary> p<34> c<32> l<6:10> el<6:11>
n<> u<34> t<Constant_expression> p<35> c<33> l<6:10> el<6:11>
n<> u<35> t<Constant_range> p<36> c<30> l<6:7> el<6:11>
n<> u<36> t<Packed_dimension> p<37> c<35> l<6:6> el<6:12>
n<> u<37> t<Data_type_or_implicit> p<41> c<36> s<40> l<6:6> el<6:12>
n<result> u<38> t<StringConst> p<39> l<6:13> el<6:19>
n<> u<39> t<Net_decl_assignment> p<40> c<38> l<6:13> el<6:19>
n<> u<40> t<List_of_net_decl_assignments> p<41> c<39> l<6:13> el<6:19>
n<> u<41> t<Net_declaration> p<42> c<26> l<6:1> el<6:20>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<6:1> el<6:20>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<6:1> el<6:20>
n<> u<44> t<Module_common_item> p<45> c<43> l<6:1> el<6:20>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<6:1> el<6:20>
n<> u<46> t<Non_port_module_item> p<444> c<45> s<443> l<6:1> el<6:20>
n<> u<47> t<Dollar_keyword> p<59> s<48> l<10:5> el<10:6>
n<monitor> u<48> t<StringConst> p<59> s<58> l<10:6> el<10:13>
n<shifter> u<49> t<StringConst> p<50> l<10:14> el<10:21>
n<> u<50> t<Primary_literal> p<51> c<49> l<10:14> el<10:21>
n<> u<51> t<Primary> p<52> c<50> l<10:14> el<10:21>
n<> u<52> t<Expression> p<58> c<51> s<57> l<10:14> el<10:21>
n<result> u<53> t<StringConst> p<54> l<10:22> el<10:28>
n<> u<54> t<Primary_literal> p<55> c<53> l<10:22> el<10:28>
n<> u<55> t<Primary> p<56> c<54> l<10:22> el<10:28>
n<> u<56> t<Expression> p<57> c<55> l<10:22> el<10:28>
n<> u<57> t<Argument> p<58> c<56> l<10:22> el<10:28>
n<> u<58> t<List_of_arguments> p<59> c<52> l<10:14> el<10:28>
n<> u<59> t<Subroutine_call> p<60> c<47> l<10:5> el<10:29>
n<> u<60> t<Subroutine_call_statement> p<61> c<59> l<10:5> el<10:30>
n<> u<61> t<Statement_item> p<62> c<60> l<10:5> el<10:30>
n<> u<62> t<Statement> p<63> c<61> l<10:5> el<10:30>
n<> u<63> t<Statement_or_null> p<436> c<62> s<78> l<10:5> el<10:30>
n<shifter> u<64> t<StringConst> p<65> l<11:5> el<11:12>
n<> u<65> t<Ps_or_hierarchical_identifier> p<68> c<64> s<67> l<11:5> el<11:12>
n<> u<66> t<Bit_select> p<67> l<11:13> el<11:13>
n<> u<67> t<Select> p<68> c<66> l<11:13> el<11:13>
n<> u<68> t<Variable_lvalue> p<74> c<65> s<69> l<11:5> el<11:12>
n<> u<69> t<AssignOp_Assign> p<74> s<73> l<11:13> el<11:14>
n<32'b1> u<70> t<IntConst> p<71> l<11:15> el<11:20>
n<> u<71> t<Primary_literal> p<72> c<70> l<11:15> el<11:20>
n<> u<72> t<Primary> p<73> c<71> l<11:15> el<11:20>
n<> u<73> t<Expression> p<74> c<72> l<11:15> el<11:20>
n<> u<74> t<Operator_assignment> p<75> c<68> l<11:5> el<11:20>
n<> u<75> t<Blocking_assignment> p<76> c<74> l<11:5> el<11:20>
n<> u<76> t<Statement_item> p<77> c<75> l<11:5> el<11:21>
n<> u<77> t<Statement> p<78> c<76> l<11:5> el<11:21>
n<> u<78> t<Statement_or_null> p<436> c<77> s<99> l<11:5> el<11:21>
n<result> u<79> t<StringConst> p<80> l<13:5> el<13:11>
n<> u<80> t<Ps_or_hierarchical_identifier> p<83> c<79> s<82> l<13:5> el<13:11>
n<> u<81> t<Bit_select> p<82> l<13:12> el<13:12>
n<> u<82> t<Select> p<83> c<81> l<13:12> el<13:12>
n<> u<83> t<Variable_lvalue> p<95> c<80> s<84> l<13:5> el<13:11>
n<> u<84> t<AssignOp_Assign> p<95> s<94> l<13:12> el<13:13>
n<shifter> u<85> t<StringConst> p<86> l<13:14> el<13:21>
n<> u<86> t<Primary_literal> p<87> c<85> l<13:14> el<13:21>
n<> u<87> t<Primary> p<88> c<86> l<13:14> el<13:21>
n<> u<88> t<Expression> p<94> c<87> s<93> l<13:14> el<13:21>
n<4> u<89> t<IntConst> p<90> l<13:25> el<13:26>
n<> u<90> t<Primary_literal> p<91> c<89> l<13:25> el<13:26>
n<> u<91> t<Primary> p<92> c<90> l<13:25> el<13:26>
n<> u<92> t<Expression> p<94> c<91> l<13:25> el<13:26>
n<> u<93> t<BinOp_ShiftLeft> p<94> s<92> l<13:22> el<13:24>
n<> u<94> t<Expression> p<95> c<88> l<13:14> el<13:26>
n<> u<95> t<Operator_assignment> p<96> c<83> l<13:5> el<13:26>
n<> u<96> t<Blocking_assignment> p<97> c<95> l<13:5> el<13:26>
n<> u<97> t<Statement_item> p<98> c<96> l<13:5> el<13:27>
n<> u<98> t<Statement> p<99> c<97> l<13:5> el<13:27>
n<> u<99> t<Statement_or_null> p<436> c<98> s<120> l<13:5> el<13:27>
n<result> u<100> t<StringConst> p<101> l<14:5> el<14:11>
n<> u<101> t<Ps_or_hierarchical_identifier> p<104> c<100> s<103> l<14:5> el<14:11>
n<> u<102> t<Bit_select> p<103> l<14:12> el<14:12>
n<> u<103> t<Select> p<104> c<102> l<14:12> el<14:12>
n<> u<104> t<Variable_lvalue> p<116> c<101> s<105> l<14:5> el<14:11>
n<> u<105> t<AssignOp_Assign> p<116> s<115> l<14:12> el<14:13>
n<shifter> u<106> t<StringConst> p<107> l<14:14> el<14:21>
n<> u<107> t<Primary_literal> p<108> c<106> l<14:14> el<14:21>
n<> u<108> t<Primary> p<109> c<107> l<14:14> el<14:21>
n<> u<109> t<Expression> p<115> c<108> s<114> l<14:14> el<14:21>
n<4> u<110> t<IntConst> p<111> l<14:25> el<14:26>
n<> u<111> t<Primary_literal> p<112> c<110> l<14:25> el<14:26>
n<> u<112> t<Primary> p<113> c<111> l<14:25> el<14:26>
n<> u<113> t<Expression> p<115> c<112> l<14:25> el<14:26>
n<> u<114> t<BinOp_ShiftRight> p<115> s<113> l<14:22> el<14:24>
n<> u<115> t<Expression> p<116> c<109> l<14:14> el<14:26>
n<> u<116> t<Operator_assignment> p<117> c<104> l<14:5> el<14:26>
n<> u<117> t<Blocking_assignment> p<118> c<116> l<14:5> el<14:26>
n<> u<118> t<Statement_item> p<119> c<117> l<14:5> el<14:27>
n<> u<119> t<Statement> p<120> c<118> l<14:5> el<14:27>
n<> u<120> t<Statement_or_null> p<436> c<119> s<141> l<14:5> el<14:27>
n<result> u<121> t<StringConst> p<122> l<15:5> el<15:11>
n<> u<122> t<Ps_or_hierarchical_identifier> p<125> c<121> s<124> l<15:5> el<15:11>
n<> u<123> t<Bit_select> p<124> l<15:12> el<15:12>
n<> u<124> t<Select> p<125> c<123> l<15:12> el<15:12>
n<> u<125> t<Variable_lvalue> p<137> c<122> s<126> l<15:5> el<15:11>
n<> u<126> t<AssignOp_Assign> p<137> s<136> l<15:12> el<15:13>
n<shifter> u<127> t<StringConst> p<128> l<15:14> el<15:21>
n<> u<128> t<Primary_literal> p<129> c<127> l<15:14> el<15:21>
n<> u<129> t<Primary> p<130> c<128> l<15:14> el<15:21>
n<> u<130> t<Expression> p<136> c<129> s<135> l<15:14> el<15:21>
n<4> u<131> t<IntConst> p<132> l<15:25> el<15:26>
n<> u<132> t<Primary_literal> p<133> c<131> l<15:25> el<15:26>
n<> u<133> t<Primary> p<134> c<132> l<15:25> el<15:26>
n<> u<134> t<Expression> p<136> c<133> l<15:25> el<15:26>
n<> u<135> t<BinOp_ShiftLeft> p<136> s<134> l<15:22> el<15:24>
n<> u<136> t<Expression> p<137> c<130> l<15:14> el<15:26>
n<> u<137> t<Operator_assignment> p<138> c<125> l<15:5> el<15:26>
n<> u<138> t<Blocking_assignment> p<139> c<137> l<15:5> el<15:26>
n<> u<139> t<Statement_item> p<140> c<138> l<15:5> el<15:27>
n<> u<140> t<Statement> p<141> c<139> l<15:5> el<15:27>
n<> u<141> t<Statement_or_null> p<436> c<140> s<169> l<15:5> el<15:27>
n<result> u<142> t<StringConst> p<143> l<16:5> el<16:11>
n<> u<143> t<Ps_or_hierarchical_identifier> p<146> c<142> s<145> l<16:5> el<16:11>
n<> u<144> t<Bit_select> p<145> l<16:12> el<16:12>
n<> u<145> t<Select> p<146> c<144> l<16:12> el<16:12>
n<> u<146> t<Variable_lvalue> p<165> c<143> s<147> l<16:5> el<16:11>
n<> u<147> t<AssignOp_Assign> p<165> s<164> l<16:12> el<16:13>
n<> u<148> t<Number_1Tickb1> p<149> l<16:15> el<16:19>
n<> u<149> t<Primary_literal> p<150> c<148> l<16:15> el<16:19>
n<> u<150> t<Primary> p<151> c<149> l<16:15> el<16:19>
n<> u<151> t<Expression> p<156> c<150> s<155> l<16:15> el<16:19>
n<31'b0> u<152> t<IntConst> p<153> l<16:20> el<16:25>
n<> u<153> t<Primary_literal> p<154> c<152> l<16:20> el<16:25>
n<> u<154> t<Primary> p<155> c<153> l<16:20> el<16:25>
n<> u<155> t<Expression> p<156> c<154> l<16:20> el<16:25>
n<> u<156> t<Concatenation> p<157> c<151> l<16:14> el<16:26>
n<> u<157> t<Primary> p<158> c<156> l<16:14> el<16:26>
n<> u<158> t<Expression> p<164> c<157> s<163> l<16:14> el<16:26>
n<31> u<159> t<IntConst> p<160> l<16:31> el<16:33>
n<> u<160> t<Primary_literal> p<161> c<159> l<16:31> el<16:33>
n<> u<161> t<Primary> p<162> c<160> l<16:31> el<16:33>
n<> u<162> t<Expression> p<164> c<161> l<16:31> el<16:33>
n<> u<163> t<BinOp_ArithShiftRight> p<164> s<162> l<16:27> el<16:30>
n<> u<164> t<Expression> p<165> c<158> l<16:14> el<16:33>
n<> u<165> t<Operator_assignment> p<166> c<146> l<16:5> el<16:33>
n<> u<166> t<Blocking_assignment> p<167> c<165> l<16:5> el<16:33>
n<> u<167> t<Statement_item> p<168> c<166> l<16:5> el<16:34>
n<> u<168> t<Statement> p<169> c<167> l<16:5> el<16:34>
n<> u<169> t<Statement_or_null> p<436> c<168> s<197> l<16:5> el<16:34>
n<result> u<170> t<StringConst> p<171> l<17:5> el<17:11>
n<> u<171> t<Ps_or_hierarchical_identifier> p<174> c<170> s<173> l<17:5> el<17:11>
n<> u<172> t<Bit_select> p<173> l<17:12> el<17:12>
n<> u<173> t<Select> p<174> c<172> l<17:12> el<17:12>
n<> u<174> t<Variable_lvalue> p<193> c<171> s<175> l<17:5> el<17:11>
n<> u<175> t<AssignOp_Assign> p<193> s<192> l<17:12> el<17:13>
n<> u<176> t<Number_1Tickb0> p<177> l<17:15> el<17:19>
n<> u<177> t<Primary_literal> p<178> c<176> l<17:15> el<17:19>
n<> u<178> t<Primary> p<179> c<177> l<17:15> el<17:19>
n<> u<179> t<Expression> p<184> c<178> s<183> l<17:15> el<17:19>
n<31'b1> u<180> t<IntConst> p<181> l<17:20> el<17:25>
n<> u<181> t<Primary_literal> p<182> c<180> l<17:20> el<17:25>
n<> u<182> t<Primary> p<183> c<181> l<17:20> el<17:25>
n<> u<183> t<Expression> p<184> c<182> l<17:20> el<17:25>
n<> u<184> t<Concatenation> p<185> c<179> l<17:14> el<17:26>
n<> u<185> t<Primary> p<186> c<184> l<17:14> el<17:26>
n<> u<186> t<Expression> p<192> c<185> s<191> l<17:14> el<17:26>
n<31> u<187> t<IntConst> p<188> l<17:31> el<17:33>
n<> u<188> t<Primary_literal> p<189> c<187> l<17:31> el<17:33>
n<> u<189> t<Primary> p<190> c<188> l<17:31> el<17:33>
n<> u<190> t<Expression> p<192> c<189> l<17:31> el<17:33>
n<> u<191> t<BinOp_ArithShiftLeft> p<192> s<190> l<17:27> el<17:30>
n<> u<192> t<Expression> p<193> c<186> l<17:14> el<17:33>
n<> u<193> t<Operator_assignment> p<194> c<174> l<17:5> el<17:33>
n<> u<194> t<Blocking_assignment> p<195> c<193> l<17:5> el<17:33>
n<> u<195> t<Statement_item> p<196> c<194> l<17:5> el<17:34>
n<> u<196> t<Statement> p<197> c<195> l<17:5> el<17:34>
n<> u<197> t<Statement_or_null> p<436> c<196> s<218> l<17:5> el<17:34>
n<result> u<198> t<StringConst> p<199> l<19:5> el<19:11>
n<> u<199> t<Ps_or_hierarchical_identifier> p<202> c<198> s<201> l<19:5> el<19:11>
n<> u<200> t<Bit_select> p<201> l<19:12> el<19:12>
n<> u<201> t<Select> p<202> c<200> l<19:12> el<19:12>
n<> u<202> t<Variable_lvalue> p<214> c<199> s<203> l<19:5> el<19:11>
n<> u<203> t<AssignOp_Assign> p<214> s<213> l<19:12> el<19:13>
n<shifter> u<204> t<StringConst> p<205> l<19:14> el<19:21>
n<> u<205> t<Primary_literal> p<206> c<204> l<19:14> el<19:21>
n<> u<206> t<Primary> p<207> c<205> l<19:14> el<19:21>
n<> u<207> t<Expression> p<213> c<206> s<212> l<19:14> el<19:21>
n<2> u<208> t<IntConst> p<209> l<19:25> el<19:26>
n<> u<209> t<Primary_literal> p<210> c<208> l<19:25> el<19:26>
n<> u<210> t<Primary> p<211> c<209> l<19:25> el<19:26>
n<> u<211> t<Expression> p<213> c<210> l<19:25> el<19:26>
n<> u<212> t<BinOp_MultMult> p<213> s<211> l<19:22> el<19:24>
n<> u<213> t<Expression> p<214> c<207> l<19:14> el<19:26>
n<> u<214> t<Operator_assignment> p<215> c<202> l<19:5> el<19:26>
n<> u<215> t<Blocking_assignment> p<216> c<214> l<19:5> el<19:26>
n<> u<216> t<Statement_item> p<217> c<215> l<19:5> el<19:27>
n<> u<217> t<Statement> p<218> c<216> l<19:5> el<19:27>
n<> u<218> t<Statement_or_null> p<436> c<217> s<239> l<19:5> el<19:27>
n<result> u<219> t<StringConst> p<220> l<20:5> el<20:11>
n<> u<220> t<Ps_or_hierarchical_identifier> p<223> c<219> s<222> l<20:5> el<20:11>
n<> u<221> t<Bit_select> p<222> l<20:12> el<20:12>
n<> u<222> t<Select> p<223> c<221> l<20:12> el<20:12>
n<> u<223> t<Variable_lvalue> p<235> c<220> s<224> l<20:5> el<20:11>
n<> u<224> t<AssignOp_Assign> p<235> s<234> l<20:12> el<20:13>
n<result> u<225> t<StringConst> p<226> l<20:14> el<20:20>
n<> u<226> t<Primary_literal> p<227> c<225> l<20:14> el<20:20>
n<> u<227> t<Primary> p<228> c<226> l<20:14> el<20:20>
n<> u<228> t<Expression> p<234> c<227> s<233> l<20:14> el<20:20>
n<4> u<229> t<IntConst> p<230> l<20:23> el<20:24>
n<> u<230> t<Primary_literal> p<231> c<229> l<20:23> el<20:24>
n<> u<231> t<Primary> p<232> c<230> l<20:23> el<20:24>
n<> u<232> t<Expression> p<234> c<231> l<20:23> el<20:24>
n<> u<233> t<BinOp_Percent> p<234> s<232> l<20:21> el<20:22>
n<> u<234> t<Expression> p<235> c<228> l<20:14> el<20:24>
n<> u<235> t<Operator_assignment> p<236> c<223> l<20:5> el<20:24>
n<> u<236> t<Blocking_assignment> p<237> c<235> l<20:5> el<20:24>
n<> u<237> t<Statement_item> p<238> c<236> l<20:5> el<20:25>
n<> u<238> t<Statement> p<239> c<237> l<20:5> el<20:25>
n<> u<239> t<Statement_or_null> p<436> c<238> s<371> l<20:5> el<20:25>
n<shifter> u<240> t<StringConst> p<241> l<22:8> el<22:15>
n<> u<241> t<Primary_literal> p<242> c<240> l<22:8> el<22:15>
n<> u<242> t<Primary> p<243> c<241> l<22:8> el<22:15>
n<> u<243> t<Expression> p<249> c<242> s<248> l<22:8> el<22:15>
n<result> u<244> t<StringConst> p<245> l<22:19> el<22:25>
n<> u<245> t<Primary_literal> p<246> c<244> l<22:19> el<22:25>
n<> u<246> t<Primary> p<247> c<245> l<22:19> el<22:25>
n<> u<247> t<Expression> p<249> c<246> l<22:19> el<22:25>
n<> u<248> t<BinOp_GreatEqual> p<249> s<247> l<22:16> el<22:18>
n<> u<249> t<Expression> p<250> c<243> l<22:8> el<22:25>
n<> u<250> t<Expression_or_cond_pattern> p<251> c<249> l<22:8> el<22:25>
n<> u<251> t<Cond_predicate> p<368> c<250> s<268> l<22:8> el<22:25>
n<> u<252> t<Dollar_keyword> p<259> s<253> l<23:9> el<23:10>
n<display> u<253> t<StringConst> p<259> s<258> l<23:10> el<23:17>
n<"GTE TEST 1"> u<254> t<StringLiteral> p<255> l<23:18> el<23:30>
n<> u<255> t<Primary_literal> p<256> c<254> l<23:18> el<23:30>
n<> u<256> t<Primary> p<257> c<255> l<23:18> el<23:30>
n<> u<257> t<Expression> p<258> c<256> l<23:18> el<23:30>
n<> u<258> t<List_of_arguments> p<259> c<257> l<23:18> el<23:30>
n<> u<259> t<Subroutine_call> p<260> c<252> l<23:9> el<23:31>
n<> u<260> t<Subroutine_call_statement> p<261> c<259> l<23:9> el<23:32>
n<> u<261> t<Statement_item> p<262> c<260> l<23:9> el<23:32>
n<> u<262> t<Statement> p<263> c<261> l<23:9> el<23:32>
n<> u<263> t<Statement_or_null> p<265> c<262> s<264> l<23:9> el<23:32>
n<> u<264> t<End> p<265> l<24:5> el<24:8>
n<> u<265> t<Seq_block> p<266> c<263> l<22:27> el<24:8>
n<> u<266> t<Statement_item> p<267> c<265> l<22:27> el<24:8>
n<> u<267> t<Statement> p<268> c<266> l<22:27> el<24:8>
n<> u<268> t<Statement_or_null> p<368> c<267> s<367> l<22:27> el<24:8>
n<shifter> u<269> t<StringConst> p<270> l<24:17> el<24:24>
n<> u<270> t<Primary_literal> p<271> c<269> l<24:17> el<24:24>
n<> u<271> t<Primary> p<272> c<270> l<24:17> el<24:24>
n<> u<272> t<Expression> p<278> c<271> s<277> l<24:17> el<24:24>
n<result> u<273> t<StringConst> p<274> l<24:28> el<24:34>
n<> u<274> t<Primary_literal> p<275> c<273> l<24:28> el<24:34>
n<> u<275> t<Primary> p<276> c<274> l<24:28> el<24:34>
n<> u<276> t<Expression> p<278> c<275> l<24:28> el<24:34>
n<> u<277> t<BinOp_Not> p<278> s<276> l<24:25> el<24:27>
n<> u<278> t<Expression> p<279> c<272> l<24:17> el<24:34>
n<> u<279> t<Expression_or_cond_pattern> p<280> c<278> l<24:17> el<24:34>
n<> u<280> t<Cond_predicate> p<364> c<279> s<297> l<24:17> el<24:34>
n<> u<281> t<Dollar_keyword> p<288> s<282> l<25:9> el<25:10>
n<display> u<282> t<StringConst> p<288> s<287> l<25:10> el<25:17>
n<"GTE TEST 2"> u<283> t<StringLiteral> p<284> l<25:18> el<25:30>
n<> u<284> t<Primary_literal> p<285> c<283> l<25:18> el<25:30>
n<> u<285> t<Primary> p<286> c<284> l<25:18> el<25:30>
n<> u<286> t<Expression> p<287> c<285> l<25:18> el<25:30>
n<> u<287> t<List_of_arguments> p<288> c<286> l<25:18> el<25:30>
n<> u<288> t<Subroutine_call> p<289> c<281> l<25:9> el<25:31>
n<> u<289> t<Subroutine_call_statement> p<290> c<288> l<25:9> el<25:32>
n<> u<290> t<Statement_item> p<291> c<289> l<25:9> el<25:32>
n<> u<291> t<Statement> p<292> c<290> l<25:9> el<25:32>
n<> u<292> t<Statement_or_null> p<294> c<291> s<293> l<25:9> el<25:32>
n<> u<293> t<End> p<294> l<26:5> el<26:8>
n<> u<294> t<Seq_block> p<295> c<292> l<24:36> el<26:8>
n<> u<295> t<Statement_item> p<296> c<294> l<24:36> el<26:8>
n<> u<296> t<Statement> p<297> c<295> l<24:36> el<26:8>
n<> u<297> t<Statement_or_null> p<364> c<296> s<363> l<24:36> el<26:8>
n<shifter> u<298> t<StringConst> p<299> l<26:17> el<26:24>
n<> u<299> t<Primary_literal> p<300> c<298> l<26:17> el<26:24>
n<> u<300> t<Primary> p<301> c<299> l<26:17> el<26:24>
n<> u<301> t<Expression> p<307> c<300> s<306> l<26:17> el<26:24>
n<result> u<302> t<StringConst> p<303> l<26:29> el<26:35>
n<> u<303> t<Primary_literal> p<304> c<302> l<26:29> el<26:35>
n<> u<304> t<Primary> p<305> c<303> l<26:29> el<26:35>
n<> u<305> t<Expression> p<307> c<304> l<26:29> el<26:35>
n<> u<306> t<BinOp_FourStateLogicEqual> p<307> s<305> l<26:25> el<26:28>
n<> u<307> t<Expression> p<308> c<301> l<26:17> el<26:35>
n<> u<308> t<Expression_or_cond_pattern> p<309> c<307> l<26:17> el<26:35>
n<> u<309> t<Cond_predicate> p<360> c<308> s<326> l<26:17> el<26:35>
n<> u<310> t<Dollar_keyword> p<317> s<311> l<27:9> el<27:10>
n<display> u<311> t<StringConst> p<317> s<316> l<27:10> el<27:17>
n<"GTE TEST 3"> u<312> t<StringLiteral> p<313> l<27:18> el<27:30>
n<> u<313> t<Primary_literal> p<314> c<312> l<27:18> el<27:30>
n<> u<314> t<Primary> p<315> c<313> l<27:18> el<27:30>
n<> u<315> t<Expression> p<316> c<314> l<27:18> el<27:30>
n<> u<316> t<List_of_arguments> p<317> c<315> l<27:18> el<27:30>
n<> u<317> t<Subroutine_call> p<318> c<310> l<27:9> el<27:31>
n<> u<318> t<Subroutine_call_statement> p<319> c<317> l<27:9> el<27:32>
n<> u<319> t<Statement_item> p<320> c<318> l<27:9> el<27:32>
n<> u<320> t<Statement> p<321> c<319> l<27:9> el<27:32>
n<> u<321> t<Statement_or_null> p<323> c<320> s<322> l<27:9> el<27:32>
n<> u<322> t<End> p<323> l<28:5> el<28:8>
n<> u<323> t<Seq_block> p<324> c<321> l<26:37> el<28:8>
n<> u<324> t<Statement_item> p<325> c<323> l<26:37> el<28:8>
n<> u<325> t<Statement> p<326> c<324> l<26:37> el<28:8>
n<> u<326> t<Statement_or_null> p<360> c<325> s<359> l<26:37> el<28:8>
n<shifter> u<327> t<StringConst> p<328> l<28:17> el<28:24>
n<> u<328> t<Primary_literal> p<329> c<327> l<28:17> el<28:24>
n<> u<329> t<Primary> p<330> c<328> l<28:17> el<28:24>
n<> u<330> t<Expression> p<336> c<329> s<335> l<28:17> el<28:24>
n<result> u<331> t<StringConst> p<332> l<28:29> el<28:35>
n<> u<332> t<Primary_literal> p<333> c<331> l<28:29> el<28:35>
n<> u<333> t<Primary> p<334> c<332> l<28:29> el<28:35>
n<> u<334> t<Expression> p<336> c<333> l<28:29> el<28:35>
n<> u<335> t<BinOp_FourStateLogicNotEqual> p<336> s<334> l<28:25> el<28:28>
n<> u<336> t<Expression> p<337> c<330> l<28:17> el<28:35>
n<> u<337> t<Expression_or_cond_pattern> p<338> c<336> l<28:17> el<28:35>
n<> u<338> t<Cond_predicate> p<356> c<337> s<355> l<28:17> el<28:35>
n<> u<339> t<Dollar_keyword> p<346> s<340> l<29:9> el<29:10>
n<display> u<340> t<StringConst> p<346> s<345> l<29:10> el<29:17>
n<"GTE TEST 3"> u<341> t<StringLiteral> p<342> l<29:18> el<29:30>
n<> u<342> t<Primary_literal> p<343> c<341> l<29:18> el<29:30>
n<> u<343> t<Primary> p<344> c<342> l<29:18> el<29:30>
n<> u<344> t<Expression> p<345> c<343> l<29:18> el<29:30>
n<> u<345> t<List_of_arguments> p<346> c<344> l<29:18> el<29:30>
n<> u<346> t<Subroutine_call> p<347> c<339> l<29:9> el<29:31>
n<> u<347> t<Subroutine_call_statement> p<348> c<346> l<29:9> el<29:32>
n<> u<348> t<Statement_item> p<349> c<347> l<29:9> el<29:32>
n<> u<349> t<Statement> p<350> c<348> l<29:9> el<29:32>
n<> u<350> t<Statement_or_null> p<352> c<349> s<351> l<29:9> el<29:32>
n<> u<351> t<End> p<352> l<30:5> el<30:8>
n<> u<352> t<Seq_block> p<353> c<350> l<28:37> el<30:8>
n<> u<353> t<Statement_item> p<354> c<352> l<28:37> el<30:8>
n<> u<354> t<Statement> p<355> c<353> l<28:37> el<30:8>
n<> u<355> t<Statement_or_null> p<356> c<354> l<28:37> el<30:8>
n<> u<356> t<Conditional_statement> p<357> c<338> l<28:14> el<30:8>
n<> u<357> t<Statement_item> p<358> c<356> l<28:14> el<30:8>
n<> u<358> t<Statement> p<359> c<357> l<28:14> el<30:8>
n<> u<359> t<Statement_or_null> p<360> c<358> l<28:14> el<30:8>
n<> u<360> t<Conditional_statement> p<361> c<309> l<26:14> el<30:8>
n<> u<361> t<Statement_item> p<362> c<360> l<26:14> el<30:8>
n<> u<362> t<Statement> p<363> c<361> l<26:14> el<30:8>
n<> u<363> t<Statement_or_null> p<364> c<362> l<26:14> el<30:8>
n<> u<364> t<Conditional_statement> p<365> c<280> l<24:14> el<30:8>
n<> u<365> t<Statement_item> p<366> c<364> l<24:14> el<30:8>
n<> u<366> t<Statement> p<367> c<365> l<24:14> el<30:8>
n<> u<367> t<Statement_or_null> p<368> c<366> l<24:14> el<30:8>
n<> u<368> t<Conditional_statement> p<369> c<251> l<22:5> el<30:8>
n<> u<369> t<Statement_item> p<370> c<368> l<22:5> el<30:8>
n<> u<370> t<Statement> p<371> c<369> l<22:5> el<30:8>
n<> u<371> t<Statement_or_null> p<436> c<370> s<392> l<22:5> el<30:8>
n<result> u<372> t<StringConst> p<373> l<32:5> el<32:11>
n<> u<373> t<Ps_or_hierarchical_identifier> p<376> c<372> s<375> l<32:5> el<32:11>
n<> u<374> t<Bit_select> p<375> l<32:13> el<32:13>
n<> u<375> t<Select> p<376> c<374> l<32:13> el<32:13>
n<> u<376> t<Variable_lvalue> p<388> c<373> s<377> l<32:5> el<32:11>
n<> u<377> t<AssignOp_Assign> p<388> s<387> l<32:13> el<32:14>
n<shifter> u<378> t<StringConst> p<379> l<32:15> el<32:22>
n<> u<379> t<Primary_literal> p<380> c<378> l<32:15> el<32:22>
n<> u<380> t<Primary> p<381> c<379> l<32:15> el<32:22>
n<> u<381> t<Expression> p<387> c<380> s<386> l<32:15> el<32:22>
n<shifter> u<382> t<StringConst> p<383> l<32:27> el<32:34>
n<> u<383> t<Primary_literal> p<384> c<382> l<32:27> el<32:34>
n<> u<384> t<Primary> p<385> c<383> l<32:27> el<32:34>
n<> u<385> t<Expression> p<387> c<384> l<32:27> el<32:34>
n<> u<386> t<BinOp_FourStateLogicNotEqual> p<387> s<385> l<32:23> el<32:26>
n<> u<387> t<Expression> p<388> c<381> l<32:15> el<32:34>
n<> u<388> t<Operator_assignment> p<389> c<376> l<32:5> el<32:34>
n<> u<389> t<Blocking_assignment> p<390> c<388> l<32:5> el<32:34>
n<> u<390> t<Statement_item> p<391> c<389> l<32:5> el<32:35>
n<> u<391> t<Statement> p<392> c<390> l<32:5> el<32:35>
n<> u<392> t<Statement_or_null> p<436> c<391> s<413> l<32:5> el<32:35>
n<shifter> u<393> t<StringConst> p<394> l<34:5> el<34:12>
n<> u<394> t<Ps_or_hierarchical_identifier> p<397> c<393> s<396> l<34:5> el<34:12>
n<> u<395> t<Bit_select> p<396> l<34:13> el<34:13>
n<> u<396> t<Select> p<397> c<395> l<34:13> el<34:13>
n<> u<397> t<Variable_lvalue> p<409> c<394> s<398> l<34:5> el<34:12>
n<> u<398> t<AssignOp_Assign> p<409> s<408> l<34:13> el<34:14>
n<shifter> u<399> t<StringConst> p<400> l<34:15> el<34:22>
n<> u<400> t<Primary_literal> p<401> c<399> l<34:15> el<34:22>
n<> u<401> t<Primary> p<402> c<400> l<34:15> el<34:22>
n<> u<402> t<Expression> p<408> c<401> s<407> l<34:15> el<34:22>
n<result> u<403> t<StringConst> p<404> l<34:26> el<34:32>
n<> u<404> t<Primary_literal> p<405> c<403> l<34:26> el<34:32>
n<> u<405> t<Primary> p<406> c<404> l<34:26> el<34:32>
n<> u<406> t<Expression> p<408> c<405> l<34:26> el<34:32>
n<> u<407> t<BinOp_ReductNand> p<408> s<406> l<34:23> el<34:25>
n<> u<408> t<Expression> p<409> c<402> l<34:15> el<34:32>
n<> u<409> t<Operator_assignment> p<410> c<397> l<34:5> el<34:32>
n<> u<410> t<Blocking_assignment> p<411> c<409> l<34:5> el<34:32>
n<> u<411> t<Statement_item> p<412> c<410> l<34:5> el<34:33>
n<> u<412> t<Statement> p<413> c<411> l<34:5> el<34:33>
n<> u<413> t<Statement_or_null> p<436> c<412> s<434> l<34:5> el<34:33>
n<shifter> u<414> t<StringConst> p<415> l<35:5> el<35:12>
n<> u<415> t<Ps_or_hierarchical_identifier> p<418> c<414> s<417> l<35:5> el<35:12>
n<> u<416> t<Bit_select> p<417> l<35:13> el<35:13>
n<> u<417> t<Select> p<418> c<416> l<35:13> el<35:13>
n<> u<418> t<Variable_lvalue> p<430> c<415> s<419> l<35:5> el<35:12>
n<> u<419> t<AssignOp_Assign> p<430> s<429> l<35:13> el<35:14>
n<shifter> u<420> t<StringConst> p<421> l<35:15> el<35:22>
n<> u<421> t<Primary_literal> p<422> c<420> l<35:15> el<35:22>
n<> u<422> t<Primary> p<423> c<421> l<35:15> el<35:22>
n<> u<423> t<Expression> p<429> c<422> s<428> l<35:15> el<35:22>
n<result> u<424> t<StringConst> p<425> l<35:26> el<35:32>
n<> u<425> t<Primary_literal> p<426> c<424> l<35:26> el<35:32>
n<> u<426> t<Primary> p<427> c<425> l<35:26> el<35:32>
n<> u<427> t<Expression> p<429> c<426> l<35:26> el<35:32>
n<> u<428> t<Unary_ReductNor> p<429> s<427> l<35:23> el<35:25>
n<> u<429> t<Expression> p<430> c<423> l<35:15> el<35:32>
n<> u<430> t<Operator_assignment> p<431> c<418> l<35:5> el<35:32>
n<> u<431> t<Blocking_assignment> p<432> c<430> l<35:5> el<35:32>
n<> u<432> t<Statement_item> p<433> c<431> l<35:5> el<35:33>
n<> u<433> t<Statement> p<434> c<432> l<35:5> el<35:33>
n<> u<434> t<Statement_or_null> p<436> c<433> s<435> l<35:5> el<35:33>
n<> u<435> t<End> p<436> l<36:1> el<36:4>
n<> u<436> t<Seq_block> p<437> c<63> l<8:9> el<36:4>
n<> u<437> t<Statement_item> p<438> c<436> l<8:9> el<36:4>
n<> u<438> t<Statement> p<439> c<437> l<8:9> el<36:4>
n<> u<439> t<Statement_or_null> p<440> c<438> l<8:9> el<36:4>
n<> u<440> t<Initial_construct> p<441> c<439> l<8:1> el<36:4>
n<> u<441> t<Module_common_item> p<442> c<440> l<8:1> el<36:4>
n<> u<442> t<Module_or_generate_item> p<443> c<441> l<8:1> el<36:4>
n<> u<443> t<Non_port_module_item> p<444> c<442> l<8:1> el<36:4>
n<> u<444> t<Module_declaration> p<445> c<4> l<3:1> el<38:10>
n<> u<445> t<Description> p<604> c<444> s<501> l<3:1> el<38:10>
n<> u<446> t<Module_keyword> p<461> s<447> l<40:1> el<40:7>
n<top> u<447> t<StringConst> p<461> s<460> l<40:8> el<40:11>
n<> u<448> t<PortDir_Inp> p<451> s<450> l<40:13> el<40:18>
n<> u<449> t<Data_type_or_implicit> p<450> l<40:19> el<40:19>
n<> u<450> t<Net_port_type> p<451> c<449> l<40:19> el<40:19>
n<> u<451> t<Net_port_header> p<453> c<448> s<452> l<40:13> el<40:18>
n<i> u<452> t<StringConst> p<453> l<40:19> el<40:20>
n<> u<453> t<Ansi_port_declaration> p<460> c<451> s<459> l<40:13> el<40:20>
n<> u<454> t<PortDir_Out> p<457> s<456> l<40:22> el<40:28>
n<> u<455> t<Data_type_or_implicit> p<456> l<40:29> el<40:29>
n<> u<456> t<Net_port_type> p<457> c<455> l<40:29> el<40:29>
n<> u<457> t<Net_port_header> p<459> c<454> s<458> l<40:22> el<40:28>
n<o> u<458> t<StringConst> p<459> l<40:29> el<40:30>
n<> u<459> t<Ansi_port_declaration> p<460> c<457> l<40:22> el<40:30>
n<> u<460> t<List_of_port_declarations> p<461> c<453> l<40:12> el<40:31>
n<> u<461> t<Module_ansi_header> p<500> c<446> s<472> l<40:1> el<40:32>
n<> u<462> t<NetType_Wire> p<467> s<463> l<41:1> el<41:5>
n<> u<463> t<Data_type_or_implicit> p<467> s<466> l<41:6> el<41:6>
n<i> u<464> t<StringConst> p<465> l<41:6> el<41:7>
n<> u<465> t<Net_decl_assignment> p<466> c<464> l<41:6> el<41:7>
n<> u<466> t<List_of_net_decl_assignments> p<467> c<465> l<41:6> el<41:7>
n<> u<467> t<Net_declaration> p<468> c<462> l<41:1> el<41:8>
n<> u<468> t<Package_or_generate_item_declaration> p<469> c<467> l<41:1> el<41:8>
n<> u<469> t<Module_or_generate_item_declaration> p<470> c<468> l<41:1> el<41:8>
n<> u<470> t<Module_common_item> p<471> c<469> l<41:1> el<41:8>
n<> u<471> t<Module_or_generate_item> p<472> c<470> l<41:1> el<41:8>
n<> u<472> t<Non_port_module_item> p<500> c<471> s<484> l<41:1> el<41:8>
n<> u<473> t<IntVec_TypeReg> p<474> l<42:1> el<42:4>
n<> u<474> t<Data_type> p<478> c<473> s<477> l<42:1> el<42:4>
n<o> u<475> t<StringConst> p<476> l<42:5> el<42:6>
n<> u<476> t<Variable_decl_assignment> p<477> c<475> l<42:5> el<42:6>
n<> u<477> t<List_of_variable_decl_assignments> p<478> c<476> l<42:5> el<42:6>
n<> u<478> t<Variable_declaration> p<479> c<474> l<42:1> el<42:7>
n<> u<479> t<Data_declaration> p<480> c<478> l<42:1> el<42:7>
n<> u<480> t<Package_or_generate_item_declaration> p<481> c<479> l<42:1> el<42:7>
n<> u<481> t<Module_or_generate_item_declaration> p<482> c<480> l<42:1> el<42:7>
n<> u<482> t<Module_common_item> p<483> c<481> l<42:1> el<42:7>
n<> u<483> t<Module_or_generate_item> p<484> c<482> l<42:1> el<42:7>
n<> u<484> t<Non_port_module_item> p<500> c<483> s<499> l<42:1> el<42:7>
n<o> u<485> t<StringConst> p<486> l<43:8> el<43:9>
n<> u<486> t<Ps_or_hierarchical_identifier> p<489> c<485> s<488> l<43:8> el<43:9>
n<> u<487> t<Constant_bit_select> p<488> l<43:10> el<43:10>
n<> u<488> t<Constant_select> p<489> c<487> l<43:10> el<43:10>
n<> u<489> t<Net_lvalue> p<494> c<486> s<493> l<43:8> el<43:9>
n<i> u<490> t<StringConst> p<491> l<43:12> el<43:13>
n<> u<491> t<Primary_literal> p<492> c<490> l<43:12> el<43:13>
n<> u<492> t<Primary> p<493> c<491> l<43:12> el<43:13>
n<> u<493> t<Expression> p<494> c<492> l<43:12> el<43:13>
n<> u<494> t<Net_assignment> p<495> c<489> l<43:8> el<43:13>
n<> u<495> t<List_of_net_assignments> p<496> c<494> l<43:8> el<43:13>
n<> u<496> t<Continuous_assign> p<497> c<495> l<43:1> el<43:14>
n<> u<497> t<Module_common_item> p<498> c<496> l<43:1> el<43:14>
n<> u<498> t<Module_or_generate_item> p<499> c<497> l<43:1> el<43:14>
n<> u<499> t<Non_port_module_item> p<500> c<498> l<43:1> el<43:14>
n<> u<500> t<Module_declaration> p<501> c<461> l<40:1> el<44:10>
n<> u<501> t<Description> p<604> c<500> s<534> l<40:1> el<44:10>
n<> u<502> t<Interface> p<513> s<504> l<47:1> el<47:10>
n<mem_if> u<503> t<StringConst> p<504> l<47:11> el<47:17>
n<> u<504> t<Interface_identifier> p<513> c<503> s<512> l<47:11> el<47:17>
n<> u<505> t<PortDir_Inp> p<509> s<508> l<47:19> el<47:24>
n<> u<506> t<NetType_Wire> p<508> s<507> l<47:25> el<47:29>
n<> u<507> t<Data_type_or_implicit> p<508> l<47:30> el<47:30>
n<> u<508> t<Net_port_type> p<509> c<506> l<47:25> el<47:29>
n<> u<509> t<Net_port_header> p<511> c<505> s<510> l<47:19> el<47:29>
n<clk> u<510> t<StringConst> p<511> l<47:30> el<47:33>
n<> u<511> t<Ansi_port_declaration> p<512> c<509> l<47:19> el<47:33>
n<> u<512> t<List_of_port_declarations> p<513> c<511> l<47:18> el<47:34>
n<> u<513> t<Interface_ansi_header> p<533> c<502> s<522> l<47:1> el<47:35>
n<system> u<514> t<StringConst> p<520> s<519> l<49:12> el<49:18>
n<> u<515> t<PortDir_Inp> p<518> s<517> l<49:20> el<49:25>
n<clk> u<516> t<StringConst> p<517> l<49:26> el<49:29>
n<> u<517> t<Modport_simple_port> p<518> c<516> l<49:26> el<49:29>
n<> u<518> t<Modport_simple_ports_declaration> p<519> c<515> l<49:20> el<49:29>
n<> u<519> t<Modport_ports_declaration> p<520> c<518> l<49:20> el<49:29>
n<> u<520> t<Modport_item> p<521> c<514> l<49:12> el<49:30>
n<> u<521> t<Interface_or_generate_item> p<522> c<520> l<49:3> el<49:31>
n<> u<522> t<Non_port_interface_item> p<533> c<521> s<531> l<49:3> el<49:31>
n<memory> u<523> t<StringConst> p<529> s<528> l<50:12> el<50:18>
n<> u<524> t<PortDir_Out> p<527> s<526> l<50:20> el<50:26>
n<clk> u<525> t<StringConst> p<526> l<50:27> el<50:30>
n<> u<526> t<Modport_simple_port> p<527> c<525> l<50:27> el<50:30>
n<> u<527> t<Modport_simple_ports_declaration> p<528> c<524> l<50:20> el<50:30>
n<> u<528> t<Modport_ports_declaration> p<529> c<527> l<50:20> el<50:30>
n<> u<529> t<Modport_item> p<530> c<523> l<50:12> el<50:31>
n<> u<530> t<Interface_or_generate_item> p<531> c<529> l<50:3> el<50:32>
n<> u<531> t<Non_port_interface_item> p<533> c<530> s<532> l<50:3> el<50:32>
n<> u<532> t<Endinterface> p<533> l<52:1> el<52:13>
n<> u<533> t<Interface_declaration> p<534> c<513> l<47:1> el<52:13>
n<> u<534> t<Description> p<604> c<533> s<541> l<47:1> el<52:13>
n<DD2> u<535> t<StringConst> p<538> s<537> l<54:7> el<54:10>
n<> u<536> t<Class> p<538> s<535> l<54:1> el<54:6>
n<> u<537> t<Endclass> p<538> l<55:1> el<55:9>
n<> u<538> t<Class_declaration> p<539> c<536> l<54:1> el<55:9>
n<> u<539> t<Package_or_generate_item_declaration> p<540> c<538> l<54:1> el<55:9>
n<> u<540> t<Package_item> p<541> c<539> l<54:1> el<55:9>
n<> u<541> t<Description> p<604> c<540> s<603> l<54:1> el<55:9>
n<> u<542> t<Module_keyword> p<558> s<543> l<57:1> el<57:7>
n<memory_ctrl1> u<543> t<StringConst> p<558> s<557> l<57:8> el<57:20>
n<mem_if> u<544> t<StringConst> p<545> l<57:22> el<57:28>
n<> u<545> t<Data_type> p<546> c<544> l<57:22> el<57:28>
n<> u<546> t<Data_type_or_implicit> p<547> c<545> l<57:22> el<57:28>
n<> u<547> t<Net_port_type> p<548> c<546> l<57:22> el<57:28>
n<> u<548> t<Net_port_header> p<550> c<547> s<549> l<57:22> el<57:28>
n<sif1> u<549> t<StringConst> p<550> l<57:29> el<57:33>
n<> u<550> t<Ansi_port_declaration> p<557> c<548> s<556> l<57:22> el<57:33>
n<mem_if> u<551> t<StringConst> p<553> s<552> l<57:35> el<57:41>
n<system> u<552> t<StringConst> p<553> l<57:42> el<57:48>
n<> u<553> t<Interface_identifier> p<554> c<551> l<57:35> el<57:48>
n<> u<554> t<Interface_port_header> p<556> c<553> s<555> l<57:35> el<57:48>
n<sif2> u<555> t<StringConst> p<556> l<57:49> el<57:53>
n<> u<556> t<Ansi_port_declaration> p<557> c<554> l<57:35> el<57:53>
n<> u<557> t<List_of_port_declarations> p<558> c<550> l<57:21> el<57:54>
n<> u<558> t<Module_ansi_header> p<602> c<542> s<568> l<57:1> el<57:55>
n<DD1> u<559> t<StringConst> p<563> s<562> l<59:1> el<59:4>
n<toto1> u<560> t<StringConst> p<561> l<59:5> el<59:10>
n<> u<561> t<Net_decl_assignment> p<562> c<560> l<59:5> el<59:10>
n<> u<562> t<List_of_net_decl_assignments> p<563> c<561> l<59:5> el<59:10>
n<> u<563> t<Net_declaration> p<564> c<559> l<59:1> el<59:11>
n<> u<564> t<Package_or_generate_item_declaration> p<565> c<563> l<59:1> el<59:11>
n<> u<565> t<Module_or_generate_item_declaration> p<566> c<564> l<59:1> el<59:11>
n<> u<566> t<Module_common_item> p<567> c<565> l<59:1> el<59:11>
n<> u<567> t<Module_or_generate_item> p<568> c<566> l<59:1> el<59:11>
n<> u<568> t<Non_port_module_item> p<602> c<567> s<578> l<59:1> el<59:11>
n<DD2> u<569> t<StringConst> p<573> s<572> l<61:1> el<61:4>
n<toto2> u<570> t<StringConst> p<571> l<61:5> el<61:10>
n<> u<571> t<Net_decl_assignment> p<572> c<570> l<61:5> el<61:10>
n<> u<572> t<List_of_net_decl_assignments> p<573> c<571> l<61:5> el<61:10>
n<> u<573> t<Net_declaration> p<574> c<569> l<61:1> el<61:11>
n<> u<574> t<Package_or_generate_item_declaration> p<575> c<573> l<61:1> el<61:11>
n<> u<575> t<Module_or_generate_item_declaration> p<576> c<574> l<61:1> el<61:11>
n<> u<576> t<Module_common_item> p<577> c<575> l<61:1> el<61:11>
n<> u<577> t<Module_or_generate_item> p<578> c<576> l<61:1> el<61:11>
n<> u<578> t<Non_port_module_item> p<602> c<577> s<589> l<61:1> el<61:11>
n<> u<579> t<NetType_Wire> p<584> s<580> l<63:1> el<63:5>
n<> u<580> t<Data_type_or_implicit> p<584> s<583> l<63:6> el<63:6>
n<i1> u<581> t<StringConst> p<582> l<63:6> el<63:8>
n<> u<582> t<Net_decl_assignment> p<583> c<581> l<63:6> el<63:8>
n<> u<583> t<List_of_net_decl_assignments> p<584> c<582> l<63:6> el<63:8>
n<> u<584> t<Net_declaration> p<585> c<579> l<63:1> el<63:9>
n<> u<585> t<Package_or_generate_item_declaration> p<586> c<584> l<63:1> el<63:9>
n<> u<586> t<Module_or_generate_item_declaration> p<587> c<585> l<63:1> el<63:9>
n<> u<587> t<Module_common_item> p<588> c<586> l<63:1> el<63:9>
n<> u<588> t<Module_or_generate_item> p<589> c<587> l<63:1> el<63:9>
n<> u<589> t<Non_port_module_item> p<602> c<588> s<601> l<63:1> el<63:9>
n<> u<590> t<IntVec_TypeReg> p<591> l<65:1> el<65:4>
n<> u<591> t<Data_type> p<595> c<590> s<594> l<65:1> el<65:4>
n<o1> u<592> t<StringConst> p<593> l<65:5> el<65:7>
n<> u<593> t<Variable_decl_assignment> p<594> c<592> l<65:5> el<65:7>
n<> u<594> t<List_of_variable_decl_assignments> p<595> c<593> l<65:5> el<65:7>
n<> u<595> t<Variable_declaration> p<596> c<591> l<65:1> el<65:8>
n<> u<596> t<Data_declaration> p<597> c<595> l<65:1> el<65:8>
n<> u<597> t<Package_or_generate_item_declaration> p<598> c<596> l<65:1> el<65:8>
n<> u<598> t<Module_or_generate_item_declaration> p<599> c<597> l<65:1> el<65:8>
n<> u<599> t<Module_common_item> p<600> c<598> l<65:1> el<65:8>
n<> u<600> t<Module_or_generate_item> p<601> c<599> l<65:1> el<65:8>
n<> u<601> t<Non_port_module_item> p<602> c<600> l<65:1> el<65:8>
n<> u<602> t<Module_declaration> p<603> c<558> l<57:1> el<67:10>
n<> u<603> t<Description> p<604> c<602> l<57:1> el<67:10>
n<> u<604> t<Source_text> p<605> c<445> l<3:1> el<67:10>
n<> u<605> t<Top_level_rule> c<1> l<3:1> el<69:1>
[WRN:PA0205] top.v:3:1: No timescale set for "tb_operators".

[WRN:PA0205] top.v:40:1: No timescale set for "top".

[WRN:PA0205] top.v:47:1: No timescale set for "mem_if".

[WRN:PA0205] top.v:57:1: No timescale set for "memory_ctrl1".

[INF:CP0300] Compilation...

[INF:CP0304] top.v:47:1: Compile interface "work@mem_if".

[INF:CP0303] top.v:57:1: Compile module "work@memory_ctrl1".

[INF:CP0303] top.v:3:1: Compile module "work@tb_operators".

[INF:CP0303] top.v:40:1: Compile module "work@top".

[INF:CP0302] top.v:54:1: Compile class "work@DD2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] top.v:3:1: Top level module "work@tb_operators".

[NTE:EL0503] top.v:40:1: Top level module "work@top".

[NTE:EL0503] top.v:57:1: Top level module "work@memory_ctrl1".

[NTE:EL0504] Multiple top level modules in design.

[ERR:CP0317] top.v:59:5: Undefined type "DD1".

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[ERR:UH0718] top.v:11:5: Illegal lhs of type wire "shifter".

[ERR:UH0718] top.v:13:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:14:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:15:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:16:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:17:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:19:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:20:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:32:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:34:5: Illegal lhs of type wire "shifter".

[ERR:UH0718] top.v:35:5: Illegal lhs of type wire "shifter".

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnitTest/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnitTest/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnitTest/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb_operators)
|vpiName:work@tb_operators
|uhdmallClasses:
\_class_defn: (work@DD2), file:top.v, line:54:1, endln:55:9
  |vpiParent:
  \_design: (work@tb_operators)
  |vpiName:work@DD2
|uhdmallInterfaces:
\_interface: work@mem_if (work@mem_if), file:top.v, line:47:1, endln:52:13
  |vpiParent:
  \_design: (work@tb_operators)
  |vpiFullName:work@mem_if
  |vpiDefName:work@mem_if
  |vpiNet:
  \_logic_net: (work@mem_if.clk), line:47:30, endln:47:33
    |vpiParent:
    \_interface: work@mem_if (work@mem_if), file:top.v, line:47:1, endln:52:13
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
  |vpiModport:
  \_modport: (memory), line:50:12, endln:50:18
    |vpiParent:
    \_interface: work@mem_if (work@mem_if), file:top.v, line:47:1, endln:52:13
    |vpiName:memory
    |vpiIODecl:
    \_io_decl: (clk), line:50:27, endln:50:30
      |vpiDirection:2
      |vpiName:clk
  |vpiModport:
  \_modport: (system), line:49:12, endln:49:18
    |vpiParent:
    \_interface: work@mem_if (work@mem_if), file:top.v, line:47:1, endln:52:13
    |vpiName:system
    |vpiIODecl:
    \_io_decl: (clk), line:49:26, endln:49:29
      |vpiDirection:1
      |vpiName:clk
  |vpiPort:
  \_port: (clk), line:47:30, endln:47:33
    |vpiParent:
    \_interface: work@mem_if (work@mem_if), file:top.v, line:47:1, endln:52:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@mem_if.clk), line:47:30, endln:47:33
|uhdmallModules:
\_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
  |vpiParent:
  \_design: (work@tb_operators)
  |vpiFullName:work@memory_ctrl1
  |vpiDefName:work@memory_ctrl1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.toto1), line:59:5, endln:59:10
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:toto1
    |vpiFullName:work@memory_ctrl1.toto1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.toto2), line:61:5, endln:61:10
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:toto2
    |vpiFullName:work@memory_ctrl1.toto2
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.i1), line:63:6, endln:63:8
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:i1
    |vpiFullName:work@memory_ctrl1.i1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.o1), line:65:5, endln:65:7
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:o1
    |vpiFullName:work@memory_ctrl1.o1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif1), line:57:29, endln:57:33
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:sif1
    |vpiFullName:work@memory_ctrl1.sif1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif2), line:57:49, endln:57:53
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:sif2
    |vpiFullName:work@memory_ctrl1.sif2
  |vpiPort:
  \_port: (sif1), line:57:29, endln:57:33
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:sif1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_interface: work@mem_if (work@mem_if), file:top.v, line:47:1, endln:52:13
  |vpiPort:
  \_port: (sif2), line:57:49, endln:57:53
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:sif2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (system), line:49:12, endln:49:18
|uhdmallModules:
\_module: work@tb_operators (work@tb_operators), file:top.v, line:3:1, endln:38:10
  |vpiParent:
  \_design: (work@tb_operators)
  |vpiFullName:work@tb_operators
  |vpiDefName:work@tb_operators
  |vpiNet:
  \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
    |vpiParent:
    \_module: work@tb_operators (work@tb_operators), file:top.v, line:3:1, endln:38:10
    |vpiName:shifter
    |vpiFullName:work@tb_operators.shifter
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
    |vpiParent:
    \_module: work@tb_operators (work@tb_operators), file:top.v, line:3:1, endln:38:10
    |vpiName:result
    |vpiFullName:work@tb_operators.result
    |vpiNetType:1
  |vpiProcess:
  \_initial: , line:8:1, endln:36:4
    |vpiParent:
    \_module: work@tb_operators (work@tb_operators), file:top.v, line:3:1, endln:38:10
    |vpiStmt:
    \_begin: (work@tb_operators), line:8:9, endln:36:4
      |vpiParent:
      \_initial: , line:8:1, endln:36:4
      |vpiFullName:work@tb_operators
      |vpiStmt:
      \_sys_func_call: ($monitor), line:10:5, endln:10:29
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiArgument:
        \_ref_obj: (work@tb_operators.shifter), line:10:14, endln:10:21
          |vpiParent:
          \_sys_func_call: ($monitor), line:10:5, endln:10:29
          |vpiName:shifter
          |vpiFullName:work@tb_operators.shifter
          |vpiActual:
          \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
            |vpiParent:
            \_module: work@tb_operators (work@tb_operators), file:top.v, line:3:1, endln:38:10
            |vpiTypespec:
            \_logic_typespec: , line:5:1, endln:5:12
              |vpiRange:
              \_range: , line:5:6, endln:5:12
                |vpiLeftRange:
                \_constant: , line:5:7, endln:5:9
                  |vpiParent:
                  \_range: , line:5:6, endln:5:12
                  |vpiDecompile:31
                  |vpiSize:64
                  |UINT:31
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:5:10, endln:5:11
                  |vpiParent:
                  \_range: , line:5:6, endln:5:12
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiNetType:1
        |vpiArgument:
        \_ref_obj: (work@tb_operators.result), line:10:22, endln:10:28
          |vpiParent:
          \_sys_func_call: ($monitor), line:10:5, endln:10:29
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
            |vpiParent:
            \_module: work@tb_operators (work@tb_operators), file:top.v, line:3:1, endln:38:10
            |vpiTypespec:
            \_logic_typespec: , line:6:1, endln:6:12
              |vpiRange:
              \_range: , line:6:6, endln:6:12
                |vpiLeftRange:
                \_constant: , line:6:7, endln:6:9
                  |vpiParent:
                  \_range: , line:6:6, endln:6:12
                  |vpiDecompile:31
                  |vpiSize:64
                  |UINT:31
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:6:10, endln:6:11
                  |vpiParent:
                  \_range: , line:6:6, endln:6:12
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiNetType:1
        |vpiName:$monitor
      |vpiStmt:
      \_assignment: , line:11:5, endln:11:20
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:11:15, endln:11:20
          |vpiParent:
          \_assignment: , line:11:5, endln:11:20
          |vpiDecompile:32'b1
          |vpiSize:32
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@tb_operators.shifter), line:11:5, endln:11:12
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:shifter
          |vpiFullName:work@tb_operators.shifter
          |vpiActual:
          \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
      |vpiStmt:
      \_assignment: , line:13:5, endln:13:26
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:13:14, endln:13:26
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:22
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:13:14, endln:13:21
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
          |vpiOperand:
          \_constant: , line:13:25, endln:13:26
            |vpiParent:
            \_operation: , line:13:14, endln:13:26
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:13:5, endln:13:11
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
      |vpiStmt:
      \_assignment: , line:14:5, endln:14:26
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:14:14, endln:14:26
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:23
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:14:14, endln:14:21
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
          |vpiOperand:
          \_constant: , line:14:25, endln:14:26
            |vpiParent:
            \_operation: , line:14:14, endln:14:26
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:14:5, endln:14:11
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
      |vpiStmt:
      \_assignment: , line:15:5, endln:15:26
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:15:14, endln:15:26
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:22
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:15:14, endln:15:21
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
          |vpiOperand:
          \_constant: , line:15:25, endln:15:26
            |vpiParent:
            \_operation: , line:15:14, endln:15:26
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:15:5, endln:15:11
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
      |vpiStmt:
      \_assignment: , line:16:5, endln:16:33
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:16:14, endln:16:33
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:42
          |vpiOperand:
          \_operation: , line:16:14, endln:16:26
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiOpType:33
            |vpiOperand:
            \_constant: , line:16:15, endln:16:19
              |vpiParent:
              \_operation: , line:16:14, endln:16:26
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiOperand:
            \_constant: , line:16:20, endln:16:25
              |vpiParent:
              \_operation: , line:16:14, endln:16:26
              |vpiDecompile:31'b0
              |vpiSize:31
              |BIN:0
              |vpiConstType:3
          |vpiOperand:
          \_constant: , line:16:31, endln:16:33
            |vpiParent:
            \_operation: , line:16:14, endln:16:33
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:16:5, endln:16:11
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
      |vpiStmt:
      \_assignment: , line:17:5, endln:17:33
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:17:14, endln:17:33
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:41
          |vpiOperand:
          \_operation: , line:17:14, endln:17:26
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiOpType:33
            |vpiOperand:
            \_constant: , line:17:15, endln:17:19
              |vpiParent:
              \_operation: , line:17:14, endln:17:26
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiOperand:
            \_constant: , line:17:20, endln:17:25
              |vpiParent:
              \_operation: , line:17:14, endln:17:26
              |vpiDecompile:31'b1
              |vpiSize:31
              |BIN:1
              |vpiConstType:3
          |vpiOperand:
          \_constant: , line:17:31, endln:17:33
            |vpiParent:
            \_operation: , line:17:14, endln:17:33
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:17:5, endln:17:11
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
      |vpiStmt:
      \_assignment: , line:19:5, endln:19:26
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:19:14, endln:19:26
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:43
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:19:14, endln:19:21
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
          |vpiOperand:
          \_constant: , line:19:25, endln:19:26
            |vpiParent:
            \_operation: , line:19:14, endln:19:26
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:19:5, endln:19:11
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
      |vpiStmt:
      \_assignment: , line:20:5, endln:20:24
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:20:14, endln:20:24
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:13
          |vpiOperand:
          \_ref_obj: (work@tb_operators.result), line:20:14, endln:20:20
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiActual:
            \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
          |vpiOperand:
          \_constant: , line:20:23, endln:20:24
            |vpiParent:
            \_operation: , line:20:14, endln:20:24
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:20:5, endln:20:11
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
      |vpiStmt:
      \_if_else: , line:22:5, endln:30:8
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiCondition:
        \_operation: , line:22:8, endln:22:25
          |vpiParent:
          \_if_else: , line:22:5, endln:30:8
          |vpiOpType:19
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:22:8, endln:22:15
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
          |vpiOperand:
          \_ref_obj: (work@tb_operators.result), line:22:19, endln:22:25
            |vpiParent:
            \_operation: , line:22:8, endln:22:25
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiActual:
            \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
        |vpiStmt:
        \_begin: (work@tb_operators), line:22:27, endln:24:8
          |vpiParent:
          \_if_else: , line:22:5, endln:30:8
          |vpiFullName:work@tb_operators
          |vpiStmt:
          \_sys_func_call: ($display), line:23:9, endln:23:31
            |vpiParent:
            \_begin: (work@tb_operators), line:22:27, endln:24:8
            |vpiArgument:
            \_constant: , line:23:18, endln:23:30
              |vpiParent:
              \_sys_func_call: ($display), line:23:9, endln:23:31
              |vpiDecompile:GTE TEST 1
              |vpiSize:10
              |STRING:GTE TEST 1
              |vpiConstType:6
            |vpiName:$display
        |vpiElseStmt:
        \_if_else: , line:24:14, endln:30:8
          |vpiParent:
          \_if_else: , line:22:5, endln:30:8
          |vpiCondition:
          \_operation: , line:24:17, endln:24:34
            |vpiParent:
            \_if_else: , line:24:14, endln:30:8
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (work@tb_operators.shifter), line:24:17, endln:24:24
              |vpiParent:
              \_if_else: , line:22:5, endln:30:8
              |vpiName:shifter
              |vpiFullName:work@tb_operators.shifter
              |vpiActual:
              \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
            |vpiOperand:
            \_ref_obj: (work@tb_operators.result), line:24:28, endln:24:34
              |vpiParent:
              \_operation: , line:24:17, endln:24:34
              |vpiName:result
              |vpiFullName:work@tb_operators.result
              |vpiActual:
              \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
          |vpiStmt:
          \_begin: (work@tb_operators), line:24:36, endln:26:8
            |vpiParent:
            \_if_else: , line:24:14, endln:30:8
            |vpiFullName:work@tb_operators
            |vpiStmt:
            \_sys_func_call: ($display), line:25:9, endln:25:31
              |vpiParent:
              \_begin: (work@tb_operators), line:24:36, endln:26:8
              |vpiArgument:
              \_constant: , line:25:18, endln:25:30
                |vpiParent:
                \_sys_func_call: ($display), line:25:9, endln:25:31
                |vpiDecompile:GTE TEST 2
                |vpiSize:10
                |STRING:GTE TEST 2
                |vpiConstType:6
              |vpiName:$display
          |vpiElseStmt:
          \_if_else: , line:26:14, endln:30:8
            |vpiParent:
            \_if_else: , line:24:14, endln:30:8
            |vpiCondition:
            \_operation: , line:26:17, endln:26:35
              |vpiParent:
              \_if_else: , line:26:14, endln:30:8
              |vpiOpType:16
              |vpiOperand:
              \_ref_obj: (work@tb_operators.shifter), line:26:17, endln:26:24
                |vpiParent:
                \_if_else: , line:24:14, endln:30:8
                |vpiName:shifter
                |vpiFullName:work@tb_operators.shifter
                |vpiActual:
                \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
              |vpiOperand:
              \_ref_obj: (work@tb_operators.result), line:26:29, endln:26:35
                |vpiParent:
                \_operation: , line:26:17, endln:26:35
                |vpiName:result
                |vpiFullName:work@tb_operators.result
                |vpiActual:
                \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
            |vpiStmt:
            \_begin: (work@tb_operators), line:26:37, endln:28:8
              |vpiParent:
              \_if_else: , line:26:14, endln:30:8
              |vpiFullName:work@tb_operators
              |vpiStmt:
              \_sys_func_call: ($display), line:27:9, endln:27:31
                |vpiParent:
                \_begin: (work@tb_operators), line:26:37, endln:28:8
                |vpiArgument:
                \_constant: , line:27:18, endln:27:30
                  |vpiParent:
                  \_sys_func_call: ($display), line:27:9, endln:27:31
                  |vpiDecompile:GTE TEST 3
                  |vpiSize:10
                  |STRING:GTE TEST 3
                  |vpiConstType:6
                |vpiName:$display
            |vpiElseStmt:
            \_if_stmt: , line:28:14, endln:30:8
              |vpiParent:
              \_if_else: , line:26:14, endln:30:8
              |vpiCondition:
              \_operation: , line:28:17, endln:28:35
                |vpiParent:
                \_if_stmt: , line:28:14, endln:30:8
                |vpiOpType:17
                |vpiOperand:
                \_ref_obj: (work@tb_operators.shifter), line:28:17, endln:28:24
                  |vpiParent:
                  \_if_else: , line:26:14, endln:30:8
                  |vpiName:shifter
                  |vpiFullName:work@tb_operators.shifter
                  |vpiActual:
                  \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
                |vpiOperand:
                \_ref_obj: (work@tb_operators.result), line:28:29, endln:28:35
                  |vpiParent:
                  \_operation: , line:28:17, endln:28:35
                  |vpiName:result
                  |vpiFullName:work@tb_operators.result
                  |vpiActual:
                  \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
              |vpiStmt:
              \_begin: (work@tb_operators), line:28:37, endln:30:8
                |vpiParent:
                \_if_stmt: , line:28:14, endln:30:8
                |vpiFullName:work@tb_operators
                |vpiStmt:
                \_sys_func_call: ($display), line:29:9, endln:29:31
                  |vpiParent:
                  \_begin: (work@tb_operators), line:28:37, endln:30:8
                  |vpiArgument:
                  \_constant: , line:29:18, endln:29:30
                    |vpiParent:
                    \_sys_func_call: ($display), line:29:9, endln:29:31
                    |vpiDecompile:GTE TEST 3
                    |vpiSize:10
                    |STRING:GTE TEST 3
                    |vpiConstType:6
                  |vpiName:$display
      |vpiStmt:
      \_assignment: , line:32:5, endln:32:34
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:32:15, endln:32:34
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:17
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:32:15, endln:32:22
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:32:27, endln:32:34
            |vpiParent:
            \_operation: , line:32:15, endln:32:34
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:32:5, endln:32:11
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
      |vpiStmt:
      \_assignment: , line:34:5, endln:34:32
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:34:15, endln:34:32
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:6
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:34:15, endln:34:22
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
          |vpiOperand:
          \_ref_obj: (work@tb_operators.result), line:34:26, endln:34:32
            |vpiParent:
            \_operation: , line:34:15, endln:34:32
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiActual:
            \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
        |vpiLhs:
        \_ref_obj: (work@tb_operators.shifter), line:34:5, endln:34:12
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:shifter
          |vpiFullName:work@tb_operators.shifter
          |vpiActual:
          \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
      |vpiStmt:
      \_assignment: , line:35:5, endln:35:32
        |vpiParent:
        \_begin: (work@tb_operators), line:8:9, endln:36:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:35:15, endln:35:32
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiOpType:8
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:35:15, endln:35:22
            |vpiParent:
            \_begin: (work@tb_operators), line:8:9, endln:36:4
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
          |vpiOperand:
          \_ref_obj: (work@tb_operators.result), line:35:26, endln:35:32
            |vpiParent:
            \_operation: , line:35:15, endln:35:32
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiActual:
            \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
        |vpiLhs:
        \_ref_obj: (work@tb_operators.shifter), line:35:5, endln:35:12
          |vpiParent:
          \_begin: (work@tb_operators), line:8:9, endln:36:4
          |vpiName:shifter
          |vpiFullName:work@tb_operators.shifter
          |vpiActual:
          \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
|uhdmallModules:
\_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
  |vpiParent:
  \_design: (work@tb_operators)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.i), line:40:19, endln:40:20
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiName:i
    |vpiFullName:work@top.i
  |vpiNet:
  \_logic_net: (work@top.o), line:40:29, endln:40:30
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.i), line:41:6, endln:41:7
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.o), line:42:5, endln:42:6
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:48
  |vpiPort:
  \_port: (i), line:40:19, endln:40:20
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.i), line:41:6, endln:41:7
  |vpiPort:
  \_port: (o), line:40:29, endln:40:30
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:42:5, endln:42:6
  |vpiContAssign:
  \_cont_assign: , line:43:8, endln:43:13
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiRhs:
    \_ref_obj: (work@top.i), line:43:12, endln:43:13
      |vpiParent:
      \_cont_assign: , line:43:8, endln:43:13
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:40:19, endln:40:20
        |vpiParent:
        \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiLhs:
    \_ref_obj: (work@top.o), line:43:8, endln:43:9
      |vpiParent:
      \_cont_assign: , line:43:8, endln:43:13
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:40:29, endln:40:30
        |vpiParent:
        \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
        |vpiName:o
        |vpiFullName:work@top.o
|uhdmtopModules:
\_module: work@tb_operators (work@tb_operators), file:top.v, line:3:1, endln:38:10
  |vpiName:work@tb_operators
  |vpiDefName:work@tb_operators
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20
  |vpiNet:
  \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19
  |vpiTopModule:1
|uhdmtopModules:
\_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.i), line:40:19, endln:40:20
  |vpiNet:
  \_logic_net: (work@top.o), line:40:29, endln:40:30
  |vpiNet:
  \_logic_net: (work@top.i), line:41:6, endln:41:7
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiTypespec:
    \_logic_typespec: , line:41:1, endln:41:5
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.o), line:42:5, endln:42:6
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiTypespec:
    \_logic_typespec: , line:42:1, endln:42:4
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:40:19, endln:40:20
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.i), line:40:19, endln:40:20
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:40:19, endln:40:20
  |vpiPort:
  \_port: (o), line:40:29, endln:40:30
    |vpiParent:
    \_module: work@top (work@top), file:top.v, line:40:1, endln:44:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:40:29, endln:40:30
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:40:29, endln:40:30
|uhdmtopModules:
\_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
  |vpiName:work@memory_ctrl1
  |vpiVariables:
  \_class_var: (work@memory_ctrl1.toto2), line:61:5, endln:61:10
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiTypespec:
    \_class_typespec: (DD2), line:61:1, endln:61:4
      |vpiName:DD2
      |vpiClassDefn:
      \_class_defn: (work@DD2), file:top.v, line:54:1, endln:55:9
    |vpiName:toto2
    |vpiFullName:work@memory_ctrl1.toto2
    |vpiVisibility:1
  |vpiDefName:work@memory_ctrl1
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.toto1), line:59:5, endln:59:10
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiTypespec:
    \_unsupported_typespec: (DD1), line:59:1, endln:59:4
      |vpiName:DD1
    |vpiName:toto1
    |vpiFullName:work@memory_ctrl1.toto1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.i1), line:63:6, endln:63:8
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiTypespec:
    \_logic_typespec: , line:63:1, endln:63:5
    |vpiName:i1
    |vpiFullName:work@memory_ctrl1.i1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.o1), line:65:5, endln:65:7
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiTypespec:
    \_logic_typespec: , line:65:1, endln:65:4
    |vpiName:o1
    |vpiFullName:work@memory_ctrl1.o1
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (sif1), line:57:29, endln:57:33
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:sif1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@memory_ctrl1.sif1), line:57:29, endln:57:33
      |vpiFullName:work@memory_ctrl1.sif1
      |vpiActual:
      \_interface: work@mem_if (sif1), file:top.v, line:57:0
        |vpiName:sif1
        |vpiDefName:work@mem_if
        |vpiModport:
        \_modport: (memory), line:50:12, endln:50:18
          |vpiParent:
          \_interface: work@mem_if (sif1), file:top.v, line:57:0
          |vpiName:memory
          |vpiIODecl:
          \_io_decl: (clk), line:50:27, endln:50:30
            |vpiDirection:2
            |vpiName:clk
            |vpiExpr:
            \_logic_net: (clk), line:47:30, endln:47:33
              |vpiTypespec:
              \_logic_typespec: , line:47:25, endln:47:29
              |vpiName:clk
              |vpiNetType:1
          |vpiInterface:
          \_interface: work@mem_if (sif1), file:top.v, line:57:0
        |vpiModport:
        \_modport: (system), line:49:12, endln:49:18
          |vpiParent:
          \_interface: work@mem_if (sif1), file:top.v, line:57:0
          |vpiName:system
          |vpiIODecl:
          \_io_decl: (clk), line:49:26, endln:49:29
            |vpiDirection:1
            |vpiName:clk
            |vpiExpr:
            \_logic_net: (clk), line:47:30, endln:47:33
          |vpiInterface:
          \_interface: work@mem_if (sif1), file:top.v, line:57:0
  |vpiPort:
  \_port: (sif2), line:57:49, endln:57:53
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), file:top.v, line:57:1, endln:67:10
    |vpiName:sif2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@memory_ctrl1.sif2), line:57:49, endln:57:53
      |vpiFullName:work@memory_ctrl1.sif2
      |vpiActual:
      \_modport: (system), line:49:12, endln:49:18
        |vpiParent:
        \_interface: work@mem_if (sif2), file:top.v, line:57:0
        |vpiName:system
        |vpiIODecl:
        \_io_decl: (clk), line:49:26, endln:49:29
          |vpiDirection:1
          |vpiName:clk
          |vpiExpr:
          \_logic_net: (clk), line:47:30, endln:47:33
            |vpiTypespec:
            \_logic_typespec: , line:47:25, endln:47:29
            |vpiName:clk
            |vpiNetType:1
        |vpiInterface:
        \_interface: work@mem_if (sif2), file:top.v, line:57:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 4
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/UnitTest/top.v | ${SURELOG_DIR}/build/regression/UnitTest/roundtrip/top_000.v | 12 | 67 | 

