0.6
2019.2
Nov  6 2019
21:57:16
E:/College/Verilog_practice/4bit_ripple_carry_adder/4bit_ripple_carry_adder.sim/sim_1/synth/timing/xsim/ripple_carry_adder_4bit_time_synth.v,1752054461,verilog,,,,glbl;ripple_carry_adder_4bit,,,,,,,,
