# do {cometicus_compile.do}
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xilinx_vip modelsim_lib/msim/xilinx_vip 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xpm modelsim_lib/msim/xpm 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap smartconnect_v1_0 modelsim_lib/msim/smartconnect_v1_0 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap axi_protocol_checker_v2_0_2 modelsim_lib/msim/axi_protocol_checker_v2_0_2 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap axi_vip_v1_1_2 modelsim_lib/msim/axi_vip_v1_1_2 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap processing_system7_vip_v1_0_4 modelsim_lib/msim/processing_system7_vip_v1_0_4 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:57 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work xilinx_vip C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_pkg.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_if.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/clk_vip_if.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/rst_vip_if.sv 
# -- Compiling interface axi4stream_vip_axi4streampc
# -- Compiling interface axi_vip_axi4pc
# -- Compiling package xil_common_vip_pkg
# -- Compiling package axi4stream_vip_pkg
# -- Compiling package axi_vip_pkg
# -- Compiling package axi4stream_vip_if_sv_unit
# -- Compiling interface axi4stream_vip_if
# -- Compiling package axi_vip_if_sv_unit
# -- Compiling interface axi_vip_if
# -- Compiling interface clk_vip_if
# -- Compiling interface rst_vip_if
# 
# Top level modules:
# 	--none--
# End time: 10:22:58 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:58 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work xil_defaultlib C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv 
# -- Compiling module xpm_fifo_base
# -- Compiling module xpm_fifo_rst
# -- Compiling module xpm_counter_updn
# -- Compiling module xpm_fifo_reg_vec
# -- Compiling module xpm_fifo_reg_bit
# -- Compiling module xpm_reg_pipe_bit
# -- Compiling module xpm_fifo_sync
# -- Compiling module xpm_fifo_async
# -- Compiling module xpm_fifo_axis
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# -- Compiling module xpm_cdc_single
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# 
# Top level modules:
# 	xpm_fifo_sync
# 	xpm_fifo_async
# 	xpm_fifo_axis
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_async_rst
# End time: 10:22:58 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:58 on Mar 20,2024
# vcom -64 -93 -work xpm D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 10:22:58 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:58 on Mar 20,2024
# vlog -64 -incr -work axi_infrastructure_v1_1_0 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v 
# -- Compiling module axi_infrastructure_v1_1_0_axi2vector
# -- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
# -- Compiling module axi_infrastructure_v1_1_0_vector2axi
# 
# Top level modules:
# 	axi_infrastructure_v1_1_0_axi2vector
# 	axi_infrastructure_v1_1_0_axic_srl_fifo
# 	axi_infrastructure_v1_1_0_vector2axi
# End time: 10:22:58 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:58 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work smartconnect_v1_0 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/02c8/hdl/sc_util_v1_0_vl_rfs.sv 
# -- Compiling package sc_util_v1_0_vl_rfs_sv_unit
# 
# Top level modules:
# End time: 10:22:59 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:59 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work axi_protocol_checker_v2_0_2 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/3755/hdl/axi_protocol_checker_v2_0_vl_rfs.sv 
# -- Compiling module axi_protocol_checker_v2_0_2_axi4litepc_asr_inline
# -- Compiling module axi_protocol_checker_v2_0_2_axi4pc_asr_inline
# -- Compiling module axi_protocol_checker_v2_0_2_core
# -- Compiling module axi_protocol_checker_v2_0_2_syn_fifo
# -- Compiling module axi_protocol_checker_v2_0_2_reporter
# -- Compiling package axi_protocol_checker_v2_0_vl_rfs_sv_unit
# -- Compiling module axi_protocol_checker_v2_0_2_threadcam
# -- Compiling module axi_protocol_checker_v2_0_2_top
# 
# Top level modules:
# 	axi_protocol_checker_v2_0_2_top
# End time: 10:22:59 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:00 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work axi_vip_v1_1_2 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/725c/hdl/axi_vip_v1_1_vl_rfs.sv 
# -- Compiling module axi_vip_v1_1_2_top
# 
# Top level modules:
# 	axi_vip_v1_1_2_top
# End time: 10:23:00 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:00 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work processing_system7_vip_v1_0_4 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/b193/hdl/processing_system7_vip_v1_0_vl_rfs.sv 
# -- Compiling module processing_system7_vip_v1_0_4_arb_wr
# -- Compiling module processing_system7_vip_v1_0_4_arb_rd
# -- Compiling module processing_system7_vip_v1_0_4_arb_wr_4
# -- Compiling module processing_system7_vip_v1_0_4_arb_rd_4
# -- Compiling module processing_system7_vip_v1_0_4_arb_hp2_3
# -- Compiling module processing_system7_vip_v1_0_4_arb_hp0_1
# -- Compiling module processing_system7_vip_v1_0_4_ssw_hp
# -- Compiling module processing_system7_vip_v1_0_4_sparse_mem
# -- Compiling module processing_system7_vip_v1_0_4_reg_map
# -- Compiling module processing_system7_vip_v1_0_4_ocm_mem
# -- Compiling module processing_system7_vip_v1_0_4_intr_wr_mem
# -- Compiling module processing_system7_vip_v1_0_4_intr_rd_mem
# -- Compiling module processing_system7_vip_v1_0_4_fmsw_gp
# -- Compiling module processing_system7_vip_v1_0_4_regc
# -- Compiling module processing_system7_vip_v1_0_4_ocmc
# -- Compiling module processing_system7_vip_v1_0_4_interconnect_model
# -- Compiling module processing_system7_vip_v1_0_4_gen_reset
# -- Compiling module processing_system7_vip_v1_0_4_gen_clock
# -- Compiling module processing_system7_vip_v1_0_4_ddrc
# -- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
# -- Compiling module processing_system7_vip_v1_0_4_axi_slave
# -- Compiling module processing_system7_vip_v1_0_4_axi_master
# -- Compiling module processing_system7_vip_v1_0_4_afi_slave
# -- Compiling module processing_system7_vip_v1_0_4
# 
# Top level modules:
# 	processing_system7_vip_v1_0_4_intr_wr_mem
# 	processing_system7_vip_v1_0_4
# End time: 10:23:01 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:02 on Mar 20,2024
# vlog -64 -incr -work xil_defaultlib C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../cometicus.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0_0/sim/zynq_processing_system7_0_0_0.v ../../../../cometicus.ip_user_files/bd/zynq/sim/zynq.v ../../../../../../src/hdl/sub/debug/verilog/bram_block_v2.v ../../../../../../src/hdl/sub/debug/verilog/bram_lut_v2.v ../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder.v ../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder_stage.v 
# -- Compiling module zynq_processing_system7_0_0_0
# -- Compiling module zynq
# -- Compiling module bram_block_v2
# -- Compiling module bram_lut_v2
# -- Compiling module piped_adder
# -- Compiling module piped_adder_stage
# 
# Top level modules:
# 	zynq
# 	bram_block_v2
# 	bram_lut_v2
# 	piped_adder
# End time: 10:23:02 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:02 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work xil_defaultlib C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv ../../../../../../src/hdl/sub/interfaces/adc_interf.sv ../../../../../../src/hdl/sub/interfaces/arm_interface.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/arr_accum.sv ../../../../../../src/hdl/sub/interfaces/axi3_interface.sv ../../../../../../src/hdl/sub/interfaces/axi3_to_inter.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv ../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul.sv ../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv ../../../../../../src/hdl/sub/sync/verilog/conv_reg.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv ../../../../../../src/hdl/misc/cpu_top.sv ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv ../../../../../../src/hdl/sub/sync/verilog/data_sync.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv ../../../../../../src/hdl/misc/deserLTC217x.sv ../../../../../../src/hdl/sub/interfaces/dma.sv ../../../../../../src/hdl/sub/sync/verilog/ed_det.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/freq_counter.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/freq_shift.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv ../../../../../../src/hdl/sub/interfaces/imi_interf.sv ../../../../../../src/hdl/sub/imitator/verilog/imitator.sv ../../../../../../src/hdl/sub/imitator/verilog/imitator_channel.sv ../../../../../../src/hdl/sub/interfaces/intbus_interf.sv ../../../../../../src/hdl/sub/correlator_new/verilog/irq_ctrl.sv ../../../../../../src/hdl/sub/sync/verilog/latency.sv ../../../../../../src/hdl/sub/sync/verilog/level_sync.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/lim_cntr.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/lim_qnt.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/max_args.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/max_parallel.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/mf.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/normalizer.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.sv ../../../../../../src/hdl/sub/correlator_new/verilog/prn_gen.sv ../../../../../../src/hdl/sub/correlator_new/verilog/prn_ram.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/quad.sv ../../../../../../src/hdl/sub/debug/verilog_sv/ram_block_sp.sv ../../../../../../src/hdl/sub/dsp/verilog/randn/randn.sv ../../../../../../src/hdl/sub/dsp/verilog/randn/randn_u.sv ../../../../../../src/hdl/sub/interfaces/regs_file.sv ../../../../../../src/hdl/sub/sync/verilog/reset_sync.sv ../../../../../../src/hdl/sub/debug/verilog_sv/rgb.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/sig_mag_v3.sv ../../../../../../src/hdl/sub/sync/verilog/signal_sync.sv ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.sv ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.sv ../../../../../../src/hdl/trcv/trcv.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/vitdec.sv ../../../../../../src/hdl/sub/imitator/verilog/wiper.sv ../../../../../../src/hdl/cometicus.sv 
# -- Compiling package DDS_bin_sv_unit
# -- Compiling module DDS_bin
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv(2): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_ip.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.svh(5)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.svh(8): Typedef 'DDS_SIN_COS_STRUCT' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv(2): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv(177): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(6): 'PHASESIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(7): 'CHIPSIZE_CH' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(8): 'CHIPSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(9): 'EPOCHSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(10): 'SECSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(17): Typedef 'CHIP_EPOCH_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(24): Typedef 'CHIP_EPOCH_MAX_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(31): Typedef 'TIME_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(40): Typedef 'TIME_SCALE_CH_STRUCT' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(12): Typedef 'TIME_TRIG_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(18): Typedef 'PPS_CFG_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(25): Typedef 'TIME_SCALE_COM_STRUCT' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(18): Typedef 'BRAM_CONTROLLER_DEBUG_STRUCT' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(31): Typedef 'BRAM_CONTROLLER_CONTROL_STRUCT' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(38): Typedef 'BRAM_CONTROLLER_STRUCT' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(2): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv(1): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(6): 'PHASESIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(7): 'CHIPSIZE_CH' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(8): 'CHIPSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(9): 'EPOCHSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(10): 'SECSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(17): Typedef 'CHIP_EPOCH_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(24): Typedef 'CHIP_EPOCH_MAX_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(31): Typedef 'TIME_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(40): Typedef 'TIME_SCALE_CH_STRUCT' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(2): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(136): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: (vlog-13005) ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(136.41): near ")": syntax error, unexpected type name found where an identifier was expected. The type 'CORR_CH' is defined at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(54).
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv(1)
# ** at ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.svh(11): Typedef 'DATA_COLLECTOR_CFG' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv(1)
# ** at ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.svh(26): Typedef 'DATA_COLLECTOR' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/interfaces/dma.sv(1): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.svh(4): 'FACQ_PRNSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.svh(5): 'FACQ_CNTRSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.svh(7): 'FACQ_GPS_L5_PATTERN' already declared in this scope.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(1): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(2)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.svh(11): Typedef 'FACQ_PRN_RAM_CFG' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(2)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.svh(16): Typedef 'FACQ_PRN_RAM_STRUCT' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(8): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(28): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(30): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(35): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(35): Incorrect number of arguments in $bits()/$dimensions()/$isunbounded()/$clog2 function.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(35): Verilog Compiler exiting
# End time: 10:23:06 on Mar 20,2024, Elapsed time: 0:00:04
# Errors: 48, Warnings: 1
# ** Error: C:/Users/User/Desktop/BABR_co/MSIM/win64/vlog failed.
# Error in macro ./cometicus_compile.do line 130
# C:/Users/User/Desktop/BABR_co/MSIM/win64/vlog failed.
#     while executing
# "vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_..."
