
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_list0_fe0610ed_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4604b510 			; <UNDEFINED> instruction: 0x4604b510
   4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
   8:	f7ff1c60 			; <UNDEFINED> instruction: 0xf7ff1c60
   c:	1ca0fffe 	stcne	15, cr15, [r0], #1016	; 0x3f8
  10:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  14:	f7ff1ce0 			; <UNDEFINED> instruction: 0xf7ff1ce0
  18:	1d20fffe 	stcne	15, cr15, [r0, #-1016]!	; 0xfffffc08
  1c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  20:	f7ff1d60 			; <UNDEFINED> instruction: 0xf7ff1d60
  24:	1da0fffe 	stcne	15, cr15, [r0, #1016]!	; 0x3f8
  28:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  2c:	f7ff1de0 			; <UNDEFINED> instruction: 0xf7ff1de0
  30:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  34:	f7ff0008 			; <UNDEFINED> instruction: 0xf7ff0008
  38:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  3c:	f7ff0009 			; <UNDEFINED> instruction: 0xf7ff0009
  40:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  44:	f7ff000a 			; <UNDEFINED> instruction: 0xf7ff000a
  48:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  4c:	f7ff000b 			; <UNDEFINED> instruction: 0xf7ff000b
  50:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  54:	f7ff000c 			; <UNDEFINED> instruction: 0xf7ff000c
  58:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  5c:	f7ff000d 			; <UNDEFINED> instruction: 0xf7ff000d
  60:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  64:	f7ff000e 			; <UNDEFINED> instruction: 0xf7ff000e
  68:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  6c:	f7ff000f 			; <UNDEFINED> instruction: 0xf7ff000f
  70:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  74:	f7ff0010 			; <UNDEFINED> instruction: 0xf7ff0010
  78:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  7c:	f7ff0011 			; <UNDEFINED> instruction: 0xf7ff0011
  80:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  84:	f7ff0012 			; <UNDEFINED> instruction: 0xf7ff0012
  88:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  8c:	f7ff0013 			; <UNDEFINED> instruction: 0xf7ff0013
  90:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  94:	f7ff0014 			; <UNDEFINED> instruction: 0xf7ff0014
  98:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  9c:	f7ff0015 			; <UNDEFINED> instruction: 0xf7ff0015
  a0:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  a4:	f7ff0016 			; <UNDEFINED> instruction: 0xf7ff0016
  a8:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  ac:	f7ff0017 			; <UNDEFINED> instruction: 0xf7ff0017
  b0:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  b4:	f7ff0018 			; <UNDEFINED> instruction: 0xf7ff0018
  b8:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  bc:	f7ff0019 			; <UNDEFINED> instruction: 0xf7ff0019
  c0:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  c4:	f7ff001a 			; <UNDEFINED> instruction: 0xf7ff001a
  c8:	f104fffe 			; <UNDEFINED> instruction: 0xf104fffe
  cc:	e8bd001b 	pop	{r0, r1, r3, r4}
  d0:	f7ff4010 			; <UNDEFINED> instruction: 0xf7ff4010
  d4:	bf00bffe 	svclt	0x0000bffe
  d8:	bf004770 	svclt	0x00004770

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	2000b508 	andcs	fp, r0, r8, lsl #10
   4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
   8:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
   c:	2002fffe 	strdcs	pc, [r2], -lr
  10:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  14:	f7ff2003 			; <UNDEFINED> instruction: 0xf7ff2003
  18:	2004fffe 	strdcs	pc, [r4], -lr
  1c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  20:	f7ff2005 			; <UNDEFINED> instruction: 0xf7ff2005
  24:	2006fffe 	strdcs	pc, [r6], -lr
  28:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  2c:	f7ff2007 			; <UNDEFINED> instruction: 0xf7ff2007
  30:	2008fffe 	strdcs	pc, [r8], -lr
  34:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  38:	f7ff2009 			; <UNDEFINED> instruction: 0xf7ff2009
  3c:	200afffe 	strdcs	pc, [sl], -lr
  40:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  44:	f7ff200b 			; <UNDEFINED> instruction: 0xf7ff200b
  48:	200cfffe 	strdcs	pc, [ip], -lr
  4c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  50:	f7ff200d 			; <UNDEFINED> instruction: 0xf7ff200d
  54:	200efffe 	strdcs	pc, [lr], -lr
  58:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  5c:	f7ff200f 			; <UNDEFINED> instruction: 0xf7ff200f
  60:	2010fffe 			; <UNDEFINED> instruction: 0x2010fffe
  64:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  68:	f7ff2011 			; <UNDEFINED> instruction: 0xf7ff2011
  6c:	2012fffe 			; <UNDEFINED> instruction: 0x2012fffe
  70:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  74:	f7ff2013 			; <UNDEFINED> instruction: 0xf7ff2013
  78:	2014fffe 			; <UNDEFINED> instruction: 0x2014fffe
  7c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  80:	f7ff2015 			; <UNDEFINED> instruction: 0xf7ff2015
  84:	2016fffe 			; <UNDEFINED> instruction: 0x2016fffe
  88:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  8c:	f7ff2017 			; <UNDEFINED> instruction: 0xf7ff2017
  90:	2018fffe 			; <UNDEFINED> instruction: 0x2018fffe
  94:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  98:	f7ff2019 			; <UNDEFINED> instruction: 0xf7ff2019
  9c:	201afffe 			; <UNDEFINED> instruction: 0x201afffe
  a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a4:	f7ff201b 			; <UNDEFINED> instruction: 0xf7ff201b
  a8:	2000fffe 	strdcs	pc, [r0], -lr
  ac:	bf00bd08 	svclt	0x0000bd08
