#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr 27 20:10:38 2024
# Process ID: 9860
# Current directory: C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Mainn.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mainn.tcl
# Log file: C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.runs/synth_1/Mainn.vds
# Journal file: C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mainn.tcl -notrace
Command: synth_design -top Mainn -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18532 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 409.570 ; gain = 96.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mainn' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/main.v:4]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:2]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:2]
INFO: [Synth 8-6157] synthesizing module 'REG_11' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/PC_REG.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REG_11' (2#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/PC_REG.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_16' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_REG.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REG_16' (3#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_REG.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_adderNlogic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_adderNlogic.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Control_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decoder3to8' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Decoder3x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Decoder3to8' (5#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Decoder3x8.v:1]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Control_Unit.v:40]
INFO: [Synth 8-6157] synthesizing module 'AR_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AR _Control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AR_Control' (6#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AR _Control.v:1]
WARNING: [Synth 8-350] instance 'ar' of module 'AR_Control' requires 6 connections, but only 5 given [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Control_Unit.v:43]
INFO: [Synth 8-6157] synthesizing module 'PC_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/PC_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC_Control' (7#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/PC_control.v:1]
WARNING: [Synth 8-689] width (12) of port connection 'B' does not match port width (16) of module 'PC_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Control_Unit.v:46]
INFO: [Synth 8-6157] synthesizing module 'DR_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/DR_Control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DR_Control' (8#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/DR_Control.v:1]
INFO: [Synth 8-6157] synthesizing module 'AC_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AC_Control' (9#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:1]
WARNING: [Synth 8-689] width (12) of port connection 'B' does not match port width (16) of module 'AC_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Control_Unit.v:52]
INFO: [Synth 8-6157] synthesizing module 'IR_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/IR_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR_Control' (10#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/IR_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Memory_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Control' (11#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Memory_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'SC_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/seq_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SC_Control' (12#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/seq_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUS_Control' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/BUS_Control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BUS_Control' (13#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/BUS_Control.v:1]
WARNING: [Synth 8-3848] Net CLRAR in module/entity controlUnit does not have driver. [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Control_Unit.v:16]
WARNING: [Synth 8-3848] Net E in module/entity controlUnit does not have driver. [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Control_Unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (14#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Control_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Encoder_8x3' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Encoder8x3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Encoder_8x3' (15#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Encoder8x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/MUX8_x3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (16#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/MUX8_x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'SequenceCounter' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Sequence_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SequenceCounter' (17#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/Sequence_counter.v:1]
WARNING: [Synth 8-3848] Net D in module/entity Mainn does not have driver. [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/main.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Mainn' (18#1) [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/main.v:4]
WARNING: [Synth 8-3331] design Encoder_8x3 has unconnected port Xns[0]
WARNING: [Synth 8-3331] design BUS_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design SC_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design SC_Control has unconnected port T[6]
WARNING: [Synth 8-3331] design SC_Control has unconnected port T[2]
WARNING: [Synth 8-3331] design SC_Control has unconnected port T[1]
WARNING: [Synth 8-3331] design SC_Control has unconnected port T[0]
WARNING: [Synth 8-3331] design SC_Control has unconnected port D[6]
WARNING: [Synth 8-3331] design RAM_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design RAM_Control has unconnected port T[5]
WARNING: [Synth 8-3331] design RAM_Control has unconnected port T[2]
WARNING: [Synth 8-3331] design RAM_Control has unconnected port T[0]
WARNING: [Synth 8-3331] design RAM_Control has unconnected port D[4]
WARNING: [Synth 8-3331] design IR_Control has unconnected port D[7]
WARNING: [Synth 8-3331] design IR_Control has unconnected port D[6]
WARNING: [Synth 8-3331] design IR_Control has unconnected port D[5]
WARNING: [Synth 8-3331] design IR_Control has unconnected port D[4]
WARNING: [Synth 8-3331] design IR_Control has unconnected port D[3]
WARNING: [Synth 8-3331] design IR_Control has unconnected port D[2]
WARNING: [Synth 8-3331] design IR_Control has unconnected port D[1]
WARNING: [Synth 8-3331] design IR_Control has unconnected port D[0]
WARNING: [Synth 8-3331] design IR_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design IR_Control has unconnected port T[6]
WARNING: [Synth 8-3331] design IR_Control has unconnected port T[5]
WARNING: [Synth 8-3331] design IR_Control has unconnected port T[4]
WARNING: [Synth 8-3331] design IR_Control has unconnected port T[3]
WARNING: [Synth 8-3331] design IR_Control has unconnected port T[2]
WARNING: [Synth 8-3331] design IR_Control has unconnected port T[0]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[2]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[1]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[0]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[5]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[3]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[15]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[14]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[13]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[12]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[10]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[8]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[7]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[3]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[2]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[1]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[0]
WARNING: [Synth 8-3331] design DR_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design DR_Control has unconnected port T[6]
WARNING: [Synth 8-3331] design DR_Control has unconnected port T[5]
WARNING: [Synth 8-3331] design DR_Control has unconnected port T[3]
WARNING: [Synth 8-3331] design DR_Control has unconnected port T[2]
WARNING: [Synth 8-3331] design DR_Control has unconnected port T[1]
WARNING: [Synth 8-3331] design DR_Control has unconnected port T[0]
WARNING: [Synth 8-3331] design DR_Control has unconnected port D[7]
WARNING: [Synth 8-3331] design DR_Control has unconnected port D[6]
WARNING: [Synth 8-3331] design DR_Control has unconnected port D[5]
WARNING: [Synth 8-3331] design DR_Control has unconnected port D[4]
WARNING: [Synth 8-3331] design DR_Control has unconnected port D[3]
WARNING: [Synth 8-3331] design PC_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design PC_Control has unconnected port T[6]
WARNING: [Synth 8-3331] design PC_Control has unconnected port T[2]
WARNING: [Synth 8-3331] design PC_Control has unconnected port T[0]
WARNING: [Synth 8-3331] design PC_Control has unconnected port D[6]
WARNING: [Synth 8-3331] design PC_Control has unconnected port D[3]
WARNING: [Synth 8-3331] design PC_Control has unconnected port D[2]
WARNING: [Synth 8-3331] design PC_Control has unconnected port D[1]
WARNING: [Synth 8-3331] design PC_Control has unconnected port D[0]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[15]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[14]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[13]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[12]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[11]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[10]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[9]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[8]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[7]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[6]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[5]
WARNING: [Synth 8-3331] design PC_Control has unconnected port B[2]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[14]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[13]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[12]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[11]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[10]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[9]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[8]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[7]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[6]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[5]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[4]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[3]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[2]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[1]
WARNING: [Synth 8-3331] design PC_Control has unconnected port AC[0]
WARNING: [Synth 8-3331] design AR_Control has unconnected port T[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 708.801 ; gain = 395.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 708.801 ; gain = 395.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 708.801 ; gain = 395.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4095]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4094]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4093]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4092]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4091]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4090]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4089]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4088]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4087]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4086]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4085]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4084]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4083]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4082]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4081]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4080]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4079]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4078]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4077]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4076]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4075]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4074]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4073]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4072]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4071]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4070]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4069]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4068]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4067]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4066]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4065]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4064]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4063]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4062]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4061]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4060]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4059]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4058]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4057]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4056]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4055]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4054]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4053]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4052]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4051]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4050]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4049]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4048]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4047]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4046]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4045]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4044]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4043]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4042]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4041]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4040]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4039]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4038]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4037]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4036]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4035]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4034]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4033]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4032]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4031]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4030]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4029]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4028]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4027]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4026]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4025]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4024]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4023]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4022]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4021]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4020]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4019]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4018]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4017]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4016]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4015]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4014]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4013]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4012]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4011]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4010]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4009]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4008]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4007]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4006]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4005]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4004]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4003]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4002]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4001]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[4000]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[3999]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[3998]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[3997]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_4K_reg[3996]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'OUTDATA_reg' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4095]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4094]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4093]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4092]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4091]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4090]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4089]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4088]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4087]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4086]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4085]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4084]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4083]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4082]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4081]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4080]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4079]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4078]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4077]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4076]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4075]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4074]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4073]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4072]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4071]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4070]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4069]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4068]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4067]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4066]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4065]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4064]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4063]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4062]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4061]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4060]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4059]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4058]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4057]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4056]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4055]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4054]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4053]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4052]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4051]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4050]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4049]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4048]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4047]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4046]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4045]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4044]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4043]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4042]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4041]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4040]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4039]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4038]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4037]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4036]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4035]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4034]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4033]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4032]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4031]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4030]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4029]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4028]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4027]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4026]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4025]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4024]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4023]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4022]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4021]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4020]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4019]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4018]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4017]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4016]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4015]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4014]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4013]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4012]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4011]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4010]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4009]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4008]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4007]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4006]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4005]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4004]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4003]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4002]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4001]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[4000]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[3999]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[3998]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_4K_reg[3997]' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/256_RAM.v:16]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 858.129 ; gain = 544.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart       |           1|     65520|
|2     |RAM__GB1      |           1|      4784|
|3     |RAM__GB2      |           1|     17584|
|4     |RAM__GB3      |           1|     23904|
|5     |RAM__GB4      |           1|     32904|
|6     |RAM__GB5      |           1|     54561|
|7     |Mainn__GC0    |           1|       793|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4101  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4096  
Module REG_11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module REG_11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module REG_16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module REG_16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module REG_16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Decoder3to8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Encoder_8x3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module SequenceCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Decoder3to8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:03:22 . Memory (MB): peak = 875.812 ; gain = 562.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart       |           1|     65520|
|2     |RAM__GB1      |           1|      4784|
|3     |RAM__GB2      |           1|     17584|
|4     |RAM__GB3      |           1|     23904|
|5     |RAM__GB4      |           1|     20578|
|6     |RAM__GB5      |           1|      7582|
|7     |Mainn__GC0    |           1|       625|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:03:24 . Memory (MB): peak = 875.812 ; gain = 562.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart       |           1|     65520|
|2     |RAM__GB1      |           1|      4784|
|3     |RAM__GB2      |           1|     17584|
|4     |RAM__GB3      |           1|     23904|
|5     |RAM__GB4      |           1|     20578|
|6     |RAM__GB5      |           1|      7582|
|7     |Mainn__GC0    |           1|       625|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[7] with 1st driver pin 'i_0/i_276/O' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[7] with 2nd driver pin 'GND' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-5559] multi-driven net I3278[7] is connected to constant driver, other driver is ignored [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[6] with 1st driver pin 'i_0/i_277/O' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[6] with 2nd driver pin 'GND' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-5559] multi-driven net I3278[6] is connected to constant driver, other driver is ignored [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[5] with 1st driver pin 'i_0/i_279/O' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[5] with 2nd driver pin 'GND' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-5559] multi-driven net I3278[5] is connected to constant driver, other driver is ignored [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[4] with 1st driver pin 'i_0/i_280/O' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[4] with 2nd driver pin 'GND' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-5559] multi-driven net I3278[4] is connected to constant driver, other driver is ignored [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[3] with 1st driver pin 'i_0/i_281/O' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[3] with 2nd driver pin 'GND' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-5559] multi-driven net I3278[3] is connected to constant driver, other driver is ignored [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[2] with 1st driver pin 'i_0/i_283/O' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[2] with 2nd driver pin 'GND' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-5559] multi-driven net I3278[2] is connected to constant driver, other driver is ignored [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[1] with 1st driver pin 'i_0/i_284/O' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[1] with 2nd driver pin 'GND' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-5559] multi-driven net I3278[1] is connected to constant driver, other driver is ignored [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[0] with 1st driver pin 'i_0/i_286/O' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-3352] multi-driven net I3278[0] with 2nd driver pin 'GND' [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
CRITICAL WARNING: [Synth 8-5559] multi-driven net I3278[0] is connected to constant driver, other driver is ignored [C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.srcs/sources_1/new/AC_CONTROL.v:10]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:03:58 . Memory (MB): peak = 875.812 ; gain = 562.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart       |           1|     30576|
|2     |RAM__GB1      |           1|      4784|
|3     |RAM__GB2      |           1|     17584|
|4     |RAM__GB3      |           1|     23904|
|5     |RAM__GB4      |           1|     20217|
|6     |RAM__GB5      |           1|      3921|
|7     |Mainn__GC0    |           1|       142|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3276][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3276][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3277][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3277][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3278][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3278][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3279][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3279][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3272][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3272][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3273][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3273][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3274][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3274][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3275][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3275][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3268][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3268][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3269][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3269][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3270][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3270][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3271][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3271][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3264][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3264][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3265][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3265][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3266][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3266][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3267][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3267][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3292][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3292][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3293][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3293][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3294][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3294][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3295][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3295][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3288][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3288][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3289][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3289][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3290][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3290][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3291][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3291][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3284][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3284][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3285][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3285][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3286][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3286][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3287][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3287][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3280][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3280][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3281][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3281][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3282][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3282][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3283][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3283][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3308][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3308][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3309][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3309][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3310][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3310][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3311][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3311][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3304][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3304][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3305][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3305][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3306][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3306][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3307][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3307][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3300][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3300][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3301][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3301][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3302][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3302][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3303][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3303][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3296][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3296][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3297][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3297][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3298][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3298][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3299][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3299][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3324][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3324][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3325][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \ramat/RAM_4K_reg[3325][0]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:04:35 . Memory (MB): peak = 902.777 ; gain = 589.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:04:37 . Memory (MB): peak = 902.777 ; gain = 589.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:04:43 . Memory (MB): peak = 902.777 ; gain = 589.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:04:46 . Memory (MB): peak = 902.777 ; gain = 589.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:04:47 . Memory (MB): peak = 902.777 ; gain = 589.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:04:48 . Memory (MB): peak = 902.777 ; gain = 589.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |    10|
|6     |LUT4   |     5|
|7     |LUT5   |   106|
|8     |LUT6   | 18444|
|9     |MUXF7  |  8736|
|10    |MUXF8  |  4368|
|11    |FDRE   |   163|
|12    |LD     | 65552|
|13    |IBUF   |     1|
|14    |OBUF   |   136|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                | 97536|
|2     |  AR_reg |REG_11          |   132|
|3     |  ir_reg |REG_16          |    16|
|4     |  pc_reg |REG_11_0        |    16|
|5     |  ramat  |RAM             | 96128|
|6     |  sc     |SequenceCounter |  1105|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:04:48 . Memory (MB): peak = 902.777 ; gain = 589.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 266363 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:04:50 . Memory (MB): peak = 902.777 ; gain = 589.465
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:04:50 . Memory (MB): peak = 902.777 ; gain = 589.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78668 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 12 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Mainn' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65552 instances were transformed.
  LD => LDCE: 65552 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 309 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:05:59 . Memory (MB): peak = 974.844 ; gain = 674.445
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/term 2/micro/Mano-Basic-Computer-Using-Verilog-main/Mano-Basic-Computer-Using-Verilog-main/project_1/project_1.runs/synth_1/Mainn.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 974.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Mainn_utilization_synth.rpt -pb Mainn_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 974.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 20:17:22 2024...
