[{"DBLP title": "Automated fault localization with statistically suspicious program states.", "DBLP authors": ["Tai-Yi Huang", "Pin-Chuan Chou", "Cheng-Han Tsai", "Hsin-An Chen"], "year": 2007, "MAG papers": [{"PaperId": 1996874284, "PaperTitle": "automated fault localization with statistically suspicious program states", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Frequency-aware energy optimization for real-time periodic and aperiodic tasks.", "DBLP authors": ["Xiliang Zhong", "Cheng-Zhong Xu"], "year": 2007, "MAG papers": [{"PaperId": 2102171051, "PaperTitle": "frequency aware energy optimization for real time periodic and aperiodic tasks", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["wayne state university", "wayne state university"]}], "source": "ES"}, {"DBLP title": "DVSleak: combining leakage reduction and voltage scaling in feedback EDF scheduling.", "DBLP authors": ["Yifan Zhu", "Frank Mueller"], "year": 2007, "MAG papers": [{"PaperId": 2125397714, "PaperTitle": "dvsleak combining leakage reduction and voltage scaling in feedback edf scheduling", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Integrated CPU and l2 cache voltage scaling using machine learning.", "DBLP authors": ["Nevine AbouGhazaleh", "Alexandre Peixoto Ferreira", "Cosmin Rusu", "Ruibin Xu", "Frank Liberato", "Bruce R. Childers", "Daniel Moss\u00e9", "Rami G. Melhem"], "year": 2007, "MAG papers": [{"PaperId": 2112102221, "PaperTitle": "integrated cpu and l2 cache voltage scaling using machine learning", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Java takes flight: time-portable real-time programming with exotasks.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Daniel T. Iercan", "Christoph M. Kirsch", "V. T. Rajan", "Harald R\u00f6ck", "Rainer Trummer"], "year": 2007, "MAG papers": [{"PaperId": 2161532009, "PaperTitle": "java takes flight time portable real time programming with exotasks", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["university of salzburg", null, "university of salzburg", "ibm", "ibm", "university of salzburg", "ibm"]}], "source": "ES"}, {"DBLP title": "Java client ahead-of-time compiler for embedded systems.", "DBLP authors": ["SungHyun Hong", "Jin-Chul Kim", "Jin Woo Shin", "Soo-Mook Moon", "Hyeong-Seok Oh", "Jaemok Lee", "Hyung-Kyu Choi"], "year": 2007, "MAG papers": [{"PaperId": 2016981322, "PaperTitle": "java client ahead of time compiler for embedded systems", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Bee+Cl@k: an implementation of lattice-based array contraction in the source-to-source translator rose.", "DBLP authors": ["Christophe Alias", "Fabrice Baray", "Alain Darte"], "year": 2007, "MAG papers": [{"PaperId": 2111849853, "PaperTitle": "bee cl k an implementation of lattice based array contraction in the source to source translator rose", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["ecole normale superieure de lyon", "ecole normale superieure de lyon", "ecole normale superieure de lyon"]}], "source": "ES"}, {"DBLP title": "Combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration of embedded systems.", "DBLP authors": ["Richard Vincent Bennett", "Alastair Colin Murray", "Bj\u00f6rn Franke", "Nigel P. Topham"], "year": 2007, "MAG papers": [{"PaperId": 2052205162, "PaperTitle": "combining source to source transformations and processor instruction set extensions for the automated design space exploration of embedded systems", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Optimistic coalescing for heterogeneous register architectures.", "DBLP authors": ["Minwook Ahn", "Jooyeon Lee", "Yunheung Paek"], "year": 2007, "MAG papers": [{"PaperId": 2104533913, "PaperTitle": "optimistic coalescing for heterogeneous register architectures", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "On the complexity of spill everywhere under SSA form.", "DBLP authors": ["Florent Bouchez", "Alain Darte", "Fabrice Rastello"], "year": 2007, "MAG papers": [{"PaperId": 2035978244, "PaperTitle": "on the complexity of spill everywhere under ssa form", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["ecole normale superieure de lyon", "ecole normale superieure de lyon", "ecole normale superieure de lyon"]}], "source": "ES"}, {"DBLP title": "Tetris: a new register pressure control technique for VLIW processors.", "DBLP authors": ["Weifeng Xu", "Russell Tessier"], "year": 2007, "MAG papers": [{"PaperId": 2035424898, "PaperTitle": "tetris a new register pressure control technique for vliw processors", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Hierarchical real-time garbage collection.", "DBLP authors": ["Filip Pizlo", "Antony L. Hosking", "Jan Vitek"], "year": 2007, "MAG papers": [{"PaperId": 2130171663, "PaperTitle": "hierarchical real time garbage collection", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Code and data partitioning for fine-grain parallelism.", "DBLP authors": ["Michael L. Chu", "Scott A. Mahlke"], "year": 2007, "MAG papers": [{"PaperId": 2036708768, "PaperTitle": "code and data partitioning for fine grain parallelism", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Addressing instruction fetch bottlenecks by using an instruction register file.", "DBLP authors": ["Stephen Roderick Hines", "Gary S. Tyson", "David B. Whalley"], "year": 2007, "MAG papers": [{"PaperId": 2117186879, "PaperTitle": "addressing instruction fetch bottlenecks by using an instruction register file", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["florida state university", "florida state university", "florida state university"]}], "source": "ES"}, {"DBLP title": "WCET analysis of instruction caches with prefetching.", "DBLP authors": ["Jun Yan", "Wei Zhang"], "year": 2007, "MAG papers": [{"PaperId": 2020793540, "PaperTitle": "wcet analysis of instruction caches with prefetching", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "External memory page remapping for embedded multimedia systems.", "DBLP authors": ["Ke Ning", "David R. Kaeli"], "year": 2007, "MAG papers": [{"PaperId": 1986834520, "PaperTitle": "external memory page remapping for embedded multimedia systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northeastern university", "analog devices"]}], "source": "ES"}, {"DBLP title": "Dynamic data scratchpad memory management for a memory subsystem with an MMU.", "DBLP authors": ["Hyungmin Cho", "Bernhard Egger", "Jaejin Lee", "Heonshik Shin"], "year": 2007, "MAG papers": [{"PaperId": 2065369728, "PaperTitle": "dynamic data scratchpad memory management for a memory subsystem with an mmu", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Scratchpad allocation for data aggregates in superperfect graphs.", "DBLP authors": ["Lian Li", "Quan Hoang Nguyen", "Jingling Xue"], "year": 2007, "MAG papers": [{"PaperId": 2135866892, "PaperTitle": "scratchpad allocation for data aggregates in superperfect graphs", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "SWL: a search-while-load demand paging scheme with NAND flash memory.", "DBLP authors": ["Jihyun In", "Ilhoon Shin", "Hyojun Kim"], "year": 2007, "MAG papers": [{"PaperId": 2077666446, "PaperTitle": "swl a search while load demand paging scheme with nand flash memory", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["samsung", "samsung", "samsung"]}], "source": "ES"}, {"DBLP title": "Optimizing software cache performance of packet processing applications.", "DBLP authors": ["Qin Wang", "Junpu Chen", "Weihua Zhang", "Min Yang", "Binyu Zang"], "year": 2007, "MAG papers": [{"PaperId": 2132328295, "PaperTitle": "optimizing software cache performance of packet processing applications", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Compiler-managed partitioned data caches for low power.", "DBLP authors": ["Rajiv A. Ravindran", "Michael L. Chu", "Scott A. Mahlke"], "year": 2007, "MAG papers": [{"PaperId": 2124484867, "PaperTitle": "compiler managed partitioned data caches for low power", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["hewlett packard", "university of michigan", "university of michigan"]}], "source": "ES"}]