-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_min_cost_function\hdlsrc\parallel_min_cost_function_vopt_6phase\test_parallel_min_cost_function_src_Min_cost_function_and_vopt.vhd
-- Created: 2022-10-10 17:47:59
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-08
-- Target subsystem base rate: 1e-08
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- done                          ce_out        1e-08
-- done_complete                 ce_out        1e-08
-- J_AXI                         ce_out        1e-08
-- Index                         ce_out        1e-08
-- voltages_0                    ce_out        1e-08
-- voltages_1                    ce_out        1e-08
-- voltages_2                    ce_out        1e-08
-- voltages_3                    ce_out        1e-08
-- Index_AXI                     ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: test_parallel_min_cost_function_src_Min_cost_function_and_vopt
-- Source Path: parallel_min_cost_function_vopt_6phase/Min_cost_function_and_vopt
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.test_parallel_min_cost_function_src_Min_cost_function_and_vopt_pkg.ALL;

ENTITY test_parallel_min_cost_function_src_Min_cost_function_and_vopt IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        Index_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        valid_in                          :   IN    std_logic;
        J_in_0                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_1                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_2                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_3                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_4                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_5                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_6                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_7                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_8                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_9                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_10                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_11                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_12                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_13                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_14                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_15                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        phase_voltages_per_switching_state_in_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_32 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_33 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_34 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_35 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_36 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_37 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_38 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_39 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_40 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_41 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_42 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_43 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_44 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_45 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_46 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_47 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_48 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_49 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_50 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_51 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_52 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_53 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_54 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_55 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_56 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_57 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_58 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_59 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_60 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_61 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_62 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_63 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        ce_out                            :   OUT   std_logic;
        done                              :   OUT   std_logic;
        done_complete                     :   OUT   std_logic;
        J_AXI                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_0                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_1                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_2                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_3                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        Index_AXI                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- int32
        );
END test_parallel_min_cost_function_src_Min_cost_function_and_vopt;


ARCHITECTURE rtl OF test_parallel_min_cost_function_src_Min_cost_function_and_vopt IS

  -- Component Declarations
  COMPONENT test_parallel_min_cost_function_src_Detect_Rise_Positive
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          U                               :   IN    std_logic;
          Y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant
    PORT( u                               :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant1
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant2
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant3
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant4
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant5
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant6
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant7
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant8
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant9
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant10
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant11
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant12
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant13
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant14
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Compare_To_Constant15
    PORT( u                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_Detect_Rise_Positive1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          U                               :   IN    std_logic;
          Y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT test_parallel_min_cost_function_src_MATLAB_Function
    PORT( J_1                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_1                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_2                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_2                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_3                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_3                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_3                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_4                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_4                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_4                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_5                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_5                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_5                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_6                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_6                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_6                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_7                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_7                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_7                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_8                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_8                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_8                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_9                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_9                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_9                      :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_10                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_10                        :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_10                     :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_11                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_11                        :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_11                     :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_12                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_12                        :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_12                     :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_13                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_13                        :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_13                     :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_14                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_14                        :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_14                     :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_15                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_15                        :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_15                     :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J_16                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_16                        :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          voltages_16                     :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          min                             :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_default                       :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          voltages_default                :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
          J                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
          voltages                        :   OUT   vector_of_std_logic_vector24(0 TO 3)  -- sfix24_En11 [4]
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : test_parallel_min_cost_function_src_Detect_Rise_Positive
    USE ENTITY work.test_parallel_min_cost_function_src_Detect_Rise_Positive(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant1
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant1(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant2
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant2(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant3
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant3(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant4
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant4(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant5
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant5(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant6
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant6(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant7
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant7(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant8
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant8(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant9
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant9(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant10
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant10(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant11
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant11(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant12
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant12(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant13
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant13(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant14
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant14(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Compare_To_Constant15
    USE ENTITY work.test_parallel_min_cost_function_src_Compare_To_Constant15(rtl);

  FOR ALL : test_parallel_min_cost_function_src_Detect_Rise_Positive1
    USE ENTITY work.test_parallel_min_cost_function_src_Detect_Rise_Positive1(rtl);

  FOR ALL : test_parallel_min_cost_function_src_MATLAB_Function
    USE ENTITY work.test_parallel_min_cost_function_src_MATLAB_Function(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL End_Cycle                        : std_logic;
  SIGNAL Constant1_out1                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay46_out1                     : std_logic;
  SIGNAL End_Cycle_1                      : std_logic;
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Index_in_signed                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay8_out1                      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch_on1_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay18_out1                     : signed(31 DOWNTO 0);  -- int32
  SIGNAL Relational_Operator1_relop1      : std_logic;
  SIGNAL End_Cycle_2                      : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL Delay23_reg                      : std_logic_vector(0 TO 2);  -- ufix1 [3]
  SIGNAL Delay23_out1                     : std_logic;
  SIGNAL switch_compare_1_1               : std_logic;
  SIGNAL Delay24_reg                      : std_logic_vector(0 TO 2);  -- ufix1 [3]
  SIGNAL Delay24_out1                     : std_logic;
  SIGNAL Constant2_out1                   : std_logic;
  SIGNAL Switch7_out1                     : std_logic;
  SIGNAL switch_compare_1_2               : std_logic;
  SIGNAL End_Cycle_3                      : vector_of_signed20(0 TO 15);  -- sfix20_En11 [16]
  SIGNAL Delay7_out1                      : vector_of_signed20(0 TO 15);  -- sfix20_En11 [16]
  SIGNAL End_Cycle_4                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on4_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay17_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Compare_To_Constant_out1         : std_logic;
  SIGNAL switch_compare_1_3               : std_logic;
  SIGNAL Constant_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay_out1                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_out1                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator_relop1       : std_logic;
  SIGNAL switch_compare_1_4               : std_logic;
  SIGNAL Switch1_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_5               : std_logic;
  SIGNAL Switch2_out1                     : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay1_out1                      : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_6               : std_logic;
  SIGNAL switch_compare_1_7               : std_logic;
  SIGNAL End_Cycle_5                      : vector_of_signed24(0 TO 63);  -- sfix24_En11 [64]
  SIGNAL Delay16_out1                     : vector_of_signed24(0 TO 63);  -- sfix24_En11 [64]
  SIGNAL End_Cycle_6                      : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on2_out1                  : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay19_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch3_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay2_out1                      : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_8               : std_logic;
  SIGNAL switch_compare_1_9               : std_logic;
  SIGNAL End_Cycle_7                      : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on3_out1                  : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay20_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch4_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay3_out1                      : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_10              : std_logic;
  SIGNAL switch_compare_1_11              : std_logic;
  SIGNAL End_Cycle_8                      : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on5_out1                  : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay21_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch5_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay4_out1                      : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_12              : std_logic;
  SIGNAL switch_compare_1_13              : std_logic;
  SIGNAL End_Cycle_9                      : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on6_out1                  : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay22_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch6_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay5_out1                      : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux_out1                         : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux_out1_1                       : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_14              : std_logic;
  SIGNAL End_Cycle_10                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on10_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay34_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_15              : std_logic;
  SIGNAL Constant18_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add_out1                         : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on7_out1                  : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay35_out1                     : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant1_out1        : std_logic;
  SIGNAL switch_compare_1_16              : std_logic;
  SIGNAL Constant3_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay25_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch8_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator2_relop1      : std_logic;
  SIGNAL switch_compare_1_17              : std_logic;
  SIGNAL Switch9_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_18              : std_logic;
  SIGNAL Switch_on7_out1_dtc              : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch10_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay26_out1                     : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_19              : std_logic;
  SIGNAL switch_compare_1_20              : std_logic;
  SIGNAL End_Cycle_11                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on8_out1                  : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay36_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch11_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay37_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_21              : std_logic;
  SIGNAL switch_compare_1_22              : std_logic;
  SIGNAL End_Cycle_12                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on9_out1                  : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay38_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch12_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay41_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_23              : std_logic;
  SIGNAL switch_compare_1_24              : std_logic;
  SIGNAL End_Cycle_13                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on11_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay39_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch13_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay42_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_25              : std_logic;
  SIGNAL switch_compare_1_26              : std_logic;
  SIGNAL End_Cycle_14                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on12_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay40_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch14_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay43_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux1_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux1_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_27              : std_logic;
  SIGNAL End_Cycle_15                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on14_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay58_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_28              : std_logic;
  SIGNAL Constant19_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add1_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on17_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay59_out1                     : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant2_out1        : std_logic;
  SIGNAL switch_compare_1_29              : std_logic;
  SIGNAL Constant4_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay49_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch20_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator3_relop1      : std_logic;
  SIGNAL switch_compare_1_30              : std_logic;
  SIGNAL Switch21_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_31              : std_logic;
  SIGNAL Switch_on17_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch15_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay50_out1                     : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_32              : std_logic;
  SIGNAL switch_compare_1_33              : std_logic;
  SIGNAL End_Cycle_16                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on18_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay60_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch16_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay61_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_34              : std_logic;
  SIGNAL switch_compare_1_35              : std_logic;
  SIGNAL End_Cycle_17                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on19_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay62_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch17_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay65_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_36              : std_logic;
  SIGNAL switch_compare_1_37              : std_logic;
  SIGNAL End_Cycle_18                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on15_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay63_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch18_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay66_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_38              : std_logic;
  SIGNAL switch_compare_1_39              : std_logic;
  SIGNAL End_Cycle_19                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on16_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay64_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch19_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay67_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux2_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux2_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_40              : std_logic;
  SIGNAL End_Cycle_20                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on20_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay81_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_41              : std_logic;
  SIGNAL Constant20_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add2_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on23_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay82_out1                     : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant3_out1        : std_logic;
  SIGNAL switch_compare_1_42              : std_logic;
  SIGNAL Constant5_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay72_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch27_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator4_relop1      : std_logic;
  SIGNAL switch_compare_1_43              : std_logic;
  SIGNAL Switch28_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_44              : std_logic;
  SIGNAL Switch_on23_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch22_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay73_out1                     : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_45              : std_logic;
  SIGNAL switch_compare_1_46              : std_logic;
  SIGNAL End_Cycle_21                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on24_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay83_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch23_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay84_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_47              : std_logic;
  SIGNAL switch_compare_1_48              : std_logic;
  SIGNAL End_Cycle_22                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on25_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay85_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch24_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay88_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_49              : std_logic;
  SIGNAL switch_compare_1_50              : std_logic;
  SIGNAL End_Cycle_23                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on21_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay86_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch25_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay89_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_51              : std_logic;
  SIGNAL switch_compare_1_52              : std_logic;
  SIGNAL End_Cycle_24                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on22_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay87_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch26_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay90_out1                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux3_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux3_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_53              : std_logic;
  SIGNAL End_Cycle_25                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on26_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay104_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_54              : std_logic;
  SIGNAL Constant21_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add3_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on29_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay105_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant4_out1        : std_logic;
  SIGNAL switch_compare_1_55              : std_logic;
  SIGNAL Constant6_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay95_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch34_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator5_relop1      : std_logic;
  SIGNAL switch_compare_1_56              : std_logic;
  SIGNAL Switch35_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_57              : std_logic;
  SIGNAL Switch_on29_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch29_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay96_out1                     : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_58              : std_logic;
  SIGNAL switch_compare_1_59              : std_logic;
  SIGNAL End_Cycle_26                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on30_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay106_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch30_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay107_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_60              : std_logic;
  SIGNAL switch_compare_1_61              : std_logic;
  SIGNAL End_Cycle_27                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on31_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay108_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch31_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay111_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_62              : std_logic;
  SIGNAL switch_compare_1_63              : std_logic;
  SIGNAL End_Cycle_28                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on27_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay109_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch32_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay112_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_64              : std_logic;
  SIGNAL switch_compare_1_65              : std_logic;
  SIGNAL End_Cycle_29                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on28_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay110_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch33_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay113_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux4_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux4_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_66              : std_logic;
  SIGNAL End_Cycle_30                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on32_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay127_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_67              : std_logic;
  SIGNAL Constant22_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add4_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on35_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay128_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant5_out1        : std_logic;
  SIGNAL switch_compare_1_68              : std_logic;
  SIGNAL Constant7_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay118_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch41_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator6_relop1      : std_logic;
  SIGNAL switch_compare_1_69              : std_logic;
  SIGNAL Switch42_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_70              : std_logic;
  SIGNAL Switch_on35_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch36_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay119_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_71              : std_logic;
  SIGNAL switch_compare_1_72              : std_logic;
  SIGNAL End_Cycle_31                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on36_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay129_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch37_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay130_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_73              : std_logic;
  SIGNAL switch_compare_1_74              : std_logic;
  SIGNAL End_Cycle_32                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on37_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay131_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch38_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay134_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_75              : std_logic;
  SIGNAL switch_compare_1_76              : std_logic;
  SIGNAL End_Cycle_33                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on33_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay132_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch39_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay135_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_77              : std_logic;
  SIGNAL switch_compare_1_78              : std_logic;
  SIGNAL End_Cycle_34                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on34_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay133_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch40_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay136_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux5_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux5_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_79              : std_logic;
  SIGNAL End_Cycle_35                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on38_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay150_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_80              : std_logic;
  SIGNAL Constant23_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add5_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on41_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay151_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant6_out1        : std_logic;
  SIGNAL switch_compare_1_81              : std_logic;
  SIGNAL Constant8_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay141_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch48_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator7_relop1      : std_logic;
  SIGNAL switch_compare_1_82              : std_logic;
  SIGNAL Switch49_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_83              : std_logic;
  SIGNAL Switch_on41_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch43_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay142_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_84              : std_logic;
  SIGNAL switch_compare_1_85              : std_logic;
  SIGNAL End_Cycle_36                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on42_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay152_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch44_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay153_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_86              : std_logic;
  SIGNAL switch_compare_1_87              : std_logic;
  SIGNAL End_Cycle_37                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on43_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay154_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch45_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay157_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_88              : std_logic;
  SIGNAL switch_compare_1_89              : std_logic;
  SIGNAL End_Cycle_38                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on39_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay155_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch46_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay158_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_90              : std_logic;
  SIGNAL switch_compare_1_91              : std_logic;
  SIGNAL End_Cycle_39                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on40_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay156_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch47_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay159_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux6_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux6_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_92              : std_logic;
  SIGNAL End_Cycle_40                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on44_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay173_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_93              : std_logic;
  SIGNAL Constant24_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add6_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on47_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay174_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant7_out1        : std_logic;
  SIGNAL switch_compare_1_94              : std_logic;
  SIGNAL Constant9_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay164_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch55_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator8_relop1      : std_logic;
  SIGNAL switch_compare_1_95              : std_logic;
  SIGNAL Switch56_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_96              : std_logic;
  SIGNAL Switch_on47_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch50_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay165_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_97              : std_logic;
  SIGNAL switch_compare_1_98              : std_logic;
  SIGNAL End_Cycle_41                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on48_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay175_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch51_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay176_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_99              : std_logic;
  SIGNAL switch_compare_1_100             : std_logic;
  SIGNAL End_Cycle_42                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on49_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay177_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch52_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay180_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_101             : std_logic;
  SIGNAL switch_compare_1_102             : std_logic;
  SIGNAL End_Cycle_43                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on45_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay178_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch53_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay181_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_103             : std_logic;
  SIGNAL switch_compare_1_104             : std_logic;
  SIGNAL End_Cycle_44                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on46_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay179_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch54_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay182_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux7_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux7_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_105             : std_logic;
  SIGNAL End_Cycle_45                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on50_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay283_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_106             : std_logic;
  SIGNAL Constant25_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add7_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on53_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay284_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant8_out1        : std_logic;
  SIGNAL switch_compare_1_107             : std_logic;
  SIGNAL Constant10_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay274_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch62_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator9_relop1      : std_logic;
  SIGNAL switch_compare_1_108             : std_logic;
  SIGNAL Switch63_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_109             : std_logic;
  SIGNAL Switch_on53_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch57_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay275_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_110             : std_logic;
  SIGNAL switch_compare_1_111             : std_logic;
  SIGNAL End_Cycle_46                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on54_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay285_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch58_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay286_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_112             : std_logic;
  SIGNAL switch_compare_1_113             : std_logic;
  SIGNAL End_Cycle_47                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on55_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay287_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch59_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay290_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_114             : std_logic;
  SIGNAL switch_compare_1_115             : std_logic;
  SIGNAL End_Cycle_48                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on51_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay288_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch60_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay291_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_116             : std_logic;
  SIGNAL switch_compare_1_117             : std_logic;
  SIGNAL End_Cycle_49                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on52_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay289_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch61_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay292_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux8_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux8_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_118             : std_logic;
  SIGNAL End_Cycle_50                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on56_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay191_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_119             : std_logic;
  SIGNAL Constant26_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add8_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on59_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay192_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant9_out1        : std_logic;
  SIGNAL switch_compare_1_120             : std_logic;
  SIGNAL Constant11_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay297_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch69_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator10_relop1     : std_logic;
  SIGNAL switch_compare_1_121             : std_logic;
  SIGNAL Switch70_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_122             : std_logic;
  SIGNAL Switch_on59_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch64_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay298_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_123             : std_logic;
  SIGNAL switch_compare_1_124             : std_logic;
  SIGNAL End_Cycle_51                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on60_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay193_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch65_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay194_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_125             : std_logic;
  SIGNAL switch_compare_1_126             : std_logic;
  SIGNAL End_Cycle_52                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on61_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay195_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch66_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay198_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_127             : std_logic;
  SIGNAL switch_compare_1_128             : std_logic;
  SIGNAL End_Cycle_53                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on57_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay196_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch67_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay199_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_129             : std_logic;
  SIGNAL switch_compare_1_130             : std_logic;
  SIGNAL End_Cycle_54                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on58_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay197_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch68_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay200_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux9_out1                        : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux9_out1_1                      : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_131             : std_logic;
  SIGNAL End_Cycle_55                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on62_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay214_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_132             : std_logic;
  SIGNAL Constant27_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add9_out1                        : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on65_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay215_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant10_out1       : std_logic;
  SIGNAL switch_compare_1_133             : std_logic;
  SIGNAL Constant12_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay205_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch76_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator11_relop1     : std_logic;
  SIGNAL switch_compare_1_134             : std_logic;
  SIGNAL Switch77_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_135             : std_logic;
  SIGNAL Switch_on65_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch71_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay206_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_136             : std_logic;
  SIGNAL switch_compare_1_137             : std_logic;
  SIGNAL End_Cycle_56                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on66_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay216_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch72_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay217_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_138             : std_logic;
  SIGNAL switch_compare_1_139             : std_logic;
  SIGNAL End_Cycle_57                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on67_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay218_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch73_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay221_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_140             : std_logic;
  SIGNAL switch_compare_1_141             : std_logic;
  SIGNAL End_Cycle_58                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on63_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay219_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch74_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay222_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_142             : std_logic;
  SIGNAL switch_compare_1_143             : std_logic;
  SIGNAL End_Cycle_59                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on64_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay220_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch75_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay223_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux10_out1                       : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux10_out1_1                     : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_144             : std_logic;
  SIGNAL End_Cycle_60                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on68_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay237_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_145             : std_logic;
  SIGNAL Constant28_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add10_out1                       : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on71_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay238_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant11_out1       : std_logic;
  SIGNAL switch_compare_1_146             : std_logic;
  SIGNAL Constant13_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay228_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch83_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator12_relop1     : std_logic;
  SIGNAL switch_compare_1_147             : std_logic;
  SIGNAL Switch84_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_148             : std_logic;
  SIGNAL Switch_on71_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch78_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay229_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_149             : std_logic;
  SIGNAL switch_compare_1_150             : std_logic;
  SIGNAL End_Cycle_61                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on72_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay239_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch79_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay240_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_151             : std_logic;
  SIGNAL switch_compare_1_152             : std_logic;
  SIGNAL End_Cycle_62                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on73_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay241_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch80_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay244_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_153             : std_logic;
  SIGNAL switch_compare_1_154             : std_logic;
  SIGNAL End_Cycle_63                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on69_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay242_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch81_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay245_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_155             : std_logic;
  SIGNAL switch_compare_1_156             : std_logic;
  SIGNAL End_Cycle_64                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on70_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay243_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch82_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay246_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux11_out1                       : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux11_out1_1                     : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_157             : std_logic;
  SIGNAL End_Cycle_65                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on74_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay260_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_158             : std_logic;
  SIGNAL Constant29_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add11_out1                       : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on77_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay261_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant12_out1       : std_logic;
  SIGNAL switch_compare_1_159             : std_logic;
  SIGNAL Constant14_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay251_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch90_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator13_relop1     : std_logic;
  SIGNAL switch_compare_1_160             : std_logic;
  SIGNAL Switch91_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_161             : std_logic;
  SIGNAL Switch_on77_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch85_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay252_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_162             : std_logic;
  SIGNAL switch_compare_1_163             : std_logic;
  SIGNAL End_Cycle_66                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on78_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay262_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch86_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay263_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_164             : std_logic;
  SIGNAL switch_compare_1_165             : std_logic;
  SIGNAL End_Cycle_67                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on79_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay264_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch87_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay267_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_166             : std_logic;
  SIGNAL switch_compare_1_167             : std_logic;
  SIGNAL End_Cycle_68                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on75_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay265_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch88_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay268_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_168             : std_logic;
  SIGNAL switch_compare_1_169             : std_logic;
  SIGNAL End_Cycle_69                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on76_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay266_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch89_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay269_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux12_out1                       : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux12_out1_1                     : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_170             : std_logic;
  SIGNAL End_Cycle_70                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on80_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay311_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_171             : std_logic;
  SIGNAL Constant30_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add12_out1                       : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on83_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay312_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant13_out1       : std_logic;
  SIGNAL switch_compare_1_172             : std_logic;
  SIGNAL Constant15_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay302_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch97_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator14_relop1     : std_logic;
  SIGNAL switch_compare_1_173             : std_logic;
  SIGNAL Switch98_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_174             : std_logic;
  SIGNAL Switch_on83_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch92_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay303_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_175             : std_logic;
  SIGNAL switch_compare_1_176             : std_logic;
  SIGNAL End_Cycle_71                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on84_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay313_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch93_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay314_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_177             : std_logic;
  SIGNAL switch_compare_1_178             : std_logic;
  SIGNAL End_Cycle_72                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on85_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay315_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch94_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay318_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_179             : std_logic;
  SIGNAL switch_compare_1_180             : std_logic;
  SIGNAL End_Cycle_73                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on81_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay316_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch95_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay319_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_181             : std_logic;
  SIGNAL switch_compare_1_182             : std_logic;
  SIGNAL End_Cycle_74                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on82_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay317_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch96_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay320_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux13_out1                       : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux13_out1_1                     : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_183             : std_logic;
  SIGNAL End_Cycle_75                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on86_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay334_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_184             : std_logic;
  SIGNAL Constant31_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add13_out1                       : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on89_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay335_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant14_out1       : std_logic;
  SIGNAL switch_compare_1_185             : std_logic;
  SIGNAL Constant16_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay325_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch104_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator15_relop1     : std_logic;
  SIGNAL switch_compare_1_186             : std_logic;
  SIGNAL Switch105_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_187             : std_logic;
  SIGNAL Switch_on89_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch99_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay326_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_188             : std_logic;
  SIGNAL switch_compare_1_189             : std_logic;
  SIGNAL End_Cycle_76                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on90_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay336_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch100_out1                   : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay337_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_190             : std_logic;
  SIGNAL switch_compare_1_191             : std_logic;
  SIGNAL End_Cycle_77                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on91_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay338_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch101_out1                   : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay341_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_192             : std_logic;
  SIGNAL switch_compare_1_193             : std_logic;
  SIGNAL End_Cycle_78                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on87_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay339_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch102_out1                   : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay342_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_194             : std_logic;
  SIGNAL switch_compare_1_195             : std_logic;
  SIGNAL End_Cycle_79                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on88_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay340_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch103_out1                   : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay343_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Mux14_out1                       : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux14_out1_1                     : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL switch_compare_1_196             : std_logic;
  SIGNAL End_Cycle_80                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch_on92_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay357_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_197             : std_logic;
  SIGNAL Constant32_out1                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL Add14_out1                       : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Switch_on95_out1                 : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Delay358_out1                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Compare_To_Constant15_out1       : std_logic;
  SIGNAL switch_compare_1_198             : std_logic;
  SIGNAL Constant17_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay348_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Switch111_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Relational_Operator16_relop1     : std_logic;
  SIGNAL switch_compare_1_199             : std_logic;
  SIGNAL Switch112_out1                   : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_200             : std_logic;
  SIGNAL Switch_on95_out1_dtc             : signed(31 DOWNTO 0);  -- int32
  SIGNAL Switch106_out1                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay349_out1                    : signed(31 DOWNTO 0);  -- int32
  SIGNAL switch_compare_1_201             : std_logic;
  SIGNAL switch_compare_1_202             : std_logic;
  SIGNAL End_Cycle_81                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on96_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay359_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch107_out1                   : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay360_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_203             : std_logic;
  SIGNAL switch_compare_1_204             : std_logic;
  SIGNAL End_Cycle_82                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on97_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay361_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch108_out1                   : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay364_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_205             : std_logic;
  SIGNAL switch_compare_1_206             : std_logic;
  SIGNAL End_Cycle_83                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on93_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay362_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch109_out1                   : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay365_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL switch_compare_1_207             : std_logic;
  SIGNAL switch_compare_1_208             : std_logic;
  SIGNAL End_Cycle_84                     : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch_on94_out1                 : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay363_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Switch110_out1                   : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay366_out1                    : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL Delay15_out1                     : std_logic;
  SIGNAL End_Cycle_85                     : std_logic;
  SIGNAL switch_compare_1_209             : std_logic;
  SIGNAL Switch_on98_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay371_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_210             : std_logic;
  SIGNAL Switch_on99_out1                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay372_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage1_1_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_211             : std_logic;
  SIGNAL Switch_on100_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay373_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_212             : std_logic;
  SIGNAL Switch_on101_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay374_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_213             : std_logic;
  SIGNAL Switch_on104_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay375_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_214             : std_logic;
  SIGNAL Switch_on105_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay376_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage1_3_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_215             : std_logic;
  SIGNAL Switch_on102_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay377_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_216             : std_logic;
  SIGNAL Switch_on103_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay378_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_217             : std_logic;
  SIGNAL Switch_on108_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay379_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_218             : std_logic;
  SIGNAL Switch_on109_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay380_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage1_5_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_219             : std_logic;
  SIGNAL Switch_on106_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay381_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_220             : std_logic;
  SIGNAL Switch_on107_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay382_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_221             : std_logic;
  SIGNAL Switch_on112_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay383_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_222             : std_logic;
  SIGNAL Switch_on113_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay384_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage1_7_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_223             : std_logic;
  SIGNAL Switch_on110_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay385_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL switch_compare_1_224             : std_logic;
  SIGNAL Switch_on111_out1                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay386_out1                    : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Mux15_out1                       : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Mux15_out1_1                     : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL MinMax_stage1_2_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage2_1_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage1_4_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage2_2_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage3_1_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage1_6_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage2_3_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage1_8_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage2_4_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage3_2_val              : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL MinMax_stage4_val                : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Constant33_out1                  : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Constant34_out1                  : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Constant34_out1_1                : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL J                                : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Index_1                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL voltages                         : vector_of_std_logic_vector24(0 TO 3);  -- ufix24 [4]
  SIGNAL J_signed                         : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Delay12_out1                     : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_signed                     : signed(31 DOWNTO 0);  -- int32
  SIGNAL Delay13_out1                     : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_signed                  : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL Delay14_out1                     : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]

BEGIN
  u_Detect_Rise_Positive : test_parallel_min_cost_function_src_Detect_Rise_Positive
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              U => Delay46_out1,
              Y => End_Cycle_1
              );

  u_Compare_To_Constant : test_parallel_min_cost_function_src_Compare_To_Constant
    PORT MAP( u => std_logic_vector(Switch_on1_out1),  -- int32
              y => Compare_To_Constant_out1
              );

  u_Compare_To_Constant1 : test_parallel_min_cost_function_src_Compare_To_Constant1
    PORT MAP( u => std_logic_vector(Switch_on7_out1),  -- sfix33
              y => Compare_To_Constant1_out1
              );

  u_Compare_To_Constant2 : test_parallel_min_cost_function_src_Compare_To_Constant2
    PORT MAP( u => std_logic_vector(Switch_on17_out1),  -- sfix33
              y => Compare_To_Constant2_out1
              );

  u_Compare_To_Constant3 : test_parallel_min_cost_function_src_Compare_To_Constant3
    PORT MAP( u => std_logic_vector(Switch_on23_out1),  -- sfix33
              y => Compare_To_Constant3_out1
              );

  u_Compare_To_Constant4 : test_parallel_min_cost_function_src_Compare_To_Constant4
    PORT MAP( u => std_logic_vector(Switch_on29_out1),  -- sfix33
              y => Compare_To_Constant4_out1
              );

  u_Compare_To_Constant5 : test_parallel_min_cost_function_src_Compare_To_Constant5
    PORT MAP( u => std_logic_vector(Switch_on35_out1),  -- sfix33
              y => Compare_To_Constant5_out1
              );

  u_Compare_To_Constant6 : test_parallel_min_cost_function_src_Compare_To_Constant6
    PORT MAP( u => std_logic_vector(Switch_on41_out1),  -- sfix33
              y => Compare_To_Constant6_out1
              );

  u_Compare_To_Constant7 : test_parallel_min_cost_function_src_Compare_To_Constant7
    PORT MAP( u => std_logic_vector(Switch_on47_out1),  -- sfix33
              y => Compare_To_Constant7_out1
              );

  u_Compare_To_Constant8 : test_parallel_min_cost_function_src_Compare_To_Constant8
    PORT MAP( u => std_logic_vector(Switch_on53_out1),  -- sfix33
              y => Compare_To_Constant8_out1
              );

  u_Compare_To_Constant9 : test_parallel_min_cost_function_src_Compare_To_Constant9
    PORT MAP( u => std_logic_vector(Switch_on59_out1),  -- sfix33
              y => Compare_To_Constant9_out1
              );

  u_Compare_To_Constant10 : test_parallel_min_cost_function_src_Compare_To_Constant10
    PORT MAP( u => std_logic_vector(Switch_on65_out1),  -- sfix33
              y => Compare_To_Constant10_out1
              );

  u_Compare_To_Constant11 : test_parallel_min_cost_function_src_Compare_To_Constant11
    PORT MAP( u => std_logic_vector(Switch_on71_out1),  -- sfix33
              y => Compare_To_Constant11_out1
              );

  u_Compare_To_Constant12 : test_parallel_min_cost_function_src_Compare_To_Constant12
    PORT MAP( u => std_logic_vector(Switch_on77_out1),  -- sfix33
              y => Compare_To_Constant12_out1
              );

  u_Compare_To_Constant13 : test_parallel_min_cost_function_src_Compare_To_Constant13
    PORT MAP( u => std_logic_vector(Switch_on83_out1),  -- sfix33
              y => Compare_To_Constant13_out1
              );

  u_Compare_To_Constant14 : test_parallel_min_cost_function_src_Compare_To_Constant14
    PORT MAP( u => std_logic_vector(Switch_on89_out1),  -- sfix33
              y => Compare_To_Constant14_out1
              );

  u_Compare_To_Constant15 : test_parallel_min_cost_function_src_Compare_To_Constant15
    PORT MAP( u => std_logic_vector(Switch_on95_out1),  -- sfix33
              y => Compare_To_Constant15_out1
              );

  u_Detect_Rise_Positive1 : test_parallel_min_cost_function_src_Detect_Rise_Positive1
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              U => Delay15_out1,
              Y => End_Cycle_85
              );

  u_MATLAB_Function : test_parallel_min_cost_function_src_MATLAB_Function
    PORT MAP( J_1 => std_logic_vector(Delay_out1),  -- sfix20_En11
              Index_1 => std_logic_vector(Switch2_out1),  -- int32
              voltages_1 => Mux_out1_1,  -- sfix24_En11 [4]
              J_2 => std_logic_vector(Delay25_out1),  -- sfix20_En11
              Index_2 => std_logic_vector(Switch10_out1),  -- int32
              voltages_2 => Mux1_out1_1,  -- sfix24_En11 [4]
              J_3 => std_logic_vector(Delay49_out1),  -- sfix20_En11
              Index_3 => std_logic_vector(Switch15_out1),  -- int32
              voltages_3 => Mux2_out1_1,  -- sfix24_En11 [4]
              J_4 => std_logic_vector(Delay72_out1),  -- sfix20_En11
              Index_4 => std_logic_vector(Switch22_out1),  -- int32
              voltages_4 => Mux3_out1_1,  -- sfix24_En11 [4]
              J_5 => std_logic_vector(Delay95_out1),  -- sfix20_En11
              Index_5 => std_logic_vector(Switch29_out1),  -- int32
              voltages_5 => Mux4_out1_1,  -- sfix24_En11 [4]
              J_6 => std_logic_vector(Delay118_out1),  -- sfix20_En11
              Index_6 => std_logic_vector(Switch36_out1),  -- int32
              voltages_6 => Mux5_out1_1,  -- sfix24_En11 [4]
              J_7 => std_logic_vector(Delay141_out1),  -- sfix20_En11
              Index_7 => std_logic_vector(Switch43_out1),  -- int32
              voltages_7 => Mux6_out1_1,  -- sfix24_En11 [4]
              J_8 => std_logic_vector(Delay164_out1),  -- sfix20_En11
              Index_8 => std_logic_vector(Switch50_out1),  -- int32
              voltages_8 => Mux7_out1_1,  -- sfix24_En11 [4]
              J_9 => std_logic_vector(Delay274_out1),  -- sfix20_En11
              Index_9 => std_logic_vector(Switch57_out1),  -- int32
              voltages_9 => Mux8_out1_1,  -- sfix24_En11 [4]
              J_10 => std_logic_vector(Delay297_out1),  -- sfix20_En11
              Index_10 => std_logic_vector(Switch64_out1),  -- int32
              voltages_10 => Mux9_out1_1,  -- sfix24_En11 [4]
              J_11 => std_logic_vector(Delay205_out1),  -- sfix20_En11
              Index_11 => std_logic_vector(Switch71_out1),  -- int32
              voltages_11 => Mux10_out1_1,  -- sfix24_En11 [4]
              J_12 => std_logic_vector(Delay228_out1),  -- sfix20_En11
              Index_12 => std_logic_vector(Switch78_out1),  -- int32
              voltages_12 => Mux11_out1_1,  -- sfix24_En11 [4]
              J_13 => std_logic_vector(Delay251_out1),  -- sfix20_En11
              Index_13 => std_logic_vector(Switch85_out1),  -- int32
              voltages_13 => Mux12_out1_1,  -- sfix24_En11 [4]
              J_14 => std_logic_vector(Delay302_out1),  -- sfix20_En11
              Index_14 => std_logic_vector(Switch92_out1),  -- int32
              voltages_14 => Mux13_out1_1,  -- sfix24_En11 [4]
              J_15 => std_logic_vector(Delay325_out1),  -- sfix20_En11
              Index_15 => std_logic_vector(Switch99_out1),  -- int32
              voltages_15 => Mux14_out1_1,  -- sfix24_En11 [4]
              J_16 => std_logic_vector(Delay348_out1),  -- sfix20_En11
              Index_16 => std_logic_vector(Switch106_out1),  -- int32
              voltages_16 => Mux15_out1_1,  -- sfix24_En11 [4]
              min => std_logic_vector(MinMax_stage4_val),  -- sfix20_En11
              J_default => std_logic_vector(Constant33_out1),  -- sfix20_En11
              voltages_default => Constant34_out1_1,  -- sfix24_En11 [4]
              J => J,  -- sfix20_En11
              Index => Index_1,  -- int32
              voltages => voltages  -- sfix24_En11 [4]
              );

  End_Cycle <= valid_in;

  Constant1_out1 <= to_signed(4, 32);

  enb <= clk_enable;

  Delay46_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay46_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay46_out1 <= End_Cycle;
      END IF;
    END IF;
  END PROCESS Delay46_process;


  
  switch_compare_1 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Index_in_signed <= signed(Index_in);

  Delay8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay8_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay8_out1 <= Index_in_signed;
      END IF;
    END IF;
  END PROCESS Delay8_process;


  Delay18_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay18_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay18_out1 <= Switch_on1_out1;
      END IF;
    END IF;
  END PROCESS Delay18_process;


  
  Switch_on1_out1 <= Delay18_out1 WHEN switch_compare_1 = '0' ELSE
      Delay8_out1;

  
  Relational_Operator1_relop1 <= '1' WHEN Constant1_out1 = Switch_on1_out1 ELSE
      '0';

  End_Cycle_2 <= Relational_Operator1_relop1;

  Logical_Operator_out1 <= End_Cycle_2 AND End_Cycle_1;

  Delay23_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay23_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        Delay23_reg(0) <= Logical_Operator_out1;
        Delay23_reg(1 TO 2) <= Delay23_reg(0 TO 1);
      END IF;
    END IF;
  END PROCESS Delay23_process;

  Delay23_out1 <= Delay23_reg(2);

  
  switch_compare_1_1 <= '1' WHEN Delay23_out1 > '0' ELSE
      '0';

  Delay24_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay24_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        Delay24_reg(0) <= End_Cycle_1;
        Delay24_reg(1 TO 2) <= Delay24_reg(0 TO 1);
      END IF;
    END IF;
  END PROCESS Delay24_process;

  Delay24_out1 <= Delay24_reg(2);

  Constant2_out1 <= '0';

  
  Switch7_out1 <= Delay24_out1 WHEN switch_compare_1_1 = '0' ELSE
      Constant2_out1;

  
  switch_compare_1_2 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_3(0) <= signed(J_in_0);
  End_Cycle_3(1) <= signed(J_in_1);
  End_Cycle_3(2) <= signed(J_in_2);
  End_Cycle_3(3) <= signed(J_in_3);
  End_Cycle_3(4) <= signed(J_in_4);
  End_Cycle_3(5) <= signed(J_in_5);
  End_Cycle_3(6) <= signed(J_in_6);
  End_Cycle_3(7) <= signed(J_in_7);
  End_Cycle_3(8) <= signed(J_in_8);
  End_Cycle_3(9) <= signed(J_in_9);
  End_Cycle_3(10) <= signed(J_in_10);
  End_Cycle_3(11) <= signed(J_in_11);
  End_Cycle_3(12) <= signed(J_in_12);
  End_Cycle_3(13) <= signed(J_in_13);
  End_Cycle_3(14) <= signed(J_in_14);
  End_Cycle_3(15) <= signed(J_in_15);

  Delay7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay7_out1 <= (OTHERS => to_signed(16#00000#, 20));
      ELSIF enb = '1' THEN
        Delay7_out1 <= End_Cycle_3;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  End_Cycle_4 <= Delay7_out1(0);

  Delay17_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay17_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay17_out1 <= Switch_on4_out1;
      END IF;
    END IF;
  END PROCESS Delay17_process;


  
  Switch_on4_out1 <= Delay17_out1 WHEN switch_compare_1_2 = '0' ELSE
      End_Cycle_4;

  
  switch_compare_1_3 <= '1' WHEN Compare_To_Constant_out1 > '0' ELSE
      '0';

  Constant_out1 <= to_signed(16#7D000#, 20);

  
  Switch_out1 <= Delay_out1 WHEN switch_compare_1_3 = '0' ELSE
      Constant_out1;

  
  Relational_Operator_relop1 <= '1' WHEN Switch_on4_out1 <= Switch_out1 ELSE
      '0';

  
  switch_compare_1_4 <= '1' WHEN Relational_Operator_relop1 > '0' ELSE
      '0';

  
  Switch1_out1 <= Delay_out1 WHEN switch_compare_1_4 = '0' ELSE
      Switch_on4_out1;

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay_out1 <= Switch1_out1;
      END IF;
    END IF;
  END PROCESS Delay_process;


  
  switch_compare_1_5 <= '1' WHEN Relational_Operator_relop1 > '0' ELSE
      '0';

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay1_out1 <= Switch2_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  
  Switch2_out1 <= Delay1_out1 WHEN switch_compare_1_5 = '0' ELSE
      Switch_on1_out1;

  
  switch_compare_1_6 <= '1' WHEN Relational_Operator_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_7 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_5(0) <= signed(phase_voltages_per_switching_state_in_0);
  End_Cycle_5(1) <= signed(phase_voltages_per_switching_state_in_1);
  End_Cycle_5(2) <= signed(phase_voltages_per_switching_state_in_2);
  End_Cycle_5(3) <= signed(phase_voltages_per_switching_state_in_3);
  End_Cycle_5(4) <= signed(phase_voltages_per_switching_state_in_4);
  End_Cycle_5(5) <= signed(phase_voltages_per_switching_state_in_5);
  End_Cycle_5(6) <= signed(phase_voltages_per_switching_state_in_6);
  End_Cycle_5(7) <= signed(phase_voltages_per_switching_state_in_7);
  End_Cycle_5(8) <= signed(phase_voltages_per_switching_state_in_8);
  End_Cycle_5(9) <= signed(phase_voltages_per_switching_state_in_9);
  End_Cycle_5(10) <= signed(phase_voltages_per_switching_state_in_10);
  End_Cycle_5(11) <= signed(phase_voltages_per_switching_state_in_11);
  End_Cycle_5(12) <= signed(phase_voltages_per_switching_state_in_12);
  End_Cycle_5(13) <= signed(phase_voltages_per_switching_state_in_13);
  End_Cycle_5(14) <= signed(phase_voltages_per_switching_state_in_14);
  End_Cycle_5(15) <= signed(phase_voltages_per_switching_state_in_15);
  End_Cycle_5(16) <= signed(phase_voltages_per_switching_state_in_16);
  End_Cycle_5(17) <= signed(phase_voltages_per_switching_state_in_17);
  End_Cycle_5(18) <= signed(phase_voltages_per_switching_state_in_18);
  End_Cycle_5(19) <= signed(phase_voltages_per_switching_state_in_19);
  End_Cycle_5(20) <= signed(phase_voltages_per_switching_state_in_20);
  End_Cycle_5(21) <= signed(phase_voltages_per_switching_state_in_21);
  End_Cycle_5(22) <= signed(phase_voltages_per_switching_state_in_22);
  End_Cycle_5(23) <= signed(phase_voltages_per_switching_state_in_23);
  End_Cycle_5(24) <= signed(phase_voltages_per_switching_state_in_24);
  End_Cycle_5(25) <= signed(phase_voltages_per_switching_state_in_25);
  End_Cycle_5(26) <= signed(phase_voltages_per_switching_state_in_26);
  End_Cycle_5(27) <= signed(phase_voltages_per_switching_state_in_27);
  End_Cycle_5(28) <= signed(phase_voltages_per_switching_state_in_28);
  End_Cycle_5(29) <= signed(phase_voltages_per_switching_state_in_29);
  End_Cycle_5(30) <= signed(phase_voltages_per_switching_state_in_30);
  End_Cycle_5(31) <= signed(phase_voltages_per_switching_state_in_31);
  End_Cycle_5(32) <= signed(phase_voltages_per_switching_state_in_32);
  End_Cycle_5(33) <= signed(phase_voltages_per_switching_state_in_33);
  End_Cycle_5(34) <= signed(phase_voltages_per_switching_state_in_34);
  End_Cycle_5(35) <= signed(phase_voltages_per_switching_state_in_35);
  End_Cycle_5(36) <= signed(phase_voltages_per_switching_state_in_36);
  End_Cycle_5(37) <= signed(phase_voltages_per_switching_state_in_37);
  End_Cycle_5(38) <= signed(phase_voltages_per_switching_state_in_38);
  End_Cycle_5(39) <= signed(phase_voltages_per_switching_state_in_39);
  End_Cycle_5(40) <= signed(phase_voltages_per_switching_state_in_40);
  End_Cycle_5(41) <= signed(phase_voltages_per_switching_state_in_41);
  End_Cycle_5(42) <= signed(phase_voltages_per_switching_state_in_42);
  End_Cycle_5(43) <= signed(phase_voltages_per_switching_state_in_43);
  End_Cycle_5(44) <= signed(phase_voltages_per_switching_state_in_44);
  End_Cycle_5(45) <= signed(phase_voltages_per_switching_state_in_45);
  End_Cycle_5(46) <= signed(phase_voltages_per_switching_state_in_46);
  End_Cycle_5(47) <= signed(phase_voltages_per_switching_state_in_47);
  End_Cycle_5(48) <= signed(phase_voltages_per_switching_state_in_48);
  End_Cycle_5(49) <= signed(phase_voltages_per_switching_state_in_49);
  End_Cycle_5(50) <= signed(phase_voltages_per_switching_state_in_50);
  End_Cycle_5(51) <= signed(phase_voltages_per_switching_state_in_51);
  End_Cycle_5(52) <= signed(phase_voltages_per_switching_state_in_52);
  End_Cycle_5(53) <= signed(phase_voltages_per_switching_state_in_53);
  End_Cycle_5(54) <= signed(phase_voltages_per_switching_state_in_54);
  End_Cycle_5(55) <= signed(phase_voltages_per_switching_state_in_55);
  End_Cycle_5(56) <= signed(phase_voltages_per_switching_state_in_56);
  End_Cycle_5(57) <= signed(phase_voltages_per_switching_state_in_57);
  End_Cycle_5(58) <= signed(phase_voltages_per_switching_state_in_58);
  End_Cycle_5(59) <= signed(phase_voltages_per_switching_state_in_59);
  End_Cycle_5(60) <= signed(phase_voltages_per_switching_state_in_60);
  End_Cycle_5(61) <= signed(phase_voltages_per_switching_state_in_61);
  End_Cycle_5(62) <= signed(phase_voltages_per_switching_state_in_62);
  End_Cycle_5(63) <= signed(phase_voltages_per_switching_state_in_63);

  Delay16_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay16_out1 <= (OTHERS => to_signed(16#000000#, 24));
      ELSIF enb = '1' THEN
        Delay16_out1 <= End_Cycle_5;
      END IF;
    END IF;
  END PROCESS Delay16_process;


  End_Cycle_6 <= Delay16_out1(0);

  Delay19_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay19_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay19_out1 <= Switch_on2_out1;
      END IF;
    END IF;
  END PROCESS Delay19_process;


  
  Switch_on2_out1 <= Delay19_out1 WHEN switch_compare_1_7 = '0' ELSE
      End_Cycle_6;

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay2_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay2_out1 <= Switch3_out1;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  
  Switch3_out1 <= Delay2_out1 WHEN switch_compare_1_6 = '0' ELSE
      Switch_on2_out1;

  
  switch_compare_1_8 <= '1' WHEN Relational_Operator_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_9 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_7 <= Delay16_out1(1);

  Delay20_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay20_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay20_out1 <= Switch_on3_out1;
      END IF;
    END IF;
  END PROCESS Delay20_process;


  
  Switch_on3_out1 <= Delay20_out1 WHEN switch_compare_1_9 = '0' ELSE
      End_Cycle_7;

  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay3_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay3_out1 <= Switch4_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  
  Switch4_out1 <= Delay3_out1 WHEN switch_compare_1_8 = '0' ELSE
      Switch_on3_out1;

  
  switch_compare_1_10 <= '1' WHEN Relational_Operator_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_11 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_8 <= Delay16_out1(2);

  Delay21_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay21_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay21_out1 <= Switch_on5_out1;
      END IF;
    END IF;
  END PROCESS Delay21_process;


  
  Switch_on5_out1 <= Delay21_out1 WHEN switch_compare_1_11 = '0' ELSE
      End_Cycle_8;

  Delay4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay4_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay4_out1 <= Switch5_out1;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  
  Switch5_out1 <= Delay4_out1 WHEN switch_compare_1_10 = '0' ELSE
      Switch_on5_out1;

  
  switch_compare_1_12 <= '1' WHEN Relational_Operator_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_13 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_9 <= Delay16_out1(3);

  Delay22_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay22_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay22_out1 <= Switch_on6_out1;
      END IF;
    END IF;
  END PROCESS Delay22_process;


  
  Switch_on6_out1 <= Delay22_out1 WHEN switch_compare_1_13 = '0' ELSE
      End_Cycle_9;

  Delay5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay5_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay5_out1 <= Switch6_out1;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  
  Switch6_out1 <= Delay5_out1 WHEN switch_compare_1_12 = '0' ELSE
      Switch_on6_out1;

  Mux_out1(0) <= Switch3_out1;
  Mux_out1(1) <= Switch4_out1;
  Mux_out1(2) <= Switch5_out1;
  Mux_out1(3) <= Switch6_out1;

  outputgen17: FOR k IN 0 TO 3 GENERATE
    Mux_out1_1(k) <= std_logic_vector(Mux_out1(k));
  END GENERATE;

  
  switch_compare_1_14 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_10 <= Delay7_out1(1);

  Delay34_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay34_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay34_out1 <= Switch_on10_out1;
      END IF;
    END IF;
  END PROCESS Delay34_process;


  
  Switch_on10_out1 <= Delay34_out1 WHEN switch_compare_1_14 = '0' ELSE
      End_Cycle_10;

  
  switch_compare_1_15 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant18_out1 <= to_signed(4, 32);

  Add_out1 <= resize(Delay8_out1, 33) + resize(Constant18_out1, 33);

  Delay35_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay35_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay35_out1 <= Switch_on7_out1;
      END IF;
    END IF;
  END PROCESS Delay35_process;


  
  Switch_on7_out1 <= Delay35_out1 WHEN switch_compare_1_15 = '0' ELSE
      Add_out1;

  
  switch_compare_1_16 <= '1' WHEN Compare_To_Constant1_out1 > '0' ELSE
      '0';

  Constant3_out1 <= to_signed(16#7D000#, 20);

  
  Switch8_out1 <= Delay25_out1 WHEN switch_compare_1_16 = '0' ELSE
      Constant3_out1;

  
  Relational_Operator2_relop1 <= '1' WHEN Switch_on10_out1 <= Switch8_out1 ELSE
      '0';

  
  switch_compare_1_17 <= '1' WHEN Relational_Operator2_relop1 > '0' ELSE
      '0';

  
  Switch9_out1 <= Delay25_out1 WHEN switch_compare_1_17 = '0' ELSE
      Switch_on10_out1;

  Delay25_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay25_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay25_out1 <= Switch9_out1;
      END IF;
    END IF;
  END PROCESS Delay25_process;


  
  switch_compare_1_18 <= '1' WHEN Relational_Operator2_relop1 > '0' ELSE
      '0';

  Switch_on7_out1_dtc <= Switch_on7_out1(31 DOWNTO 0);

  Delay26_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay26_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay26_out1 <= Switch10_out1;
      END IF;
    END IF;
  END PROCESS Delay26_process;


  
  Switch10_out1 <= Delay26_out1 WHEN switch_compare_1_18 = '0' ELSE
      Switch_on7_out1_dtc;

  
  switch_compare_1_19 <= '1' WHEN Relational_Operator2_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_20 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_11 <= Delay16_out1(4);

  Delay36_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay36_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay36_out1 <= Switch_on8_out1;
      END IF;
    END IF;
  END PROCESS Delay36_process;


  
  Switch_on8_out1 <= Delay36_out1 WHEN switch_compare_1_20 = '0' ELSE
      End_Cycle_11;

  Delay37_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay37_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay37_out1 <= Switch11_out1;
      END IF;
    END IF;
  END PROCESS Delay37_process;


  
  Switch11_out1 <= Delay37_out1 WHEN switch_compare_1_19 = '0' ELSE
      Switch_on8_out1;

  
  switch_compare_1_21 <= '1' WHEN Relational_Operator2_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_22 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_12 <= Delay16_out1(5);

  Delay38_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay38_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay38_out1 <= Switch_on9_out1;
      END IF;
    END IF;
  END PROCESS Delay38_process;


  
  Switch_on9_out1 <= Delay38_out1 WHEN switch_compare_1_22 = '0' ELSE
      End_Cycle_12;

  Delay41_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay41_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay41_out1 <= Switch12_out1;
      END IF;
    END IF;
  END PROCESS Delay41_process;


  
  Switch12_out1 <= Delay41_out1 WHEN switch_compare_1_21 = '0' ELSE
      Switch_on9_out1;

  
  switch_compare_1_23 <= '1' WHEN Relational_Operator2_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_24 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_13 <= Delay16_out1(6);

  Delay39_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay39_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay39_out1 <= Switch_on11_out1;
      END IF;
    END IF;
  END PROCESS Delay39_process;


  
  Switch_on11_out1 <= Delay39_out1 WHEN switch_compare_1_24 = '0' ELSE
      End_Cycle_13;

  Delay42_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay42_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay42_out1 <= Switch13_out1;
      END IF;
    END IF;
  END PROCESS Delay42_process;


  
  Switch13_out1 <= Delay42_out1 WHEN switch_compare_1_23 = '0' ELSE
      Switch_on11_out1;

  
  switch_compare_1_25 <= '1' WHEN Relational_Operator2_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_26 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_14 <= Delay16_out1(7);

  Delay40_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay40_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay40_out1 <= Switch_on12_out1;
      END IF;
    END IF;
  END PROCESS Delay40_process;


  
  Switch_on12_out1 <= Delay40_out1 WHEN switch_compare_1_26 = '0' ELSE
      End_Cycle_14;

  Delay43_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay43_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay43_out1 <= Switch14_out1;
      END IF;
    END IF;
  END PROCESS Delay43_process;


  
  Switch14_out1 <= Delay43_out1 WHEN switch_compare_1_25 = '0' ELSE
      Switch_on12_out1;

  Mux1_out1(0) <= Switch11_out1;
  Mux1_out1(1) <= Switch12_out1;
  Mux1_out1(2) <= Switch13_out1;
  Mux1_out1(3) <= Switch14_out1;

  outputgen16: FOR k IN 0 TO 3 GENERATE
    Mux1_out1_1(k) <= std_logic_vector(Mux1_out1(k));
  END GENERATE;

  
  switch_compare_1_27 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_15 <= Delay7_out1(2);

  Delay58_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay58_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay58_out1 <= Switch_on14_out1;
      END IF;
    END IF;
  END PROCESS Delay58_process;


  
  Switch_on14_out1 <= Delay58_out1 WHEN switch_compare_1_27 = '0' ELSE
      End_Cycle_15;

  
  switch_compare_1_28 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant19_out1 <= to_signed(8, 32);

  Add1_out1 <= resize(Delay8_out1, 33) + resize(Constant19_out1, 33);

  Delay59_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay59_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay59_out1 <= Switch_on17_out1;
      END IF;
    END IF;
  END PROCESS Delay59_process;


  
  Switch_on17_out1 <= Delay59_out1 WHEN switch_compare_1_28 = '0' ELSE
      Add1_out1;

  
  switch_compare_1_29 <= '1' WHEN Compare_To_Constant2_out1 > '0' ELSE
      '0';

  Constant4_out1 <= to_signed(16#7D000#, 20);

  
  Switch20_out1 <= Delay49_out1 WHEN switch_compare_1_29 = '0' ELSE
      Constant4_out1;

  
  Relational_Operator3_relop1 <= '1' WHEN Switch_on14_out1 <= Switch20_out1 ELSE
      '0';

  
  switch_compare_1_30 <= '1' WHEN Relational_Operator3_relop1 > '0' ELSE
      '0';

  
  Switch21_out1 <= Delay49_out1 WHEN switch_compare_1_30 = '0' ELSE
      Switch_on14_out1;

  Delay49_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay49_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay49_out1 <= Switch21_out1;
      END IF;
    END IF;
  END PROCESS Delay49_process;


  
  switch_compare_1_31 <= '1' WHEN Relational_Operator3_relop1 > '0' ELSE
      '0';

  Switch_on17_out1_dtc <= Switch_on17_out1(31 DOWNTO 0);

  Delay50_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay50_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay50_out1 <= Switch15_out1;
      END IF;
    END IF;
  END PROCESS Delay50_process;


  
  Switch15_out1 <= Delay50_out1 WHEN switch_compare_1_31 = '0' ELSE
      Switch_on17_out1_dtc;

  
  switch_compare_1_32 <= '1' WHEN Relational_Operator3_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_33 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_16 <= Delay16_out1(8);

  Delay60_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay60_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay60_out1 <= Switch_on18_out1;
      END IF;
    END IF;
  END PROCESS Delay60_process;


  
  Switch_on18_out1 <= Delay60_out1 WHEN switch_compare_1_33 = '0' ELSE
      End_Cycle_16;

  Delay61_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay61_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay61_out1 <= Switch16_out1;
      END IF;
    END IF;
  END PROCESS Delay61_process;


  
  Switch16_out1 <= Delay61_out1 WHEN switch_compare_1_32 = '0' ELSE
      Switch_on18_out1;

  
  switch_compare_1_34 <= '1' WHEN Relational_Operator3_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_35 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_17 <= Delay16_out1(9);

  Delay62_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay62_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay62_out1 <= Switch_on19_out1;
      END IF;
    END IF;
  END PROCESS Delay62_process;


  
  Switch_on19_out1 <= Delay62_out1 WHEN switch_compare_1_35 = '0' ELSE
      End_Cycle_17;

  Delay65_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay65_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay65_out1 <= Switch17_out1;
      END IF;
    END IF;
  END PROCESS Delay65_process;


  
  Switch17_out1 <= Delay65_out1 WHEN switch_compare_1_34 = '0' ELSE
      Switch_on19_out1;

  
  switch_compare_1_36 <= '1' WHEN Relational_Operator3_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_37 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_18 <= Delay16_out1(10);

  Delay63_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay63_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay63_out1 <= Switch_on15_out1;
      END IF;
    END IF;
  END PROCESS Delay63_process;


  
  Switch_on15_out1 <= Delay63_out1 WHEN switch_compare_1_37 = '0' ELSE
      End_Cycle_18;

  Delay66_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay66_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay66_out1 <= Switch18_out1;
      END IF;
    END IF;
  END PROCESS Delay66_process;


  
  Switch18_out1 <= Delay66_out1 WHEN switch_compare_1_36 = '0' ELSE
      Switch_on15_out1;

  
  switch_compare_1_38 <= '1' WHEN Relational_Operator3_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_39 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_19 <= Delay16_out1(11);

  Delay64_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay64_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay64_out1 <= Switch_on16_out1;
      END IF;
    END IF;
  END PROCESS Delay64_process;


  
  Switch_on16_out1 <= Delay64_out1 WHEN switch_compare_1_39 = '0' ELSE
      End_Cycle_19;

  Delay67_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay67_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay67_out1 <= Switch19_out1;
      END IF;
    END IF;
  END PROCESS Delay67_process;


  
  Switch19_out1 <= Delay67_out1 WHEN switch_compare_1_38 = '0' ELSE
      Switch_on16_out1;

  Mux2_out1(0) <= Switch16_out1;
  Mux2_out1(1) <= Switch17_out1;
  Mux2_out1(2) <= Switch18_out1;
  Mux2_out1(3) <= Switch19_out1;

  outputgen15: FOR k IN 0 TO 3 GENERATE
    Mux2_out1_1(k) <= std_logic_vector(Mux2_out1(k));
  END GENERATE;

  
  switch_compare_1_40 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_20 <= Delay7_out1(3);

  Delay81_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay81_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay81_out1 <= Switch_on20_out1;
      END IF;
    END IF;
  END PROCESS Delay81_process;


  
  Switch_on20_out1 <= Delay81_out1 WHEN switch_compare_1_40 = '0' ELSE
      End_Cycle_20;

  
  switch_compare_1_41 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant20_out1 <= to_signed(12, 32);

  Add2_out1 <= resize(Delay8_out1, 33) + resize(Constant20_out1, 33);

  Delay82_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay82_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay82_out1 <= Switch_on23_out1;
      END IF;
    END IF;
  END PROCESS Delay82_process;


  
  Switch_on23_out1 <= Delay82_out1 WHEN switch_compare_1_41 = '0' ELSE
      Add2_out1;

  
  switch_compare_1_42 <= '1' WHEN Compare_To_Constant3_out1 > '0' ELSE
      '0';

  Constant5_out1 <= to_signed(16#7D000#, 20);

  
  Switch27_out1 <= Delay72_out1 WHEN switch_compare_1_42 = '0' ELSE
      Constant5_out1;

  
  Relational_Operator4_relop1 <= '1' WHEN Switch_on20_out1 <= Switch27_out1 ELSE
      '0';

  
  switch_compare_1_43 <= '1' WHEN Relational_Operator4_relop1 > '0' ELSE
      '0';

  
  Switch28_out1 <= Delay72_out1 WHEN switch_compare_1_43 = '0' ELSE
      Switch_on20_out1;

  Delay72_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay72_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay72_out1 <= Switch28_out1;
      END IF;
    END IF;
  END PROCESS Delay72_process;


  
  switch_compare_1_44 <= '1' WHEN Relational_Operator4_relop1 > '0' ELSE
      '0';

  Switch_on23_out1_dtc <= Switch_on23_out1(31 DOWNTO 0);

  Delay73_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay73_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay73_out1 <= Switch22_out1;
      END IF;
    END IF;
  END PROCESS Delay73_process;


  
  Switch22_out1 <= Delay73_out1 WHEN switch_compare_1_44 = '0' ELSE
      Switch_on23_out1_dtc;

  
  switch_compare_1_45 <= '1' WHEN Relational_Operator4_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_46 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_21 <= Delay16_out1(12);

  Delay83_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay83_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay83_out1 <= Switch_on24_out1;
      END IF;
    END IF;
  END PROCESS Delay83_process;


  
  Switch_on24_out1 <= Delay83_out1 WHEN switch_compare_1_46 = '0' ELSE
      End_Cycle_21;

  Delay84_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay84_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay84_out1 <= Switch23_out1;
      END IF;
    END IF;
  END PROCESS Delay84_process;


  
  Switch23_out1 <= Delay84_out1 WHEN switch_compare_1_45 = '0' ELSE
      Switch_on24_out1;

  
  switch_compare_1_47 <= '1' WHEN Relational_Operator4_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_48 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_22 <= Delay16_out1(13);

  Delay85_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay85_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay85_out1 <= Switch_on25_out1;
      END IF;
    END IF;
  END PROCESS Delay85_process;


  
  Switch_on25_out1 <= Delay85_out1 WHEN switch_compare_1_48 = '0' ELSE
      End_Cycle_22;

  Delay88_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay88_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay88_out1 <= Switch24_out1;
      END IF;
    END IF;
  END PROCESS Delay88_process;


  
  Switch24_out1 <= Delay88_out1 WHEN switch_compare_1_47 = '0' ELSE
      Switch_on25_out1;

  
  switch_compare_1_49 <= '1' WHEN Relational_Operator4_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_50 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_23 <= Delay16_out1(14);

  Delay86_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay86_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay86_out1 <= Switch_on21_out1;
      END IF;
    END IF;
  END PROCESS Delay86_process;


  
  Switch_on21_out1 <= Delay86_out1 WHEN switch_compare_1_50 = '0' ELSE
      End_Cycle_23;

  Delay89_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay89_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay89_out1 <= Switch25_out1;
      END IF;
    END IF;
  END PROCESS Delay89_process;


  
  Switch25_out1 <= Delay89_out1 WHEN switch_compare_1_49 = '0' ELSE
      Switch_on21_out1;

  
  switch_compare_1_51 <= '1' WHEN Relational_Operator4_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_52 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_24 <= Delay16_out1(15);

  Delay87_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay87_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay87_out1 <= Switch_on22_out1;
      END IF;
    END IF;
  END PROCESS Delay87_process;


  
  Switch_on22_out1 <= Delay87_out1 WHEN switch_compare_1_52 = '0' ELSE
      End_Cycle_24;

  Delay90_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay90_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay90_out1 <= Switch26_out1;
      END IF;
    END IF;
  END PROCESS Delay90_process;


  
  Switch26_out1 <= Delay90_out1 WHEN switch_compare_1_51 = '0' ELSE
      Switch_on22_out1;

  Mux3_out1(0) <= Switch23_out1;
  Mux3_out1(1) <= Switch24_out1;
  Mux3_out1(2) <= Switch25_out1;
  Mux3_out1(3) <= Switch26_out1;

  outputgen14: FOR k IN 0 TO 3 GENERATE
    Mux3_out1_1(k) <= std_logic_vector(Mux3_out1(k));
  END GENERATE;

  
  switch_compare_1_53 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_25 <= Delay7_out1(4);

  Delay104_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay104_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay104_out1 <= Switch_on26_out1;
      END IF;
    END IF;
  END PROCESS Delay104_process;


  
  Switch_on26_out1 <= Delay104_out1 WHEN switch_compare_1_53 = '0' ELSE
      End_Cycle_25;

  
  switch_compare_1_54 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant21_out1 <= to_signed(16, 32);

  Add3_out1 <= resize(Delay8_out1, 33) + resize(Constant21_out1, 33);

  Delay105_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay105_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay105_out1 <= Switch_on29_out1;
      END IF;
    END IF;
  END PROCESS Delay105_process;


  
  Switch_on29_out1 <= Delay105_out1 WHEN switch_compare_1_54 = '0' ELSE
      Add3_out1;

  
  switch_compare_1_55 <= '1' WHEN Compare_To_Constant4_out1 > '0' ELSE
      '0';

  Constant6_out1 <= to_signed(16#7D000#, 20);

  
  Switch34_out1 <= Delay95_out1 WHEN switch_compare_1_55 = '0' ELSE
      Constant6_out1;

  
  Relational_Operator5_relop1 <= '1' WHEN Switch_on26_out1 <= Switch34_out1 ELSE
      '0';

  
  switch_compare_1_56 <= '1' WHEN Relational_Operator5_relop1 > '0' ELSE
      '0';

  
  Switch35_out1 <= Delay95_out1 WHEN switch_compare_1_56 = '0' ELSE
      Switch_on26_out1;

  Delay95_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay95_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay95_out1 <= Switch35_out1;
      END IF;
    END IF;
  END PROCESS Delay95_process;


  
  switch_compare_1_57 <= '1' WHEN Relational_Operator5_relop1 > '0' ELSE
      '0';

  Switch_on29_out1_dtc <= Switch_on29_out1(31 DOWNTO 0);

  Delay96_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay96_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay96_out1 <= Switch29_out1;
      END IF;
    END IF;
  END PROCESS Delay96_process;


  
  Switch29_out1 <= Delay96_out1 WHEN switch_compare_1_57 = '0' ELSE
      Switch_on29_out1_dtc;

  
  switch_compare_1_58 <= '1' WHEN Relational_Operator5_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_59 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_26 <= Delay16_out1(16);

  Delay106_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay106_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay106_out1 <= Switch_on30_out1;
      END IF;
    END IF;
  END PROCESS Delay106_process;


  
  Switch_on30_out1 <= Delay106_out1 WHEN switch_compare_1_59 = '0' ELSE
      End_Cycle_26;

  Delay107_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay107_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay107_out1 <= Switch30_out1;
      END IF;
    END IF;
  END PROCESS Delay107_process;


  
  Switch30_out1 <= Delay107_out1 WHEN switch_compare_1_58 = '0' ELSE
      Switch_on30_out1;

  
  switch_compare_1_60 <= '1' WHEN Relational_Operator5_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_61 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_27 <= Delay16_out1(17);

  Delay108_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay108_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay108_out1 <= Switch_on31_out1;
      END IF;
    END IF;
  END PROCESS Delay108_process;


  
  Switch_on31_out1 <= Delay108_out1 WHEN switch_compare_1_61 = '0' ELSE
      End_Cycle_27;

  Delay111_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay111_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay111_out1 <= Switch31_out1;
      END IF;
    END IF;
  END PROCESS Delay111_process;


  
  Switch31_out1 <= Delay111_out1 WHEN switch_compare_1_60 = '0' ELSE
      Switch_on31_out1;

  
  switch_compare_1_62 <= '1' WHEN Relational_Operator5_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_63 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_28 <= Delay16_out1(18);

  Delay109_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay109_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay109_out1 <= Switch_on27_out1;
      END IF;
    END IF;
  END PROCESS Delay109_process;


  
  Switch_on27_out1 <= Delay109_out1 WHEN switch_compare_1_63 = '0' ELSE
      End_Cycle_28;

  Delay112_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay112_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay112_out1 <= Switch32_out1;
      END IF;
    END IF;
  END PROCESS Delay112_process;


  
  Switch32_out1 <= Delay112_out1 WHEN switch_compare_1_62 = '0' ELSE
      Switch_on27_out1;

  
  switch_compare_1_64 <= '1' WHEN Relational_Operator5_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_65 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_29 <= Delay16_out1(19);

  Delay110_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay110_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay110_out1 <= Switch_on28_out1;
      END IF;
    END IF;
  END PROCESS Delay110_process;


  
  Switch_on28_out1 <= Delay110_out1 WHEN switch_compare_1_65 = '0' ELSE
      End_Cycle_29;

  Delay113_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay113_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay113_out1 <= Switch33_out1;
      END IF;
    END IF;
  END PROCESS Delay113_process;


  
  Switch33_out1 <= Delay113_out1 WHEN switch_compare_1_64 = '0' ELSE
      Switch_on28_out1;

  Mux4_out1(0) <= Switch30_out1;
  Mux4_out1(1) <= Switch31_out1;
  Mux4_out1(2) <= Switch32_out1;
  Mux4_out1(3) <= Switch33_out1;

  outputgen13: FOR k IN 0 TO 3 GENERATE
    Mux4_out1_1(k) <= std_logic_vector(Mux4_out1(k));
  END GENERATE;

  
  switch_compare_1_66 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_30 <= Delay7_out1(5);

  Delay127_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay127_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay127_out1 <= Switch_on32_out1;
      END IF;
    END IF;
  END PROCESS Delay127_process;


  
  Switch_on32_out1 <= Delay127_out1 WHEN switch_compare_1_66 = '0' ELSE
      End_Cycle_30;

  
  switch_compare_1_67 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant22_out1 <= to_signed(20, 32);

  Add4_out1 <= resize(Delay8_out1, 33) + resize(Constant22_out1, 33);

  Delay128_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay128_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay128_out1 <= Switch_on35_out1;
      END IF;
    END IF;
  END PROCESS Delay128_process;


  
  Switch_on35_out1 <= Delay128_out1 WHEN switch_compare_1_67 = '0' ELSE
      Add4_out1;

  
  switch_compare_1_68 <= '1' WHEN Compare_To_Constant5_out1 > '0' ELSE
      '0';

  Constant7_out1 <= to_signed(16#7D000#, 20);

  
  Switch41_out1 <= Delay118_out1 WHEN switch_compare_1_68 = '0' ELSE
      Constant7_out1;

  
  Relational_Operator6_relop1 <= '1' WHEN Switch_on32_out1 <= Switch41_out1 ELSE
      '0';

  
  switch_compare_1_69 <= '1' WHEN Relational_Operator6_relop1 > '0' ELSE
      '0';

  
  Switch42_out1 <= Delay118_out1 WHEN switch_compare_1_69 = '0' ELSE
      Switch_on32_out1;

  Delay118_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay118_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay118_out1 <= Switch42_out1;
      END IF;
    END IF;
  END PROCESS Delay118_process;


  
  switch_compare_1_70 <= '1' WHEN Relational_Operator6_relop1 > '0' ELSE
      '0';

  Switch_on35_out1_dtc <= Switch_on35_out1(31 DOWNTO 0);

  Delay119_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay119_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay119_out1 <= Switch36_out1;
      END IF;
    END IF;
  END PROCESS Delay119_process;


  
  Switch36_out1 <= Delay119_out1 WHEN switch_compare_1_70 = '0' ELSE
      Switch_on35_out1_dtc;

  
  switch_compare_1_71 <= '1' WHEN Relational_Operator6_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_72 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_31 <= Delay16_out1(20);

  Delay129_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay129_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay129_out1 <= Switch_on36_out1;
      END IF;
    END IF;
  END PROCESS Delay129_process;


  
  Switch_on36_out1 <= Delay129_out1 WHEN switch_compare_1_72 = '0' ELSE
      End_Cycle_31;

  Delay130_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay130_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay130_out1 <= Switch37_out1;
      END IF;
    END IF;
  END PROCESS Delay130_process;


  
  Switch37_out1 <= Delay130_out1 WHEN switch_compare_1_71 = '0' ELSE
      Switch_on36_out1;

  
  switch_compare_1_73 <= '1' WHEN Relational_Operator6_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_74 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_32 <= Delay16_out1(21);

  Delay131_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay131_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay131_out1 <= Switch_on37_out1;
      END IF;
    END IF;
  END PROCESS Delay131_process;


  
  Switch_on37_out1 <= Delay131_out1 WHEN switch_compare_1_74 = '0' ELSE
      End_Cycle_32;

  Delay134_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay134_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay134_out1 <= Switch38_out1;
      END IF;
    END IF;
  END PROCESS Delay134_process;


  
  Switch38_out1 <= Delay134_out1 WHEN switch_compare_1_73 = '0' ELSE
      Switch_on37_out1;

  
  switch_compare_1_75 <= '1' WHEN Relational_Operator6_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_76 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_33 <= Delay16_out1(22);

  Delay132_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay132_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay132_out1 <= Switch_on33_out1;
      END IF;
    END IF;
  END PROCESS Delay132_process;


  
  Switch_on33_out1 <= Delay132_out1 WHEN switch_compare_1_76 = '0' ELSE
      End_Cycle_33;

  Delay135_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay135_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay135_out1 <= Switch39_out1;
      END IF;
    END IF;
  END PROCESS Delay135_process;


  
  Switch39_out1 <= Delay135_out1 WHEN switch_compare_1_75 = '0' ELSE
      Switch_on33_out1;

  
  switch_compare_1_77 <= '1' WHEN Relational_Operator6_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_78 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_34 <= Delay16_out1(23);

  Delay133_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay133_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay133_out1 <= Switch_on34_out1;
      END IF;
    END IF;
  END PROCESS Delay133_process;


  
  Switch_on34_out1 <= Delay133_out1 WHEN switch_compare_1_78 = '0' ELSE
      End_Cycle_34;

  Delay136_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay136_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay136_out1 <= Switch40_out1;
      END IF;
    END IF;
  END PROCESS Delay136_process;


  
  Switch40_out1 <= Delay136_out1 WHEN switch_compare_1_77 = '0' ELSE
      Switch_on34_out1;

  Mux5_out1(0) <= Switch37_out1;
  Mux5_out1(1) <= Switch38_out1;
  Mux5_out1(2) <= Switch39_out1;
  Mux5_out1(3) <= Switch40_out1;

  outputgen12: FOR k IN 0 TO 3 GENERATE
    Mux5_out1_1(k) <= std_logic_vector(Mux5_out1(k));
  END GENERATE;

  
  switch_compare_1_79 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_35 <= Delay7_out1(6);

  Delay150_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay150_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay150_out1 <= Switch_on38_out1;
      END IF;
    END IF;
  END PROCESS Delay150_process;


  
  Switch_on38_out1 <= Delay150_out1 WHEN switch_compare_1_79 = '0' ELSE
      End_Cycle_35;

  
  switch_compare_1_80 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant23_out1 <= to_signed(24, 32);

  Add5_out1 <= resize(Delay8_out1, 33) + resize(Constant23_out1, 33);

  Delay151_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay151_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay151_out1 <= Switch_on41_out1;
      END IF;
    END IF;
  END PROCESS Delay151_process;


  
  Switch_on41_out1 <= Delay151_out1 WHEN switch_compare_1_80 = '0' ELSE
      Add5_out1;

  
  switch_compare_1_81 <= '1' WHEN Compare_To_Constant6_out1 > '0' ELSE
      '0';

  Constant8_out1 <= to_signed(16#7D000#, 20);

  
  Switch48_out1 <= Delay141_out1 WHEN switch_compare_1_81 = '0' ELSE
      Constant8_out1;

  
  Relational_Operator7_relop1 <= '1' WHEN Switch_on38_out1 <= Switch48_out1 ELSE
      '0';

  
  switch_compare_1_82 <= '1' WHEN Relational_Operator7_relop1 > '0' ELSE
      '0';

  
  Switch49_out1 <= Delay141_out1 WHEN switch_compare_1_82 = '0' ELSE
      Switch_on38_out1;

  Delay141_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay141_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay141_out1 <= Switch49_out1;
      END IF;
    END IF;
  END PROCESS Delay141_process;


  
  switch_compare_1_83 <= '1' WHEN Relational_Operator7_relop1 > '0' ELSE
      '0';

  Switch_on41_out1_dtc <= Switch_on41_out1(31 DOWNTO 0);

  Delay142_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay142_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay142_out1 <= Switch43_out1;
      END IF;
    END IF;
  END PROCESS Delay142_process;


  
  Switch43_out1 <= Delay142_out1 WHEN switch_compare_1_83 = '0' ELSE
      Switch_on41_out1_dtc;

  
  switch_compare_1_84 <= '1' WHEN Relational_Operator7_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_85 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_36 <= Delay16_out1(24);

  Delay152_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay152_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay152_out1 <= Switch_on42_out1;
      END IF;
    END IF;
  END PROCESS Delay152_process;


  
  Switch_on42_out1 <= Delay152_out1 WHEN switch_compare_1_85 = '0' ELSE
      End_Cycle_36;

  Delay153_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay153_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay153_out1 <= Switch44_out1;
      END IF;
    END IF;
  END PROCESS Delay153_process;


  
  Switch44_out1 <= Delay153_out1 WHEN switch_compare_1_84 = '0' ELSE
      Switch_on42_out1;

  
  switch_compare_1_86 <= '1' WHEN Relational_Operator7_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_87 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_37 <= Delay16_out1(25);

  Delay154_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay154_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay154_out1 <= Switch_on43_out1;
      END IF;
    END IF;
  END PROCESS Delay154_process;


  
  Switch_on43_out1 <= Delay154_out1 WHEN switch_compare_1_87 = '0' ELSE
      End_Cycle_37;

  Delay157_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay157_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay157_out1 <= Switch45_out1;
      END IF;
    END IF;
  END PROCESS Delay157_process;


  
  Switch45_out1 <= Delay157_out1 WHEN switch_compare_1_86 = '0' ELSE
      Switch_on43_out1;

  
  switch_compare_1_88 <= '1' WHEN Relational_Operator7_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_89 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_38 <= Delay16_out1(26);

  Delay155_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay155_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay155_out1 <= Switch_on39_out1;
      END IF;
    END IF;
  END PROCESS Delay155_process;


  
  Switch_on39_out1 <= Delay155_out1 WHEN switch_compare_1_89 = '0' ELSE
      End_Cycle_38;

  Delay158_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay158_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay158_out1 <= Switch46_out1;
      END IF;
    END IF;
  END PROCESS Delay158_process;


  
  Switch46_out1 <= Delay158_out1 WHEN switch_compare_1_88 = '0' ELSE
      Switch_on39_out1;

  
  switch_compare_1_90 <= '1' WHEN Relational_Operator7_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_91 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_39 <= Delay16_out1(27);

  Delay156_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay156_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay156_out1 <= Switch_on40_out1;
      END IF;
    END IF;
  END PROCESS Delay156_process;


  
  Switch_on40_out1 <= Delay156_out1 WHEN switch_compare_1_91 = '0' ELSE
      End_Cycle_39;

  Delay159_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay159_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay159_out1 <= Switch47_out1;
      END IF;
    END IF;
  END PROCESS Delay159_process;


  
  Switch47_out1 <= Delay159_out1 WHEN switch_compare_1_90 = '0' ELSE
      Switch_on40_out1;

  Mux6_out1(0) <= Switch44_out1;
  Mux6_out1(1) <= Switch45_out1;
  Mux6_out1(2) <= Switch46_out1;
  Mux6_out1(3) <= Switch47_out1;

  outputgen11: FOR k IN 0 TO 3 GENERATE
    Mux6_out1_1(k) <= std_logic_vector(Mux6_out1(k));
  END GENERATE;

  
  switch_compare_1_92 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_40 <= Delay7_out1(7);

  Delay173_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay173_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay173_out1 <= Switch_on44_out1;
      END IF;
    END IF;
  END PROCESS Delay173_process;


  
  Switch_on44_out1 <= Delay173_out1 WHEN switch_compare_1_92 = '0' ELSE
      End_Cycle_40;

  
  switch_compare_1_93 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant24_out1 <= to_signed(28, 32);

  Add6_out1 <= resize(Delay8_out1, 33) + resize(Constant24_out1, 33);

  Delay174_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay174_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay174_out1 <= Switch_on47_out1;
      END IF;
    END IF;
  END PROCESS Delay174_process;


  
  Switch_on47_out1 <= Delay174_out1 WHEN switch_compare_1_93 = '0' ELSE
      Add6_out1;

  
  switch_compare_1_94 <= '1' WHEN Compare_To_Constant7_out1 > '0' ELSE
      '0';

  Constant9_out1 <= to_signed(16#7D000#, 20);

  
  Switch55_out1 <= Delay164_out1 WHEN switch_compare_1_94 = '0' ELSE
      Constant9_out1;

  
  Relational_Operator8_relop1 <= '1' WHEN Switch_on44_out1 <= Switch55_out1 ELSE
      '0';

  
  switch_compare_1_95 <= '1' WHEN Relational_Operator8_relop1 > '0' ELSE
      '0';

  
  Switch56_out1 <= Delay164_out1 WHEN switch_compare_1_95 = '0' ELSE
      Switch_on44_out1;

  Delay164_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay164_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay164_out1 <= Switch56_out1;
      END IF;
    END IF;
  END PROCESS Delay164_process;


  
  switch_compare_1_96 <= '1' WHEN Relational_Operator8_relop1 > '0' ELSE
      '0';

  Switch_on47_out1_dtc <= Switch_on47_out1(31 DOWNTO 0);

  Delay165_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay165_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay165_out1 <= Switch50_out1;
      END IF;
    END IF;
  END PROCESS Delay165_process;


  
  Switch50_out1 <= Delay165_out1 WHEN switch_compare_1_96 = '0' ELSE
      Switch_on47_out1_dtc;

  
  switch_compare_1_97 <= '1' WHEN Relational_Operator8_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_98 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_41 <= Delay16_out1(28);

  Delay175_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay175_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay175_out1 <= Switch_on48_out1;
      END IF;
    END IF;
  END PROCESS Delay175_process;


  
  Switch_on48_out1 <= Delay175_out1 WHEN switch_compare_1_98 = '0' ELSE
      End_Cycle_41;

  Delay176_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay176_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay176_out1 <= Switch51_out1;
      END IF;
    END IF;
  END PROCESS Delay176_process;


  
  Switch51_out1 <= Delay176_out1 WHEN switch_compare_1_97 = '0' ELSE
      Switch_on48_out1;

  
  switch_compare_1_99 <= '1' WHEN Relational_Operator8_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_100 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_42 <= Delay16_out1(29);

  Delay177_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay177_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay177_out1 <= Switch_on49_out1;
      END IF;
    END IF;
  END PROCESS Delay177_process;


  
  Switch_on49_out1 <= Delay177_out1 WHEN switch_compare_1_100 = '0' ELSE
      End_Cycle_42;

  Delay180_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay180_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay180_out1 <= Switch52_out1;
      END IF;
    END IF;
  END PROCESS Delay180_process;


  
  Switch52_out1 <= Delay180_out1 WHEN switch_compare_1_99 = '0' ELSE
      Switch_on49_out1;

  
  switch_compare_1_101 <= '1' WHEN Relational_Operator8_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_102 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_43 <= Delay16_out1(30);

  Delay178_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay178_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay178_out1 <= Switch_on45_out1;
      END IF;
    END IF;
  END PROCESS Delay178_process;


  
  Switch_on45_out1 <= Delay178_out1 WHEN switch_compare_1_102 = '0' ELSE
      End_Cycle_43;

  Delay181_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay181_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay181_out1 <= Switch53_out1;
      END IF;
    END IF;
  END PROCESS Delay181_process;


  
  Switch53_out1 <= Delay181_out1 WHEN switch_compare_1_101 = '0' ELSE
      Switch_on45_out1;

  
  switch_compare_1_103 <= '1' WHEN Relational_Operator8_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_104 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_44 <= Delay16_out1(31);

  Delay179_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay179_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay179_out1 <= Switch_on46_out1;
      END IF;
    END IF;
  END PROCESS Delay179_process;


  
  Switch_on46_out1 <= Delay179_out1 WHEN switch_compare_1_104 = '0' ELSE
      End_Cycle_44;

  Delay182_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay182_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay182_out1 <= Switch54_out1;
      END IF;
    END IF;
  END PROCESS Delay182_process;


  
  Switch54_out1 <= Delay182_out1 WHEN switch_compare_1_103 = '0' ELSE
      Switch_on46_out1;

  Mux7_out1(0) <= Switch51_out1;
  Mux7_out1(1) <= Switch52_out1;
  Mux7_out1(2) <= Switch53_out1;
  Mux7_out1(3) <= Switch54_out1;

  outputgen10: FOR k IN 0 TO 3 GENERATE
    Mux7_out1_1(k) <= std_logic_vector(Mux7_out1(k));
  END GENERATE;

  
  switch_compare_1_105 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_45 <= Delay7_out1(8);

  Delay283_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay283_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay283_out1 <= Switch_on50_out1;
      END IF;
    END IF;
  END PROCESS Delay283_process;


  
  Switch_on50_out1 <= Delay283_out1 WHEN switch_compare_1_105 = '0' ELSE
      End_Cycle_45;

  
  switch_compare_1_106 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant25_out1 <= to_signed(32, 32);

  Add7_out1 <= resize(Delay8_out1, 33) + resize(Constant25_out1, 33);

  Delay284_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay284_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay284_out1 <= Switch_on53_out1;
      END IF;
    END IF;
  END PROCESS Delay284_process;


  
  Switch_on53_out1 <= Delay284_out1 WHEN switch_compare_1_106 = '0' ELSE
      Add7_out1;

  
  switch_compare_1_107 <= '1' WHEN Compare_To_Constant8_out1 > '0' ELSE
      '0';

  Constant10_out1 <= to_signed(16#7D000#, 20);

  
  Switch62_out1 <= Delay274_out1 WHEN switch_compare_1_107 = '0' ELSE
      Constant10_out1;

  
  Relational_Operator9_relop1 <= '1' WHEN Switch_on50_out1 <= Switch62_out1 ELSE
      '0';

  
  switch_compare_1_108 <= '1' WHEN Relational_Operator9_relop1 > '0' ELSE
      '0';

  
  Switch63_out1 <= Delay274_out1 WHEN switch_compare_1_108 = '0' ELSE
      Switch_on50_out1;

  Delay274_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay274_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay274_out1 <= Switch63_out1;
      END IF;
    END IF;
  END PROCESS Delay274_process;


  
  switch_compare_1_109 <= '1' WHEN Relational_Operator9_relop1 > '0' ELSE
      '0';

  Switch_on53_out1_dtc <= Switch_on53_out1(31 DOWNTO 0);

  Delay275_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay275_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay275_out1 <= Switch57_out1;
      END IF;
    END IF;
  END PROCESS Delay275_process;


  
  Switch57_out1 <= Delay275_out1 WHEN switch_compare_1_109 = '0' ELSE
      Switch_on53_out1_dtc;

  
  switch_compare_1_110 <= '1' WHEN Relational_Operator9_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_111 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_46 <= Delay16_out1(32);

  Delay285_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay285_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay285_out1 <= Switch_on54_out1;
      END IF;
    END IF;
  END PROCESS Delay285_process;


  
  Switch_on54_out1 <= Delay285_out1 WHEN switch_compare_1_111 = '0' ELSE
      End_Cycle_46;

  Delay286_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay286_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay286_out1 <= Switch58_out1;
      END IF;
    END IF;
  END PROCESS Delay286_process;


  
  Switch58_out1 <= Delay286_out1 WHEN switch_compare_1_110 = '0' ELSE
      Switch_on54_out1;

  
  switch_compare_1_112 <= '1' WHEN Relational_Operator9_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_113 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_47 <= Delay16_out1(33);

  Delay287_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay287_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay287_out1 <= Switch_on55_out1;
      END IF;
    END IF;
  END PROCESS Delay287_process;


  
  Switch_on55_out1 <= Delay287_out1 WHEN switch_compare_1_113 = '0' ELSE
      End_Cycle_47;

  Delay290_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay290_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay290_out1 <= Switch59_out1;
      END IF;
    END IF;
  END PROCESS Delay290_process;


  
  Switch59_out1 <= Delay290_out1 WHEN switch_compare_1_112 = '0' ELSE
      Switch_on55_out1;

  
  switch_compare_1_114 <= '1' WHEN Relational_Operator9_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_115 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_48 <= Delay16_out1(34);

  Delay288_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay288_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay288_out1 <= Switch_on51_out1;
      END IF;
    END IF;
  END PROCESS Delay288_process;


  
  Switch_on51_out1 <= Delay288_out1 WHEN switch_compare_1_115 = '0' ELSE
      End_Cycle_48;

  Delay291_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay291_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay291_out1 <= Switch60_out1;
      END IF;
    END IF;
  END PROCESS Delay291_process;


  
  Switch60_out1 <= Delay291_out1 WHEN switch_compare_1_114 = '0' ELSE
      Switch_on51_out1;

  
  switch_compare_1_116 <= '1' WHEN Relational_Operator9_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_117 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_49 <= Delay16_out1(35);

  Delay289_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay289_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay289_out1 <= Switch_on52_out1;
      END IF;
    END IF;
  END PROCESS Delay289_process;


  
  Switch_on52_out1 <= Delay289_out1 WHEN switch_compare_1_117 = '0' ELSE
      End_Cycle_49;

  Delay292_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay292_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay292_out1 <= Switch61_out1;
      END IF;
    END IF;
  END PROCESS Delay292_process;


  
  Switch61_out1 <= Delay292_out1 WHEN switch_compare_1_116 = '0' ELSE
      Switch_on52_out1;

  Mux8_out1(0) <= Switch58_out1;
  Mux8_out1(1) <= Switch59_out1;
  Mux8_out1(2) <= Switch60_out1;
  Mux8_out1(3) <= Switch61_out1;

  outputgen9: FOR k IN 0 TO 3 GENERATE
    Mux8_out1_1(k) <= std_logic_vector(Mux8_out1(k));
  END GENERATE;

  
  switch_compare_1_118 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_50 <= Delay7_out1(9);

  Delay191_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay191_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay191_out1 <= Switch_on56_out1;
      END IF;
    END IF;
  END PROCESS Delay191_process;


  
  Switch_on56_out1 <= Delay191_out1 WHEN switch_compare_1_118 = '0' ELSE
      End_Cycle_50;

  
  switch_compare_1_119 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant26_out1 <= to_signed(36, 32);

  Add8_out1 <= resize(Delay8_out1, 33) + resize(Constant26_out1, 33);

  Delay192_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay192_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay192_out1 <= Switch_on59_out1;
      END IF;
    END IF;
  END PROCESS Delay192_process;


  
  Switch_on59_out1 <= Delay192_out1 WHEN switch_compare_1_119 = '0' ELSE
      Add8_out1;

  
  switch_compare_1_120 <= '1' WHEN Compare_To_Constant9_out1 > '0' ELSE
      '0';

  Constant11_out1 <= to_signed(16#7D000#, 20);

  
  Switch69_out1 <= Delay297_out1 WHEN switch_compare_1_120 = '0' ELSE
      Constant11_out1;

  
  Relational_Operator10_relop1 <= '1' WHEN Switch_on56_out1 <= Switch69_out1 ELSE
      '0';

  
  switch_compare_1_121 <= '1' WHEN Relational_Operator10_relop1 > '0' ELSE
      '0';

  
  Switch70_out1 <= Delay297_out1 WHEN switch_compare_1_121 = '0' ELSE
      Switch_on56_out1;

  Delay297_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay297_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay297_out1 <= Switch70_out1;
      END IF;
    END IF;
  END PROCESS Delay297_process;


  
  switch_compare_1_122 <= '1' WHEN Relational_Operator10_relop1 > '0' ELSE
      '0';

  Switch_on59_out1_dtc <= Switch_on59_out1(31 DOWNTO 0);

  Delay298_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay298_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay298_out1 <= Switch64_out1;
      END IF;
    END IF;
  END PROCESS Delay298_process;


  
  Switch64_out1 <= Delay298_out1 WHEN switch_compare_1_122 = '0' ELSE
      Switch_on59_out1_dtc;

  
  switch_compare_1_123 <= '1' WHEN Relational_Operator10_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_124 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_51 <= Delay16_out1(36);

  Delay193_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay193_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay193_out1 <= Switch_on60_out1;
      END IF;
    END IF;
  END PROCESS Delay193_process;


  
  Switch_on60_out1 <= Delay193_out1 WHEN switch_compare_1_124 = '0' ELSE
      End_Cycle_51;

  Delay194_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay194_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay194_out1 <= Switch65_out1;
      END IF;
    END IF;
  END PROCESS Delay194_process;


  
  Switch65_out1 <= Delay194_out1 WHEN switch_compare_1_123 = '0' ELSE
      Switch_on60_out1;

  
  switch_compare_1_125 <= '1' WHEN Relational_Operator10_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_126 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_52 <= Delay16_out1(37);

  Delay195_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay195_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay195_out1 <= Switch_on61_out1;
      END IF;
    END IF;
  END PROCESS Delay195_process;


  
  Switch_on61_out1 <= Delay195_out1 WHEN switch_compare_1_126 = '0' ELSE
      End_Cycle_52;

  Delay198_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay198_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay198_out1 <= Switch66_out1;
      END IF;
    END IF;
  END PROCESS Delay198_process;


  
  Switch66_out1 <= Delay198_out1 WHEN switch_compare_1_125 = '0' ELSE
      Switch_on61_out1;

  
  switch_compare_1_127 <= '1' WHEN Relational_Operator10_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_128 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_53 <= Delay16_out1(38);

  Delay196_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay196_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay196_out1 <= Switch_on57_out1;
      END IF;
    END IF;
  END PROCESS Delay196_process;


  
  Switch_on57_out1 <= Delay196_out1 WHEN switch_compare_1_128 = '0' ELSE
      End_Cycle_53;

  Delay199_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay199_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay199_out1 <= Switch67_out1;
      END IF;
    END IF;
  END PROCESS Delay199_process;


  
  Switch67_out1 <= Delay199_out1 WHEN switch_compare_1_127 = '0' ELSE
      Switch_on57_out1;

  
  switch_compare_1_129 <= '1' WHEN Relational_Operator10_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_130 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_54 <= Delay16_out1(39);

  Delay197_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay197_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay197_out1 <= Switch_on58_out1;
      END IF;
    END IF;
  END PROCESS Delay197_process;


  
  Switch_on58_out1 <= Delay197_out1 WHEN switch_compare_1_130 = '0' ELSE
      End_Cycle_54;

  Delay200_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay200_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay200_out1 <= Switch68_out1;
      END IF;
    END IF;
  END PROCESS Delay200_process;


  
  Switch68_out1 <= Delay200_out1 WHEN switch_compare_1_129 = '0' ELSE
      Switch_on58_out1;

  Mux9_out1(0) <= Switch65_out1;
  Mux9_out1(1) <= Switch66_out1;
  Mux9_out1(2) <= Switch67_out1;
  Mux9_out1(3) <= Switch68_out1;

  outputgen8: FOR k IN 0 TO 3 GENERATE
    Mux9_out1_1(k) <= std_logic_vector(Mux9_out1(k));
  END GENERATE;

  
  switch_compare_1_131 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_55 <= Delay7_out1(10);

  Delay214_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay214_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay214_out1 <= Switch_on62_out1;
      END IF;
    END IF;
  END PROCESS Delay214_process;


  
  Switch_on62_out1 <= Delay214_out1 WHEN switch_compare_1_131 = '0' ELSE
      End_Cycle_55;

  
  switch_compare_1_132 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant27_out1 <= to_signed(40, 32);

  Add9_out1 <= resize(Delay8_out1, 33) + resize(Constant27_out1, 33);

  Delay215_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay215_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay215_out1 <= Switch_on65_out1;
      END IF;
    END IF;
  END PROCESS Delay215_process;


  
  Switch_on65_out1 <= Delay215_out1 WHEN switch_compare_1_132 = '0' ELSE
      Add9_out1;

  
  switch_compare_1_133 <= '1' WHEN Compare_To_Constant10_out1 > '0' ELSE
      '0';

  Constant12_out1 <= to_signed(16#7D000#, 20);

  
  Switch76_out1 <= Delay205_out1 WHEN switch_compare_1_133 = '0' ELSE
      Constant12_out1;

  
  Relational_Operator11_relop1 <= '1' WHEN Switch_on62_out1 <= Switch76_out1 ELSE
      '0';

  
  switch_compare_1_134 <= '1' WHEN Relational_Operator11_relop1 > '0' ELSE
      '0';

  
  Switch77_out1 <= Delay205_out1 WHEN switch_compare_1_134 = '0' ELSE
      Switch_on62_out1;

  Delay205_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay205_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay205_out1 <= Switch77_out1;
      END IF;
    END IF;
  END PROCESS Delay205_process;


  
  switch_compare_1_135 <= '1' WHEN Relational_Operator11_relop1 > '0' ELSE
      '0';

  Switch_on65_out1_dtc <= Switch_on65_out1(31 DOWNTO 0);

  Delay206_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay206_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay206_out1 <= Switch71_out1;
      END IF;
    END IF;
  END PROCESS Delay206_process;


  
  Switch71_out1 <= Delay206_out1 WHEN switch_compare_1_135 = '0' ELSE
      Switch_on65_out1_dtc;

  
  switch_compare_1_136 <= '1' WHEN Relational_Operator11_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_137 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_56 <= Delay16_out1(40);

  Delay216_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay216_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay216_out1 <= Switch_on66_out1;
      END IF;
    END IF;
  END PROCESS Delay216_process;


  
  Switch_on66_out1 <= Delay216_out1 WHEN switch_compare_1_137 = '0' ELSE
      End_Cycle_56;

  Delay217_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay217_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay217_out1 <= Switch72_out1;
      END IF;
    END IF;
  END PROCESS Delay217_process;


  
  Switch72_out1 <= Delay217_out1 WHEN switch_compare_1_136 = '0' ELSE
      Switch_on66_out1;

  
  switch_compare_1_138 <= '1' WHEN Relational_Operator11_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_139 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_57 <= Delay16_out1(41);

  Delay218_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay218_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay218_out1 <= Switch_on67_out1;
      END IF;
    END IF;
  END PROCESS Delay218_process;


  
  Switch_on67_out1 <= Delay218_out1 WHEN switch_compare_1_139 = '0' ELSE
      End_Cycle_57;

  Delay221_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay221_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay221_out1 <= Switch73_out1;
      END IF;
    END IF;
  END PROCESS Delay221_process;


  
  Switch73_out1 <= Delay221_out1 WHEN switch_compare_1_138 = '0' ELSE
      Switch_on67_out1;

  
  switch_compare_1_140 <= '1' WHEN Relational_Operator11_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_141 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_58 <= Delay16_out1(42);

  Delay219_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay219_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay219_out1 <= Switch_on63_out1;
      END IF;
    END IF;
  END PROCESS Delay219_process;


  
  Switch_on63_out1 <= Delay219_out1 WHEN switch_compare_1_141 = '0' ELSE
      End_Cycle_58;

  Delay222_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay222_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay222_out1 <= Switch74_out1;
      END IF;
    END IF;
  END PROCESS Delay222_process;


  
  Switch74_out1 <= Delay222_out1 WHEN switch_compare_1_140 = '0' ELSE
      Switch_on63_out1;

  
  switch_compare_1_142 <= '1' WHEN Relational_Operator11_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_143 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_59 <= Delay16_out1(43);

  Delay220_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay220_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay220_out1 <= Switch_on64_out1;
      END IF;
    END IF;
  END PROCESS Delay220_process;


  
  Switch_on64_out1 <= Delay220_out1 WHEN switch_compare_1_143 = '0' ELSE
      End_Cycle_59;

  Delay223_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay223_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay223_out1 <= Switch75_out1;
      END IF;
    END IF;
  END PROCESS Delay223_process;


  
  Switch75_out1 <= Delay223_out1 WHEN switch_compare_1_142 = '0' ELSE
      Switch_on64_out1;

  Mux10_out1(0) <= Switch72_out1;
  Mux10_out1(1) <= Switch73_out1;
  Mux10_out1(2) <= Switch74_out1;
  Mux10_out1(3) <= Switch75_out1;

  outputgen7: FOR k IN 0 TO 3 GENERATE
    Mux10_out1_1(k) <= std_logic_vector(Mux10_out1(k));
  END GENERATE;

  
  switch_compare_1_144 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_60 <= Delay7_out1(11);

  Delay237_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay237_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay237_out1 <= Switch_on68_out1;
      END IF;
    END IF;
  END PROCESS Delay237_process;


  
  Switch_on68_out1 <= Delay237_out1 WHEN switch_compare_1_144 = '0' ELSE
      End_Cycle_60;

  
  switch_compare_1_145 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant28_out1 <= to_signed(44, 32);

  Add10_out1 <= resize(Delay8_out1, 33) + resize(Constant28_out1, 33);

  Delay238_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay238_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay238_out1 <= Switch_on71_out1;
      END IF;
    END IF;
  END PROCESS Delay238_process;


  
  Switch_on71_out1 <= Delay238_out1 WHEN switch_compare_1_145 = '0' ELSE
      Add10_out1;

  
  switch_compare_1_146 <= '1' WHEN Compare_To_Constant11_out1 > '0' ELSE
      '0';

  Constant13_out1 <= to_signed(16#7D000#, 20);

  
  Switch83_out1 <= Delay228_out1 WHEN switch_compare_1_146 = '0' ELSE
      Constant13_out1;

  
  Relational_Operator12_relop1 <= '1' WHEN Switch_on68_out1 <= Switch83_out1 ELSE
      '0';

  
  switch_compare_1_147 <= '1' WHEN Relational_Operator12_relop1 > '0' ELSE
      '0';

  
  Switch84_out1 <= Delay228_out1 WHEN switch_compare_1_147 = '0' ELSE
      Switch_on68_out1;

  Delay228_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay228_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay228_out1 <= Switch84_out1;
      END IF;
    END IF;
  END PROCESS Delay228_process;


  
  switch_compare_1_148 <= '1' WHEN Relational_Operator12_relop1 > '0' ELSE
      '0';

  Switch_on71_out1_dtc <= Switch_on71_out1(31 DOWNTO 0);

  Delay229_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay229_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay229_out1 <= Switch78_out1;
      END IF;
    END IF;
  END PROCESS Delay229_process;


  
  Switch78_out1 <= Delay229_out1 WHEN switch_compare_1_148 = '0' ELSE
      Switch_on71_out1_dtc;

  
  switch_compare_1_149 <= '1' WHEN Relational_Operator12_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_150 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_61 <= Delay16_out1(44);

  Delay239_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay239_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay239_out1 <= Switch_on72_out1;
      END IF;
    END IF;
  END PROCESS Delay239_process;


  
  Switch_on72_out1 <= Delay239_out1 WHEN switch_compare_1_150 = '0' ELSE
      End_Cycle_61;

  Delay240_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay240_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay240_out1 <= Switch79_out1;
      END IF;
    END IF;
  END PROCESS Delay240_process;


  
  Switch79_out1 <= Delay240_out1 WHEN switch_compare_1_149 = '0' ELSE
      Switch_on72_out1;

  
  switch_compare_1_151 <= '1' WHEN Relational_Operator12_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_152 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_62 <= Delay16_out1(45);

  Delay241_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay241_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay241_out1 <= Switch_on73_out1;
      END IF;
    END IF;
  END PROCESS Delay241_process;


  
  Switch_on73_out1 <= Delay241_out1 WHEN switch_compare_1_152 = '0' ELSE
      End_Cycle_62;

  Delay244_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay244_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay244_out1 <= Switch80_out1;
      END IF;
    END IF;
  END PROCESS Delay244_process;


  
  Switch80_out1 <= Delay244_out1 WHEN switch_compare_1_151 = '0' ELSE
      Switch_on73_out1;

  
  switch_compare_1_153 <= '1' WHEN Relational_Operator12_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_154 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_63 <= Delay16_out1(46);

  Delay242_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay242_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay242_out1 <= Switch_on69_out1;
      END IF;
    END IF;
  END PROCESS Delay242_process;


  
  Switch_on69_out1 <= Delay242_out1 WHEN switch_compare_1_154 = '0' ELSE
      End_Cycle_63;

  Delay245_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay245_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay245_out1 <= Switch81_out1;
      END IF;
    END IF;
  END PROCESS Delay245_process;


  
  Switch81_out1 <= Delay245_out1 WHEN switch_compare_1_153 = '0' ELSE
      Switch_on69_out1;

  
  switch_compare_1_155 <= '1' WHEN Relational_Operator12_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_156 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_64 <= Delay16_out1(47);

  Delay243_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay243_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay243_out1 <= Switch_on70_out1;
      END IF;
    END IF;
  END PROCESS Delay243_process;


  
  Switch_on70_out1 <= Delay243_out1 WHEN switch_compare_1_156 = '0' ELSE
      End_Cycle_64;

  Delay246_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay246_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay246_out1 <= Switch82_out1;
      END IF;
    END IF;
  END PROCESS Delay246_process;


  
  Switch82_out1 <= Delay246_out1 WHEN switch_compare_1_155 = '0' ELSE
      Switch_on70_out1;

  Mux11_out1(0) <= Switch79_out1;
  Mux11_out1(1) <= Switch80_out1;
  Mux11_out1(2) <= Switch81_out1;
  Mux11_out1(3) <= Switch82_out1;

  outputgen6: FOR k IN 0 TO 3 GENERATE
    Mux11_out1_1(k) <= std_logic_vector(Mux11_out1(k));
  END GENERATE;

  
  switch_compare_1_157 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_65 <= Delay7_out1(12);

  Delay260_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay260_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay260_out1 <= Switch_on74_out1;
      END IF;
    END IF;
  END PROCESS Delay260_process;


  
  Switch_on74_out1 <= Delay260_out1 WHEN switch_compare_1_157 = '0' ELSE
      End_Cycle_65;

  
  switch_compare_1_158 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant29_out1 <= to_signed(48, 32);

  Add11_out1 <= resize(Delay8_out1, 33) + resize(Constant29_out1, 33);

  Delay261_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay261_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay261_out1 <= Switch_on77_out1;
      END IF;
    END IF;
  END PROCESS Delay261_process;


  
  Switch_on77_out1 <= Delay261_out1 WHEN switch_compare_1_158 = '0' ELSE
      Add11_out1;

  
  switch_compare_1_159 <= '1' WHEN Compare_To_Constant12_out1 > '0' ELSE
      '0';

  Constant14_out1 <= to_signed(16#7D000#, 20);

  
  Switch90_out1 <= Delay251_out1 WHEN switch_compare_1_159 = '0' ELSE
      Constant14_out1;

  
  Relational_Operator13_relop1 <= '1' WHEN Switch_on74_out1 <= Switch90_out1 ELSE
      '0';

  
  switch_compare_1_160 <= '1' WHEN Relational_Operator13_relop1 > '0' ELSE
      '0';

  
  Switch91_out1 <= Delay251_out1 WHEN switch_compare_1_160 = '0' ELSE
      Switch_on74_out1;

  Delay251_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay251_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay251_out1 <= Switch91_out1;
      END IF;
    END IF;
  END PROCESS Delay251_process;


  
  switch_compare_1_161 <= '1' WHEN Relational_Operator13_relop1 > '0' ELSE
      '0';

  Switch_on77_out1_dtc <= Switch_on77_out1(31 DOWNTO 0);

  Delay252_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay252_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay252_out1 <= Switch85_out1;
      END IF;
    END IF;
  END PROCESS Delay252_process;


  
  Switch85_out1 <= Delay252_out1 WHEN switch_compare_1_161 = '0' ELSE
      Switch_on77_out1_dtc;

  
  switch_compare_1_162 <= '1' WHEN Relational_Operator13_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_163 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_66 <= Delay16_out1(48);

  Delay262_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay262_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay262_out1 <= Switch_on78_out1;
      END IF;
    END IF;
  END PROCESS Delay262_process;


  
  Switch_on78_out1 <= Delay262_out1 WHEN switch_compare_1_163 = '0' ELSE
      End_Cycle_66;

  Delay263_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay263_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay263_out1 <= Switch86_out1;
      END IF;
    END IF;
  END PROCESS Delay263_process;


  
  Switch86_out1 <= Delay263_out1 WHEN switch_compare_1_162 = '0' ELSE
      Switch_on78_out1;

  
  switch_compare_1_164 <= '1' WHEN Relational_Operator13_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_165 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_67 <= Delay16_out1(49);

  Delay264_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay264_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay264_out1 <= Switch_on79_out1;
      END IF;
    END IF;
  END PROCESS Delay264_process;


  
  Switch_on79_out1 <= Delay264_out1 WHEN switch_compare_1_165 = '0' ELSE
      End_Cycle_67;

  Delay267_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay267_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay267_out1 <= Switch87_out1;
      END IF;
    END IF;
  END PROCESS Delay267_process;


  
  Switch87_out1 <= Delay267_out1 WHEN switch_compare_1_164 = '0' ELSE
      Switch_on79_out1;

  
  switch_compare_1_166 <= '1' WHEN Relational_Operator13_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_167 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_68 <= Delay16_out1(50);

  Delay265_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay265_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay265_out1 <= Switch_on75_out1;
      END IF;
    END IF;
  END PROCESS Delay265_process;


  
  Switch_on75_out1 <= Delay265_out1 WHEN switch_compare_1_167 = '0' ELSE
      End_Cycle_68;

  Delay268_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay268_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay268_out1 <= Switch88_out1;
      END IF;
    END IF;
  END PROCESS Delay268_process;


  
  Switch88_out1 <= Delay268_out1 WHEN switch_compare_1_166 = '0' ELSE
      Switch_on75_out1;

  
  switch_compare_1_168 <= '1' WHEN Relational_Operator13_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_169 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_69 <= Delay16_out1(51);

  Delay266_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay266_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay266_out1 <= Switch_on76_out1;
      END IF;
    END IF;
  END PROCESS Delay266_process;


  
  Switch_on76_out1 <= Delay266_out1 WHEN switch_compare_1_169 = '0' ELSE
      End_Cycle_69;

  Delay269_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay269_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay269_out1 <= Switch89_out1;
      END IF;
    END IF;
  END PROCESS Delay269_process;


  
  Switch89_out1 <= Delay269_out1 WHEN switch_compare_1_168 = '0' ELSE
      Switch_on76_out1;

  Mux12_out1(0) <= Switch86_out1;
  Mux12_out1(1) <= Switch87_out1;
  Mux12_out1(2) <= Switch88_out1;
  Mux12_out1(3) <= Switch89_out1;

  outputgen5: FOR k IN 0 TO 3 GENERATE
    Mux12_out1_1(k) <= std_logic_vector(Mux12_out1(k));
  END GENERATE;

  
  switch_compare_1_170 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_70 <= Delay7_out1(13);

  Delay311_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay311_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay311_out1 <= Switch_on80_out1;
      END IF;
    END IF;
  END PROCESS Delay311_process;


  
  Switch_on80_out1 <= Delay311_out1 WHEN switch_compare_1_170 = '0' ELSE
      End_Cycle_70;

  
  switch_compare_1_171 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant30_out1 <= to_signed(52, 32);

  Add12_out1 <= resize(Delay8_out1, 33) + resize(Constant30_out1, 33);

  Delay312_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay312_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay312_out1 <= Switch_on83_out1;
      END IF;
    END IF;
  END PROCESS Delay312_process;


  
  Switch_on83_out1 <= Delay312_out1 WHEN switch_compare_1_171 = '0' ELSE
      Add12_out1;

  
  switch_compare_1_172 <= '1' WHEN Compare_To_Constant13_out1 > '0' ELSE
      '0';

  Constant15_out1 <= to_signed(16#7D000#, 20);

  
  Switch97_out1 <= Delay302_out1 WHEN switch_compare_1_172 = '0' ELSE
      Constant15_out1;

  
  Relational_Operator14_relop1 <= '1' WHEN Switch_on80_out1 <= Switch97_out1 ELSE
      '0';

  
  switch_compare_1_173 <= '1' WHEN Relational_Operator14_relop1 > '0' ELSE
      '0';

  
  Switch98_out1 <= Delay302_out1 WHEN switch_compare_1_173 = '0' ELSE
      Switch_on80_out1;

  Delay302_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay302_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay302_out1 <= Switch98_out1;
      END IF;
    END IF;
  END PROCESS Delay302_process;


  
  switch_compare_1_174 <= '1' WHEN Relational_Operator14_relop1 > '0' ELSE
      '0';

  Switch_on83_out1_dtc <= Switch_on83_out1(31 DOWNTO 0);

  Delay303_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay303_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay303_out1 <= Switch92_out1;
      END IF;
    END IF;
  END PROCESS Delay303_process;


  
  Switch92_out1 <= Delay303_out1 WHEN switch_compare_1_174 = '0' ELSE
      Switch_on83_out1_dtc;

  
  switch_compare_1_175 <= '1' WHEN Relational_Operator14_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_176 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_71 <= Delay16_out1(52);

  Delay313_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay313_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay313_out1 <= Switch_on84_out1;
      END IF;
    END IF;
  END PROCESS Delay313_process;


  
  Switch_on84_out1 <= Delay313_out1 WHEN switch_compare_1_176 = '0' ELSE
      End_Cycle_71;

  Delay314_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay314_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay314_out1 <= Switch93_out1;
      END IF;
    END IF;
  END PROCESS Delay314_process;


  
  Switch93_out1 <= Delay314_out1 WHEN switch_compare_1_175 = '0' ELSE
      Switch_on84_out1;

  
  switch_compare_1_177 <= '1' WHEN Relational_Operator14_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_178 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_72 <= Delay16_out1(53);

  Delay315_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay315_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay315_out1 <= Switch_on85_out1;
      END IF;
    END IF;
  END PROCESS Delay315_process;


  
  Switch_on85_out1 <= Delay315_out1 WHEN switch_compare_1_178 = '0' ELSE
      End_Cycle_72;

  Delay318_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay318_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay318_out1 <= Switch94_out1;
      END IF;
    END IF;
  END PROCESS Delay318_process;


  
  Switch94_out1 <= Delay318_out1 WHEN switch_compare_1_177 = '0' ELSE
      Switch_on85_out1;

  
  switch_compare_1_179 <= '1' WHEN Relational_Operator14_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_180 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_73 <= Delay16_out1(54);

  Delay316_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay316_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay316_out1 <= Switch_on81_out1;
      END IF;
    END IF;
  END PROCESS Delay316_process;


  
  Switch_on81_out1 <= Delay316_out1 WHEN switch_compare_1_180 = '0' ELSE
      End_Cycle_73;

  Delay319_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay319_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay319_out1 <= Switch95_out1;
      END IF;
    END IF;
  END PROCESS Delay319_process;


  
  Switch95_out1 <= Delay319_out1 WHEN switch_compare_1_179 = '0' ELSE
      Switch_on81_out1;

  
  switch_compare_1_181 <= '1' WHEN Relational_Operator14_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_182 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_74 <= Delay16_out1(55);

  Delay317_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay317_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay317_out1 <= Switch_on82_out1;
      END IF;
    END IF;
  END PROCESS Delay317_process;


  
  Switch_on82_out1 <= Delay317_out1 WHEN switch_compare_1_182 = '0' ELSE
      End_Cycle_74;

  Delay320_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay320_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay320_out1 <= Switch96_out1;
      END IF;
    END IF;
  END PROCESS Delay320_process;


  
  Switch96_out1 <= Delay320_out1 WHEN switch_compare_1_181 = '0' ELSE
      Switch_on82_out1;

  Mux13_out1(0) <= Switch93_out1;
  Mux13_out1(1) <= Switch94_out1;
  Mux13_out1(2) <= Switch95_out1;
  Mux13_out1(3) <= Switch96_out1;

  outputgen4: FOR k IN 0 TO 3 GENERATE
    Mux13_out1_1(k) <= std_logic_vector(Mux13_out1(k));
  END GENERATE;

  
  switch_compare_1_183 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_75 <= Delay7_out1(14);

  Delay334_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay334_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay334_out1 <= Switch_on86_out1;
      END IF;
    END IF;
  END PROCESS Delay334_process;


  
  Switch_on86_out1 <= Delay334_out1 WHEN switch_compare_1_183 = '0' ELSE
      End_Cycle_75;

  
  switch_compare_1_184 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant31_out1 <= to_signed(56, 32);

  Add13_out1 <= resize(Delay8_out1, 33) + resize(Constant31_out1, 33);

  Delay335_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay335_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay335_out1 <= Switch_on89_out1;
      END IF;
    END IF;
  END PROCESS Delay335_process;


  
  Switch_on89_out1 <= Delay335_out1 WHEN switch_compare_1_184 = '0' ELSE
      Add13_out1;

  
  switch_compare_1_185 <= '1' WHEN Compare_To_Constant14_out1 > '0' ELSE
      '0';

  Constant16_out1 <= to_signed(16#7D000#, 20);

  
  Switch104_out1 <= Delay325_out1 WHEN switch_compare_1_185 = '0' ELSE
      Constant16_out1;

  
  Relational_Operator15_relop1 <= '1' WHEN Switch_on86_out1 <= Switch104_out1 ELSE
      '0';

  
  switch_compare_1_186 <= '1' WHEN Relational_Operator15_relop1 > '0' ELSE
      '0';

  
  Switch105_out1 <= Delay325_out1 WHEN switch_compare_1_186 = '0' ELSE
      Switch_on86_out1;

  Delay325_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay325_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay325_out1 <= Switch105_out1;
      END IF;
    END IF;
  END PROCESS Delay325_process;


  
  switch_compare_1_187 <= '1' WHEN Relational_Operator15_relop1 > '0' ELSE
      '0';

  Switch_on89_out1_dtc <= Switch_on89_out1(31 DOWNTO 0);

  Delay326_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay326_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay326_out1 <= Switch99_out1;
      END IF;
    END IF;
  END PROCESS Delay326_process;


  
  Switch99_out1 <= Delay326_out1 WHEN switch_compare_1_187 = '0' ELSE
      Switch_on89_out1_dtc;

  
  switch_compare_1_188 <= '1' WHEN Relational_Operator15_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_189 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_76 <= Delay16_out1(56);

  Delay336_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay336_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay336_out1 <= Switch_on90_out1;
      END IF;
    END IF;
  END PROCESS Delay336_process;


  
  Switch_on90_out1 <= Delay336_out1 WHEN switch_compare_1_189 = '0' ELSE
      End_Cycle_76;

  Delay337_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay337_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay337_out1 <= Switch100_out1;
      END IF;
    END IF;
  END PROCESS Delay337_process;


  
  Switch100_out1 <= Delay337_out1 WHEN switch_compare_1_188 = '0' ELSE
      Switch_on90_out1;

  
  switch_compare_1_190 <= '1' WHEN Relational_Operator15_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_191 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_77 <= Delay16_out1(57);

  Delay338_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay338_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay338_out1 <= Switch_on91_out1;
      END IF;
    END IF;
  END PROCESS Delay338_process;


  
  Switch_on91_out1 <= Delay338_out1 WHEN switch_compare_1_191 = '0' ELSE
      End_Cycle_77;

  Delay341_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay341_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay341_out1 <= Switch101_out1;
      END IF;
    END IF;
  END PROCESS Delay341_process;


  
  Switch101_out1 <= Delay341_out1 WHEN switch_compare_1_190 = '0' ELSE
      Switch_on91_out1;

  
  switch_compare_1_192 <= '1' WHEN Relational_Operator15_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_193 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_78 <= Delay16_out1(58);

  Delay339_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay339_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay339_out1 <= Switch_on87_out1;
      END IF;
    END IF;
  END PROCESS Delay339_process;


  
  Switch_on87_out1 <= Delay339_out1 WHEN switch_compare_1_193 = '0' ELSE
      End_Cycle_78;

  Delay342_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay342_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay342_out1 <= Switch102_out1;
      END IF;
    END IF;
  END PROCESS Delay342_process;


  
  Switch102_out1 <= Delay342_out1 WHEN switch_compare_1_192 = '0' ELSE
      Switch_on87_out1;

  
  switch_compare_1_194 <= '1' WHEN Relational_Operator15_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_195 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_79 <= Delay16_out1(59);

  Delay340_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay340_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay340_out1 <= Switch_on88_out1;
      END IF;
    END IF;
  END PROCESS Delay340_process;


  
  Switch_on88_out1 <= Delay340_out1 WHEN switch_compare_1_195 = '0' ELSE
      End_Cycle_79;

  Delay343_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay343_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay343_out1 <= Switch103_out1;
      END IF;
    END IF;
  END PROCESS Delay343_process;


  
  Switch103_out1 <= Delay343_out1 WHEN switch_compare_1_194 = '0' ELSE
      Switch_on88_out1;

  Mux14_out1(0) <= Switch100_out1;
  Mux14_out1(1) <= Switch101_out1;
  Mux14_out1(2) <= Switch102_out1;
  Mux14_out1(3) <= Switch103_out1;

  outputgen3: FOR k IN 0 TO 3 GENERATE
    Mux14_out1_1(k) <= std_logic_vector(Mux14_out1(k));
  END GENERATE;

  
  switch_compare_1_196 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_80 <= Delay7_out1(15);

  Delay357_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay357_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay357_out1 <= Switch_on92_out1;
      END IF;
    END IF;
  END PROCESS Delay357_process;


  
  Switch_on92_out1 <= Delay357_out1 WHEN switch_compare_1_196 = '0' ELSE
      End_Cycle_80;

  
  switch_compare_1_197 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  Constant32_out1 <= to_signed(60, 32);

  Add14_out1 <= resize(Delay8_out1, 33) + resize(Constant32_out1, 33);

  Delay358_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay358_out1 <= to_signed(0, 33);
      ELSIF enb = '1' THEN
        Delay358_out1 <= Switch_on95_out1;
      END IF;
    END IF;
  END PROCESS Delay358_process;


  
  Switch_on95_out1 <= Delay358_out1 WHEN switch_compare_1_197 = '0' ELSE
      Add14_out1;

  
  switch_compare_1_198 <= '1' WHEN Compare_To_Constant15_out1 > '0' ELSE
      '0';

  Constant17_out1 <= to_signed(16#7D000#, 20);

  
  Switch111_out1 <= Delay348_out1 WHEN switch_compare_1_198 = '0' ELSE
      Constant17_out1;

  
  Relational_Operator16_relop1 <= '1' WHEN Switch_on92_out1 <= Switch111_out1 ELSE
      '0';

  
  switch_compare_1_199 <= '1' WHEN Relational_Operator16_relop1 > '0' ELSE
      '0';

  
  Switch112_out1 <= Delay348_out1 WHEN switch_compare_1_199 = '0' ELSE
      Switch_on92_out1;

  Delay348_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay348_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay348_out1 <= Switch112_out1;
      END IF;
    END IF;
  END PROCESS Delay348_process;


  
  switch_compare_1_200 <= '1' WHEN Relational_Operator16_relop1 > '0' ELSE
      '0';

  Switch_on95_out1_dtc <= Switch_on95_out1(31 DOWNTO 0);

  Delay349_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay349_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay349_out1 <= Switch106_out1;
      END IF;
    END IF;
  END PROCESS Delay349_process;


  
  Switch106_out1 <= Delay349_out1 WHEN switch_compare_1_200 = '0' ELSE
      Switch_on95_out1_dtc;

  
  switch_compare_1_201 <= '1' WHEN Relational_Operator16_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_202 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_81 <= Delay16_out1(60);

  Delay359_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay359_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay359_out1 <= Switch_on96_out1;
      END IF;
    END IF;
  END PROCESS Delay359_process;


  
  Switch_on96_out1 <= Delay359_out1 WHEN switch_compare_1_202 = '0' ELSE
      End_Cycle_81;

  Delay360_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay360_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay360_out1 <= Switch107_out1;
      END IF;
    END IF;
  END PROCESS Delay360_process;


  
  Switch107_out1 <= Delay360_out1 WHEN switch_compare_1_201 = '0' ELSE
      Switch_on96_out1;

  
  switch_compare_1_203 <= '1' WHEN Relational_Operator16_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_204 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_82 <= Delay16_out1(61);

  Delay361_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay361_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay361_out1 <= Switch_on97_out1;
      END IF;
    END IF;
  END PROCESS Delay361_process;


  
  Switch_on97_out1 <= Delay361_out1 WHEN switch_compare_1_204 = '0' ELSE
      End_Cycle_82;

  Delay364_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay364_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay364_out1 <= Switch108_out1;
      END IF;
    END IF;
  END PROCESS Delay364_process;


  
  Switch108_out1 <= Delay364_out1 WHEN switch_compare_1_203 = '0' ELSE
      Switch_on97_out1;

  
  switch_compare_1_205 <= '1' WHEN Relational_Operator16_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_206 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_83 <= Delay16_out1(62);

  Delay362_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay362_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay362_out1 <= Switch_on93_out1;
      END IF;
    END IF;
  END PROCESS Delay362_process;


  
  Switch_on93_out1 <= Delay362_out1 WHEN switch_compare_1_206 = '0' ELSE
      End_Cycle_83;

  Delay365_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay365_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay365_out1 <= Switch109_out1;
      END IF;
    END IF;
  END PROCESS Delay365_process;


  
  Switch109_out1 <= Delay365_out1 WHEN switch_compare_1_205 = '0' ELSE
      Switch_on93_out1;

  
  switch_compare_1_207 <= '1' WHEN Relational_Operator16_relop1 > '0' ELSE
      '0';

  
  switch_compare_1_208 <= '1' WHEN End_Cycle_1 = '1' ELSE
      '0';

  End_Cycle_84 <= Delay16_out1(63);

  Delay363_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay363_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay363_out1 <= Switch_on94_out1;
      END IF;
    END IF;
  END PROCESS Delay363_process;


  
  Switch_on94_out1 <= Delay363_out1 WHEN switch_compare_1_208 = '0' ELSE
      End_Cycle_84;

  Delay366_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay366_out1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Delay366_out1 <= Switch110_out1;
      END IF;
    END IF;
  END PROCESS Delay366_process;


  
  Switch110_out1 <= Delay366_out1 WHEN switch_compare_1_207 = '0' ELSE
      Switch_on94_out1;

  Delay15_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay15_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay15_out1 <= End_Cycle_2;
      END IF;
    END IF;
  END PROCESS Delay15_process;


  
  switch_compare_1_209 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay371_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay371_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay371_out1 <= Switch_on98_out1;
      END IF;
    END IF;
  END PROCESS Delay371_process;


  
  Switch_on98_out1 <= Delay371_out1 WHEN switch_compare_1_209 = '0' ELSE
      Delay_out1;

  
  switch_compare_1_210 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay372_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay372_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay372_out1 <= Switch_on99_out1;
      END IF;
    END IF;
  END PROCESS Delay372_process;


  
  Switch_on99_out1 <= Delay372_out1 WHEN switch_compare_1_210 = '0' ELSE
      Delay25_out1;

  ---- Tree min implementation ----
  
  MinMax_stage1_1_val <= Switch_on98_out1 WHEN Switch_on98_out1 <= Switch_on99_out1 ELSE
      Switch_on99_out1;

  
  switch_compare_1_211 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay373_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay373_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay373_out1 <= Switch_on100_out1;
      END IF;
    END IF;
  END PROCESS Delay373_process;


  
  Switch_on100_out1 <= Delay373_out1 WHEN switch_compare_1_211 = '0' ELSE
      Delay49_out1;

  
  switch_compare_1_212 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay374_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay374_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay374_out1 <= Switch_on101_out1;
      END IF;
    END IF;
  END PROCESS Delay374_process;


  
  Switch_on101_out1 <= Delay374_out1 WHEN switch_compare_1_212 = '0' ELSE
      Delay72_out1;

  
  switch_compare_1_213 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay375_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay375_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay375_out1 <= Switch_on104_out1;
      END IF;
    END IF;
  END PROCESS Delay375_process;


  
  Switch_on104_out1 <= Delay375_out1 WHEN switch_compare_1_213 = '0' ELSE
      Delay95_out1;

  
  switch_compare_1_214 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay376_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay376_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay376_out1 <= Switch_on105_out1;
      END IF;
    END IF;
  END PROCESS Delay376_process;


  
  Switch_on105_out1 <= Delay376_out1 WHEN switch_compare_1_214 = '0' ELSE
      Delay118_out1;

  
  MinMax_stage1_3_val <= Switch_on104_out1 WHEN Switch_on104_out1 <= Switch_on105_out1 ELSE
      Switch_on105_out1;

  
  switch_compare_1_215 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay377_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay377_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay377_out1 <= Switch_on102_out1;
      END IF;
    END IF;
  END PROCESS Delay377_process;


  
  Switch_on102_out1 <= Delay377_out1 WHEN switch_compare_1_215 = '0' ELSE
      Delay141_out1;

  
  switch_compare_1_216 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay378_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay378_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay378_out1 <= Switch_on103_out1;
      END IF;
    END IF;
  END PROCESS Delay378_process;


  
  Switch_on103_out1 <= Delay378_out1 WHEN switch_compare_1_216 = '0' ELSE
      Delay164_out1;

  
  switch_compare_1_217 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay379_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay379_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay379_out1 <= Switch_on108_out1;
      END IF;
    END IF;
  END PROCESS Delay379_process;


  
  Switch_on108_out1 <= Delay379_out1 WHEN switch_compare_1_217 = '0' ELSE
      Delay274_out1;

  
  switch_compare_1_218 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay380_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay380_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay380_out1 <= Switch_on109_out1;
      END IF;
    END IF;
  END PROCESS Delay380_process;


  
  Switch_on109_out1 <= Delay380_out1 WHEN switch_compare_1_218 = '0' ELSE
      Delay297_out1;

  
  MinMax_stage1_5_val <= Switch_on108_out1 WHEN Switch_on108_out1 <= Switch_on109_out1 ELSE
      Switch_on109_out1;

  
  switch_compare_1_219 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay381_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay381_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay381_out1 <= Switch_on106_out1;
      END IF;
    END IF;
  END PROCESS Delay381_process;


  
  Switch_on106_out1 <= Delay381_out1 WHEN switch_compare_1_219 = '0' ELSE
      Delay205_out1;

  
  switch_compare_1_220 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay382_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay382_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay382_out1 <= Switch_on107_out1;
      END IF;
    END IF;
  END PROCESS Delay382_process;


  
  Switch_on107_out1 <= Delay382_out1 WHEN switch_compare_1_220 = '0' ELSE
      Delay228_out1;

  
  switch_compare_1_221 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay383_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay383_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay383_out1 <= Switch_on112_out1;
      END IF;
    END IF;
  END PROCESS Delay383_process;


  
  Switch_on112_out1 <= Delay383_out1 WHEN switch_compare_1_221 = '0' ELSE
      Delay251_out1;

  
  switch_compare_1_222 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay384_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay384_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay384_out1 <= Switch_on113_out1;
      END IF;
    END IF;
  END PROCESS Delay384_process;


  
  Switch_on113_out1 <= Delay384_out1 WHEN switch_compare_1_222 = '0' ELSE
      Delay302_out1;

  
  MinMax_stage1_7_val <= Switch_on112_out1 WHEN Switch_on112_out1 <= Switch_on113_out1 ELSE
      Switch_on113_out1;

  
  switch_compare_1_223 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay385_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay385_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay385_out1 <= Switch_on110_out1;
      END IF;
    END IF;
  END PROCESS Delay385_process;


  
  Switch_on110_out1 <= Delay385_out1 WHEN switch_compare_1_223 = '0' ELSE
      Delay325_out1;

  
  switch_compare_1_224 <= '1' WHEN End_Cycle_85 = '1' ELSE
      '0';

  Delay386_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay386_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay386_out1 <= Switch_on111_out1;
      END IF;
    END IF;
  END PROCESS Delay386_process;


  
  Switch_on111_out1 <= Delay386_out1 WHEN switch_compare_1_224 = '0' ELSE
      Delay348_out1;

  Mux15_out1(0) <= Switch107_out1;
  Mux15_out1(1) <= Switch108_out1;
  Mux15_out1(2) <= Switch109_out1;
  Mux15_out1(3) <= Switch110_out1;

  outputgen2: FOR k IN 0 TO 3 GENERATE
    Mux15_out1_1(k) <= std_logic_vector(Mux15_out1(k));
  END GENERATE;

  
  MinMax_stage1_2_val <= Switch_on100_out1 WHEN Switch_on100_out1 <= Switch_on101_out1 ELSE
      Switch_on101_out1;

  
  MinMax_stage2_1_val <= MinMax_stage1_1_val WHEN MinMax_stage1_1_val <= MinMax_stage1_2_val ELSE
      MinMax_stage1_2_val;

  
  MinMax_stage1_4_val <= Switch_on102_out1 WHEN Switch_on102_out1 <= Switch_on103_out1 ELSE
      Switch_on103_out1;

  
  MinMax_stage2_2_val <= MinMax_stage1_3_val WHEN MinMax_stage1_3_val <= MinMax_stage1_4_val ELSE
      MinMax_stage1_4_val;

  
  MinMax_stage3_1_val <= MinMax_stage2_1_val WHEN MinMax_stage2_1_val <= MinMax_stage2_2_val ELSE
      MinMax_stage2_2_val;

  
  MinMax_stage1_6_val <= Switch_on106_out1 WHEN Switch_on106_out1 <= Switch_on107_out1 ELSE
      Switch_on107_out1;

  
  MinMax_stage2_3_val <= MinMax_stage1_5_val WHEN MinMax_stage1_5_val <= MinMax_stage1_6_val ELSE
      MinMax_stage1_6_val;

  
  MinMax_stage1_8_val <= Switch_on110_out1 WHEN Switch_on110_out1 <= Switch_on111_out1 ELSE
      Switch_on111_out1;

  
  MinMax_stage2_4_val <= MinMax_stage1_7_val WHEN MinMax_stage1_7_val <= MinMax_stage1_8_val ELSE
      MinMax_stage1_8_val;

  
  MinMax_stage3_2_val <= MinMax_stage2_3_val WHEN MinMax_stage2_3_val <= MinMax_stage2_4_val ELSE
      MinMax_stage2_4_val;

  
  MinMax_stage4_val <= MinMax_stage3_1_val WHEN MinMax_stage3_1_val <= MinMax_stage3_2_val ELSE
      MinMax_stage3_2_val;

  Constant33_out1 <= to_signed(16#00000#, 20);

  Constant34_out1(0) <= to_signed(16#000000#, 24);
  Constant34_out1(1) <= to_signed(16#000000#, 24);
  Constant34_out1(2) <= to_signed(16#000000#, 24);
  Constant34_out1(3) <= to_signed(16#000000#, 24);

  outputgen1: FOR k IN 0 TO 3 GENERATE
    Constant34_out1_1(k) <= std_logic_vector(Constant34_out1(k));
  END GENERATE;

  J_signed <= signed(J);

  Delay12_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay12_out1 <= to_signed(16#00000#, 20);
      ELSIF enb = '1' THEN
        Delay12_out1 <= J_signed;
      END IF;
    END IF;
  END PROCESS Delay12_process;


  J_AXI <= std_logic_vector(Delay12_out1);

  Index_signed <= signed(Index_1);

  Delay13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay13_out1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        Delay13_out1 <= Index_signed;
      END IF;
    END IF;
  END PROCESS Delay13_process;


  Index <= std_logic_vector(Delay13_out1);

  outputgen: FOR k IN 0 TO 3 GENERATE
    voltages_signed(k) <= signed(voltages(k));
  END GENERATE;

  Delay14_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay14_out1 <= (OTHERS => to_signed(16#000000#, 24));
      ELSIF enb = '1' THEN
        Delay14_out1 <= voltages_signed;
      END IF;
    END IF;
  END PROCESS Delay14_process;


  voltages_0 <= std_logic_vector(Delay14_out1(0));

  voltages_1 <= std_logic_vector(Delay14_out1(1));

  voltages_2 <= std_logic_vector(Delay14_out1(2));

  voltages_3 <= std_logic_vector(Delay14_out1(3));

  Index_AXI <= std_logic_vector(Delay13_out1);

  ce_out <= clk_enable;

  done <= Switch7_out1;

  done_complete <= Delay23_out1;

END rtl;

