attach s_jack.cc
attach bm_jack.cc
attach bm_jack_wrap.cc

options trace

verilog

m_jack #(.connect(1)) jack1(0 1);
* m_jack #(.connect(2)) jack2(0 2);


spice
.param amplitude=.3
V1 0 1 pulse iv={-amplitude} pv=amplitude rise=1u width=10m period=20m fall=1u
* V2 0 2 sin frequency=480 amplitude=1
* I1 0 1 jack

*.print tran v(1) v(2)
.nodelist
.jack
.end
