<def f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='100' ll='102' type='bool llvm::VirtRegMap::hasPhys(llvm::Register virtReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='98'>/// returns true if the specified virtual register is
    /// mapped to a physical register</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1600' u='c' c='_ZN12_GLOBAL__N_116HoistSpillHelper19LRE_DidCloneVirtRegEN4llvm8RegisterES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='151' u='c' c='_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='165' u='c' c='_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='235' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='639' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='653' u='c' c='_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1083' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2710' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3017' u='c' c='_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='116' u='c' c='_ZN4llvm10VirtRegMap18hasKnownPreferenceENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='112' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='308' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='327' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='95' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='125' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='352' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='43' u='c' c='_ZL7getRC32RN4llvm14MachineOperandEPKNS_10VirtRegMapEPKNS_19MachineRegisterInfoE'/>
