Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\J Lian\Desktop\High_radix_online_arithmetic\src\clockEnablePLL.qsys" --block-symbol-file --output-directory="C:\Users\J Lian\Desktop\High_radix_online_arithmetic\src\clockEnablePLL" --family="Cyclone V" --part=5CSEBA6U19I7
Progress: Loading src/clockEnablePLL.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 16.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clockEnablePLL.altclkctrl_0: Targeting device family: Cyclone V.
: clockEnablePLL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\J Lian\Desktop\High_radix_online_arithmetic\src\clockEnablePLL.qsys" --synthesis=VERILOG --output-directory="C:\Users\J Lian\Desktop\High_radix_online_arithmetic\src\clockEnablePLL\synthesis" --family="Cyclone V" --part=5CSEBA6U19I7
Progress: Loading src/clockEnablePLL.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 16.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clockEnablePLL.altclkctrl_0: Targeting device family: Cyclone V.
: clockEnablePLL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clockEnablePLL: Generating clockEnablePLL "clockEnablePLL" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clockEnablePLL_altclkctrl_0.
Info: altclkctrl_0: "clockEnablePLL" instantiated altclkctrl "altclkctrl_0"
Info: clockEnablePLL: Done "clockEnablePLL" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
