FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2013-2014, NVIDIA CORPORATION.  All rights reserved.
 */

#include <linux/bug.h>
#include <linux/device.h>
#include <linux/kernel.h>

/* bench 1879.4.0 b1631f1b8af8 */
/* bench 1879.4.1 a5491ddfc07c */
/* bench 1879.4.2 7047b4835f65 */
/* bench 1879.4.3 458b1b9a154d */
/* bench 1879.4.4 2eab4caabe7f */
#include <soc/tegra/fuse.h>

#include "fuse.h"

#define SOC_PROCESS_CORNERS	2
#define CPU_PROCESS_CORNERS	2
/* bench 9912.6.0 7c48db221e2d */
/* bench 9912.6.1 6bb014c74657 */
/* bench 9912.6.2 0c04d3f26997 */
/* bench 9912.6.3 585469520af6 */
/* bench 9912.6.4 04aac8706d2c */
/* bench 9912.6.5 e6b94722df7e */
/* bench 9912.6.6 4a71699ff0ed */
	THRESHOLD_INDEX_1,
	THRESHOLD_INDEX_COUNT,
};

static const u32 __initconst soc_process_speedos[][SOC_PROCESS_CORNERS] = {
	{1123,     UINT_MAX},
	{0,        UINT_MAX},
};

static const u32 __initconst cpu_process_speedos[][CPU_PROCESS_CORNERS] = {
/* bench 3354.4.0 b5a0beda99ea */
/* bench 3354.4.1 b2059f9f6bc5 */
/* bench 3354.4.2 5c78a5d91e55 */
/* bench 3354.4.3 77952270c262 */
/* bench 3354.4.4 b6f95b8c95d2 */
/* bench 3354.4.5 7ca661e3887e */
	{1695,     UINT_MAX},
	{0,        UINT_MAX},
};

static void __init rev_sku_to_speedo_ids(struct tegra_sku_info *sku_info,
					 int *threshold)
{
	u32 tmp;
	u32 sku = sku_info->sku_id;
	enum tegra_revision rev = sku_info->revision;

	switch (sku) {
	case 0x00:
	case 0x10:
	case 0x05:
	case 0x06:
		sku_info->cpu_speedo_id = 1;
		sku_info->soc_speedo_id = 0;
		*threshold = THRESHOLD_INDEX_0;
		break;

	case 0x03:
	case 0x04:
		sku_info->cpu_speedo_id = 2;
		sku_info->soc_speedo_id = 1;
		*threshold = THRESHOLD_INDEX_1;
		break;

	default:
		pr_err("Tegra Unknown SKU %d\n", sku);
		sku_info->cpu_speedo_id = 0;
		sku_info->soc_speedo_id = 0;
		*threshold = THRESHOLD_INDEX_0;
		break;
	}

	if (rev == TEGRA_REVISION_A01) {
		tmp = tegra_fuse_read_early(0x270) << 1;
		tmp |= tegra_fuse_read_early(0x26c);
		if (!tmp)
			sku_info->cpu_speedo_id = 0;
	}
}

void __init tegra114_init_speedo_data(struct tegra_sku_info *sku_info)
{
	u32 cpu_speedo_val;
	u32 soc_speedo_val;
	int threshold;
	int i;

	BUILD_BUG_ON(ARRAY_SIZE(cpu_process_speedos) !=
			THRESHOLD_INDEX_COUNT);
	BUILD_BUG_ON(ARRAY_SIZE(soc_process_speedos) !=
			THRESHOLD_INDEX_COUNT);

	rev_sku_to_speedo_ids(sku_info, &threshold);

	cpu_speedo_val = tegra_fuse_read_early(0x12c) + 1024;
	soc_speedo_val = tegra_fuse_read_early(0x134);

	for (i = 0; i < CPU_PROCESS_CORNERS; i++)
		if (cpu_speedo_val < cpu_process_speedos[threshold][i])
			break;
	sku_info->cpu_process_id = i;

	for (i = 0; i < SOC_PROCESS_CORNERS; i++)
		if (soc_speedo_val < soc_process_speedos[threshold][i])
			break;
	sku_info->soc_process_id = i;
}
