$date
	Wed Aug 21 20:18:08 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 8 " d [7:0] $end
$var reg 3 # s [2:0] $end
$scope module UUT $end
$var wire 8 $ d [7:0] $end
$var wire 3 % s [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b11110000 $
b1 #
b11110000 "
0!
$end
#100
b10 #
b10 %
#200
1!
b111 #
b111 %
#400
b101 #
b101 %
#600
