// Seed: 1825566339
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input wor id_2,
    output wand id_3,
    input wor id_4,
    output supply0 id_5,
    input uwire id_6,
    output supply0 id_7
    , id_19,
    output wire id_8,
    input uwire id_9,
    input supply0 id_10,
    output wire id_11,
    output wand id_12,
    output supply0 id_13,
    output tri0 id_14,
    input uwire id_15,
    output tri id_16,
    input supply1 id_17
);
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output wor id_2,
    output tri id_3,
    input wand id_4,
    output wand id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wand id_12
);
  if (id_4) begin : LABEL_0
    wire id_14;
  end
  module_0 modCall_1 (
      id_3,
      id_9,
      id_6,
      id_9,
      id_8,
      id_9,
      id_6,
      id_5,
      id_11,
      id_6,
      id_10,
      id_3,
      id_9,
      id_3,
      id_11,
      id_4,
      id_11,
      id_0
  );
  assign modCall_1.id_7 = 0;
  wire id_15;
endmodule
