Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 27 15:24:36 2021
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_serial_mem_tester_control_sets_placed.rpt
| Design       : fpga_serial_mem_tester
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   199 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     3 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           54 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |             600 |          175 |
| Yes          | No                    | No                     |              20 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             932 |          270 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                                                    Enable Signal                                                   |                                                  Set/Reset Signal                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/u_baud_1x_ce_divider/o_ce_div                                                                       |                                                                                                                    |                1 |              1 |         1.00 |
|  s_clk_7_37mhz_BUFG |                                                                                                                    |                                                                                                                    |                1 |              1 |         1.00 |
|  s_clk_40mhz_BUFG   | u_cls_ce_divider/o_ce_div                                                                                          |                                                                                                                    |                1 |              3 |         3.00 |
|  s_clk_40mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_len_aux                                               | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                2 |              4 |         2.00 |
|  s_clk_40mhz_BUFG   | u_switches_deb_0123/si_buttons_store[3]_i_1_n_0                                                                    | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                1 |              4 |         4.00 |
|  s_clk_40mhz_BUFG   | u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_ce2                                                    | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                3 |              4 |         1.33 |
|  s_clk_40mhz_BUFG   | u_buttons_deb_0123/si_buttons_store[3]_i_1_n_0                                                                     | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                1 |              4 |         4.00 |
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/s_i_aux                                                                                             | u_reset_sync_7_37mhz/o_rst_mhz                                                                                     |                1 |              4 |         4.00 |
|  s_clk_40mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_len_aux                                               | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                2 |              5 |         2.50 |
|  s_clk_40mhz_BUFG   | u_sf_tester_fsm/s_pattern_start_aux                                                                                | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                2 |              5 |         2.50 |
|  s_clk_40mhz_BUFG   | u_sf_tester_fsm/s_addr_start_aux                                                                                   | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                2 |              6 |         3.00 |
|  s_clk_40mhz_BUFG   | u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_tx_len_aux                                                     | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |              7 |         1.40 |
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/s_data_aux                                                                                          | u_reset_sync_7_37mhz/o_rst_mhz                                                                                     |                2 |              8 |         4.00 |
|  s_clk_40mhz_BUFG   | u_sf_tester_fsm/s_dat_wr_cntidx_aux                                                                                | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                3 |              8 |         2.67 |
|  s_clk_40mhz_BUFG   | u_sf_tester_fsm/s_dat_rd_cntidx_aux                                                                                | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                3 |              8 |         2.67 |
|  s_clk_40mhz_BUFG   | u_sf_tester_fsm/s_pattern_track_aux                                                                                | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                2 |              8 |         4.00 |
|  s_clk_7_37mhz_BUFG |                                                                                                                    | u_reset_sync_7_37mhz/o_rst_mhz                                                                                     |                2 |              8 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/v_phase_counter[9]_i_1_n_0                                        |                3 |             10 |         3.33 |
|  s_clk_40mhz_BUFG   | u_pmod_sf3_custom_driver/u_pmod_sf3_quad_spi_solo/s_wait_len_aux                                                   | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                6 |             10 |         1.67 |
|  s_clk_40mhz_BUFG   | u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t                                                              | u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t[0]_i_1_n_0                                                   |                4 |             12 |         3.00 |
|  s_clk_40mhz_BUFG   | u_pmod_sf3_custom_driver/u_pmod_sf3_quad_spi_solo/s_t                                                              | u_pmod_sf3_custom_driver/u_pmod_sf3_quad_spi_solo/s_t[0]_i_1_n_0                                                   |                4 |             13 |         3.25 |
|  s_clk_40mhz_BUFG   | u_sf_tester_fsm/s_i_aux                                                                                            | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             13 |         2.60 |
|  s_clk_40mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t                                                               | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1_n_0                                                    |                4 |             13 |         3.25 |
|  s_clk_7_37mhz_BUFG |                                                                                                                    | u_reset_sync_7_37mhz/s_rst_shift[13]_i_1_n_0                                                                       |                4 |             14 |         3.50 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_reset_sync_40mhz/s_rst_shift[13]_i_1_n_0                                                                         |                4 |             14 |         3.50 |
|  s_clk_40mhz_BUFG   | u_cls_ce_divider/o_ce_div                                                                                          | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                6 |             15 |         2.50 |
|  s_clk_40mhz_BUFG   | u_sf3_ce_divider/o_ce_div                                                                                          |                                                                                                                    |                7 |             16 |         2.29 |
|  s_clk_40mhz_BUFG   | u_lcd_text_feed/s_i                                                                                                | u_lcd_text_feed/s_i[0]_i_1_n_0                                                                                     |                4 |             16 |         4.00 |
|  s_clk_40mhz_BUFG   | u_buttons_deb_0123/sel                                                                                             | u_buttons_deb_0123/s_t[0]_i_1_n_0                                                                                  |                4 |             16 |         4.00 |
|  s_clk_40mhz_BUFG   | u_switches_deb_0123/sel                                                                                            | u_switches_deb_0123/s_t[0]_i_1_n_0                                                                                 |                4 |             16 |         4.00 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                7 |             18 |         2.57 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_40mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t                                                             | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t[0]_i_1_n_0                                                  |                5 |             18 |         3.60 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                6 |             18 |         3.00 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/p_0_in                                                                                            | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                7 |             18 |         2.57 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                6 |             18 |         3.00 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                6 |             18 |         3.00 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                6 |             18 |         3.00 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[18]_i_1_n_0 | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             19 |         3.80 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[18]_i_1_n_0 | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                5 |             19 |         3.80 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[18]_i_1_n_0 | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                6 |             19 |         3.17 |
|  s_clk_40mhz_BUFG   | u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[18]_i_1_n_0 | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                6 |             19 |         3.17 |
|  s_clk_40mhz_BUFG   | u_sf_tester_fsm/s_err_count_aux                                                                                    | u_reset_sync_40mhz/o_rst_mhz                                                                                       |                7 |             26 |         3.71 |
|  s_clk_40mhz_BUFG   | u_sf_tester_fsm/s_t                                                                                                | u_sf_tester_fsm/s_t[0]_i_1_n_0                                                                                     |                7 |             26 |         3.71 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/clear                                                                                             |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_40mhz_BUFG   | u_sf3_ce_divider/o_ce_div                                                                                          | u_reset_sync_40mhz/o_rst_mhz                                                                                       |               24 |             62 |         2.58 |
|  s_clk_40mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_tx_aux                                                | u_reset_sync_40mhz/o_rst_mhz                                                                                       |               29 |             69 |         2.38 |
|  s_clk_40mhz_BUFG   |                                                                                                                    | u_reset_sync_40mhz/o_rst_mhz                                                                                       |               42 |             70 |         1.67 |
|  s_clk_40mhz_BUFG   |                                                                                                                    |                                                                                                                    |               53 |            140 |         2.64 |
|  s_clk_40mhz_BUFG   | u_uart_tx_feed/s_uart_k_aux[5]_i_1_n_0                                                                             | u_reset_sync_40mhz/o_rst_mhz                                                                                       |               38 |            240 |         6.32 |
+---------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


