

================================================================
== Vitis HLS Report for 'consumer'
================================================================
* Date:           Fri May  3 00:34:57 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.825 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.328 ms|  0.328 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_26_1  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      53|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      53|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      53|     107|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_71_p2                      |         +|   0|  0|  24|          17|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_86                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_65_p2                |      icmp|   0|  0|  13|          17|          18|
    |icmp_ln29_fu_81_p2                |      icmp|   0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          40|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   17|         34|
    |channel1_blk_n           |   9|          2|    1|          2|
    |i_fu_40                  |   9|          2|   17|         34|
    |out_r                    |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   69|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_40                  |  17|   0|   17|          0|
    |icmp_ln29_reg_107        |   1|   0|    1|          0|
    |out_r_preg               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  53|   0|   53|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|      consumer|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|      consumer|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|      consumer|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|      consumer|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|      consumer|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|      consumer|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|      consumer|  return value|
|channel1_dout     |   in|  256|     ap_fifo|      channel1|       pointer|
|channel1_empty_n  |   in|    1|     ap_fifo|      channel1|       pointer|
|channel1_read     |  out|    1|     ap_fifo|      channel1|       pointer|
|out_r             |  out|   32|      ap_vld|         out_r|       pointer|
|out_r_ap_vld      |  out|    1|      ap_vld|         out_r|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %channel1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln26 = store i17 0, i17 %i" [example-5/kernel.cpp:26]   --->   Operation 7 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln26 = br void" [example-5/kernel.cpp:26]   --->   Operation 8 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = load i17 %i"   --->   Operation 9 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.09ns)   --->   "%icmp_ln26 = icmp_eq  i17 %i_3, i17 65536" [example-5/kernel.cpp:26]   --->   Operation 11 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.86ns)   --->   "%i_4 = add i17 %i_3, i17 1" [example-5/kernel.cpp:26]   --->   Operation 13 'add' 'i_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void" [example-5/kernel.cpp:26]   --->   Operation 14 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_10 = trunc i17 %i_3"   --->   Operation 15 'trunc' 'empty_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [example-5/kernel.cpp:26]   --->   Operation 16 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.44ns)   --->   "%icmp_ln29 = icmp_eq  i2 %empty_10, i2 0" [example-5/kernel.cpp:29]   --->   Operation 17 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split._crit_edge, void" [example-5/kernel.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln26 = store i17 %i_4, i17 %i" [example-5/kernel.cpp:26]   --->   Operation 19 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [example-5/kernel.cpp:36]   --->   Operation 25 'ret' 'ret_ln36' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%current_V = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %channel1" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'current_V' <Predicate = (icmp_ln29)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln584 = trunc i256 %current_V"   --->   Operation 22 'trunc' 'trunc_ln584' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_r, i32 %trunc_ln584" [example-5/kernel.cpp:33]   --->   Operation 23 'write' 'write_ln33' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln34 = br void %.split._crit_edge" [example-5/kernel.cpp:34]   --->   Operation 24 'br' 'br_ln34' <Predicate = (icmp_ln29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ channel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
store_ln26        (store            ) [ 000]
br_ln26           (br               ) [ 000]
i_3               (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln26         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
i_4               (add              ) [ 000]
br_ln26           (br               ) [ 000]
empty_10          (trunc            ) [ 000]
specloopname_ln26 (specloopname     ) [ 000]
icmp_ln29         (icmp             ) [ 011]
br_ln29           (br               ) [ 000]
store_ln26        (store            ) [ 000]
br_ln0            (br               ) [ 000]
current_V         (read             ) [ 000]
trunc_ln584       (trunc            ) [ 000]
write_ln33        (write            ) [ 000]
br_ln34           (br               ) [ 000]
ret_ln36          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="channel1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channel1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="current_V_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="256" slack="0"/>
<pin id="46" dir="0" index="1" bw="256" slack="0"/>
<pin id="47" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_V/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln33_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="store_ln26_store_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="0" index="1" bw="17" slack="0"/>
<pin id="60" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_3_load_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="17" slack="0"/>
<pin id="64" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln26_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="17" slack="0"/>
<pin id="67" dir="0" index="1" bw="17" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_4_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="17" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="empty_10_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="17" slack="0"/>
<pin id="79" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln29_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="0" index="1" bw="2" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln26_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="17" slack="0"/>
<pin id="89" dir="0" index="1" bw="17" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln584_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="256" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln584/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="17" slack="0"/>
<pin id="99" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="107" class="1005" name="icmp_ln29_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="69"><net_src comp="62" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="62" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="62" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="71" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="44" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="100"><net_src comp="40" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="110"><net_src comp="81" pin="2"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
 - Input state : 
	Port: consumer : out_r | {}
	Port: consumer : channel1 | {2 }
  - Chain level:
	State 1
		store_ln26 : 1
		i_3 : 1
		icmp_ln26 : 2
		i_4 : 2
		br_ln26 : 3
		empty_10 : 2
		icmp_ln29 : 3
		br_ln29 : 4
		store_ln26 : 3
	State 2
		write_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |        i_4_fu_71       |    0    |    24   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln26_fu_65    |    0    |    13   |
|          |     icmp_ln29_fu_81    |    0    |    8    |
|----------|------------------------|---------|---------|
|   read   |  current_V_read_fu_44  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln33_write_fu_50 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |     empty_10_fu_77     |    0    |    0    |
|          |    trunc_ln584_fu_92   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    45   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|     i_reg_97    |   17   |
|icmp_ln29_reg_107|    1   |
+-----------------+--------+
|      Total      |   18   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   45   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   18   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   45   |
+-----------+--------+--------+
