

================================================================
== Vivado HLS Report for 'kernel_gemm'
================================================================
* Date:           Tue Mar 16 14:38:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_buffering.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     5281|    30961| 17.586 us | 0.103 ms |  5281|  30961|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- MATRIX_PART_I_MATRIX_PART_J  |     5280|    30960| 330 ~ 1935 |          -|          -|    16|    no    |
        | + COPYING_C_ARRAY             |      160|      160|          10|          -|          -|    16|    no    |
        | + BETA_MULT_LOCAL_C           |       21|       21|           7|          1|          1|    16|    yes   |
        | + PING_PONG_LOOP              |       15|     1620|   3 ~ 324  |          -|          -|     5|    no    |
        | + STORE_C                     |      128|      128|           8|          -|          -|    16|    no    |
        +-------------------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 20 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 13 
20 --> 21 
21 --> 22 23 
22 --> 21 
23 --> 24 2 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%counter_1 = alloca i32"   --->   Operation 31 'alloca' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%beta_read = call float @_ssdm_op_Read.ap_auto.float(float %beta)"   --->   Operation 32 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%alpha_read = call float @_ssdm_op_Read.ap_auto.float(float %alpha)"   --->   Operation 33 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%B_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B_V)"   --->   Operation 34 'read' 'B_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%A_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A_V)"   --->   Operation 35 'read' 'A_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%C_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C_V)"   --->   Operation 36 'read' 'C_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_V5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %B_V_read, i32 6, i32 31)"   --->   Operation 37 'partselect' 'B_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_V3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %A_V_read, i32 6, i32 31)"   --->   Operation 38 'partselect' 'A_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %C_V_read, i32 6, i32 31)"   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast = zext i26 %tmp to i27"   --->   Operation 40 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem), !map !52"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %alpha), !map !60"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %beta), !map !66"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @kernel_gemm_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_A_ping_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:59]   --->   Operation 45 'alloca' 'local_A_ping_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_B_ping_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:60]   --->   Operation 46 'alloca' 'local_B_ping_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_A_pong_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:62]   --->   Operation 47 'alloca' 'local_A_pong_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_B_pong_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:63]   --->   Operation 48 'alloca' 'local_B_pong_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_C_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:65]   --->   Operation 49 'alloca' 'local_C_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [kernel_gemm.cpp:52]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [kernel_gemm.cpp:53]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [kernel_gemm.cpp:54]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %C_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [kernel_gemm.cpp:55]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_gemm.cpp:56]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.60ns)   --->   "store i32 0, i32* %counter_1" [kernel_gemm.cpp:71]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 56 [1/1] (0.60ns)   --->   "br label %0" [kernel_gemm.cpp:71]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %arrayctor.loop4.preheader ], [ %add_ln71, %MATRIX_PART_J_end ]" [kernel_gemm.cpp:71]   --->   Operation 57 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %arrayctor.loop4.preheader ], [ %select_ln71, %MATRIX_PART_J_end ]" [kernel_gemm.cpp:71]   --->   Operation 58 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %arrayctor.loop4.preheader ], [ %j, %MATRIX_PART_J_end ]"   --->   Operation 59 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.63ns)   --->   "%icmp_ln71 = icmp eq i5 %indvar_flatten, -16" [kernel_gemm.cpp:71]   --->   Operation 60 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln71 = add i5 %indvar_flatten, 1" [kernel_gemm.cpp:71]   --->   Operation 61 'add' 'add_ln71' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %8, label %MATRIX_PART_J_begin" [kernel_gemm.cpp:71]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @MATRIX_PART_I_MATRIX)"   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 64 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %j_0, i32 6)" [kernel_gemm.cpp:72]   --->   Operation 65 'bitselect' 'tmp_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.30ns)   --->   "%select_ln72 = select i1 %tmp_4, i7 0, i7 %j_0" [kernel_gemm.cpp:72]   --->   Operation 66 'select' 'select_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln71_1 = add i7 %i_0, 16" [kernel_gemm.cpp:71]   --->   Operation 67 'add' 'add_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.30ns)   --->   "%select_ln71 = select i1 %tmp_4, i7 %add_ln71_1, i7 %i_0" [kernel_gemm.cpp:71]   --->   Operation 68 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str15) nounwind" [kernel_gemm.cpp:72]   --->   Operation 69 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str15)" [kernel_gemm.cpp:72]   --->   Operation 70 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %select_ln72, i32 4, i32 5)" [kernel_gemm.cpp:78]   --->   Operation 71 'partselect' 'trunc_ln78_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.60ns)   --->   "br label %1" [kernel_gemm.cpp:75]   --->   Operation 72 'br' <Predicate = (!icmp_ln71)> <Delay = 0.60>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [kernel_gemm.cpp:124]   --->   Operation 73 'ret' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.55>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ii_0 = phi i5 [ 0, %MATRIX_PART_J_begin ], [ %ii, %2 ]"   --->   Operation 74 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln75 = icmp eq i5 %ii_0, -16" [kernel_gemm.cpp:75]   --->   Operation 75 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.70ns)   --->   "%ii = add i5 %ii_0, 1" [kernel_gemm.cpp:75]   --->   Operation 77 'add' 'ii' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.preheader59.preheader, label %2" [kernel_gemm.cpp:75]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i5 %ii_0 to i7" [kernel_gemm.cpp:78]   --->   Operation 79 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln78 = add i7 %zext_ln78_1, %select_ln71" [kernel_gemm.cpp:78]   --->   Operation 80 'add' 'add_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%add_ln78_1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln78, i2 %trunc_ln78_1)" [kernel_gemm.cpp:78]   --->   Operation 81 'bitconcatenate' 'add_ln78_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i9 %add_ln78_1 to i27" [kernel_gemm.cpp:78]   --->   Operation 82 'zext' 'zext_ln180' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.84ns)   --->   "%add_ln180 = add i27 %zext_ln180, %p_cast" [kernel_gemm.cpp:78]   --->   Operation 83 'add' 'add_ln180' <Predicate = (!icmp_ln75)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.60ns)   --->   "br label %.preheader59" [kernel_gemm.cpp:84]   --->   Operation 84 'br' <Predicate = (icmp_ln75)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i27 %add_ln180 to i64" [kernel_gemm.cpp:78]   --->   Operation 85 'zext' 'zext_ln180_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512* %gmem, i64 %zext_ln180_4" [kernel_gemm.cpp:78]   --->   Operation 86 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [7/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 88 [6/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 89 [5/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 90 [4/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 91 [3/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 92 [2/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 93 [1/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.91>
ST_11 : Operation 94 [1/1] (2.91ns)   --->   "%gmem_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr)" [kernel_gemm.cpp:78]   --->   Operation 94 'read' 'gmem_addr_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str16) nounwind" [kernel_gemm.cpp:75]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %ii_0 to i64" [kernel_gemm.cpp:78]   --->   Operation 96 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%local_C_0_V_addr = getelementptr [16 x i512]* %local_C_0_V, i64 0, i64 %zext_ln78" [kernel_gemm.cpp:78]   --->   Operation 97 'getelementptr' 'local_C_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (1.15ns)   --->   "store i512 %gmem_addr_read, i512* %local_C_0_V_addr, align 64" [kernel_gemm.cpp:78]   --->   Operation 98 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br label %1" [kernel_gemm.cpp:75]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.15>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%ii20_0 = phi i5 [ %ii_1, %BETA_MULT_LOCAL_C ], [ 0, %.preheader59.preheader ]"   --->   Operation 100 'phi' 'ii20_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.63ns)   --->   "%icmp_ln84 = icmp eq i5 %ii20_0, -16" [kernel_gemm.cpp:84]   --->   Operation 101 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 102 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.70ns)   --->   "%ii_1 = add i5 %ii20_0, 1" [kernel_gemm.cpp:84]   --->   Operation 103 'add' 'ii_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %.preheader58.preheader, label %BETA_MULT_LOCAL_C" [kernel_gemm.cpp:84]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %ii20_0 to i64" [kernel_gemm.cpp:89]   --->   Operation 105 'zext' 'zext_ln89' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%local_C_0_V_addr_1 = getelementptr [16 x i512]* %local_C_0_V, i64 0, i64 %zext_ln89" [kernel_gemm.cpp:89]   --->   Operation 106 'getelementptr' 'local_C_0_V_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (1.15ns)   --->   "%local_C_0_V_load = load i512* %local_C_0_V_addr_1, align 64" [kernel_gemm.cpp:89]   --->   Operation 107 'load' 'local_C_0_V_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 14 <SV = 4> <Delay = 1.15>
ST_14 : Operation 108 [1/2] (1.15ns)   --->   "%local_C_0_V_load = load i512* %local_C_0_V_addr_1, align 64" [kernel_gemm.cpp:89]   --->   Operation 108 'load' 'local_C_0_V_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i512 %local_C_0_V_load to i32" [kernel_gemm.cpp:89]   --->   Operation 109 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 32, i32 63)" [kernel_gemm.cpp:89]   --->   Operation 110 'partselect' 'p_Result_s' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 64, i32 95)" [kernel_gemm.cpp:89]   --->   Operation 111 'partselect' 'p_Result_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 96, i32 127)" [kernel_gemm.cpp:89]   --->   Operation 112 'partselect' 'p_Result_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 128, i32 159)" [kernel_gemm.cpp:89]   --->   Operation 113 'partselect' 'p_Result_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 160, i32 191)" [kernel_gemm.cpp:89]   --->   Operation 114 'partselect' 'p_Result_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 192, i32 223)" [kernel_gemm.cpp:89]   --->   Operation 115 'partselect' 'p_Result_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 224, i32 255)" [kernel_gemm.cpp:89]   --->   Operation 116 'partselect' 'p_Result_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 256, i32 287)" [kernel_gemm.cpp:89]   --->   Operation 117 'partselect' 'p_Result_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 288, i32 319)" [kernel_gemm.cpp:89]   --->   Operation 118 'partselect' 'p_Result_9' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 320, i32 351)" [kernel_gemm.cpp:89]   --->   Operation 119 'partselect' 'p_Result_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 352, i32 383)" [kernel_gemm.cpp:89]   --->   Operation 120 'partselect' 'p_Result_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 384, i32 415)" [kernel_gemm.cpp:89]   --->   Operation 121 'partselect' 'p_Result_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 416, i32 447)" [kernel_gemm.cpp:89]   --->   Operation 122 'partselect' 'p_Result_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 448, i32 479)" [kernel_gemm.cpp:89]   --->   Operation 123 'partselect' 'p_Result_13' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 480, i32 511)" [kernel_gemm.cpp:89]   --->   Operation 124 'partselect' 'p_Result_14' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 2.32>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln90 = bitcast i32 %trunc_ln681 to float" [kernel_gemm.cpp:90]   --->   Operation 125 'bitcast' 'bitcast_ln90' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 126 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %bitcast_ln90, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 126 'fmul' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln90_1 = bitcast i32 %p_Result_s to float" [kernel_gemm.cpp:90]   --->   Operation 127 'bitcast' 'bitcast_ln90_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 128 [4/4] (2.32ns)   --->   "%tmp_1_1 = fmul float %bitcast_ln90_1, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 128 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln90_2 = bitcast i32 %p_Result_2 to float" [kernel_gemm.cpp:90]   --->   Operation 129 'bitcast' 'bitcast_ln90_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 130 [4/4] (2.32ns)   --->   "%tmp_1_2 = fmul float %bitcast_ln90_2, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 130 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln90_3 = bitcast i32 %p_Result_3 to float" [kernel_gemm.cpp:90]   --->   Operation 131 'bitcast' 'bitcast_ln90_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 132 [4/4] (2.32ns)   --->   "%tmp_1_3 = fmul float %bitcast_ln90_3, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 132 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln90_4 = bitcast i32 %p_Result_4 to float" [kernel_gemm.cpp:90]   --->   Operation 133 'bitcast' 'bitcast_ln90_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 134 [4/4] (2.32ns)   --->   "%tmp_1_4 = fmul float %bitcast_ln90_4, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 134 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln90_5 = bitcast i32 %p_Result_5 to float" [kernel_gemm.cpp:90]   --->   Operation 135 'bitcast' 'bitcast_ln90_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 136 [4/4] (2.32ns)   --->   "%tmp_1_5 = fmul float %bitcast_ln90_5, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 136 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln90_6 = bitcast i32 %p_Result_6 to float" [kernel_gemm.cpp:90]   --->   Operation 137 'bitcast' 'bitcast_ln90_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 138 [4/4] (2.32ns)   --->   "%tmp_1_6 = fmul float %bitcast_ln90_6, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 138 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln90_7 = bitcast i32 %p_Result_7 to float" [kernel_gemm.cpp:90]   --->   Operation 139 'bitcast' 'bitcast_ln90_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 140 [4/4] (2.32ns)   --->   "%tmp_1_7 = fmul float %bitcast_ln90_7, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 140 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln90_8 = bitcast i32 %p_Result_8 to float" [kernel_gemm.cpp:90]   --->   Operation 141 'bitcast' 'bitcast_ln90_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 142 [4/4] (2.32ns)   --->   "%tmp_1_8 = fmul float %bitcast_ln90_8, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 142 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln90_9 = bitcast i32 %p_Result_9 to float" [kernel_gemm.cpp:90]   --->   Operation 143 'bitcast' 'bitcast_ln90_9' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 144 [4/4] (2.32ns)   --->   "%tmp_1_9 = fmul float %bitcast_ln90_9, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 144 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln90_10 = bitcast i32 %p_Result_1 to float" [kernel_gemm.cpp:90]   --->   Operation 145 'bitcast' 'bitcast_ln90_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 146 [4/4] (2.32ns)   --->   "%tmp_1_s = fmul float %bitcast_ln90_10, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 146 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln90_11 = bitcast i32 %p_Result_10 to float" [kernel_gemm.cpp:90]   --->   Operation 147 'bitcast' 'bitcast_ln90_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 148 [4/4] (2.32ns)   --->   "%tmp_1_10 = fmul float %bitcast_ln90_11, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 148 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln90_12 = bitcast i32 %p_Result_11 to float" [kernel_gemm.cpp:90]   --->   Operation 149 'bitcast' 'bitcast_ln90_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 150 [4/4] (2.32ns)   --->   "%tmp_1_11 = fmul float %bitcast_ln90_12, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 150 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln90_13 = bitcast i32 %p_Result_12 to float" [kernel_gemm.cpp:90]   --->   Operation 151 'bitcast' 'bitcast_ln90_13' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 152 [4/4] (2.32ns)   --->   "%tmp_1_12 = fmul float %bitcast_ln90_13, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 152 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln90_14 = bitcast i32 %p_Result_13 to float" [kernel_gemm.cpp:90]   --->   Operation 153 'bitcast' 'bitcast_ln90_14' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 154 [4/4] (2.32ns)   --->   "%tmp_1_13 = fmul float %bitcast_ln90_14, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 154 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln90_15 = bitcast i32 %p_Result_14 to float" [kernel_gemm.cpp:90]   --->   Operation 155 'bitcast' 'bitcast_ln90_15' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 156 [4/4] (2.32ns)   --->   "%tmp_1_14 = fmul float %bitcast_ln90_15, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 156 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 2.32>
ST_16 : Operation 157 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %bitcast_ln90, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 157 'fmul' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [3/4] (2.32ns)   --->   "%tmp_1_1 = fmul float %bitcast_ln90_1, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 158 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [3/4] (2.32ns)   --->   "%tmp_1_2 = fmul float %bitcast_ln90_2, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 159 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [3/4] (2.32ns)   --->   "%tmp_1_3 = fmul float %bitcast_ln90_3, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 160 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [3/4] (2.32ns)   --->   "%tmp_1_4 = fmul float %bitcast_ln90_4, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 161 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [3/4] (2.32ns)   --->   "%tmp_1_5 = fmul float %bitcast_ln90_5, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 162 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [3/4] (2.32ns)   --->   "%tmp_1_6 = fmul float %bitcast_ln90_6, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 163 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [3/4] (2.32ns)   --->   "%tmp_1_7 = fmul float %bitcast_ln90_7, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 164 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [3/4] (2.32ns)   --->   "%tmp_1_8 = fmul float %bitcast_ln90_8, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 165 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [3/4] (2.32ns)   --->   "%tmp_1_9 = fmul float %bitcast_ln90_9, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 166 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [3/4] (2.32ns)   --->   "%tmp_1_s = fmul float %bitcast_ln90_10, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 167 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [3/4] (2.32ns)   --->   "%tmp_1_10 = fmul float %bitcast_ln90_11, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 168 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [3/4] (2.32ns)   --->   "%tmp_1_11 = fmul float %bitcast_ln90_12, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 169 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [3/4] (2.32ns)   --->   "%tmp_1_12 = fmul float %bitcast_ln90_13, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 170 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [3/4] (2.32ns)   --->   "%tmp_1_13 = fmul float %bitcast_ln90_14, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 171 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [3/4] (2.32ns)   --->   "%tmp_1_14 = fmul float %bitcast_ln90_15, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 172 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 2.32>
ST_17 : Operation 173 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %bitcast_ln90, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 173 'fmul' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [2/4] (2.32ns)   --->   "%tmp_1_1 = fmul float %bitcast_ln90_1, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 174 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [2/4] (2.32ns)   --->   "%tmp_1_2 = fmul float %bitcast_ln90_2, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 175 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [2/4] (2.32ns)   --->   "%tmp_1_3 = fmul float %bitcast_ln90_3, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 176 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [2/4] (2.32ns)   --->   "%tmp_1_4 = fmul float %bitcast_ln90_4, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 177 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [2/4] (2.32ns)   --->   "%tmp_1_5 = fmul float %bitcast_ln90_5, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 178 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [2/4] (2.32ns)   --->   "%tmp_1_6 = fmul float %bitcast_ln90_6, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 179 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/4] (2.32ns)   --->   "%tmp_1_7 = fmul float %bitcast_ln90_7, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 180 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [2/4] (2.32ns)   --->   "%tmp_1_8 = fmul float %bitcast_ln90_8, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 181 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [2/4] (2.32ns)   --->   "%tmp_1_9 = fmul float %bitcast_ln90_9, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 182 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [2/4] (2.32ns)   --->   "%tmp_1_s = fmul float %bitcast_ln90_10, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 183 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [2/4] (2.32ns)   --->   "%tmp_1_10 = fmul float %bitcast_ln90_11, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 184 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [2/4] (2.32ns)   --->   "%tmp_1_11 = fmul float %bitcast_ln90_12, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 185 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [2/4] (2.32ns)   --->   "%tmp_1_12 = fmul float %bitcast_ln90_13, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 186 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [2/4] (2.32ns)   --->   "%tmp_1_13 = fmul float %bitcast_ln90_14, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 187 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [2/4] (2.32ns)   --->   "%tmp_1_14 = fmul float %bitcast_ln90_15, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 188 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 2.32>
ST_18 : Operation 189 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %bitcast_ln90, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 189 'fmul' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/4] (2.32ns)   --->   "%tmp_1_1 = fmul float %bitcast_ln90_1, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 190 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/4] (2.32ns)   --->   "%tmp_1_2 = fmul float %bitcast_ln90_2, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 191 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/4] (2.32ns)   --->   "%tmp_1_3 = fmul float %bitcast_ln90_3, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 192 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/4] (2.32ns)   --->   "%tmp_1_4 = fmul float %bitcast_ln90_4, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 193 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/4] (2.32ns)   --->   "%tmp_1_5 = fmul float %bitcast_ln90_5, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 194 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/4] (2.32ns)   --->   "%tmp_1_6 = fmul float %bitcast_ln90_6, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 195 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/4] (2.32ns)   --->   "%tmp_1_7 = fmul float %bitcast_ln90_7, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 196 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/4] (2.32ns)   --->   "%tmp_1_8 = fmul float %bitcast_ln90_8, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 197 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/4] (2.32ns)   --->   "%tmp_1_9 = fmul float %bitcast_ln90_9, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 198 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/4] (2.32ns)   --->   "%tmp_1_s = fmul float %bitcast_ln90_10, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 199 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/4] (2.32ns)   --->   "%tmp_1_10 = fmul float %bitcast_ln90_11, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 200 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/4] (2.32ns)   --->   "%tmp_1_11 = fmul float %bitcast_ln90_12, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 201 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/4] (2.32ns)   --->   "%tmp_1_12 = fmul float %bitcast_ln90_13, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 202 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/4] (2.32ns)   --->   "%tmp_1_13 = fmul float %bitcast_ln90_14, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 203 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/4] (2.32ns)   --->   "%tmp_1_14 = fmul float %bitcast_ln90_15, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 204 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 1.15>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str18) nounwind" [kernel_gemm.cpp:84]   --->   Operation 205 'specloopname' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str18)" [kernel_gemm.cpp:84]   --->   Operation 206 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel_gemm.cpp:85]   --->   Operation 207 'specpipeline' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln91 = bitcast float %tmp_s to i32" [kernel_gemm.cpp:91]   --->   Operation 208 'bitcast' 'bitcast_ln91' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln91_1 = bitcast float %tmp_1_1 to i32" [kernel_gemm.cpp:91]   --->   Operation 209 'bitcast' 'bitcast_ln91_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln91_2 = bitcast float %tmp_1_2 to i32" [kernel_gemm.cpp:91]   --->   Operation 210 'bitcast' 'bitcast_ln91_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln91_3 = bitcast float %tmp_1_3 to i32" [kernel_gemm.cpp:91]   --->   Operation 211 'bitcast' 'bitcast_ln91_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln91_4 = bitcast float %tmp_1_4 to i32" [kernel_gemm.cpp:91]   --->   Operation 212 'bitcast' 'bitcast_ln91_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln91_5 = bitcast float %tmp_1_5 to i32" [kernel_gemm.cpp:91]   --->   Operation 213 'bitcast' 'bitcast_ln91_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln91_6 = bitcast float %tmp_1_6 to i32" [kernel_gemm.cpp:91]   --->   Operation 214 'bitcast' 'bitcast_ln91_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln91_7 = bitcast float %tmp_1_7 to i32" [kernel_gemm.cpp:91]   --->   Operation 215 'bitcast' 'bitcast_ln91_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln91_8 = bitcast float %tmp_1_8 to i32" [kernel_gemm.cpp:91]   --->   Operation 216 'bitcast' 'bitcast_ln91_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln91_9 = bitcast float %tmp_1_9 to i32" [kernel_gemm.cpp:91]   --->   Operation 217 'bitcast' 'bitcast_ln91_9' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln91_10 = bitcast float %tmp_1_s to i32" [kernel_gemm.cpp:91]   --->   Operation 218 'bitcast' 'bitcast_ln91_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln91_11 = bitcast float %tmp_1_10 to i32" [kernel_gemm.cpp:91]   --->   Operation 219 'bitcast' 'bitcast_ln91_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln91_12 = bitcast float %tmp_1_11 to i32" [kernel_gemm.cpp:91]   --->   Operation 220 'bitcast' 'bitcast_ln91_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln91_13 = bitcast float %tmp_1_12 to i32" [kernel_gemm.cpp:91]   --->   Operation 221 'bitcast' 'bitcast_ln91_13' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln91_14 = bitcast float %tmp_1_13 to i32" [kernel_gemm.cpp:91]   --->   Operation 222 'bitcast' 'bitcast_ln91_14' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln91_15 = bitcast float %tmp_1_14 to i32" [kernel_gemm.cpp:91]   --->   Operation 223 'bitcast' 'bitcast_ln91_15' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_1_s = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %bitcast_ln91_15, i32 %bitcast_ln91_14, i32 %bitcast_ln91_13, i32 %bitcast_ln91_12, i32 %bitcast_ln91_11, i32 %bitcast_ln91_10, i32 %bitcast_ln91_9, i32 %bitcast_ln91_8, i32 %bitcast_ln91_7, i32 %bitcast_ln91_6, i32 %bitcast_ln91_5, i32 %bitcast_ln91_4, i32 %bitcast_ln91_3, i32 %bitcast_ln91_2, i32 %bitcast_ln91_1, i32 %bitcast_ln91)" [kernel_gemm.cpp:92]   --->   Operation 224 'bitconcatenate' 'p_Result_1_s' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (1.15ns)   --->   "store i512 %p_Result_1_s, i512* %local_C_0_V_addr_1, align 64" [kernel_gemm.cpp:92]   --->   Operation 225 'store' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str18, i32 %tmp_2)" [kernel_gemm.cpp:97]   --->   Operation 226 'specregionend' 'empty_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader59" [kernel_gemm.cpp:84]   --->   Operation 227 'br' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 0.60>
ST_20 : Operation 228 [1/1] (0.60ns)   --->   "br label %.preheader58" [kernel_gemm.cpp:99]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.60>

State 21 <SV = 5> <Delay = 1.10>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%index_0 = phi i3 [ %index, %6 ], [ 0, %.preheader58.preheader ]"   --->   Operation 229 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.49ns)   --->   "%icmp_ln99 = icmp eq i3 %index_0, -3" [kernel_gemm.cpp:99]   --->   Operation 230 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 231 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.57ns)   --->   "%index = add i3 %index_0, 1" [kernel_gemm.cpp:99]   --->   Operation 232 'add' 'index' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %.preheader.preheader, label %3" [kernel_gemm.cpp:99]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%counter_1_load_1 = load i32* %counter_1" [kernel_gemm.cpp:101]   --->   Operation 234 'load' 'counter_1_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str20) nounwind" [kernel_gemm.cpp:99]   --->   Operation 235 'specloopname' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.85ns)   --->   "%icmp_ln101 = icmp eq i32 %counter_1_load_1, 0" [kernel_gemm.cpp:101]   --->   Operation 236 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %index_0, i32 2)" [kernel_gemm.cpp:103]   --->   Operation 237 'bitselect' 'tmp_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %index_0, i4 0)" [kernel_gemm.cpp:103]   --->   Operation 238 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (0.12ns)   --->   "%xor_ln103 = xor i1 %tmp_5, true" [kernel_gemm.cpp:103]   --->   Operation 239 'xor' 'xor_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %4, label %5" [kernel_gemm.cpp:101]   --->   Operation 240 'br' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 241 [2/2] (0.60ns)   --->   "call fastcc void @load(i1 %xor_ln103, i7 %select_ln71, i7 %select_ln72, i7 %shl_ln, [16 x i512]* nocapture %local_A_pong_0_V, [16 x i512]* nocapture %local_B_pong_0_V, i512* %gmem, i26 %A_V3, i26 %B_V5)" [kernel_gemm.cpp:107]   --->   Operation 241 'call' <Predicate = (!icmp_ln99 & !icmp_ln101)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 242 [1/1] (0.49ns)   --->   "%icmp_ln108 = icmp ne i3 %index_0, 0" [kernel_gemm.cpp:108]   --->   Operation 242 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln99 & !icmp_ln101)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [2/2] (0.60ns)   --->   "call fastcc void @compute(i1 %icmp_ln108, [16 x i512]* %local_A_ping_0_V, [16 x i512]* %local_B_ping_0_V, [16 x i512]* %local_C_0_V, float %alpha_read)" [kernel_gemm.cpp:108]   --->   Operation 243 'call' <Predicate = (!icmp_ln99 & !icmp_ln101)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 244 [2/2] (0.60ns)   --->   "call fastcc void @load(i1 %xor_ln103, i7 %select_ln71, i7 %select_ln72, i7 %shl_ln, [16 x i512]* nocapture %local_A_ping_0_V, [16 x i512]* nocapture %local_B_ping_0_V, i512* %gmem, i26 %A_V3, i26 %B_V5)" [kernel_gemm.cpp:103]   --->   Operation 244 'call' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 245 [1/1] (0.49ns)   --->   "%icmp_ln104 = icmp ne i3 %index_0, 0" [kernel_gemm.cpp:104]   --->   Operation 245 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [2/2] (0.60ns)   --->   "call fastcc void @compute(i1 %icmp_ln104, [16 x i512]* %local_A_pong_0_V, [16 x i512]* %local_B_pong_0_V, [16 x i512]* %local_C_0_V, float %alpha_read)" [kernel_gemm.cpp:104]   --->   Operation 246 'call' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 247 [1/1] (0.60ns)   --->   "br label %.preheader" [kernel_gemm.cpp:115]   --->   Operation 247 'br' <Predicate = (icmp_ln99)> <Delay = 0.60>

State 22 <SV = 6> <Delay = 2.56>
ST_22 : Operation 248 [1/2] (0.00ns)   --->   "call fastcc void @load(i1 %xor_ln103, i7 %select_ln71, i7 %select_ln72, i7 %shl_ln, [16 x i512]* nocapture %local_A_pong_0_V, [16 x i512]* nocapture %local_B_pong_0_V, i512* %gmem, i26 %A_V3, i26 %B_V5)" [kernel_gemm.cpp:107]   --->   Operation 248 'call' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 249 [1/2] (0.00ns)   --->   "call fastcc void @compute(i1 %icmp_ln108, [16 x i512]* %local_A_ping_0_V, [16 x i512]* %local_B_ping_0_V, [16 x i512]* %local_C_0_V, float %alpha_read)" [kernel_gemm.cpp:108]   --->   Operation 249 'call' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 250 'br' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_22 : Operation 251 [1/2] (0.00ns)   --->   "call fastcc void @load(i1 %xor_ln103, i7 %select_ln71, i7 %select_ln72, i7 %shl_ln, [16 x i512]* nocapture %local_A_ping_0_V, [16 x i512]* nocapture %local_B_ping_0_V, i512* %gmem, i26 %A_V3, i26 %B_V5)" [kernel_gemm.cpp:103]   --->   Operation 251 'call' <Predicate = (icmp_ln101)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 252 [1/2] (0.00ns)   --->   "call fastcc void @compute(i1 %icmp_ln104, [16 x i512]* %local_A_pong_0_V, [16 x i512]* %local_B_pong_0_V, [16 x i512]* %local_C_0_V, float %alpha_read)" [kernel_gemm.cpp:104]   --->   Operation 252 'call' <Predicate = (icmp_ln101)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "br label %6" [kernel_gemm.cpp:105]   --->   Operation 253 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%counter_1_load = load i32* %counter_1" [kernel_gemm.cpp:110]   --->   Operation 254 'load' 'counter_1_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.88ns)   --->   "%counter = add nsw i32 %counter_1_load, 1" [kernel_gemm.cpp:110]   --->   Operation 255 'add' 'counter' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (0.85ns)   --->   "%icmp_ln111 = icmp eq i32 %counter, 2" [kernel_gemm.cpp:111]   --->   Operation 256 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.22ns)   --->   "%select_ln111 = select i1 %icmp_ln111, i32 0, i32 %counter" [kernel_gemm.cpp:111]   --->   Operation 257 'select' 'select_ln111' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 258 [1/1] (0.60ns)   --->   "store i32 %select_ln111, i32* %counter_1" [kernel_gemm.cpp:99]   --->   Operation 258 'store' <Predicate = true> <Delay = 0.60>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "br label %.preheader58" [kernel_gemm.cpp:99]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 1.55>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%ii22_0 = phi i5 [ %ii_2, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 260 'phi' 'ii22_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.63ns)   --->   "%icmp_ln115 = icmp eq i5 %ii22_0, -16" [kernel_gemm.cpp:115]   --->   Operation 261 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 262 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.70ns)   --->   "%ii_2 = add i5 %ii22_0, 1" [kernel_gemm.cpp:115]   --->   Operation 263 'add' 'ii_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %MATRIX_PART_J_end, label %7" [kernel_gemm.cpp:115]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i5 %ii22_0 to i7" [kernel_gemm.cpp:118]   --->   Operation 265 'zext' 'zext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.70ns)   --->   "%add_ln118 = add i7 %zext_ln118, %select_ln71" [kernel_gemm.cpp:118]   --->   Operation 266 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i5 %ii22_0 to i64" [kernel_gemm.cpp:118]   --->   Operation 267 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln118, i2 %trunc_ln78_1)" [kernel_gemm.cpp:118]   --->   Operation 268 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i9 %tmp_3 to i27" [kernel_gemm.cpp:118]   --->   Operation 269 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%local_C_0_V_addr_2 = getelementptr [16 x i512]* %local_C_0_V, i64 0, i64 %zext_ln118_1" [kernel_gemm.cpp:118]   --->   Operation 270 'getelementptr' 'local_C_0_V_addr_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 271 [2/2] (1.15ns)   --->   "%local_C_0_V_load_1 = load i512* %local_C_0_V_addr_2, align 64" [kernel_gemm.cpp:118]   --->   Operation 271 'load' 'local_C_0_V_load_1' <Predicate = (!icmp_ln115)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_23 : Operation 272 [1/1] (0.84ns)   --->   "%add_ln180_2 = add i27 %zext_ln180_5, %p_cast" [kernel_gemm.cpp:118]   --->   Operation 272 'add' 'add_ln180_2' <Predicate = (!icmp_ln115)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str15, i32 %tmp_1)" [kernel_gemm.cpp:122]   --->   Operation 273 'specregionend' 'empty_14' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.70ns)   --->   "%j = add i7 %select_ln72, 16" [kernel_gemm.cpp:72]   --->   Operation 274 'add' 'j' <Predicate = (icmp_ln115)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "br label %0" [kernel_gemm.cpp:72]   --->   Operation 275 'br' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 2.91>
ST_24 : Operation 276 [1/2] (1.15ns)   --->   "%local_C_0_V_load_1 = load i512* %local_C_0_V_addr_2, align 64" [kernel_gemm.cpp:118]   --->   Operation 276 'load' 'local_C_0_V_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i27 %add_ln180_2 to i64" [kernel_gemm.cpp:118]   --->   Operation 277 'zext' 'zext_ln180_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512* %gmem, i64 %zext_ln180_6" [kernel_gemm.cpp:118]   --->   Operation 278 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (2.91ns)   --->   "%gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)" [kernel_gemm.cpp:118]   --->   Operation 279 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 8> <Delay = 2.91>
ST_25 : Operation 280 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %gmem_addr_1, i512 %local_C_0_V_load_1, i64 -1)" [kernel_gemm.cpp:118]   --->   Operation 280 'write' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 9> <Delay = 2.91>
ST_26 : Operation 281 [5/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 281 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 10> <Delay = 2.91>
ST_27 : Operation 282 [4/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 282 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 11> <Delay = 2.91>
ST_28 : Operation 283 [3/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 283 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 12> <Delay = 2.91>
ST_29 : Operation 284 [2/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 284 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 13> <Delay = 2.91>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str21) nounwind" [kernel_gemm.cpp:115]   --->   Operation 285 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 286 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel_gemm.cpp:115]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'B_V' [10]  (1 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'phi' operation ('i_0', kernel_gemm.cpp:71) with incoming values : ('select_ln71', kernel_gemm.cpp:71) [35]  (0 ns)
	'add' operation ('add_ln71_1', kernel_gemm.cpp:71) [45]  (0.706 ns)
	'select' operation ('select_ln71', kernel_gemm.cpp:71) [46]  (0.308 ns)

 <State 3>: 1.55ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', kernel_gemm.cpp:75) [52]  (0 ns)
	'add' operation ('add_ln78', kernel_gemm.cpp:78) [61]  (0.706 ns)
	'add' operation ('add_ln180', kernel_gemm.cpp:78) [64]  (0.844 ns)

 <State 4>: 2.91ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', kernel_gemm.cpp:78) [66]  (0 ns)
	bus request on port 'gmem' (kernel_gemm.cpp:78) [67]  (2.91 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:78) [67]  (2.91 ns)

 <State 6>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:78) [67]  (2.91 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:78) [67]  (2.91 ns)

 <State 8>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:78) [67]  (2.91 ns)

 <State 9>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:78) [67]  (2.91 ns)

 <State 10>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:78) [67]  (2.91 ns)

 <State 11>: 2.91ns
The critical path consists of the following:
	bus read on port 'gmem' (kernel_gemm.cpp:78) [68]  (2.91 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_0_V_addr', kernel_gemm.cpp:78) [69]  (0 ns)
	'store' operation ('store_ln78', kernel_gemm.cpp:78) of variable 'gmem_addr_read', kernel_gemm.cpp:78 on array 'local_C[0].V', kernel_gemm.cpp:65 [70]  (1.16 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', kernel_gemm.cpp:84) [75]  (0 ns)
	'getelementptr' operation ('local_C_0_V_addr_1', kernel_gemm.cpp:89) [85]  (0 ns)
	'load' operation ('local_C_0_V_load', kernel_gemm.cpp:89) on array 'local_C[0].V', kernel_gemm.cpp:65 [86]  (1.16 ns)

 <State 14>: 1.16ns
The critical path consists of the following:
	'load' operation ('local_C_0_V_load', kernel_gemm.cpp:89) on array 'local_C[0].V', kernel_gemm.cpp:65 [86]  (1.16 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', kernel_gemm.cpp:91) [89]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', kernel_gemm.cpp:91) [89]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', kernel_gemm.cpp:91) [89]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', kernel_gemm.cpp:91) [89]  (2.32 ns)

 <State 19>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln92', kernel_gemm.cpp:92) of variable 'p_Result_1_s', kernel_gemm.cpp:92 on array 'local_C[0].V', kernel_gemm.cpp:65 [152]  (1.16 ns)

 <State 20>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('index') with incoming values : ('index', kernel_gemm.cpp:99) [158]  (0.603 ns)

 <State 21>: 1.1ns
The critical path consists of the following:
	'phi' operation ('index') with incoming values : ('index', kernel_gemm.cpp:99) [158]  (0 ns)
	'icmp' operation ('icmp_ln108', kernel_gemm.cpp:108) [173]  (0.5 ns)
	'call' operation ('call_ln108', kernel_gemm.cpp:108) to 'compute' [174]  (0.603 ns)

 <State 22>: 2.57ns
The critical path consists of the following:
	'load' operation ('counter_1_load', kernel_gemm.cpp:110) on local variable 'counter_1' [182]  (0 ns)
	'add' operation ('counter', kernel_gemm.cpp:110) [183]  (0.88 ns)
	'icmp' operation ('icmp_ln111', kernel_gemm.cpp:111) [184]  (0.859 ns)
	'select' operation ('select_ln111', kernel_gemm.cpp:111) [185]  (0.227 ns)
	'store' operation ('store_ln99', kernel_gemm.cpp:99) of variable 'select_ln111', kernel_gemm.cpp:111 on local variable 'counter_1' [186]  (0.603 ns)

 <State 23>: 1.55ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', kernel_gemm.cpp:115) [191]  (0 ns)
	'add' operation ('add_ln118', kernel_gemm.cpp:118) [199]  (0.706 ns)
	'add' operation ('add_ln180_2', kernel_gemm.cpp:118) [205]  (0.844 ns)

 <State 24>: 2.91ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', kernel_gemm.cpp:118) [207]  (0 ns)
	bus request on port 'gmem' (kernel_gemm.cpp:118) [208]  (2.91 ns)

 <State 25>: 2.91ns
The critical path consists of the following:
	bus write on port 'gmem' (kernel_gemm.cpp:118) [209]  (2.91 ns)

 <State 26>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:118) [210]  (2.91 ns)

 <State 27>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:118) [210]  (2.91 ns)

 <State 28>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:118) [210]  (2.91 ns)

 <State 29>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:118) [210]  (2.91 ns)

 <State 30>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:118) [210]  (2.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
