
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89928                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489120                       # Number of bytes of host memory used
host_op_rate                                   102603                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43749.01                       # Real time elapsed on the host
host_tick_rate                               23922589                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3934252602                       # Number of instructions simulated
sim_ops                                    4488764853                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   140                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5932189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11864055                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     37.475813                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       117027545                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    312274867                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      6442299                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    299751439                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     15290211                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15294841                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4630                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       380116203                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22338886                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          160                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         548098842                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        538363362                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      6441430                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          333549562                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     135204296                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     20563536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    231357481                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   1934252601                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2202614411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2477046514                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.889210                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.062371                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1818524069     73.42%     73.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    285885830     11.54%     84.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88145716      3.56%     88.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     55107879      2.22%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     33908975      1.37%     92.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21849160      0.88%     92.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20346679      0.82%     93.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18073910      0.73%     94.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    135204296      5.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2477046514                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     20641934                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1828930155                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             433053888                       # Number of loads committed
system.switch_cpus.commit.membars            25132689                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1208842387     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     41239314      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     37998088      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     25133293      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10343949      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     34272391      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     41244894      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5771773      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     35784233      1.62%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2284727      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    433053888     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    326645474     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2202614411                       # Class of committed instruction
system.switch_cpus.commit.refs              759699362                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         339323733                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          1934252601                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2202614411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.297559                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.297559                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2013081733                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           886                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    116021492                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2504843715                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        130764404                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         269628145                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        6474958                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4139                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      89855938                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           380116203                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         281468592                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2216526576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1103924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2345846498                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        12951654                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.151452                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    286802628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    154656642                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.934672                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.058701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.466530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2021815858     80.56%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         65625460      2.61%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         39225406      1.56%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         41828795      1.67%     86.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         48281507      1.92%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24024408      0.96%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         29730967      1.18%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         18245414      0.73%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        221027364      8.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7117124                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        344962641                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     9                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.949982                       # Inst execution rate
system.switch_cpus.iew.exec_refs            850015208                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          348837001                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       145614181                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     472831848                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     20565636                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15977                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    370494336                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2433815634                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     501178207                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     21199053                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2384272912                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1496514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     237764500                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        6474958                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     239415495                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          766                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     33787968                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1329                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        59287                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     37291841                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     39777957                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     43848855                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        59287                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      5611180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1505944                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2313514800                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2339298195                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603005                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1395062146                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.932063                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2339617016                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2438333955                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1464356460                       # number of integer regfile writes
system.switch_cpus.ipc                       0.770678                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.770678                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          170      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1297193017     53.93%     53.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     41265356      1.72%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     40300060      1.68%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25134074      1.04%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11291073      0.47%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     35380316      1.47%     60.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     41244910      1.71%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      6908350      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     44250558      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2284727      0.09%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    503595728     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    356623626     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2405471966                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            59265076                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024638                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6101962     10.30%     10.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           3926      0.01%     10.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            86      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4442126      7.50%     17.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2941642      4.96%     22.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            20      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1948094      3.29%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       25290350     42.67%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      18536870     31.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2041025728                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6550523172                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1972174693                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2170306746                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2413249988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2405471966                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     20565637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    231201177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        21699                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    293874925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805179                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.958430                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.790184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1682780919     67.05%     67.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    284639463     11.34%     78.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    160890195      6.41%     84.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    104234640      4.15%     88.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    101226151      4.03%     92.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     66150441      2.64%     95.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     51101200      2.04%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26173176      1.04%     98.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32608994      1.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805179                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.958429                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      423711144                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    829512713                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    367123502                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    494768984                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     32043133                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     33729976                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    472831848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    370494336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3717559533                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      237017977                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       507911718                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2351943518                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       28295786                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        166424627                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       75137517                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        202342                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4658694429                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2474129501                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2605723179                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         321853621                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       37566786                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        6474958                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     188073676                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        253779623                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2508344819                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1319066577                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     30259459                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         414185476                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     20565776                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    534100228                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4775812290                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4900706425                       # The number of ROB writes
system.switch_cpus.timesIdled                      26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        433927063                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       273956175                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        14684                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        14636                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6066973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6025937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12133949                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6040573                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5931056                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1317590                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4614286                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1119                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5931056                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8877943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8918287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17796230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17796230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    463636480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    464333440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    927969920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               927969920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5932179                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5932179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5932179                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13880989849                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13861155510                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        55921233380                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6058532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2766356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           58                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10673703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8442                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            61                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6058471                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18200747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18200921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    962006912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              962021376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7373152                       # Total snoops (count)
system.tol2bus.snoopTraffic                 168652288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13440124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.451625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.499838                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7384865     54.95%     54.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6040623     44.94%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  14636      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13440124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7476495165                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12649515273                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            127185                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    378800640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         378803328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     84833152                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       84833152                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2959380                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2959401                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       662759                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            662759                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    361938066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            361940635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      81056745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            81056745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      81056745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    361938066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           442997380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1325261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5859863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000361038128                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        75543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        75543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9622585                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1250793                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2959401                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    662759                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5918802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1325518                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 58897                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           259780                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           197836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           162510                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           173571                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           242235                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           193088                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           663541                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1318997                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           163532                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           373841                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          336244                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          810495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          320758                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          234608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          214912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          193957                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            66651                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            35396                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            34784                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            40200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            42264                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            42230                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            46880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            39155                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            67031                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           293035                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          220974                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          131030                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           91942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           62437                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           41907                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           69318                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.17                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                120618743721                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               29299525000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           230491962471                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20583.74                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39333.74                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3880027                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 865450                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.21                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.30                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5918802                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1325518                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2662322                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2660763                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 268739                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 267986                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     56                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 54365                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 56730                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 74354                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 75243                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 75597                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 75642                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 75679                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 75757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 75793                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 75846                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 76158                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 76152                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 75849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 76117                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 76009                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 75564                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 75543                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 75543                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3288                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    16                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2439660                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   188.488822                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.084195                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   145.457140                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        76552      3.14%      3.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1783583     73.11%     76.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       308279     12.64%     88.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       122313      5.01%     93.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        64600      2.65%     96.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        36630      1.50%     98.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        21638      0.89%     98.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        12634      0.52%     99.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        13431      0.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2439660                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        75543                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     77.569927                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    74.017896                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    23.264773                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             8      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           90      0.12%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          522      0.69%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1741      2.30%      3.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3776      5.00%      8.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         6350      8.41%     16.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         8710     11.53%     28.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        10385     13.75%     41.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        10548     13.96%     55.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         9374     12.41%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         7878     10.43%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         5732      7.59%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         4073      5.39%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         2638      3.49%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         1705      2.26%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          910      1.20%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          538      0.71%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          261      0.35%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          162      0.21%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           80      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           37      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           13      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        75543                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        75543                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.542777                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.516391                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.951106                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           18543     24.55%     24.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2324      3.08%     27.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           51112     67.66%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2327      3.08%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1174      1.55%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              57      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        75543                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             375033920                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                3769408                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               84814976                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              378803328                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            84833152                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      358.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       81.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   361.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    81.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.43                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.80                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589414333                       # Total gap between requests
system.mem_ctrls0.avgGap                    288940.69                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    375031232                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     84814976                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2568.341812742252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 358336456.186696529388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 81039378.425420626998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5918760                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1325518                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1525000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 230490437471                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24428435305385                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     36309.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38942.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  18429350.11                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   66.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9211478220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4896012990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        18909197580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5103458280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    428936938080                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     40680338400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      590354259150                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       564.074229                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 102135785532                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 909505980479                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8207708460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4362496710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        22930524120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1814263200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    447757761240                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     24831215040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      592520804370                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       566.144329                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  60870357561                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 950771408450                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    380510848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         380515072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     83818368                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       83818368                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2972741                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2972774                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       654831                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            654831                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         4036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    363572143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            363576179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         4036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            4036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      80087135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            80087135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      80087135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         4036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    363572143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           443663314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1309427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5895696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000391275244                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        74653                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        74653                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9665706                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1235870                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2972774                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    654831                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5945548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1309662                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 49786                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  235                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           229453                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           176425                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           189965                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           189451                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           239703                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           270861                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           678711                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1238621                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           135668                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           364864                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          368804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          831620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          307147                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          257254                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          176853                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          240362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            67911                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            36691                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            33946                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            38930                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            43284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            43864                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            47184                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            39376                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            36900                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           299395                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          222043                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          131773                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           93019                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           63430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           43284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           68380                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.16                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                122272511297                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               29478810000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           232818048797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20739.05                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39489.05                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3879622                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 860891                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                65.80                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.75                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5945548                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1309662                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2674863                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2673523                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 273967                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 273274                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     70                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     56                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 53666                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 55936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 73524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 74364                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 74704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 74752                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 74781                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 74851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 74915                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 74960                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 75232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 75259                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 74986                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 75215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 75101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 74672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 74654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 74654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3156                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2464658                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   187.097309                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   159.738487                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   141.552516                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        74177      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1805048     73.24%     76.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       317488     12.88%     89.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       124148      5.04%     94.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        64172      2.60%     96.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        35847      1.45%     98.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        20765      0.84%     99.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        11536      0.47%     99.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        11477      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2464658                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        74653                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     78.975205                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    75.375194                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.662787                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           75      0.10%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          456      0.61%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1567      2.10%      2.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         3361      4.50%      7.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         5999      8.04%     15.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         8194     10.98%     26.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         9853     13.20%     39.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        10175     13.63%     53.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         9603     12.86%     66.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         7867     10.54%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         6141      8.23%     84.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         4280      5.73%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         2916      3.91%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1767      2.37%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         1052      1.41%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          596      0.80%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          353      0.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          207      0.28%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           96      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           44      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           23      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191           16      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        74653                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        74653                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.539952                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.513421                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.953846                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           18446     24.71%     24.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2283      3.06%     27.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           50422     67.54%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2242      3.00%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1204      1.61%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              43      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              13      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        74653                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             377328768                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3186304                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               83802240                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              380515072                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            83818368                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      360.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       80.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   363.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    80.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.44                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046588978985                       # Total gap between requests
system.mem_ctrls1.avgGap                    288506.87                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    377324544                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     83802240                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 4035.965705737825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 360527679.809934437275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 80071725.071972206235                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5945482                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1309662                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2786540                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 232815262257                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24421394539204                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     42220.30                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39158.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  18647097.14                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   65.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9255110760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4919208030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        19153564080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5001929280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    429516964950                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     40191926400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      590655539100                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       564.362097                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 100851201992                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 910790564019                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8342554500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4434169080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        22942176600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1833190920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    447528311160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     25024467360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      592721705220                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       566.336287                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  61382203737                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 950259562274                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       134792                       # number of demand (read+write) hits
system.l2.demand_hits::total                   134793                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       134792                       # number of overall hits
system.l2.overall_hits::total                  134793                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           54                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5932121                       # number of demand (read+write) misses
system.l2.demand_misses::total                5932175                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           54                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5932121                       # number of overall misses
system.l2.overall_misses::total               5932175                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4946454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 535232531250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     535237477704                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4946454                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 535232531250                       # number of overall miss cycles
system.l2.overall_miss_latency::total    535237477704                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6066913                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6066968                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6066913                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6066968                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.981818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.977782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977782                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.981818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.977782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977782                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        91601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90226.165523                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90226.178038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        91601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90226.165523                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90226.178038                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1317590                       # number of writebacks
system.l2.writebacks::total                   1317590                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5932121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5932175                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5932121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5932175                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4485609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 484536951997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 484541437606                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4485609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 484536951997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 484541437606                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.981818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.977782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.977782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.981818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.977782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.977782                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83066.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81680.220615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81680.233238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83066.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81680.220615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81680.233238                       # average overall mshr miss latency
system.l2.replacements                        7373146                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1448766                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1448766                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1448766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1448766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           58                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               58                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           58                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           58                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4594151                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4594151                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        52542                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        52542                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 13135.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13135.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        72132                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        72132                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        18033                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18033                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         7323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7323                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1119                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     99057933                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      99057933                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         8442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.132552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.132552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88523.621984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88523.621984                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     89489723                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     89489723                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.132552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.132552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79972.942806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79972.942806                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4946454                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4946454                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.981818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        91601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        91601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4485609                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4485609                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.981818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83066.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83066.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       127469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            127469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5931002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5931002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 535133473317                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 535133473317                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6058471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6058471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.978960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90226.486742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90226.486742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5931002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5931002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 484447462274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 484447462274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.978960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81680.542727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81680.542727                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     7539613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7373274                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.022560                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.219567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   101.779046                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.204840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.795149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 201511338                       # Number of tag accesses
system.l2.tags.data_accesses                201511338                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    281468513                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2281672901                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    281468513                       # number of overall hits
system.cpu.icache.overall_hits::total      2281672901                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           78                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            967                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           78                       # number of overall misses
system.cpu.icache.overall_misses::total           967                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6093203                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6093203                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6093203                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6093203                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    281468591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2281673868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    281468591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2281673868                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78117.987179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6301.140641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78117.987179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6301.140641                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          323                       # number of writebacks
system.cpu.icache.writebacks::total               323                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5043198                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5043198                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5043198                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5043198                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82675.377049                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82675.377049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82675.377049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82675.377049                       # average overall mshr miss latency
system.cpu.icache.replacements                    323                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    281468513                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2281672901                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           78                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           967                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6093203                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6093203                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    281468591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2281673868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78117.987179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6301.140641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5043198                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5043198                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82675.377049                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82675.377049                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           621.778961                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2281673851                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               950                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2401761.948421                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   593.935187                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    27.843775                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.044621                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          620                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          620                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.993590                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88985281802                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88985281802                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    704928471                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1453618982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    704928471                       # number of overall hits
system.cpu.dcache.overall_hits::total      1453618982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     15569182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22536040                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     15569182                       # number of overall misses
system.cpu.dcache.overall_misses::total      22536040                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1206328968722                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1206328968722                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1206328968722                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1206328968722                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    720497653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1476155022                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    720497653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1476155022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015267                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77481.846427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53528.879462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77481.846427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53528.879462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       134071                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5403                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               992                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   135.152218                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   122.795455                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3681611                       # number of writebacks
system.cpu.dcache.writebacks::total           3681611                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      9502492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9502492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      9502492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9502492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6066690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6066690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6066690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6066690                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 544106761209                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 544106761209                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 544106761209                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 544106761209                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004110                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004110                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89687.582720                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89687.582720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89687.582720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89687.582720                       # average overall mshr miss latency
system.cpu.dcache.replacements               13035596                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    398913554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       825217417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     15502021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21795821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1204830834609                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1204830834609                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    414415575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    847013238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77720.887787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55278.066131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      9443772                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9443772                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6058249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6058249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 543910553118                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 543910553118                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89780.158115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89780.158115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    306014917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      628401565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        67161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       740219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1498134113                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1498134113                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    306082078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    629141784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22306.608195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2023.906591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        58720                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58720                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    196208091                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    196208091                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23244.650041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23244.650041                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     20563643                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     40824630                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          227                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2308                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     19710756                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     19710756                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     20563870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     40826938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000057                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 86831.524229                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8540.188908                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          227                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          227                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19521438                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19521438                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 85997.524229                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85997.524229                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     20563396                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     40826464                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     20563396                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     40826464                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1548305941                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13035852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.772900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.719346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.279973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.577029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.422969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       49862905420                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      49862905420                       # Number of data accesses

---------- End Simulation Statistics   ----------
