Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.binary_up_2digit_counter
Compiling module xil_defaultlib.extract
Compiling module xil_defaultlib.segment7
Compiling module xil_defaultlib.segment7_frequency_divider
Compiling module xil_defaultlib.display_7seg
Compiling module xil_defaultlib.lab4_4
Compiling module xil_defaultlib.lab4_4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_4_test_behav
