

================================================================
== Vivado HLS Report for 'rgb2bw'
================================================================
* Date:           Tue Dec  6 11:23:14 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.26|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %bw_data_stream_0_V, [8 x i8]* @str133, i32 0, i32 0, i32 0, [8 x i8]* @str133) ; <i32> [#uses=0]

ST_1: empty_118 [1/1] 0.00ns
entry:1  %empty_118 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_2_V, [8 x i8]* @str130, i32 0, i32 0, i32 0, [8 x i8]* @str130) ; <i32> [#uses=0]

ST_1: empty_119 [1/1] 0.00ns
entry:2  %empty_119 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_1_V, [8 x i8]* @str127, i32 0, i32 0, i32 0, [8 x i8]* @str127) ; <i32> [#uses=0]

ST_1: empty_120 [1/1] 0.00ns
entry:3  %empty_120 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_0_V, [8 x i8]* @str124, i32 0, i32 0, i32 0, [8 x i8]* @str124) ; <i32> [#uses=0]

ST_1: rgb_cols_V_read_1 [1/1] 0.00ns
entry:4  %rgb_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %rgb_cols_V_read) ; <i12> [#uses=1]

ST_1: rgb_rows_V_read_1 [1/1] 0.00ns
entry:5  %rgb_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %rgb_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_12 [1/1] 1.39ns
entry:6  br label %bb8


 <State 2>: 3.53ns
ST_2: t_V_2 [1/1] 0.00ns
bb8:0  %t_V_2 = phi i12 [ 0, %entry ], [ %i_V, %bb5 ]  ; <i12> [#uses=2]

ST_2: exitcond4 [1/1] 2.14ns
bb8:1  %exitcond4 = icmp eq i12 %t_V_2, %rgb_rows_V_read_1 ; <i1> [#uses=1]

ST_2: i_V [1/1] 1.84ns
bb8:2  %i_V = add i12 %t_V_2, 1                        ; <i12> [#uses=1]

ST_2: stg_16 [1/1] 1.39ns
bb8:3  br i1 %exitcond4, label %return, label %bb5

ST_2: stg_17 [1/1] 0.00ns
return:0  ret void


 <State 3>: 2.14ns
ST_3: t_V [1/1] 0.00ns
bb5:0  %t_V = phi i12 [ %j_V, %bb1 ], [ 0, %bb8 ]      ; <i12> [#uses=2]

ST_3: exitcond [1/1] 2.14ns
bb5:1  %exitcond = icmp eq i12 %t_V, %rgb_cols_V_read_1 ; <i1> [#uses=1]

ST_3: j_V [1/1] 1.84ns
bb5:2  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_3: stg_21 [1/1] 0.00ns
bb5:3  br i1 %exitcond, label %bb8, label %bb1


 <State 4>: 5.26ns
ST_4: tmp [1/1] 1.70ns
bb1:2  %tmp = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_0_V) ; <i8> [#uses=1]

ST_4: tmp_7 [1/1] 1.70ns
bb1:3  %tmp_7 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_1_V) ; <i8> [#uses=1]

ST_4: tmp_8 [1/1] 1.70ns
bb1:4  %tmp_8 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_2_V) ; <i8> [#uses=1]

ST_4: tmp_cast [1/1] 0.00ns
bb1:5  %tmp_cast = zext i8 %tmp to i9                  ; <i9> [#uses=1]

ST_4: tmp_cast_121 [1/1] 0.00ns
bb1:6  %tmp_cast_121 = zext i8 %tmp_7 to i9            ; <i9> [#uses=1]

ST_4: tmp_4_cast [1/1] 0.00ns
bb1:7  %tmp_4_cast = zext i8 %tmp_8 to i10             ; <i10> [#uses=1]

ST_4: tmp_5 [1/1] 1.72ns
bb1:8  %tmp_5 = add i9 %tmp_cast_121, %tmp_cast        ; <i9> [#uses=1]

ST_4: tmp_5_cast [1/1] 0.00ns
bb1:9  %tmp_5_cast = zext i9 %tmp_5 to i10             ; <i10> [#uses=1]

ST_4: tmp_6 [1/1] 1.84ns
bb1:10  %tmp_6 = add i10 %tmp_5_cast, %tmp_4_cast       ; <i10> [#uses=1]


 <State 5>: 3.77ns
ST_5: tmp_9 [1/1] 0.00ns
bb1:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str77) ; <i32> [#uses=1]

ST_5: stg_32 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str62) nounwind

ST_5: not_s [1/1] 2.07ns
bb1:11  %not_s = icmp ugt i10 %tmp_6, 249               ; <i1> [#uses=1]

ST_5: pixel_out_val_0 [1/1] 0.00ns
bb1:12  %pixel_out_val_0 = sext i1 %not_s to i8         ; <i8> [#uses=1]

ST_5: stg_35 [1/1] 1.70ns
bb1:13  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %bw_data_stream_0_V, i8 %pixel_out_val_0)

ST_5: empty_122 [1/1] 0.00ns
bb1:14  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str77, i32 %tmp_9) ; <i32> [#uses=0]

ST_5: stg_37 [1/1] 0.00ns
bb1:15  br label %bb5



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
