#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20a8a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2076320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x207d8a0 .functor NOT 1, L_0x20d5130, C4<0>, C4<0>, C4<0>;
L_0x20d4f10 .functor XOR 2, L_0x20d4db0, L_0x20d4e70, C4<00>, C4<00>;
L_0x20d5020 .functor XOR 2, L_0x20d4f10, L_0x20d4f80, C4<00>, C4<00>;
v0x20d1460_0 .net *"_ivl_10", 1 0, L_0x20d4f80;  1 drivers
v0x20d1560_0 .net *"_ivl_12", 1 0, L_0x20d5020;  1 drivers
v0x20d1640_0 .net *"_ivl_2", 1 0, L_0x20d4cf0;  1 drivers
v0x20d1700_0 .net *"_ivl_4", 1 0, L_0x20d4db0;  1 drivers
v0x20d17e0_0 .net *"_ivl_6", 1 0, L_0x20d4e70;  1 drivers
v0x20d1910_0 .net *"_ivl_8", 1 0, L_0x20d4f10;  1 drivers
v0x20d19f0_0 .net "a", 0 0, v0x20cf000_0;  1 drivers
v0x20d1a90_0 .net "b", 0 0, v0x20cf0a0_0;  1 drivers
v0x20d1b30_0 .net "c", 0 0, v0x20cf140_0;  1 drivers
v0x20d1bd0_0 .var "clk", 0 0;
v0x20d1c70_0 .net "d", 0 0, v0x20cf280_0;  1 drivers
v0x20d1d10_0 .net "out_pos_dut", 0 0, L_0x20d4890;  1 drivers
v0x20d1db0_0 .net "out_pos_ref", 0 0, L_0x20d33f0;  1 drivers
v0x20d1e50_0 .net "out_sop_dut", 0 0, L_0x20d3db0;  1 drivers
v0x20d1ef0_0 .net "out_sop_ref", 0 0, L_0x20a9f10;  1 drivers
v0x20d1f90_0 .var/2u "stats1", 223 0;
v0x20d2030_0 .var/2u "strobe", 0 0;
v0x20d21e0_0 .net "tb_match", 0 0, L_0x20d5130;  1 drivers
v0x20d22b0_0 .net "tb_mismatch", 0 0, L_0x207d8a0;  1 drivers
v0x20d2350_0 .net "wavedrom_enable", 0 0, v0x20cf550_0;  1 drivers
v0x20d2420_0 .net "wavedrom_title", 511 0, v0x20cf5f0_0;  1 drivers
L_0x20d4cf0 .concat [ 1 1 0 0], L_0x20d33f0, L_0x20a9f10;
L_0x20d4db0 .concat [ 1 1 0 0], L_0x20d33f0, L_0x20a9f10;
L_0x20d4e70 .concat [ 1 1 0 0], L_0x20d4890, L_0x20d3db0;
L_0x20d4f80 .concat [ 1 1 0 0], L_0x20d33f0, L_0x20a9f10;
L_0x20d5130 .cmp/eeq 2, L_0x20d4cf0, L_0x20d5020;
S_0x207a5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2076320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x207dc80 .functor AND 1, v0x20cf140_0, v0x20cf280_0, C4<1>, C4<1>;
L_0x207e060 .functor NOT 1, v0x20cf000_0, C4<0>, C4<0>, C4<0>;
L_0x207e440 .functor NOT 1, v0x20cf0a0_0, C4<0>, C4<0>, C4<0>;
L_0x207e6c0 .functor AND 1, L_0x207e060, L_0x207e440, C4<1>, C4<1>;
L_0x2095860 .functor AND 1, L_0x207e6c0, v0x20cf140_0, C4<1>, C4<1>;
L_0x20a9f10 .functor OR 1, L_0x207dc80, L_0x2095860, C4<0>, C4<0>;
L_0x20d2870 .functor NOT 1, v0x20cf0a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d28e0 .functor OR 1, L_0x20d2870, v0x20cf280_0, C4<0>, C4<0>;
L_0x20d29f0 .functor AND 1, v0x20cf140_0, L_0x20d28e0, C4<1>, C4<1>;
L_0x20d2ab0 .functor NOT 1, v0x20cf000_0, C4<0>, C4<0>, C4<0>;
L_0x20d2b80 .functor OR 1, L_0x20d2ab0, v0x20cf0a0_0, C4<0>, C4<0>;
L_0x20d2bf0 .functor AND 1, L_0x20d29f0, L_0x20d2b80, C4<1>, C4<1>;
L_0x20d2d70 .functor NOT 1, v0x20cf0a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d2de0 .functor OR 1, L_0x20d2d70, v0x20cf280_0, C4<0>, C4<0>;
L_0x20d2d00 .functor AND 1, v0x20cf140_0, L_0x20d2de0, C4<1>, C4<1>;
L_0x20d2f70 .functor NOT 1, v0x20cf000_0, C4<0>, C4<0>, C4<0>;
L_0x20d3070 .functor OR 1, L_0x20d2f70, v0x20cf280_0, C4<0>, C4<0>;
L_0x20d3130 .functor AND 1, L_0x20d2d00, L_0x20d3070, C4<1>, C4<1>;
L_0x20d32e0 .functor XNOR 1, L_0x20d2bf0, L_0x20d3130, C4<0>, C4<0>;
v0x207d1d0_0 .net *"_ivl_0", 0 0, L_0x207dc80;  1 drivers
v0x207d5d0_0 .net *"_ivl_12", 0 0, L_0x20d2870;  1 drivers
v0x207d9b0_0 .net *"_ivl_14", 0 0, L_0x20d28e0;  1 drivers
v0x207dd90_0 .net *"_ivl_16", 0 0, L_0x20d29f0;  1 drivers
v0x207e170_0 .net *"_ivl_18", 0 0, L_0x20d2ab0;  1 drivers
v0x207e550_0 .net *"_ivl_2", 0 0, L_0x207e060;  1 drivers
v0x207e7d0_0 .net *"_ivl_20", 0 0, L_0x20d2b80;  1 drivers
v0x20cd570_0 .net *"_ivl_24", 0 0, L_0x20d2d70;  1 drivers
v0x20cd650_0 .net *"_ivl_26", 0 0, L_0x20d2de0;  1 drivers
v0x20cd730_0 .net *"_ivl_28", 0 0, L_0x20d2d00;  1 drivers
v0x20cd810_0 .net *"_ivl_30", 0 0, L_0x20d2f70;  1 drivers
v0x20cd8f0_0 .net *"_ivl_32", 0 0, L_0x20d3070;  1 drivers
v0x20cd9d0_0 .net *"_ivl_36", 0 0, L_0x20d32e0;  1 drivers
L_0x7f64c7cb0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20cda90_0 .net *"_ivl_38", 0 0, L_0x7f64c7cb0018;  1 drivers
v0x20cdb70_0 .net *"_ivl_4", 0 0, L_0x207e440;  1 drivers
v0x20cdc50_0 .net *"_ivl_6", 0 0, L_0x207e6c0;  1 drivers
v0x20cdd30_0 .net *"_ivl_8", 0 0, L_0x2095860;  1 drivers
v0x20cde10_0 .net "a", 0 0, v0x20cf000_0;  alias, 1 drivers
v0x20cded0_0 .net "b", 0 0, v0x20cf0a0_0;  alias, 1 drivers
v0x20cdf90_0 .net "c", 0 0, v0x20cf140_0;  alias, 1 drivers
v0x20ce050_0 .net "d", 0 0, v0x20cf280_0;  alias, 1 drivers
v0x20ce110_0 .net "out_pos", 0 0, L_0x20d33f0;  alias, 1 drivers
v0x20ce1d0_0 .net "out_sop", 0 0, L_0x20a9f10;  alias, 1 drivers
v0x20ce290_0 .net "pos0", 0 0, L_0x20d2bf0;  1 drivers
v0x20ce350_0 .net "pos1", 0 0, L_0x20d3130;  1 drivers
L_0x20d33f0 .functor MUXZ 1, L_0x7f64c7cb0018, L_0x20d2bf0, L_0x20d32e0, C4<>;
S_0x20ce4d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2076320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20cf000_0 .var "a", 0 0;
v0x20cf0a0_0 .var "b", 0 0;
v0x20cf140_0 .var "c", 0 0;
v0x20cf1e0_0 .net "clk", 0 0, v0x20d1bd0_0;  1 drivers
v0x20cf280_0 .var "d", 0 0;
v0x20cf370_0 .var/2u "fail", 0 0;
v0x20cf410_0 .var/2u "fail1", 0 0;
v0x20cf4b0_0 .net "tb_match", 0 0, L_0x20d5130;  alias, 1 drivers
v0x20cf550_0 .var "wavedrom_enable", 0 0;
v0x20cf5f0_0 .var "wavedrom_title", 511 0;
E_0x2089240/0 .event negedge, v0x20cf1e0_0;
E_0x2089240/1 .event posedge, v0x20cf1e0_0;
E_0x2089240 .event/or E_0x2089240/0, E_0x2089240/1;
S_0x20ce800 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20ce4d0;
 .timescale -12 -12;
v0x20cea40_0 .var/2s "i", 31 0;
E_0x20890e0 .event posedge, v0x20cf1e0_0;
S_0x20ceb40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20ce4d0;
 .timescale -12 -12;
v0x20ced40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20cee20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20ce4d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20cf7d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2076320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20d35a0 .functor AND 1, v0x20cf140_0, v0x20cf280_0, C4<1>, C4<1>;
L_0x20d3850 .functor NOT 1, v0x20cf000_0, C4<0>, C4<0>, C4<0>;
L_0x20d38e0 .functor NOT 1, v0x20cf0a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d3a60 .functor AND 1, L_0x20d3850, L_0x20d38e0, C4<1>, C4<1>;
L_0x20d3ba0 .functor AND 1, L_0x20d3a60, v0x20cf140_0, C4<1>, C4<1>;
L_0x20d3c60 .functor OR 1, L_0x20d35a0, L_0x20d3ba0, C4<0>, C4<0>;
L_0x20d3db0 .functor BUFZ 1, L_0x20d3c60, C4<0>, C4<0>, C4<0>;
L_0x20d3ec0 .functor NOT 1, v0x20cf0a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d3f80 .functor OR 1, L_0x20d3ec0, v0x20cf280_0, C4<0>, C4<0>;
L_0x20d4040 .functor AND 1, v0x20cf140_0, L_0x20d3f80, C4<1>, C4<1>;
L_0x20d4160 .functor NOT 1, v0x20cf000_0, C4<0>, C4<0>, C4<0>;
L_0x20d42e0 .functor OR 1, L_0x20d4160, v0x20cf0a0_0, C4<0>, C4<0>;
L_0x20d43c0 .functor AND 1, L_0x20d4040, L_0x20d42e0, C4<1>, C4<1>;
L_0x20d44d0 .functor NOT 1, v0x20cf000_0, C4<0>, C4<0>, C4<0>;
L_0x20d4350 .functor OR 1, L_0x20d44d0, v0x20cf280_0, C4<0>, C4<0>;
L_0x20d4610 .functor AND 1, v0x20cf140_0, L_0x20d4350, C4<1>, C4<1>;
L_0x20d4760 .functor NOT 1, v0x20cf0a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d47d0 .functor OR 1, L_0x20d4760, v0x20cf0a0_0, C4<0>, C4<0>;
L_0x20d4930 .functor AND 1, L_0x20d4610, L_0x20d47d0, C4<1>, C4<1>;
L_0x20d4a40 .functor XNOR 1, L_0x20d43c0, L_0x20d4930, C4<0>, C4<0>;
v0x20cf990_0 .net *"_ivl_0", 0 0, L_0x20d35a0;  1 drivers
v0x20cfa70_0 .net *"_ivl_14", 0 0, L_0x20d3ec0;  1 drivers
v0x20cfb50_0 .net *"_ivl_16", 0 0, L_0x20d3f80;  1 drivers
v0x20cfc40_0 .net *"_ivl_18", 0 0, L_0x20d4040;  1 drivers
v0x20cfd20_0 .net *"_ivl_2", 0 0, L_0x20d3850;  1 drivers
v0x20cfe50_0 .net *"_ivl_20", 0 0, L_0x20d4160;  1 drivers
v0x20cff30_0 .net *"_ivl_22", 0 0, L_0x20d42e0;  1 drivers
v0x20d0010_0 .net *"_ivl_26", 0 0, L_0x20d44d0;  1 drivers
v0x20d00f0_0 .net *"_ivl_28", 0 0, L_0x20d4350;  1 drivers
v0x20d0260_0 .net *"_ivl_30", 0 0, L_0x20d4610;  1 drivers
v0x20d0340_0 .net *"_ivl_32", 0 0, L_0x20d4760;  1 drivers
v0x20d0420_0 .net *"_ivl_34", 0 0, L_0x20d47d0;  1 drivers
v0x20d0500_0 .net *"_ivl_38", 0 0, L_0x20d4a40;  1 drivers
v0x20d05c0_0 .net *"_ivl_4", 0 0, L_0x20d38e0;  1 drivers
L_0x7f64c7cb0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20d06a0_0 .net *"_ivl_40", 0 0, L_0x7f64c7cb0060;  1 drivers
v0x20d0780_0 .net *"_ivl_6", 0 0, L_0x20d3a60;  1 drivers
v0x20d0860_0 .net *"_ivl_8", 0 0, L_0x20d3ba0;  1 drivers
v0x20d0a50_0 .net "a", 0 0, v0x20cf000_0;  alias, 1 drivers
v0x20d0af0_0 .net "b", 0 0, v0x20cf0a0_0;  alias, 1 drivers
v0x20d0be0_0 .net "c", 0 0, v0x20cf140_0;  alias, 1 drivers
v0x20d0cd0_0 .net "d", 0 0, v0x20cf280_0;  alias, 1 drivers
v0x20d0dc0_0 .net "out_pos", 0 0, L_0x20d4890;  alias, 1 drivers
v0x20d0e80_0 .net "out_sop", 0 0, L_0x20d3db0;  alias, 1 drivers
v0x20d0f40_0 .net "pos0", 0 0, L_0x20d43c0;  1 drivers
v0x20d1000_0 .net "pos1", 0 0, L_0x20d4930;  1 drivers
v0x20d10c0_0 .net "sop", 0 0, L_0x20d3c60;  1 drivers
L_0x20d4890 .functor MUXZ 1, L_0x7f64c7cb0060, L_0x20d43c0, L_0x20d4a40, C4<>;
S_0x20d1240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2076320;
 .timescale -12 -12;
E_0x20729f0 .event anyedge, v0x20d2030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20d2030_0;
    %nor/r;
    %assign/vec4 v0x20d2030_0, 0;
    %wait E_0x20729f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20ce4d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cf370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cf410_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20ce4d0;
T_4 ;
    %wait E_0x2089240;
    %load/vec4 v0x20cf4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20cf370_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20ce4d0;
T_5 ;
    %wait E_0x20890e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %wait E_0x20890e0;
    %load/vec4 v0x20cf370_0;
    %store/vec4 v0x20cf410_0, 0, 1;
    %fork t_1, S_0x20ce800;
    %jmp t_0;
    .scope S_0x20ce800;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20cea40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20cea40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20890e0;
    %load/vec4 v0x20cea40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20cea40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20cea40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20ce4d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2089240;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20cf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cf0a0_0, 0;
    %assign/vec4 v0x20cf000_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20cf370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20cf410_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2076320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d1bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d2030_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2076320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20d1bd0_0;
    %inv;
    %store/vec4 v0x20d1bd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2076320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20cf1e0_0, v0x20d22b0_0, v0x20d19f0_0, v0x20d1a90_0, v0x20d1b30_0, v0x20d1c70_0, v0x20d1ef0_0, v0x20d1e50_0, v0x20d1db0_0, v0x20d1d10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2076320;
T_9 ;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2076320;
T_10 ;
    %wait E_0x2089240;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d1f90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d1f90_0, 4, 32;
    %load/vec4 v0x20d21e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d1f90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d1f90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d1f90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20d1ef0_0;
    %load/vec4 v0x20d1ef0_0;
    %load/vec4 v0x20d1e50_0;
    %xor;
    %load/vec4 v0x20d1ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d1f90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d1f90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20d1db0_0;
    %load/vec4 v0x20d1db0_0;
    %load/vec4 v0x20d1d10_0;
    %xor;
    %load/vec4 v0x20d1db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d1f90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20d1f90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d1f90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response38/top_module.sv";
