#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon May 09 17:22:35 2022
# Process ID: 24156
# Log file: C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_4/planAhead.log
# Journal file: C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P47 [get_ports TX_EN]
endgroup
save_constraints
