/* Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6E22) Path("/home/jal/hobby/fpga/altera-board/myvga/output_files/") File("vga.sof") MfrSpec(OpMask(1) SEC_Device(EPCS4) Child_OpMask(1 1) SFLPath("/home/jal/hobby/fpga/altera-board/myvga/output_files/output_file.jic"));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
