{"vcs1":{"timestamp_begin":1680776607.298343897, "rt":1.17, "ut":0.25, "st":0.15}}
{"vcselab":{"timestamp_begin":1680776608.500056660, "rt":1.26, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1680776609.789661933, "rt":0.53, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680776607.022453122}
{"VCS_COMP_START_TIME": 1680776607.022453122}
{"VCS_COMP_END_TIME": 1680776610.847557542}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339104}}
{"stitch_vcselab": {"peak_mem": 222628}}
