/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef _FSL_INPUTMUX_CONNECTIONS_
#define _FSL_INPUTMUX_CONNECTIONS_

/*******************************************************************************
 * Definitions
 ******************************************************************************/
/* Component ID definition, used by tools. */
#ifndef FSL_COMPONENT_ID
#define FSL_COMPONENT_ID "platform.drivers.inputmux_connections"
#endif

/*! @name Driver version */
/*@{*/
/*! @brief INPUTMUX_CONNECTION driver version 2.0.0. */
#define FSL_INPUTMUX_CONNECTION_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))
/*@}*/

#define INPUTMUX_GpioPortPinToPintsel(port, pin) ((pin) + (PINTSEL_PMUX_ID << PMUX_SHIFT))

/*!
 * @addtogroup inputmux_driver
 * @{
 */

/*!
 * @name Input multiplexing connections
 * @{
 */

/*! @brief Periphinmux IDs */
#define CTIMER0CAP_REG      (0x20)
#define TIMER0TRIG_REG      (0x30)
#define CTIMER1CAP_REG      (0x40)
#define TIMER1TRIG_REG      (0x50)
#define CTIMER2CAP_REG      (0x60)
#define TIMER2TRIG_REG      (0x70)
#define SMARTDMA_TRIG_REG   (0xA0)
#define LPSPI2_TRIG_REG     (0xC0)
#define LPSPI3_TRIG_REG     (0xE0)
#define LPSPI4_TRIG_REG     (0x100)
#define LPSPI5_TRIG_REG     (0x120)
#define ENET_TRIG_IN_REG    (0x140)
#define T1S_WKUP_REG        (0x160)
#define FREQMEAS_REF_REG    (0x180)
#define FREQMEAS_TAR_REG    (0x184)
#define CTIMER3CAP_REG      (0x1A0)
#define TIMER3TRIG_REG      (0x1B0)
#define CTIMER4CAP_REG      (0x1C0)
#define TIMER4TRIG_REG      (0x1D0)
#define CMP0_TRIG_REG       (0x260)
#define ADC0_TRIG_REG       (0x280)
#define ADC1_TRIG_REG       (0x2C0)
#define DAC0_TRIG_REG       (0x300)
#define DAC1_TRIG_REG       (0x320)
#define AOI0_INPUT_REG      (0x440)
#define TSI0_TRIG_INPUT_REG (0x4A0)
#define TRIG_OUT_REG        (0x4C0)
#define LPI2C2_TRIG_REG     (0x540)
#define LPI2C3_TRIG_REG     (0x560)
#define LPI2C4_TRIG_REG     (0x580)
#define LPI2C0_TRIG_REG     (0x5A0)
#define LPI2C1_TRIG_REG     (0x5C0)
#define LPSPI0_TRIG_REG     (0x5E0)
#define LPSPI1_TRIG_REG     (0x600)
#define LPUART0_REG         (0x620)
#define LPUART1_REG         (0x640)
#define LPUART2_REG         (0x660)
#define LPUART3_REG         (0x680)
#define LPUART4_REG         (0x6A0)
#define LPUART5_REG         (0x6C0)
#define FLEXIO_TRIG_REG     (0x6E0)
#define PMUX_SHIFT          (20U)

typedef enum _inputmux_index_t
{
    kINPUTMUX_INDEX_CTIMER0CAPTSEL0   = 0U,
    kINPUTMUX_INDEX_CTIMER0CAPTSEL1   = 1U,
    kINPUTMUX_INDEX_CTIMER0CAPTSEL2   = 2U,
    kINPUTMUX_INDEX_CTIMER0CAPTSEL3   = 3U,
    kINPUTMUX_INDEX_CTIMER1CAPTSEL0   = 0U,
    kINPUTMUX_INDEX_CTIMER1CAPTSEL1   = 1U,
    kINPUTMUX_INDEX_CTIMER1CAPTSEL2   = 2U,
    kINPUTMUX_INDEX_CTIMER1CAPTSEL3   = 3U,
    kINPUTMUX_INDEX_CTIMER2CAPTSEL0   = 0U,
    kINPUTMUX_INDEX_CTIMER2CAPTSEL1   = 1U,
    kINPUTMUX_INDEX_CTIMER2CAPTSEL2   = 2U,
    kINPUTMUX_INDEX_CTIMER2CAPTSEL3   = 3U,
    kINPUTMUX_INDEX_CTIMER3CAPTSEL0   = 0U,
    kINPUTMUX_INDEX_CTIMER3CAPTSEL1   = 1U,
    kINPUTMUX_INDEX_CTIMER3CAPTSEL2   = 2U,
    kINPUTMUX_INDEX_CTIMER3CAPTSEL3   = 3U,
    kINPUTMUX_INDEX_CTIMER4CAPTSEL0   = 0U,
    kINPUTMUX_INDEX_CTIMER4CAPTSEL1   = 1U,
    kINPUTMUX_INDEX_CTIMER4CAPTSEL2   = 2U,
    kINPUTMUX_INDEX_CTIMER4CAPTSEL3   = 3U,
    kINPUTMUX_INDEX_SMARTDMA_TRIGSEL0 = 0U,
    kINPUTMUX_INDEX_SMARTDMA_TRIGSEL1 = 1U,
    kINPUTMUX_INDEX_SMARTDMA_TRIGSEL2 = 2U,
    kINPUTMUX_INDEX_SMARTDMA_TRIGSEL3 = 3U,
    kINPUTMUX_INDEX_SMARTDMA_TRIGSEL4 = 4U,
    kINPUTMUX_INDEX_SMARTDMA_TRIGSEL5 = 5U,
    kINPUTMUX_INDEX_SMARTDMA_TRIGSEL6 = 6U,
    kINPUTMUX_INDEX_SMARTDMA_TRIGSEL7 = 7U,
    kINPUTMUX_INDEX_ADC0_TRIGSEL0     = 0U,
    kINPUTMUX_INDEX_ADC0_TRIGSEL1     = 1U,
    kINPUTMUX_INDEX_ADC0_TRIGSEL2     = 2U,
    kINPUTMUX_INDEX_ADC0_TRIGSEL3     = 3U,
    kINPUTMUX_INDEX_ADC1_TRIGSEL0     = 0U,
    kINPUTMUX_INDEX_ADC1_TRIGSEL1     = 1U,
    kINPUTMUX_INDEX_ADC1_TRIGSEL2     = 2U,
    kINPUTMUX_INDEX_ADC1_TRIGSEL3     = 3U,
    kINPUTMUX_INDEX_ADC2_TRIGSEL0     = 0U,
    kINPUTMUX_INDEX_ADC2_TRIGSEL1     = 1U,
    kINPUTMUX_INDEX_ADC2_TRIGSEL2     = 2U,
    kINPUTMUX_INDEX_ADC2_TRIGSEL3     = 3U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL0     = 0U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL1     = 1U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL2     = 2U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL3     = 3U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL4     = 4U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL5     = 5U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL6     = 6U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL7     = 7U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL8     = 8U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL9     = 9U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL10    = 10U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL11    = 11U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL12    = 12U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL13    = 13U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL14    = 14U,
    kINPUTMUX_INDEX_AOI0_TRIGSEL15    = 15U,
    kINPUTMUX_INDEX_TRIG_OUTSEL0      = 0U,
    kINPUTMUX_INDEX_TRIG_OUTSEL1      = 1U,
    kINPUTMUX_INDEX_TRIG_OUTSEL2      = 2U,
    kINPUTMUX_INDEX_TRIG_OUTSEL3      = 3U,
    kINPUTMUX_INDEX_TRIG_OUTSEL4      = 4U,
    kINPUTMUX_INDEX_TRIG_OUTSEL6      = 6U,
    kINPUTMUX_INDEX_TRIG_OUTSEL7      = 7U,
    kINPUTMUX_INDEX_FLEXIO_TRIGSEL0   = 0U,
    kINPUTMUX_INDEX_FLEXIO_TRIGSEL1   = 1U,
    kINPUTMUX_INDEX_FLEXIO_TRIGSEL2   = 2U,
    kINPUTMUX_INDEX_FLEXIO_TRIGSEL3   = 3U,
    kINPUTMUX_INDEX_ENET_TRIGSEL0     = 0U,
    kINPUTMUX_INDEX_ENET_TRIGSEL1     = 1U,
} inputmux_index_t;
/*! @brief INPUTMUX connections type */
typedef enum _inputmux_connection_t
{
    /* Connections for CTIMER0CAP */
    kINPUTMUX_Ctinp0ToCtimer0cap                     = 1U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToCtimer0cap                     = 2U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToCtimer0cap                     = 3U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToCtimer0cap                     = 4U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToCtimer0cap                     = 5U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToCtimer0cap                     = 6U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToCtimer0cap                     = 7U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToCtimer0cap                     = 8U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToCtimer0cap                     = 9U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToCtimer0cap                     = 10U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToCtimer0cap                    = 11U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToCtimer0cap                    = 12U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToCtimer0cap                    = 13U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToCtimer0cap                    = 14U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToCtimer0cap                    = 15U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToCtimer0cap                    = 16U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToCtimer0cap                    = 17U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToCtimer0cap                    = 18U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToCtimer0cap                    = 19U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToCtimer0cap                    = 20U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToCtimer0cap                   = 22U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToCtimer0cap                   = 23U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToCtimer0cap                   = 24U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToCtimer0cap                   = 25U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToCtimer0cap                 = 26U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToCtimer0cap                 = 27U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToCtimer0cap                 = 28U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToCtimer0cap                 = 29U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToCtimer0cap                    = 30U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToCtimer0cap                = 33U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToCtimer0cap                = 34U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToCtimer0cap                = 35U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToCtimer0cap                = 36U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToCtimer0cap                = 37U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToCtimer0cap                = 38U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToCtimer0cap    = 48U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToCtimer0cap     = 49U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToCtimer0cap    = 50U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToCtimer0cap     = 51U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToCtimer0cap           = 52U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToCtimer0cap     = 53U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToCtimer0cap           = 54U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToCtimer0cap     = 55U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToCtimer0cap    = 56U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToCtimer0cap = 57U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToCtimer0cap     = 58U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToCtimer0cap    = 59U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToCtimer0cap = 60U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToCtimer0cap     = 61U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToCtimer0cap    = 62U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToCtimer0cap = 63U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToCtimer0cap     = 64U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToCtimer0cap    = 65U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToCtimer0cap = 66U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToCtimer0cap     = 67U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToCtimer0cap    = 68U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToCtimer0cap = 69U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToCtimer0cap     = 70U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToCtimer0cap                 = 75U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToCtimer0cap                 = 76U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToCtimer0cap                 = 77U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToCtimer0cap                 = 78U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToCtimer0cap                = 79U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToCtimer0cap                = 80U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToCtimer0cap                = 81U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToCtimer0cap                = 82U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToCtimer0cap                = 83U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToCtimer0cap                = 84U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToCtimer0cap    = 94U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToCtimer0cap     = 95U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToCtimer0cap    = 96U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToCtimer0cap     = 97U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToCtimer0cap    = 98U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToCtimer0cap = 99U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToCtimer0cap     = 100U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToCtimer0cap                    = 113U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToCtimer0cap                    = 114U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToCtimer0cap                    = 115U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToCtimer0cap                    = 116U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToCtimer0cap                    = 117U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToCtimer0cap                    = 118U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToCtimer0cap                    = 119U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToCtimer0cap                    = 120U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToCtimer0cap                    = 121U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToCtimer0cap                    = 122U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToCtimer0cap                   = 123U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToCtimer0cap                   = 124U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToCtimer0cap           = 125U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToCtimer0cap           = 126U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToCtimer0cap     = 127U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToCtimer0cap           = 128U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToCtimer0cap     = 129U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToCtimer0cap           = 130U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToCtimer0cap     = 131U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToCtimer0cap           = 132U + (CTIMER0CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToCtimer0cap     = 133U + (CTIMER0CAP_REG << PMUX_SHIFT),
    /* Connections for CTIMER1CAP */
    kINPUTMUX_Ctinp0ToCtimer1cap                     = 1U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToCtimer1cap                     = 2U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToCtimer1cap                     = 3U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToCtimer1cap                     = 4U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToCtimer1cap                     = 5U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToCtimer1cap                     = 6U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToCtimer1cap                     = 7U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToCtimer1cap                     = 8U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToCtimer1cap                     = 9U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToCtimer1cap                     = 10U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToCtimer1cap                    = 11U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToCtimer1cap                    = 12U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToCtimer1cap                    = 13U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToCtimer1cap                    = 14U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToCtimer1cap                    = 15U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToCtimer1cap                    = 16U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToCtimer1cap                    = 17U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToCtimer1cap                    = 18U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToCtimer1cap                    = 19U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToCtimer1cap                    = 20U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToCtimer1cap                   = 22U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToCtimer1cap                   = 23U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToCtimer1cap                   = 24U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToCtimer1cap                   = 25U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToCtimer1cap                 = 26U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToCtimer1cap                 = 27U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToCtimer1cap                 = 28U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToCtimer1cap                 = 29U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToCtimer1cap                    = 30U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToCtimer1cap                = 33U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToCtimer1cap                = 34U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToCtimer1cap                = 35U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToCtimer1cap                = 36U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToCtimer1cap                = 37U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToCtimer1cap                = 38U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToCtimer1cap    = 48U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToCtimer1cap     = 49U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToCtimer1cap    = 50U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToCtimer1cap     = 51U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToCtimer1cap           = 52U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToCtimer1cap     = 53U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToCtimer1cap           = 54U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToCtimer1cap     = 55U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToCtimer1cap    = 56U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToCtimer1cap = 57U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToCtimer1cap     = 58U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToCtimer1cap    = 59U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToCtimer1cap = 60U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToCtimer1cap     = 61U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToCtimer1cap    = 62U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToCtimer1cap = 63U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToCtimer1cap     = 64U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToCtimer1cap    = 65U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToCtimer1cap = 66U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToCtimer1cap     = 67U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToCtimer1cap    = 68U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToCtimer1cap = 69U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToCtimer1cap     = 70U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToCtimer1cap                 = 75U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToCtimer1cap                 = 76U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToCtimer1cap                 = 77U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToCtimer1cap                 = 78U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToCtimer1cap                = 79U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToCtimer1cap                = 80U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToCtimer1cap                = 81U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToCtimer1cap                = 82U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToCtimer1cap                = 83U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToCtimer1cap                = 84U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToCtimer1cap    = 94U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToCtimer1cap     = 95U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToCtimer1cap    = 96U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToCtimer1cap     = 97U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToCtimer1cap    = 98U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToCtimer1cap = 99U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToCtimer1cap     = 100U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToCtimer1cap                    = 113U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToCtimer1cap                    = 114U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToCtimer1cap                    = 115U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToCtimer1cap                    = 116U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToCtimer1cap                    = 117U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToCtimer1cap                    = 118U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToCtimer1cap                    = 119U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToCtimer1cap                    = 120U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToCtimer1cap                    = 121U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToCtimer1cap                    = 122U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToCtimer1cap                   = 123U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToCtimer1cap                   = 124U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToCtimer1cap           = 125U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToCtimer1cap           = 126U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToCtimer1cap     = 127U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToCtimer1cap           = 128U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToCtimer1cap     = 129U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToCtimer1cap           = 130U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToCtimer1cap     = 131U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToCtimer1cap           = 132U + (CTIMER1CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToCtimer1cap     = 133U + (CTIMER1CAP_REG << PMUX_SHIFT),
    /* Connections for CTIMER2CAP */
    kINPUTMUX_Ctinp0ToCtimer2cap                     = 1U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToCtimer2cap                     = 2U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToCtimer2cap                     = 3U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToCtimer2cap                     = 4U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToCtimer2cap                     = 5U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToCtimer2cap                     = 6U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToCtimer2cap                     = 7U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToCtimer2cap                     = 8U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToCtimer2cap                     = 9U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToCtimer2cap                     = 10U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToCtimer2cap                    = 11U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToCtimer2cap                    = 12U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToCtimer2cap                    = 13U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToCtimer2cap                    = 14U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToCtimer2cap                    = 15U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToCtimer2cap                    = 16U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToCtimer2cap                    = 17U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToCtimer2cap                    = 18U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToCtimer2cap                    = 19U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToCtimer2cap                    = 20U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToCtimer2cap                   = 22U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToCtimer2cap                   = 23U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToCtimer2cap                   = 24U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToCtimer2cap                   = 25U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToCtimer2cap                 = 26U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToCtimer2cap                 = 27U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToCtimer2cap                 = 28U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToCtimer2cap                 = 29U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToCtimer2cap                    = 30U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToCtimer2cap                = 33U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToCtimer2cap                = 34U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToCtimer2cap                = 35U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToCtimer2cap                = 36U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToCtimer2cap                = 37U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToCtimer2cap                = 38U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToCtimer2cap    = 48U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToCtimer2cap     = 49U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToCtimer2cap    = 50U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToCtimer2cap     = 51U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToCtimer2cap           = 52U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToCtimer2cap     = 53U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToCtimer2cap           = 54U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToCtimer2cap     = 55U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToCtimer2cap    = 56U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToCtimer2cap = 57U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToCtimer2cap     = 58U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToCtimer2cap    = 59U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToCtimer2cap = 60U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToCtimer2cap     = 61U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToCtimer2cap    = 62U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToCtimer2cap = 63U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToCtimer2cap     = 64U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToCtimer2cap    = 65U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToCtimer2cap = 66U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToCtimer2cap     = 67U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToCtimer2cap    = 68U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToCtimer2cap = 69U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToCtimer2cap     = 70U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToCtimer2cap                 = 75U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToCtimer2cap                 = 76U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToCtimer2cap                 = 77U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToCtimer2cap                 = 78U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToCtimer2cap                = 79U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToCtimer2cap                = 80U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToCtimer2cap                = 81U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToCtimer2cap                = 82U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToCtimer2cap                = 83U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToCtimer2cap                = 84U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToCtimer2cap    = 94U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToCtimer2cap     = 95U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToCtimer2cap    = 96U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToCtimer2cap     = 97U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToCtimer2cap    = 98U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToCtimer2cap = 99U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToCtimer2cap     = 100U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToCtimer2cap                    = 113U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToCtimer2cap                    = 114U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToCtimer2cap                    = 115U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToCtimer2cap                    = 116U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToCtimer2cap                    = 117U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToCtimer2cap                    = 118U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToCtimer2cap                    = 119U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToCtimer2cap                    = 120U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToCtimer2cap                    = 121U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToCtimer2cap                    = 122U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToCtimer2cap                   = 123U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToCtimer2cap                   = 124U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToCtimer2cap           = 125U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToCtimer2cap           = 126U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToCtimer2cap     = 127U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToCtimer2cap           = 128U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToCtimer2cap     = 129U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToCtimer2cap           = 130U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToCtimer2cap     = 131U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToCtimer2cap           = 132U + (CTIMER2CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToCtimer2cap     = 133U + (CTIMER2CAP_REG << PMUX_SHIFT),
    /* Connections for CTIMER3CAP */
    kINPUTMUX_Ctinp0ToCtimer3cap                     = 1U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToCtimer3cap                     = 2U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToCtimer3cap                     = 3U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToCtimer3cap                     = 4U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToCtimer3cap                     = 5U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToCtimer3cap                     = 6U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToCtimer3cap                     = 7U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToCtimer3cap                     = 8U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToCtimer3cap                     = 9U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToCtimer3cap                     = 10U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToCtimer3cap                    = 11U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToCtimer3cap                    = 12U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToCtimer3cap                    = 13U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToCtimer3cap                    = 14U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToCtimer3cap                    = 15U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToCtimer3cap                    = 16U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToCtimer3cap                    = 17U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToCtimer3cap                    = 18U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToCtimer3cap                    = 19U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToCtimer3cap                    = 20U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToCtimer3cap                   = 22U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToCtimer3cap                   = 23U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToCtimer3cap                   = 24U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToCtimer3cap                   = 25U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToCtimer3cap                 = 26U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToCtimer3cap                 = 27U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToCtimer3cap                 = 28U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToCtimer3cap                 = 29U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToCtimer3cap                    = 30U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToCtimer3cap                = 33U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToCtimer3cap                = 34U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToCtimer3cap                = 35U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToCtimer3cap                = 36U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToCtimer3cap                = 37U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToCtimer3cap                = 38U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToCtimer3cap    = 48U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToCtimer3cap     = 49U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToCtimer3cap    = 50U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToCtimer3cap     = 51U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToCtimer3cap           = 52U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToCtimer3cap     = 53U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToCtimer3cap           = 54U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToCtimer3cap     = 55U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToCtimer3cap    = 56U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToCtimer3cap = 57U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToCtimer3cap     = 58U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToCtimer3cap    = 59U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToCtimer3cap = 60U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToCtimer3cap     = 61U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToCtimer3cap    = 62U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToCtimer3cap = 63U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToCtimer3cap     = 64U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToCtimer3cap    = 65U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToCtimer3cap = 66U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToCtimer3cap     = 67U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToCtimer3cap    = 68U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToCtimer3cap = 69U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToCtimer3cap     = 70U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToCtimer3cap                 = 75U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToCtimer3cap                 = 76U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToCtimer3cap                 = 77U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToCtimer3cap                 = 78U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToCtimer3cap                = 79U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToCtimer3cap                = 80U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToCtimer3cap                = 81U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToCtimer3cap                = 82U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToCtimer3cap                = 83U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToCtimer3cap                = 84U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToCtimer3cap    = 94U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToCtimer3cap     = 95U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToCtimer3cap    = 96U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToCtimer3cap     = 97U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToCtimer3cap    = 98U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToCtimer3cap = 99U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToCtimer3cap     = 100U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Tmprout0ToCtimer3cap                   = 103U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Tmprout1ToCtimer3cap                   = 104U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToCtimer3cap                    = 113U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToCtimer3cap                    = 114U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToCtimer3cap                    = 115U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToCtimer3cap                    = 116U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToCtimer3cap                    = 117U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToCtimer3cap                    = 118U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToCtimer3cap                    = 119U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToCtimer3cap                    = 120U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToCtimer3cap                    = 121U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToCtimer3cap                    = 122U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToCtimer3cap                   = 123U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToCtimer3cap                   = 124U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToCtimer3cap           = 125U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToCtimer3cap           = 126U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToCtimer3cap     = 127U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToCtimer3cap           = 128U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToCtimer3cap     = 129U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToCtimer3cap           = 130U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToCtimer3cap     = 131U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToCtimer3cap           = 132U + (CTIMER3CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToCtimer3cap     = 133U + (CTIMER3CAP_REG << PMUX_SHIFT),
    /* Connections for CTIMER4CAP */
    kINPUTMUX_Ctinp0ToCtimer4cap                     = 1U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToCtimer4cap                     = 2U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToCtimer4cap                     = 3U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToCtimer4cap                     = 4U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToCtimer4cap                     = 5U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToCtimer4cap                     = 6U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToCtimer4cap                     = 7U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToCtimer4cap                     = 8U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToCtimer4cap                     = 9U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToCtimer4cap                     = 10U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToCtimer4cap                    = 11U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToCtimer4cap                    = 12U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToCtimer4cap                    = 13U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToCtimer4cap                    = 14U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToCtimer4cap                    = 15U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToCtimer4cap                    = 16U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToCtimer4cap                    = 17U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToCtimer4cap                    = 18U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToCtimer4cap                    = 19U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToCtimer4cap                    = 20U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToCtimer4cap                   = 22U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToCtimer4cap                   = 23U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToCtimer4cap                   = 24U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToCtimer4cap                   = 25U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToCtimer4cap                 = 26U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToCtimer4cap                 = 27U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToCtimer4cap                 = 28U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToCtimer4cap                 = 29U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToCtimer4cap                    = 30U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToCtimer4cap                = 33U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToCtimer4cap                = 34U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToCtimer4cap                = 35U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToCtimer4cap                = 36U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToCtimer4cap                = 37U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToCtimer4cap                = 38U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToCtimer4cap    = 48U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToCtimer4cap     = 49U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToCtimer4cap    = 50U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToCtimer4cap     = 51U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToCtimer4cap           = 52U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToCtimer4cap     = 53U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToCtimer4cap           = 54U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToCtimer4cap     = 55U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToCtimer4cap    = 56U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToCtimer4cap = 57U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToCtimer4cap     = 58U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToCtimer4cap    = 59U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToCtimer4cap = 60U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToCtimer4cap     = 61U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToCtimer4cap    = 62U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToCtimer4cap = 63U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToCtimer4cap     = 64U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToCtimer4cap    = 65U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToCtimer4cap = 66U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToCtimer4cap     = 67U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToCtimer4cap    = 68U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToCtimer4cap = 69U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToCtimer4cap     = 70U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToCtimer4cap                 = 75U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToCtimer4cap                 = 76U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToCtimer4cap                 = 77U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToCtimer4cap                 = 78U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToCtimer4cap                = 79U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToCtimer4cap                = 80U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToCtimer4cap                = 81U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToCtimer4cap                = 82U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToCtimer4cap                = 83U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToCtimer4cap                = 84U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToCtimer4cap    = 94U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToCtimer4cap     = 95U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToCtimer4cap    = 96U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToCtimer4cap     = 97U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToCtimer4cap    = 98U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToCtimer4cap = 99U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToCtimer4cap     = 100U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToCtimer4cap                    = 113U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToCtimer4cap                    = 114U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToCtimer4cap                    = 115U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToCtimer4cap                    = 116U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToCtimer4cap                    = 117U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToCtimer4cap                    = 118U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToCtimer4cap                    = 119U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToCtimer4cap                    = 120U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToCtimer4cap                    = 121U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToCtimer4cap                    = 122U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToCtimer4cap                   = 123U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToCtimer4cap                   = 124U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToCtimer4cap           = 125U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToCtimer4cap           = 126U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToCtimer4cap     = 127U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToCtimer4cap           = 128U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToCtimer4cap     = 129U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToCtimer4cap           = 130U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToCtimer4cap     = 131U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToCtimer4cap           = 132U + (CTIMER4CAP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToCtimer4cap     = 133U + (CTIMER4CAP_REG << PMUX_SHIFT),
    /* Connections for TIMER0TRIG */
    kINPUTMUX_Ctinp0ToTimer0trig                     = 1U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToTimer0trig                     = 2U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToTimer0trig                     = 3U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToTimer0trig                     = 4U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToTimer0trig                     = 5U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToTimer0trig                     = 6U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToTimer0trig                     = 7U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToTimer0trig                     = 8U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToTimer0trig                     = 9U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToTimer0trig                     = 10U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToTimer0trig                    = 11U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToTimer0trig                    = 12U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToTimer0trig                    = 13U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToTimer0trig                    = 14U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToTimer0trig                    = 15U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToTimer0trig                    = 16U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToTimer0trig                    = 17U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToTimer0trig                    = 18U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToTimer0trig                    = 19U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToTimer0trig                    = 20U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToTimer0trig                   = 22U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToTimer0trig                   = 23U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToTimer0trig                   = 24U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToTimer0trig                   = 25U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToTimer0trig                 = 26U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToTimer0trig                 = 27U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToTimer0trig                 = 28U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToTimer0trig                 = 29U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToTimer0trig                    = 30U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToTimer0trig                = 33U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToTimer0trig                = 34U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToTimer0trig                = 35U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToTimer0trig                = 36U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToTimer0trig                = 37U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToTimer0trig                = 38U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToTimer0trig    = 48U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToTimer0trig     = 49U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToTimer0trig    = 50U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToTimer0trig     = 51U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToTimer0trig           = 52U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToTimer0trig     = 53U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToTimer0trig           = 54U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToTimer0trig     = 55U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToTimer0trig    = 56U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToTimer0trig = 57U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToTimer0trig     = 58U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToTimer0trig    = 59U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToTimer0trig = 60U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToTimer0trig     = 61U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToTimer0trig    = 62U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToTimer0trig = 63U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToTimer0trig     = 64U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToTimer0trig    = 65U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToTimer0trig = 66U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToTimer0trig     = 67U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToTimer0trig    = 68U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToTimer0trig = 69U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToTimer0trig     = 70U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToTimer0trig                 = 75U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToTimer0trig                 = 76U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToTimer0trig                 = 77U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToTimer0trig                 = 78U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToTimer0trig                = 79U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToTimer0trig                = 80U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToTimer0trig                = 81U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToTimer0trig                = 82U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToTimer0trig                = 83U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToTimer0trig                = 84U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToTimer0trig    = 94U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToTimer0trig     = 95U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToTimer0trig    = 96U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToTimer0trig     = 97U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToTimer0trig    = 98U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToTimer0trig = 99U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToTimer0trig     = 100U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToTimer0trig                    = 113U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToTimer0trig                    = 114U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToTimer0trig                    = 115U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToTimer0trig                    = 116U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToTimer0trig                    = 117U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToTimer0trig                    = 118U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToTimer0trig                    = 119U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToTimer0trig                    = 120U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToTimer0trig                    = 121U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToTimer0trig                    = 122U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToTimer0trig                   = 123U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToTimer0trig                   = 124U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToTimer0trig           = 125U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToTimer0trig           = 126U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToTimer0trig     = 127U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToTimer0trig           = 128U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToTimer0trig     = 129U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToTimer0trig           = 130U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToTimer0trig     = 131U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToTimer0trig           = 132U + (TIMER0TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToTimer0trig     = 133U + (TIMER0TRIG_REG << PMUX_SHIFT),
    /* Connections for TIMER1TRIG */
    kINPUTMUX_Ctinp0ToTimer1trig                     = 1U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToTimer1trig                     = 2U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToTimer1trig                     = 3U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToTimer1trig                     = 4U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToTimer1trig                     = 5U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToTimer1trig                     = 6U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToTimer1trig                     = 7U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToTimer1trig                     = 8U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToTimer1trig                     = 9U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToTimer1trig                     = 10U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToTimer1trig                    = 11U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToTimer1trig                    = 12U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToTimer1trig                    = 13U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToTimer1trig                    = 14U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToTimer1trig                    = 15U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToTimer1trig                    = 16U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToTimer1trig                    = 17U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToTimer1trig                    = 18U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToTimer1trig                    = 19U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToTimer1trig                    = 20U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToTimer1trig                   = 22U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToTimer1trig                   = 23U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToTimer1trig                   = 24U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToTimer1trig                   = 25U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToTimer1trig                 = 26U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToTimer1trig                 = 27U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToTimer1trig                 = 28U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToTimer1trig                 = 29U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToTimer1trig                    = 30U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToTimer1trig                = 33U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToTimer1trig                = 34U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToTimer1trig                = 35U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToTimer1trig                = 36U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToTimer1trig                = 37U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToTimer1trig                = 38U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToTimer1trig    = 48U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToTimer1trig     = 49U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToTimer1trig    = 50U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToTimer1trig     = 51U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToTimer1trig           = 52U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToTimer1trig     = 53U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToTimer1trig           = 54U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToTimer1trig     = 55U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToTimer1trig    = 56U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToTimer1trig = 57U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToTimer1trig     = 58U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToTimer1trig    = 59U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToTimer1trig = 60U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToTimer1trig     = 61U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToTimer1trig    = 62U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToTimer1trig = 63U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToTimer1trig     = 64U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToTimer1trig    = 65U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToTimer1trig = 66U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToTimer1trig     = 67U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToTimer1trig    = 68U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToTimer1trig = 69U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToTimer1trig     = 70U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToTimer1trig                 = 75U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToTimer1trig                 = 76U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToTimer1trig                 = 77U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToTimer1trig                 = 78U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToTimer1trig                = 79U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToTimer1trig                = 80U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToTimer1trig                = 81U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToTimer1trig                = 82U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToTimer1trig                = 83U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToTimer1trig                = 84U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToTimer1trig    = 94U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToTimer1trig     = 95U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToTimer1trig    = 96U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToTimer1trig     = 97U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToTimer1trig    = 98U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToTimer1trig = 99U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToTimer1trig     = 100U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToTimer1trig                    = 113U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToTimer1trig                    = 114U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToTimer1trig                    = 115U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToTimer1trig                    = 116U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToTimer1trig                    = 117U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToTimer1trig                    = 118U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToTimer1trig                    = 119U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToTimer1trig                    = 120U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToTimer1trig                    = 121U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToTimer1trig                    = 122U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToTimer1trig                   = 123U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToTimer1trig                   = 124U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToTimer1trig           = 125U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToTimer1trig           = 126U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToTimer1trig     = 127U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToTimer1trig           = 128U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToTimer1trig     = 129U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToTimer1trig           = 130U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToTimer1trig     = 131U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToTimer1trig           = 132U + (TIMER1TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToTimer1trig     = 133U + (TIMER1TRIG_REG << PMUX_SHIFT),
    /* Connections for TIMER2TRIG */
    kINPUTMUX_Ctinp0ToTimer2trig                     = 1U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToTimer2trig                     = 2U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToTimer2trig                     = 3U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToTimer2trig                     = 4U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToTimer2trig                     = 5U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToTimer2trig                     = 6U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToTimer2trig                     = 7U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToTimer2trig                     = 8U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToTimer2trig                     = 9U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToTimer2trig                     = 10U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToTimer2trig                    = 11U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToTimer2trig                    = 12U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToTimer2trig                    = 13U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToTimer2trig                    = 14U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToTimer2trig                    = 15U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToTimer2trig                    = 16U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToTimer2trig                    = 17U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToTimer2trig                    = 18U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToTimer2trig                    = 19U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToTimer2trig                    = 20U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToTimer2trig                   = 22U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToTimer2trig                   = 23U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToTimer2trig                   = 24U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToTimer2trig                   = 25U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToTimer2trig                 = 26U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToTimer2trig                 = 27U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToTimer2trig                 = 28U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToTimer2trig                 = 29U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToTimer2trig                    = 30U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToTimer2trig                = 33U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToTimer2trig                = 34U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToTimer2trig                = 35U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToTimer2trig                = 36U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToTimer2trig                = 37U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToTimer2trig                = 38U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToTimer2trig    = 48U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToTimer2trig     = 49U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToTimer2trig    = 50U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToTimer2trig     = 51U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToTimer2trig           = 52U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToTimer2trig     = 53U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToTimer2trig           = 54U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToTimer2trig     = 55U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToTimer2trig    = 56U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToTimer2trig = 57U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToTimer2trig     = 58U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToTimer2trig    = 59U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToTimer2trig = 60U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToTimer2trig     = 61U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToTimer2trig    = 62U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToTimer2trig = 63U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToTimer2trig     = 64U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToTimer2trig    = 65U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToTimer2trig = 66U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToTimer2trig     = 67U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToTimer2trig    = 68U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToTimer2trig = 69U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToTimer2trig     = 70U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToTimer2trig                 = 75U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToTimer2trig                 = 76U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToTimer2trig                 = 77U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToTimer2trig                 = 78U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToTimer2trig                = 79U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToTimer2trig                = 80U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToTimer2trig                = 81U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToTimer2trig                = 82U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToTimer2trig                = 83U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToTimer2trig                = 84U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToTimer2trig    = 94U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToTimer2trig     = 95U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToTimer2trig    = 96U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToTimer2trig     = 97U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToTimer2trig    = 98U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToTimer2trig = 99U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToTimer2trig     = 100U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToTimer2trig                    = 113U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToTimer2trig                    = 114U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToTimer2trig                    = 115U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToTimer2trig                    = 116U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToTimer2trig                    = 117U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToTimer2trig                    = 118U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToTimer2trig                    = 119U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToTimer2trig                    = 120U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToTimer2trig                    = 121U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToTimer2trig                    = 122U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToTimer2trig                   = 123U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToTimer2trig                   = 124U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToTimer2trig           = 125U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToTimer2trig           = 126U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToTimer2trig     = 127U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToTimer2trig           = 128U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToTimer2trig     = 129U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToTimer2trig           = 130U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToTimer2trig     = 131U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToTimer2trig           = 132U + (TIMER2TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToTimer2trig     = 133U + (TIMER2TRIG_REG << PMUX_SHIFT),
    /* Connections for TIMER3TRIG */
    kINPUTMUX_Ctinp0ToTimer3trig                     = 1U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToTimer3trig                     = 2U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToTimer3trig                     = 3U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToTimer3trig                     = 4U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToTimer3trig                     = 5U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToTimer3trig                     = 6U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToTimer3trig                     = 7U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToTimer3trig                     = 8U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToTimer3trig                     = 9U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToTimer3trig                     = 10U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToTimer3trig                    = 11U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToTimer3trig                    = 12U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToTimer3trig                    = 13U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToTimer3trig                    = 14U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToTimer3trig                    = 15U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToTimer3trig                    = 16U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToTimer3trig                    = 17U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToTimer3trig                    = 18U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToTimer3trig                    = 19U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToTimer3trig                    = 20U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToTimer3trig                   = 22U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToTimer3trig                   = 23U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToTimer3trig                   = 24U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToTimer3trig                   = 25U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToTimer3trig                 = 26U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToTimer3trig                 = 27U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToTimer3trig                 = 28U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToTimer3trig                 = 29U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToTimer3trig                    = 30U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToTimer3trig                = 33U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToTimer3trig                = 34U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToTimer3trig                = 35U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToTimer3trig                = 36U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToTimer3trig                = 37U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToTimer3trig                = 38U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToTimer3trig    = 48U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToTimer3trig     = 49U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToTimer3trig    = 50U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToTimer3trig     = 51U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToTimer3trig           = 52U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToTimer3trig     = 53U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToTimer3trig           = 54U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToTimer3trig     = 55U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToTimer3trig    = 56U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToTimer3trig = 57U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToTimer3trig     = 58U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToTimer3trig    = 59U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToTimer3trig = 60U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToTimer3trig     = 61U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToTimer3trig    = 62U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToTimer3trig = 63U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToTimer3trig     = 64U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToTimer3trig    = 65U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToTimer3trig = 66U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToTimer3trig     = 67U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToTimer3trig    = 68U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToTimer3trig = 69U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToTimer3trig     = 70U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToTimer3trig                 = 75U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToTimer3trig                 = 76U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToTimer3trig                 = 77U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToTimer3trig                 = 78U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToTimer3trig                = 79U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToTimer3trig                = 80U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToTimer3trig                = 81U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToTimer3trig                = 82U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToTimer3trig                = 83U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToTimer3trig                = 84U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToTimer3trig    = 94U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToTimer3trig     = 95U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToTimer3trig    = 96U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToTimer3trig     = 97U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToTimer3trig    = 98U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToTimer3trig = 99U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToTimer3trig     = 100U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Tmprout0ToTimer3trig                   = 103U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Tmprout1ToTimer3trig                   = 104U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToTimer3trig                    = 113U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToTimer3trig                    = 114U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToTimer3trig                    = 115U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToTimer3trig                    = 116U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToTimer3trig                    = 117U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToTimer3trig                    = 118U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToTimer3trig                    = 119U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToTimer3trig                    = 120U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToTimer3trig                    = 121U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToTimer3trig                    = 122U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToTimer3trig                   = 123U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToTimer3trig                   = 124U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToTimer3trig           = 125U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToTimer3trig           = 126U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToTimer3trig     = 127U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToTimer3trig           = 128U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToTimer3trig     = 129U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToTimer3trig           = 130U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToTimer3trig     = 131U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToTimer3trig           = 132U + (TIMER3TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToTimer3trig     = 133U + (TIMER3TRIG_REG << PMUX_SHIFT),
    /* Connections for TIMER4TRIG */
    kINPUTMUX_Ctinp0ToTimer4trig                     = 1U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp1ToTimer4trig                     = 2U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp2ToTimer4trig                     = 3U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp3ToTimer4trig                     = 4U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp4ToTimer4trig                     = 5U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp5ToTimer4trig                     = 6U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp6ToTimer4trig                     = 7U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp7ToTimer4trig                     = 8U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp8ToTimer4trig                     = 9U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp9ToTimer4trig                     = 10U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp10ToTimer4trig                    = 11U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp11ToTimer4trig                    = 12U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp12ToTimer4trig                    = 13U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp13ToTimer4trig                    = 14U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp14ToTimer4trig                    = 15U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp15ToTimer4trig                    = 16U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp16ToTimer4trig                    = 17U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp17ToTimer4trig                    = 18U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp18ToTimer4trig                    = 19U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctinp19ToTimer4trig                    = 20U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToTimer4trig                   = 22U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToTimer4trig                   = 23U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToTimer4trig                   = 24U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToTimer4trig                   = 25U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToTimer4trig                 = 26U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToTimer4trig                 = 27U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToTimer4trig                 = 28U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToTimer4trig                 = 29U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToTimer4trig                    = 30U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToTimer4trig                = 33U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToTimer4trig                = 34U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToTimer4trig                = 35U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToTimer4trig                = 36U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToTimer4trig                = 37U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToTimer4trig                = 38U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToTimer4trig    = 48U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToTimer4trig     = 49U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToTimer4trig    = 50U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToTimer4trig     = 51U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToTimer4trig           = 52U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToTimer4trig     = 53U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToTimer4trig           = 54U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToTimer4trig     = 55U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToTimer4trig    = 56U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToTimer4trig = 57U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToTimer4trig     = 58U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToTimer4trig    = 59U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToTimer4trig = 60U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToTimer4trig     = 61U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToTimer4trig    = 62U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToTimer4trig = 63U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToTimer4trig     = 64U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToTimer4trig    = 65U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToTimer4trig = 66U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToTimer4trig     = 67U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToTimer4trig    = 68U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToTimer4trig = 69U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToTimer4trig     = 70U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToTimer4trig                 = 75U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToTimer4trig                 = 76U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToTimer4trig                 = 77U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToTimer4trig                 = 78U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToTimer4trig                = 79U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToTimer4trig                = 80U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToTimer4trig                = 81U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToTimer4trig                = 82U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToTimer4trig                = 83U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToTimer4trig                = 84U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToTimer4trig    = 94U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToTimer4trig     = 95U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToTimer4trig    = 96U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToTimer4trig     = 97U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receiveddatawordToTimer4trig    = 98U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5transmitteddatawordToTimer4trig = 99U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5receivelineidleToTimer4trig     = 100U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToTimer4trig                    = 113U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToTimer4trig                    = 114U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToTimer4trig                    = 115U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToTimer4trig                    = 116U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToTimer4trig                    = 117U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToTimer4trig                    = 118U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToTimer4trig                    = 119U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToTimer4trig                    = 120U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToTimer4trig                    = 121U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToTimer4trig                    = 122U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToTimer4trig                   = 123U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToTimer4trig                   = 124U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToTimer4trig           = 125U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToTimer4trig           = 126U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToTimer4trig     = 127U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToTimer4trig           = 128U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToTimer4trig     = 129U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4endofframeToTimer4trig           = 130U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi4receiveddatawordToTimer4trig     = 131U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5endofframeToTimer4trig           = 132U + (TIMER4TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi5receiveddatawordToTimer4trig     = 133U + (TIMER4TRIG_REG << PMUX_SHIFT),
    /* Connections for FREQMEAS_REF */
    kINPUTMUX_ClkinToFreqmeasref                                     = 1U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Froosc12mToFreqmeasref                                 = 2U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_FrohfdivToFreqmeasref                                  = 3U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Osc32k1ToFreqmeasref                                   = 4U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Clk16k1ToFreqmeasref                                   = 5U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_SlowclkToFreqmeasref                                   = 6U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Freqmeclkin0ToFreqmeasref                              = 7U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Freqmeclkin1ToFreqmeasref                              = 8U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToFreqmeasref                                  = 9U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToFreqmeasref                                  = 10U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_ClkoutpinToFreqmeasref                                 = 19U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_MtrbistheardbeatToFreqmeasref                          = 20U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_SpcbgaprefreshrateinlpmodeToFreqmeasref                = 21U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_SpctimerclockToFreqmeasref                             = 23U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Spctestobservesfabit0ToFreqmeasref                     = 24U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_SpcpmcobstestdelayxorToFreqmeasref                     = 25U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Usbpll480mclockdivby20ToFreqmeasref                    = 27U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Vbatosc32ktesttriggerToFreqmeasref                     = 28U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Vbatosc32ktestclockToFreqmeasref                       = 29U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Pll1clkdivToFreqmeasref                                = 31U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Gdet0onecyclepulseforerrorsdetectedbydet1ToFreqmeasref = 42U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_Gdet0onecycleblindingpulseattrimchangeToFreqmeasref    = 43U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_TsiclkmainlvToFreqmeasref                              = 46U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_TsiclkswlvToFreqmeasref                                = 47U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_TsiintgdonelvToFreqmeasref                             = 48U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    kINPUTMUX_TsiintgresetlvToFreqmeasref                            = 49U + (FREQMEAS_REF_REG << PMUX_SHIFT),
    /* Connections for FREQMEAS_TAR */
    kINPUTMUX_ClkinToFreqmeastar                                     = 1U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Froosc12mToFreqmeastar                                 = 2U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_FrohfdivToFreqmeastar                                  = 3U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Osc32k1ToFreqmeastar                                   = 4U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Clk16k1ToFreqmeastar                                   = 5U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_SlowclkToFreqmeastar                                   = 6U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Freqmeclkin0ToFreqmeastar                              = 7U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Freqmeclkin1ToFreqmeastar                              = 8U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToFreqmeastar                                  = 9U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToFreqmeastar                                  = 10U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_ClkoutpinToFreqmeastar                                 = 19U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_MtrbistheardbeatToFreqmeastar                          = 20U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_SpcbgaprefreshrateinlpmodeToFreqmeastar                = 21U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_SpctimerclockToFreqmeastar                             = 23U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Spctestobservesfabit0ToFreqmeastar                     = 24U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_SpcpmcobstestdelayxorToFreqmeastar                     = 25U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Usbpll480mclockdivby20ToFreqmeastar                    = 27U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Vbatosc32ktesttriggerToFreqmeastar                     = 28U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Vbatosc32ktestclockToFreqmeastar                       = 29U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Pll1clkdivToFreqmeastar                                = 31U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Gdet0onecyclepulseforerrorsdetectedbydet1ToFreqmeastar = 42U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_Gdet0onecycleblindingpulseattrimchangeToFreqmeastar    = 43U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_TsiclkmainlvToFreqmeastar                              = 46U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_TsiclkswlvToFreqmeastar                                = 47U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_TsiintgdonelvToFreqmeastar                             = 48U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    kINPUTMUX_TsiintgresetlvToFreqmeastar                            = 49U + (FREQMEAS_TAR_REG << PMUX_SHIFT),
    /* Connections for CMP0_TRIG */
    kINPUTMUX_Aoi0out0ToCmp0trig           = 2U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToCmp0trig           = 3U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToCmp0trig           = 4U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToCmp0trig           = 5U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToCmp0trig        = 8U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToCmp0trig        = 9U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToCmp0trig        = 10U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToCmp0trig        = 11U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToCmp0trig        = 12U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToCmp0trig        = 13U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToCmp0trig             = 14U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToCmp0trig = 25U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToCmp0trig = 26U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToCmp0trig = 27U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToCmp0trig = 28U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToCmp0trig = 29U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToCmp0trig                = 30U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat0ToCmp0trig        = 39U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToCmp0trig        = 40U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat0ToCmp0trig        = 41U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToCmp0trig        = 42U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToCmp0trig = 56U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToCmp0trig = 57U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToCmp0trig = 58U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToCmp0trig = 59U + (CMP0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToCmp0trig = 60U + (CMP0_TRIG_REG << PMUX_SHIFT),
    /* Connections for ADC0_TRIG */
    kINPUTMUX_ArmtxevToAdc0trig            = 1U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToAdc0trig           = 2U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToAdc0trig           = 3U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToAdc0trig           = 4U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToAdc0trig           = 5U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToAdc0trig            = 6U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToAdc0trig        = 9U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToAdc0trig        = 10U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToAdc0trig        = 11U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToAdc0trig        = 12U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToAdc0trig        = 13U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToAdc0trig        = 14U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToAdc0trig             = 15U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToAdc0trig = 26U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToAdc0trig = 27U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToAdc0trig = 28U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToAdc0trig = 29U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToAdc0trig = 30U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToAdc0trig                = 31U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToAdc0trig         = 37U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToAdc0trig         = 38U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToAdc0trig         = 39U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToAdc0trig         = 40U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat0ToAdc0trig        = 41U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToAdc0trig        = 42U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat0ToAdc0trig        = 43U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToAdc0trig        = 44U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToAdc0trig         = 45U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToAdc0trig         = 46U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToAdc0trig         = 47U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToAdc0trig         = 48U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToAdc0trig = 58U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToAdc0trig = 59U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToAdc0trig = 60U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToAdc0trig = 61U + (ADC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToAdc0trig = 62U + (ADC0_TRIG_REG << PMUX_SHIFT),
    /* Connections for ADC1_TRIG */
    kINPUTMUX_ArmtxevToAdc1trig            = 1U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToAdc1trig           = 2U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToAdc1trig           = 3U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToAdc1trig           = 4U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToAdc1trig           = 5U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToAdc1trig            = 6U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToAdc1trig        = 9U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToAdc1trig        = 10U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToAdc1trig        = 11U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToAdc1trig        = 12U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToAdc1trig        = 13U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToAdc1trig        = 14U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToAdc1trig             = 15U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToAdc1trig = 26U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToAdc1trig = 27U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToAdc1trig = 28U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToAdc1trig = 29U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToAdc1trig = 30U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToAdc1trig                = 31U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToAdc1trig         = 37U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToAdc1trig         = 38U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToAdc1trig         = 39U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToAdc1trig         = 40U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat0ToAdc1trig        = 41U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToAdc1trig        = 42U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat0ToAdc1trig        = 43U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToAdc1trig        = 44U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToAdc1trig         = 45U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToAdc1trig         = 46U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToAdc1trig         = 47U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToAdc1trig         = 48U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToAdc1trig = 58U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToAdc1trig = 59U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToAdc1trig = 60U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToAdc1trig = 61U + (ADC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToAdc1trig = 62U + (ADC1_TRIG_REG << PMUX_SHIFT),
    /* Connections for AOI0_INPUT */
    kINPUTMUX_Adc0tcomp0ToAoi0input         = 1U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToAoi0input         = 2U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToAoi0input         = 3U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToAoi0input         = 4U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToAoi0input            = 5U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToAoi0input        = 8U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToAoi0input        = 9U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToAoi0input        = 10U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToAoi0input        = 11U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToAoi0input        = 12U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToAoi0input        = 13U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToAoi0input        = 14U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToAoi0input        = 15U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToAoi0input        = 16U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToAoi0input        = 17U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToAoi0input        = 18U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToAoi0input        = 19U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToAoi0input             = 20U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToAoi0input            = 35U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToAoi0input            = 36U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToAoi0input            = 37U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToAoi0input            = 38U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToAoi0input            = 39U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToAoi0input            = 40U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToAoi0input            = 41U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToAoi0input            = 42U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToAoi0input            = 43U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToAoi0input            = 44U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToAoi0input           = 45U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToAoi0input           = 46U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToAoi0input = 47U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToAoi0input = 48U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToAoi0input = 49U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToAoi0input = 50U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToAoi0input = 51U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToAoi0input         = 52U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToAoi0input         = 53U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToAoi0input         = 54U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToAoi0input         = 55U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat0ToAoi0input        = 56U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToAoi0input        = 57U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToAoi0input        = 58U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToAoi0input        = 59U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat0ToAoi0input        = 60U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToAoi0input        = 61U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToAoi0input        = 62U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToAoi0input        = 63U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToAoi0input         = 64U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToAoi0input         = 65U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToAoi0input         = 66U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToAoi0input         = 67U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToAoi0input = 97U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToAoi0input = 98U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToAoi0input = 99U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToAoi0input = 100U + (AOI0_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToAoi0input = 101U + (AOI0_INPUT_REG << PMUX_SHIFT),
    /* Connections for LPI2C0_TRIG */
    kINPUTMUX_Aoi0out0ToLpi2c0trig           = 2U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpi2c0trig           = 3U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpi2c0trig           = 4U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpi2c0trig           = 5U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpi2c0trig            = 6U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToLpi2c0trig        = 9U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpi2c0trig        = 10U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToLpi2c0trig        = 11U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpi2c0trig        = 12U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToLpi2c0trig        = 13U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpi2c0trig        = 14U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpi2c0trig             = 15U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpi2c0trig            = 17U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpi2c0trig            = 18U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpi2c0trig            = 19U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpi2c0trig            = 20U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpi2c0trig            = 21U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpi2c0trig            = 22U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpi2c0trig            = 23U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpi2c0trig            = 24U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpi2c0trig = 25U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpi2c0trig = 26U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpi2c0trig = 27U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpi2c0trig = 28U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpi2c0trig = 29U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpi2c0trig                = 30U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpi2c0trig        = 35U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpi2c0trig        = 36U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpi2c0trig        = 37U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpi2c0trig        = 38U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpi2c0trig         = 39U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpi2c0trig         = 40U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpi2c0trig         = 41U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpi2c0trig         = 42U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpi2c0trig = 43U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpi2c0trig = 44U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpi2c0trig = 45U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpi2c0trig = 46U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpi2c0trig = 47U + (LPI2C0_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPI2C1_TRIG */
    kINPUTMUX_Aoi0out0ToLpi2c1trig           = 2U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpi2c1trig           = 3U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpi2c1trig           = 4U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpi2c1trig           = 5U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpi2c1trig            = 6U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToLpi2c1trig        = 9U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpi2c1trig        = 10U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToLpi2c1trig        = 11U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpi2c1trig        = 12U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToLpi2c1trig        = 13U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpi2c1trig        = 14U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpi2c1trig             = 15U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpi2c1trig            = 17U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpi2c1trig            = 18U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpi2c1trig            = 19U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpi2c1trig            = 20U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpi2c1trig            = 21U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpi2c1trig            = 22U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpi2c1trig            = 23U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpi2c1trig            = 24U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpi2c1trig = 25U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpi2c1trig = 26U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpi2c1trig = 27U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpi2c1trig = 28U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpi2c1trig = 29U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpi2c1trig                = 30U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpi2c1trig        = 35U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpi2c1trig        = 36U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpi2c1trig        = 37U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpi2c1trig        = 38U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpi2c1trig         = 39U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpi2c1trig         = 40U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpi2c1trig         = 41U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpi2c1trig         = 42U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpi2c1trig = 43U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpi2c1trig = 44U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpi2c1trig = 45U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpi2c1trig = 46U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpi2c1trig = 47U + (LPI2C1_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPI2C2_TRIG */
    kINPUTMUX_Aoi0out0ToLpi2c2trig           = 2U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpi2c2trig           = 3U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpi2c2trig           = 4U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpi2c2trig           = 5U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpi2c2trig            = 6U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToLpi2c2trig        = 9U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpi2c2trig        = 10U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToLpi2c2trig        = 11U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpi2c2trig        = 12U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToLpi2c2trig        = 13U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpi2c2trig        = 14U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpi2c2trig             = 15U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpi2c2trig            = 17U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpi2c2trig            = 18U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpi2c2trig            = 19U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpi2c2trig            = 20U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpi2c2trig            = 21U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpi2c2trig            = 22U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpi2c2trig            = 23U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpi2c2trig            = 24U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpi2c2trig = 25U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpi2c2trig = 26U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpi2c2trig = 27U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpi2c2trig = 28U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpi2c2trig = 29U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpi2c2trig                = 30U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpi2c2trig        = 35U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpi2c2trig        = 36U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpi2c2trig        = 37U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpi2c2trig        = 38U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpi2c2trig         = 39U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpi2c2trig         = 40U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpi2c2trig         = 41U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpi2c2trig         = 42U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpi2c2trig = 43U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpi2c2trig = 44U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpi2c2trig = 45U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpi2c2trig = 46U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpi2c2trig = 47U + (LPI2C2_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPI2C3_TRIG */
    kINPUTMUX_Aoi0out0ToLpi2c3trig           = 2U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpi2c3trig           = 3U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpi2c3trig           = 4U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpi2c3trig           = 5U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpi2c3trig            = 6U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToLpi2c3trig        = 9U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpi2c3trig        = 10U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToLpi2c3trig        = 11U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpi2c3trig        = 12U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToLpi2c3trig        = 13U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpi2c3trig        = 14U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpi2c3trig             = 15U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpi2c3trig            = 17U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpi2c3trig            = 18U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpi2c3trig            = 19U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpi2c3trig            = 20U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpi2c3trig            = 21U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpi2c3trig            = 22U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpi2c3trig            = 23U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpi2c3trig            = 24U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpi2c3trig = 25U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpi2c3trig = 26U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpi2c3trig = 27U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpi2c3trig = 28U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpi2c3trig = 29U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpi2c3trig                = 30U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpi2c3trig        = 35U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpi2c3trig        = 36U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpi2c3trig        = 37U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpi2c3trig        = 38U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpi2c3trig         = 39U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpi2c3trig         = 40U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpi2c3trig         = 41U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpi2c3trig         = 42U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpi2c3trig = 43U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpi2c3trig = 44U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpi2c3trig = 45U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpi2c3trig = 46U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpi2c3trig = 47U + (LPI2C3_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPSPI0_TRIG */
    kINPUTMUX_Aoi0out0ToLpspi0trig           = 2U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpspi0trig           = 3U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpspi0trig           = 4U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpspi0trig           = 5U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpspi0trig            = 6U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpspi0trig        = 9U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpspi0trig        = 10U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpspi0trig        = 11U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpspi0trig        = 12U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpspi0trig        = 13U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpspi0trig        = 14U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpspi0trig             = 15U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpspi0trig            = 17U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpspi0trig            = 18U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpspi0trig            = 19U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpspi0trig            = 20U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpspi0trig            = 21U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpspi0trig            = 22U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpspi0trig            = 23U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpspi0trig            = 24U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpspi0trig = 25U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpspi0trig = 26U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpspi0trig = 27U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpspi0trig = 28U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpspi0trig = 29U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpspi0trig                = 30U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpspi0trig        = 35U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpspi0trig        = 36U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpspi0trig        = 37U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpspi0trig        = 38U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpspi0trig         = 39U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpspi0trig         = 40U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpspi0trig         = 41U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpspi0trig         = 42U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpspi0trig = 43U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpspi0trig = 44U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpspi0trig = 45U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpspi0trig = 46U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpspi0trig = 47U + (LPSPI0_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPSPI1_TRIG */
    kINPUTMUX_Aoi0out0ToLpspi1trig           = 2U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpspi1trig           = 3U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpspi1trig           = 4U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpspi1trig           = 5U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpspi1trig            = 6U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpspi1trig        = 9U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpspi1trig        = 10U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpspi1trig        = 11U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpspi1trig        = 12U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpspi1trig        = 13U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpspi1trig        = 14U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpspi1trig             = 15U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpspi1trig            = 17U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpspi1trig            = 18U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpspi1trig            = 19U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpspi1trig            = 20U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpspi1trig            = 21U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpspi1trig            = 22U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpspi1trig            = 23U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpspi1trig            = 24U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpspi1trig = 25U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpspi1trig = 26U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpspi1trig = 27U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpspi1trig = 28U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpspi1trig = 29U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpspi1trig                = 30U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpspi1trig        = 35U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpspi1trig        = 36U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpspi1trig        = 37U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpspi1trig        = 38U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpspi1trig         = 39U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpspi1trig         = 40U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpspi1trig         = 41U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpspi1trig         = 42U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpspi1trig = 43U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpspi1trig = 44U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpspi1trig = 45U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpspi1trig = 46U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpspi1trig = 47U + (LPSPI1_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPSPI2_TRIG */
    kINPUTMUX_Aoi0out0ToLpspi2trig           = 2U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpspi2trig           = 3U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpspi2trig           = 4U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpspi2trig           = 5U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpspi2trig            = 6U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpspi2trig        = 9U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpspi2trig        = 10U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpspi2trig        = 11U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpspi2trig        = 12U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpspi2trig        = 13U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpspi2trig        = 14U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpspi2trig             = 15U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpspi2trig            = 17U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpspi2trig            = 18U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpspi2trig            = 19U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpspi2trig            = 20U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpspi2trig            = 21U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpspi2trig            = 22U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpspi2trig            = 23U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpspi2trig            = 24U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpspi2trig = 25U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpspi2trig = 26U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpspi2trig = 27U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpspi2trig = 28U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpspi2trig = 29U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpspi2trig                = 30U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpspi2trig        = 35U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpspi2trig        = 36U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpspi2trig        = 37U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpspi2trig        = 38U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpspi2trig         = 39U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpspi2trig         = 40U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpspi2trig         = 41U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpspi2trig         = 42U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpspi2trig = 43U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpspi2trig = 44U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpspi2trig = 45U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpspi2trig = 46U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpspi2trig = 47U + (LPSPI2_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPSPI3_TRIG */
    kINPUTMUX_Aoi0out0ToLpspi3trig           = 2U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpspi3trig           = 3U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpspi3trig           = 4U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpspi3trig           = 5U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpspi3trig            = 6U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpspi3trig        = 9U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpspi3trig        = 10U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpspi3trig        = 11U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpspi3trig        = 12U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpspi3trig        = 13U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpspi3trig        = 14U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpspi3trig             = 15U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpspi3trig            = 17U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpspi3trig            = 18U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpspi3trig            = 19U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpspi3trig            = 20U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpspi3trig            = 21U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpspi3trig            = 22U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpspi3trig            = 23U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpspi3trig            = 24U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpspi3trig = 25U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpspi3trig = 26U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpspi3trig = 27U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpspi3trig = 28U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpspi3trig = 29U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpspi3trig                = 30U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpspi3trig        = 35U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpspi3trig        = 36U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpspi3trig        = 37U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpspi3trig        = 38U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpspi3trig         = 39U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpspi3trig         = 40U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpspi3trig         = 41U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpspi3trig         = 42U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpspi3trig = 43U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpspi3trig = 44U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpspi3trig = 45U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpspi3trig = 46U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpspi3trig = 47U + (LPSPI3_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPSPI4_TRIG */
    kINPUTMUX_Aoi0out0ToLpspi4trig           = 2U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpspi4trig           = 3U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpspi4trig           = 4U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpspi4trig           = 5U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpspi4trig            = 6U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpspi4trig        = 9U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpspi4trig        = 10U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpspi4trig        = 11U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpspi4trig        = 12U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpspi4trig        = 13U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpspi4trig        = 14U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpspi4trig             = 15U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpspi4trig            = 17U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpspi4trig            = 18U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpspi4trig            = 19U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpspi4trig            = 20U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpspi4trig            = 21U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpspi4trig            = 22U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpspi4trig            = 23U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpspi4trig            = 24U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpspi4trig = 25U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpspi4trig = 26U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpspi4trig = 27U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpspi4trig = 28U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpspi4trig = 29U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpspi4trig                = 30U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpspi4trig        = 35U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpspi4trig        = 36U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpspi4trig        = 37U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpspi4trig        = 38U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpspi4trig         = 39U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpspi4trig         = 40U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpspi4trig         = 41U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpspi4trig         = 42U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpspi4trig = 43U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpspi4trig = 44U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpspi4trig = 45U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpspi4trig = 46U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpspi4trig = 47U + (LPSPI4_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPSPI5_TRIG */
    kINPUTMUX_Aoi0out0ToLpspi5trig           = 2U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpspi5trig           = 3U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpspi5trig           = 4U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpspi5trig           = 5U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpspi5trig            = 6U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToLpspi5trig        = 9U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpspi5trig        = 10U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToLpspi5trig        = 11U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpspi5trig        = 12U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToLpspi5trig        = 13U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpspi5trig        = 14U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpspi5trig             = 15U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpspi5trig            = 17U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpspi5trig            = 18U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpspi5trig            = 19U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpspi5trig            = 20U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpspi5trig            = 21U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpspi5trig            = 22U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpspi5trig            = 23U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpspi5trig            = 24U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpspi5trig = 25U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpspi5trig = 26U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpspi5trig = 27U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpspi5trig = 28U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpspi5trig = 29U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpspi5trig                = 30U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpspi5trig        = 35U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpspi5trig        = 36U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpspi5trig        = 37U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpspi5trig        = 38U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpspi5trig         = 39U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpspi5trig         = 40U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpspi5trig         = 41U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpspi5trig         = 42U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpspi5trig = 43U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpspi5trig = 44U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpspi5trig = 45U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpspi5trig = 46U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpspi5trig = 47U + (LPSPI5_TRIG_REG << PMUX_SHIFT),
    /* Connections for LPUART0 */
    kINPUTMUX_Aoi0out0ToLpuart0           = 2U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpuart0           = 3U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpuart0           = 4U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpuart0           = 5U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpuart0            = 6U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpuart0        = 9U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToLpuart0        = 10U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpuart0        = 11U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToLpuart0        = 12U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpuart0        = 13U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToLpuart0        = 14U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpuart0             = 15U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpuart0            = 17U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpuart0            = 18U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpuart0            = 19U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpuart0            = 20U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpuart0            = 21U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpuart0            = 22U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpuart0            = 23U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpuart0            = 24U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToLpuart0            = 25U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToLpuart0            = 26U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToLpuart0           = 27U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToLpuart0           = 28U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpuart0 = 29U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpuart0 = 30U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpuart0 = 31U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpuart0 = 32U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpuart0 = 33U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpuart0                = 34U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpuart0        = 40U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpuart0        = 41U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpuart0        = 42U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpuart0        = 43U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpuart0         = 44U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpuart0         = 45U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpuart0         = 46U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpuart0         = 47U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpuart0 = 48U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpuart0 = 49U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpuart0 = 50U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpuart0 = 51U + (LPUART0_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpuart0 = 52U + (LPUART0_REG << PMUX_SHIFT),
    /* Connections for LPUART1 */
    kINPUTMUX_Aoi0out0ToLpuart1           = 2U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpuart1           = 3U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpuart1           = 4U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpuart1           = 5U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpuart1            = 6U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpuart1        = 9U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToLpuart1        = 10U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpuart1        = 11U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToLpuart1        = 12U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpuart1        = 13U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToLpuart1        = 14U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpuart1             = 15U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpuart1            = 17U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpuart1            = 18U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpuart1            = 19U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpuart1            = 20U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpuart1            = 21U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpuart1            = 22U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpuart1            = 23U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpuart1            = 24U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToLpuart1            = 25U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToLpuart1            = 26U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToLpuart1           = 27U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToLpuart1           = 28U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpuart1 = 29U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpuart1 = 30U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpuart1 = 31U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpuart1 = 32U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpuart1 = 33U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpuart1                = 34U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpuart1        = 40U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpuart1        = 41U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpuart1        = 42U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpuart1        = 43U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpuart1         = 44U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpuart1         = 45U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpuart1         = 46U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpuart1         = 47U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpuart1 = 48U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpuart1 = 49U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpuart1 = 50U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpuart1 = 51U + (LPUART1_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpuart1 = 52U + (LPUART1_REG << PMUX_SHIFT),
    /* Connections for LPUART2 */
    kINPUTMUX_Aoi0out0ToLpuart2           = 2U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpuart2           = 3U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpuart2           = 4U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpuart2           = 5U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpuart2            = 6U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpuart2        = 9U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToLpuart2        = 10U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpuart2        = 11U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToLpuart2        = 12U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpuart2        = 13U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToLpuart2        = 14U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpuart2             = 15U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpuart2            = 17U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpuart2            = 18U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpuart2            = 19U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpuart2            = 20U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpuart2            = 21U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpuart2            = 22U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpuart2            = 23U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpuart2            = 24U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToLpuart2            = 25U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToLpuart2            = 26U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToLpuart2           = 27U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToLpuart2           = 28U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpuart2 = 29U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpuart2 = 30U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpuart2 = 31U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpuart2 = 32U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpuart2 = 33U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpuart2                = 34U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpuart2        = 40U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpuart2        = 41U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpuart2        = 42U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpuart2        = 43U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpuart2         = 44U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpuart2         = 45U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpuart2         = 46U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpuart2         = 47U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpuart2 = 48U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpuart2 = 49U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpuart2 = 50U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpuart2 = 51U + (LPUART2_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpuart2 = 52U + (LPUART2_REG << PMUX_SHIFT),
    /* Connections for LPUART3 */
    kINPUTMUX_Aoi0out0ToLpuart3           = 2U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpuart3           = 3U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpuart3           = 4U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpuart3           = 5U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpuart3            = 6U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpuart3        = 9U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToLpuart3        = 10U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpuart3        = 11U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToLpuart3        = 12U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpuart3        = 13U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToLpuart3        = 14U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpuart3             = 15U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpuart3            = 17U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpuart3            = 18U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpuart3            = 19U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpuart3            = 20U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpuart3            = 21U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpuart3            = 22U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpuart3            = 23U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpuart3            = 24U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToLpuart3            = 25U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToLpuart3            = 26U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToLpuart3           = 27U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToLpuart3           = 28U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpuart3 = 29U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpuart3 = 30U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpuart3 = 31U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpuart3 = 32U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpuart3 = 33U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpuart3                = 34U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpuart3        = 40U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpuart3        = 41U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpuart3        = 42U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpuart3        = 43U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpuart3         = 44U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpuart3         = 45U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpuart3         = 46U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpuart3         = 47U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpuart3 = 48U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpuart3 = 49U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpuart3 = 50U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpuart3 = 51U + (LPUART3_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpuart3 = 52U + (LPUART3_REG << PMUX_SHIFT),
    /* Connections for LPUART4 */
    kINPUTMUX_Aoi0out0ToLpuart4           = 2U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpuart4           = 3U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpuart4           = 4U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpuart4           = 5U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpuart4            = 6U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpuart4        = 9U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToLpuart4        = 10U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpuart4        = 11U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToLpuart4        = 12U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpuart4        = 13U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToLpuart4        = 14U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpuart4             = 15U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpuart4            = 17U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpuart4            = 18U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpuart4            = 19U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpuart4            = 20U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpuart4            = 21U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpuart4            = 22U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpuart4            = 23U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpuart4            = 24U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToLpuart4            = 25U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToLpuart4            = 26U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToLpuart4           = 27U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToLpuart4           = 28U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpuart4 = 29U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpuart4 = 30U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpuart4 = 31U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpuart4 = 32U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpuart4 = 33U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpuart4                = 34U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpuart4        = 40U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpuart4        = 41U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpuart4        = 42U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpuart4        = 43U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpuart4         = 44U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpuart4         = 45U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpuart4         = 46U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpuart4         = 47U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpuart4 = 48U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpuart4 = 49U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpuart4 = 50U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpuart4 = 51U + (LPUART4_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpuart4 = 52U + (LPUART4_REG << PMUX_SHIFT),
    /* Connections for LPUART5 */
    kINPUTMUX_Aoi0out0ToLpuart5           = 2U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToLpuart5           = 3U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToLpuart5           = 4U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToLpuart5           = 5U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToLpuart5            = 6U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToLpuart5        = 9U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToLpuart5        = 10U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToLpuart5        = 11U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToLpuart5        = 12U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToLpuart5        = 13U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToLpuart5        = 14U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToLpuart5             = 15U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToLpuart5            = 17U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToLpuart5            = 18U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToLpuart5            = 19U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToLpuart5            = 20U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToLpuart5            = 21U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToLpuart5            = 22U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToLpuart5            = 23U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToLpuart5            = 24U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToLpuart5            = 25U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToLpuart5            = 26U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToLpuart5           = 27U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToLpuart5           = 28U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToLpuart5 = 29U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToLpuart5 = 30U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToLpuart5 = 31U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToLpuart5 = 32U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToLpuart5 = 33U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToLpuart5                = 34U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToLpuart5        = 40U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToLpuart5        = 41U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToLpuart5        = 42U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToLpuart5        = 43U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch0ToLpuart5         = 44U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch1ToLpuart5         = 45U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch2ToLpuart5         = 46U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Flexio0ch3ToLpuart5         = 47U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToLpuart5 = 48U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToLpuart5 = 49U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToLpuart5 = 50U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToLpuart5 = 51U + (LPUART5_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToLpuart5 = 52U + (LPUART5_REG << PMUX_SHIFT),
    /* Connections for FLEXIO_TRIG */
    kINPUTMUX_Aoi0out0ToFlexiotrig                   = 1U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToFlexiotrig                   = 2U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToFlexiotrig                   = 3U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToFlexiotrig                   = 4U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToFlexiotrig                 = 5U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToFlexiotrig                 = 6U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToFlexiotrig                 = 7U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToFlexiotrig                 = 8U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToFlexiotrig                    = 9U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToFlexiotrig                = 12U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToFlexiotrig                = 13U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToFlexiotrig                = 14U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToFlexiotrig                = 15U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToFlexiotrig                = 16U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToFlexiotrig                = 17U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToFlexiotrig                     = 18U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToFlexiotrig                    = 24U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToFlexiotrig                    = 25U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToFlexiotrig                    = 26U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToFlexiotrig                    = 27U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToFlexiotrig                    = 28U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToFlexiotrig                    = 29U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToFlexiotrig                    = 30U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToFlexiotrig                    = 31U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToFlexiotrig         = 32U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToFlexiotrig         = 33U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToFlexiotrig         = 34U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToFlexiotrig         = 35U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToFlexiotrig         = 36U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToFlexiotrig                        = 37U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0masterendofpacketToFlexiotrig    = 38U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c0slaveendofpacketToFlexiotrig     = 39U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1masterendofpacketToFlexiotrig    = 40U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c1slaveendofpacketToFlexiotrig     = 41U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0endofframeToFlexiotrig           = 42U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToFlexiotrig     = 43U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1endofframeToFlexiotrig           = 44U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToFlexiotrig     = 45U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToFlexiotrig    = 46U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0transmitteddatawordToFlexiotrig = 47U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receivelineidleToFlexiotrig     = 48U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToFlexiotrig    = 49U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1transmitteddatawordToFlexiotrig = 50U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receivelineidleToFlexiotrig     = 51U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToFlexiotrig    = 52U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2transmitteddatawordToFlexiotrig = 53U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receivelineidleToFlexiotrig     = 54U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToFlexiotrig    = 55U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3transmitteddatawordToFlexiotrig = 56U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receivelineidleToFlexiotrig     = 57U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToFlexiotrig    = 58U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4transmitteddatawordToFlexiotrig = 59U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receivelineidleToFlexiotrig     = 60U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToFlexiotrig                 = 65U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToFlexiotrig                 = 66U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToFlexiotrig                 = 67U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToFlexiotrig                 = 68U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToFlexiotrig                = 69U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToFlexiotrig                = 70U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToFlexiotrig                = 71U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToFlexiotrig                = 72U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2masterendofpacketToFlexiotrig    = 77U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c2slaveendofpacketToFlexiotrig     = 78U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3masterendofpacketToFlexiotrig    = 79U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpi2c3slaveendofpacketToFlexiotrig     = 80U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2endofframeToFlexiotrig           = 81U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToFlexiotrig     = 82U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3endofframeToFlexiotrig           = 83U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToFlexiotrig     = 84U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToFlexiotrig         = 85U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToFlexiotrig         = 86U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToFlexiotrig         = 87U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToFlexiotrig         = 88U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToFlexiotrig         = 89U + (FLEXIO_TRIG_REG << PMUX_SHIFT),
    /* Connections for DAC0_TRIG */
    kINPUTMUX_ArmtxevToDac0trig            = 1U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToDac0trig           = 2U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToDac0trig           = 3U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToDac0trig           = 4U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToDac0trig           = 5U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToDac0trig            = 6U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToDac0trig        = 9U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToDac0trig        = 10U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToDac0trig        = 11U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToDac0trig        = 12U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToDac0trig        = 13U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToDac0trig        = 14U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToDac0trig             = 15U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToDac0trig = 26U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToDac0trig = 27U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToDac0trig = 28U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToDac0trig = 29U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToDac0trig = 30U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToDac0trig                = 31U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToDac0trig         = 37U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToDac0trig         = 38U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToDac0trig         = 39U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToDac0trig         = 40U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat0ToDac0trig        = 41U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToDac0trig        = 42U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat0ToDac0trig        = 43U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToDac0trig        = 44U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToDac0trig = 62U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToDac0trig = 63U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToDac0trig = 64U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToDac0trig = 65U + (DAC0_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToDac0trig = 66U + (DAC0_TRIG_REG << PMUX_SHIFT),
    /* Connections for TSI0_TRIG_INPUT */
    kINPUTMUX_Ctimer0mat2ToTsi0triginput = 1U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat3ToTsi0triginput = 2U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToTsi0triginput = 3U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat3ToTsi0triginput = 4U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToTsi0triginput = 5U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat3ToTsi0triginput = 6U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToTsi0triginput = 7U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToTsi0triginput = 8U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToTsi0triginput = 9U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToTsi0triginput = 10U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToTsi0triginput      = 11U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToTsi0triginput         = 12U + (TSI0_TRIG_INPUT_REG << PMUX_SHIFT),
    /* Connections for ENET_TRIG_IN */
    kINPUTMUX_Tenbaset1srxeventoutputToEnettrigin = 1U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Tenbaset1stxeventoutputToEnettrigin = 2U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToEnettrigin                 = 3U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToEnettrigin                 = 4U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToEnettrigin                 = 5U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToEnettrigin                 = 6U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToEnettrigin                 = 7U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToEnettrigin                 = 8U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToEnettrigin                 = 9U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToEnettrigin                 = 10U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin8ToEnettrigin                 = 11U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin9ToEnettrigin                 = 12U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin10ToEnettrigin                = 13U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin11ToEnettrigin                = 14U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToEnettrigin      = 15U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToEnettrigin      = 16U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToEnettrigin      = 17U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToEnettrigin      = 18U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToEnettrigin      = 19U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToEnettrigin      = 20U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToEnettrigin      = 21U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToEnettrigin      = 22U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToEnettrigin      = 23U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToEnettrigin      = 24U + (ENET_TRIG_IN_REG << PMUX_SHIFT),
    /* Connections for T1S_WKUP */
    kINPUTMUX_Aoi0out0ToT1swkup                = 1U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToT1swkup                = 2U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToT1swkup                = 3U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToT1swkup                = 4U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToT1swkup              = 5U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToT1swkup              = 6U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp2ToT1swkup              = 7U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp3ToT1swkup              = 8U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToT1swkup                 = 9U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToT1swkup             = 12U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat2ToT1swkup             = 13U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToT1swkup             = 14U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat2ToT1swkup             = 15U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToT1swkup             = 16U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat2ToT1swkup             = 17U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToT1swkup                  = 18U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin0ToT1swkup                 = 24U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin1ToT1swkup                 = 25U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin2ToT1swkup                 = 26U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin3ToT1swkup                 = 27U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin4ToT1swkup                 = 28U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin5ToT1swkup                 = 29U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin6ToT1swkup                 = 30U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Trigin7ToT1swkup                 = 31U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToT1swkup      = 32U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToT1swkup      = 33U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToT1swkup      = 34U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToT1swkup      = 35U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToT1swkup      = 36U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi0receiveddatawordToT1swkup  = 43U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi1receiveddatawordToT1swkup  = 45U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0receiveddatawordToT1swkup = 46U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1receiveddatawordToT1swkup = 49U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2receiveddatawordToT1swkup = 52U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3receiveddatawordToT1swkup = 55U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4receiveddatawordToT1swkup = 58U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToT1swkup              = 65U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToT1swkup              = 66U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp2ToT1swkup              = 67U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp3ToT1swkup              = 68U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat2ToT1swkup             = 69U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat3ToT1swkup             = 70U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat2ToT1swkup             = 71U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat3ToT1swkup             = 72U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi2receiveddatawordToT1swkup  = 82U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Lpspi3receiveddatawordToT1swkup  = 84U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToT1swkup      = 85U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToT1swkup      = 86U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToT1swkup      = 87U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToT1swkup      = 88U + (T1S_WKUP_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToT1swkup      = 89U + (T1S_WKUP_REG << PMUX_SHIFT),
    /* Connections for DAC1_TRIG */
    kINPUTMUX_ArmtxevToDac1trig            = 1U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out0ToDac1trig           = 2U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToDac1trig           = 3U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToDac1trig           = 4U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToDac1trig           = 5U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToDac1trig            = 6U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat0ToDac1trig        = 9U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer0mat1ToDac1trig        = 10U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat0ToDac1trig        = 11U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer1mat1ToDac1trig        = 12U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat0ToDac1trig        = 13U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer2mat1ToDac1trig        = 14U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Lptmr0ToDac1trig             = 15U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig0ToDac1trig = 26U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig0ToDac1trig = 27U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig0ToDac1trig = 28U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig0ToDac1trig = 29U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig0ToDac1trig = 30U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_WuuToDac1trig                = 31U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp0ToDac1trig         = 37U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc0tcomp1ToDac1trig         = 38U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp0ToDac1trig         = 39U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Adc1tcomp1ToDac1trig         = 40U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat0ToDac1trig        = 41U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer3mat1ToDac1trig        = 42U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat0ToDac1trig        = 43U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Ctimer4mat1ToDac1trig        = 44U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio0pineventtrig1ToDac1trig = 62U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio1pineventtrig1ToDac1trig = 63U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio2pineventtrig1ToDac1trig = 64U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio3pineventtrig1ToDac1trig = 65U + (DAC1_TRIG_REG << PMUX_SHIFT),
    kINPUTMUX_Gpio4pineventtrig1ToDac1trig = 66U + (DAC1_TRIG_REG << PMUX_SHIFT),
    /* Connections for TRIG_OUT */
    kINPUTMUX_Aoi0out0ToTrigout              = 2U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out1ToTrigout              = 3U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out2ToTrigout              = 4U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Aoi0out3ToTrigout              = 5U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Cmp0outToTrigout               = 6U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart0ippdolpuarttxdToTrigout = 9U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart1ippdolpuarttxdToTrigout = 10U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart2ippdolpuarttxdToTrigout = 11U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart3ippdolpuarttxdToTrigout = 12U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart4ippdolpuarttxdToTrigout = 13U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Lpuart5ippdolpuarttxdToTrigout = 18U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_Usb1startofframeToTrigout      = 21U + (TRIG_OUT_REG << PMUX_SHIFT),
    kINPUTMUX_EnetppsoutputToTrigout         = 22U + (TRIG_OUT_REG << PMUX_SHIFT),
} inputmux_connection_t;
/*@}*/
/*@}*/
#endif /* _FSL_INPUTMUX_CONNECTIONS_ */