 
****************************************
Report : area
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Thu Oct 24 02:39:06 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          900
Number of nets:                          2837
Number of cells:                         1927
Number of combinational cells:           1519
Number of sequential cells:               363
Number of macros/black boxes:               0
Number of buf/inv:                        312
Number of references:                      26

Combinational area:              13863.879641
Buf/Inv area:                     1223.768026
Noncombinational area:           11335.151512
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 25199.031153
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------------------
SYS_TOP_dft                       25199.0312    100.0     96.4894      0.0000  0.0000  SYS_TOP_dft
ALU_INST                           5671.6941     22.5   1023.7290    560.1092  0.0000  ALU_OPER_WIDTH8_test_1
ALU_INST/add_38                     231.8099      0.9    231.8099      0.0000  0.0000  ALU_OPER_WIDTH8_DW01_add_0
ALU_INST/div_47                    1434.3973      5.7   1434.3973      0.0000  0.0000  ALU_OPER_WIDTH8_DW_div_uns_0
ALU_INST/mult_44                   2155.7144      8.6   1914.4909      0.0000  0.0000  ALU_OPER_WIDTH8_DW02_mult_0
ALU_INST/mult_44/FS_1               241.2235      1.0    241.2235      0.0000  0.0000  ALU_OPER_WIDTH8_DW01_add_1
ALU_INST/sub_41                     265.9342      1.1    265.9342      0.0000  0.0000  ALU_OPER_WIDTH8_DW01_sub_0
CLK_DIV_RX_INST                     950.7736      3.8    514.2179    329.4760  0.0000  ClkDiv_test_0
CLK_DIV_RX_INST/r76                 107.0797      0.4    107.0797      0.0000  0.0000  ClkDiv_1_DW01_inc_0
CLK_DIV_TX_INST                     947.2435      3.8    510.6878    329.4760  0.0000  ClkDiv_test_1
CLK_DIV_TX_INST/r76                 107.0797      0.4    107.0797      0.0000  0.0000  ClkDiv_0_DW01_inc_0
CLK_GATE_INST                        40.0078      0.2      0.0000     40.0078  0.0000  CLK_GATE
DATA_SYNC_INST                      480.0936      1.9     84.7224    395.3712  0.0000  DataSynchronizer_BUS_WIDTH8_test_1
FIFO_INST                          4500.8777     17.9      7.0602      0.0000  0.0000  FIFO_TOP_DATA_WIDTH8_test_1
FIFO_INST/fifo_mem                 3377.1291     13.4   1259.0690   2118.0601  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_FIFO_DEPTH8_ADDR_WIDTH4_test_1
FIFO_INST/fifo_rd                   292.9983      1.2    160.0312    132.9671  0.0000  FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4_test_1
FIFO_INST/fifo_wr                   296.5284      1.2    163.5613    132.9671  0.0000  FIFO_WR_FIFO_DEPTH8_ADDR_WIDTH4_test_1
FIFO_INST/sync_rptr_gray_to_wptr_gray
                                    263.5808      1.0      0.0000    263.5808  0.0000  DF_SYNC_SYNC_WIDTH4_test_0
FIFO_INST/sync_wptr_gray_to_rptr_gray
                                    263.5808      1.0      0.0000    263.5808  0.0000  DF_SYNC_SYNC_WIDTH4_test_1
PLSE_GEN_INST                        71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
PRE_MUX_INST                         95.3127      0.4     95.3127      0.0000  0.0000  CLKDIV_MUX
REG_FILE_INST                      7115.5052     28.2   2595.8003   4519.7049  0.0000  RegFile_WIDTH8_DEPTH16_test_1
RST_SYNC1_INST                       65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_test_0
RST_SYNC2_INST                       65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_test_1
SYS_CTRL_INST                       937.8299      3.7    636.5947    301.2352  0.0000  SYS_CTRL_test_1
U0_mux2X1                            15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
UART_INST                          4073.7355     16.2      7.0602      0.0000  0.0000  UART_DATA_WIDTH8_test_1
UART_INST/U0_UART_RX               2726.4140     10.8     58.8350      0.0000  0.0000  UART_RX_test_1
UART_INST/U0_UART_RX/U0_data_sampling
                                    602.4704      2.4    470.6800    131.7904  0.0000  data_sampling_test_1
UART_INST/U0_UART_RX/U0_deserializer
                                    516.5713      2.0    252.9905    263.5808  0.0000  deserializer_DATA_WIDTH8_test_1
UART_INST/U0_UART_RX/U0_edge_bit_counter
                                    701.3132      2.8    370.6605    330.6527  0.0000  edge_bit_counter_test_1
UART_INST/U0_UART_RX/U0_par_chk     148.2642      0.6    114.1399     34.1243  0.0000  par_chk_DATA_WIDTH8_test_1
UART_INST/U0_UART_RX/U0_stp_chk      49.4214      0.2     15.2971     34.1243  0.0000  stp_chk_test_1
UART_INST/U0_UART_RX/U0_strt_chk     44.7146      0.2     11.7670     32.9476  0.0000  strt_chk_test_1
UART_INST/U0_UART_RX/U0_uart_fsm    604.8238      2.4    505.9810     98.8428  0.0000  uart_rx_fsm_DATA_WIDTH8_test_1
UART_INST/U0_UART_TX               1340.2613      5.3      7.0602      0.0000  0.0000  UART_TX_DATA_WIDTH8_test_1
UART_INST/U0_UART_TX/U0_Serializer
                                    555.4024      2.2    192.9788    362.4236  0.0000  Serializer_WIDTH8_test_1
UART_INST/U0_UART_TX/U0_fsm         221.2196      0.9     89.4292    131.7904  0.0000  uart_tx_fsm_test_1
UART_INST/U0_UART_TX/U0_mux          61.1884      0.2     27.0641     34.1243  0.0000  mux_test_1
UART_INST/U0_UART_TX/U0_parity_calc
                                    495.3907      2.0    198.8623    296.5284  0.0000  parity_calc_WIDTH8_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------------------
Total                                                  13863.8796  11335.1515  0.0000

1
