# Image-Processing-SV-RTL
Features a Convolution Filter, Bilinear interpolator and Divider modules written and tested in System Verilog, using adjustable Fixed Pointed Arithmetic.
