#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 11 23:47:18 2020
# Process ID: 3709
# Current directory: /media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/top.vds
# Journal file: /media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3854 
WARNING: [Synth 8-992] neuron_idx is already implicitly declared earlier [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:256]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.934 ; gain = 207.652 ; free physical = 3325 ; free virtual = 7305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_16x784' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/rom_16x784_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_16x784' (2#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/rom_16x784_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mnist_network' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:23]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 8 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
	Parameter total_hidden_partial_sums bound to: 49 - type: integer 
	Parameter st_hidden_neurons bound to: 0 - type: integer 
	Parameter st_output_neurons bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_multiplier' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/fp_multiplier.v:21]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 8 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fp_multiplier' (3#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/fp_multiplier.v:21]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_0' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_0' (4#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_1' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_1' (5#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_2' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_2' (6#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_3' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_3' (7#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_4' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_4' (8#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_5' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_5' (9#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_6' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_6' (10#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_7' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_7' (11#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_8' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_8' (12#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_9' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_9' (13#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_10' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_10' (14#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_11' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_11' (15#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_12' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_12' (16#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_13' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_13' (17#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_13_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_14' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_14' (18#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_14_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_input_weights_15' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_input_weights_15' (19#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/.Xil/Vivado-3709-robuntu/realtime/blk_mem_input_weights_15_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'parallel_adder_16' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_16.v:21]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 8 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parallel_adder_4' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_4.v:21]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 8 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'parallel_adder_4' (20#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'parallel_adder_16' (21#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/parallel_adder_16.v:21]
INFO: [Synth 8-6157] synthesizing module 'relu' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/relu.v:21]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 8 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'relu' (22#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/lab_4/relu.v:21]
INFO: [Synth 8-6157] synthesizing module 'comparator_10' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/comparator_10.v:23]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 8 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comparator' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/comparator.v:24]
	Parameter weight_width bound to: 16 - type: integer 
	Parameter decimal_place bound to: 8 - type: integer 
	Parameter num_input_neurons bound to: 784 - type: integer 
	Parameter num_hidden_neurons bound to: 16 - type: integer 
	Parameter num_output_neurons bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (23#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/comparator.v:24]
INFO: [Synth 8-6155] done synthesizing module 'comparator_10' (24#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/comparator_10.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:274]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_neuron_acc_reg' and it is trimmed from '32' to '16' bits. [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:238]
INFO: [Synth 8-6155] done synthesizing module 'mnist_network' (25#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:23]
INFO: [Synth 8-6157] synthesizing module 'gfx_top' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/gfx_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/new/vga640x480.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (26#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/new/vga640x480.v:23]
INFO: [Synth 8-6157] synthesizing module 'gfx_borders' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/gfx_borders.v:23]
	Parameter X_LEFT bound to: 96 - type: integer 
	Parameter X_RIGHT bound to: 545 - type: integer 
	Parameter Y_TOP bound to: 15 - type: integer 
	Parameter Y_BTM bound to: 465 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/gfx_borders.v:46]
INFO: [Synth 8-6155] done synthesizing module 'gfx_borders' (27#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/gfx_borders.v:23]
INFO: [Synth 8-6157] synthesizing module 'gfx_image' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/gfx_image.v:23]
	Parameter SHIFT bound to: 4 - type: integer 
	Parameter X_LEFT bound to: 96 - type: integer 
	Parameter X_RIGHT bound to: 544 - type: integer 
	Parameter Y_TOP bound to: 16 - type: integer 
	Parameter Y_BTM bound to: 464 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gfx_image' (28#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/gfx_image.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gfx_top' (29#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/gfx_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_7_seg' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/new/display_7_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_7_seg' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/new/decoder_7_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7_seg' (30#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/new/decoder_7_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_7_seg' (31#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/imports/new/display_7_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (32#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (33#1) [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3331] design clk_div has unconnected port i_reset
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2152.809 ; gain = 248.527 ; free physical = 3388 ; free virtual = 7369
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2170.652 ; gain = 266.371 ; free physical = 3383 ; free virtual = 7365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2170.652 ; gain = 266.371 ; free physical = 3383 ; free virtual = 7365
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2170.652 ; gain = 0.000 ; free physical = 3373 ; free virtual = 7356
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_2/blk_mem_input_weights_2/blk_mem_input_weights_2_in_context.xdc] for cell 'nn_top/inp_wts_2'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_2/blk_mem_input_weights_2/blk_mem_input_weights_2_in_context.xdc] for cell 'nn_top/inp_wts_2'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_12/blk_mem_input_weights_12/blk_mem_input_weights_12_in_context.xdc] for cell 'nn_top/inp_wts_12'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_12/blk_mem_input_weights_12/blk_mem_input_weights_12_in_context.xdc] for cell 'nn_top/inp_wts_12'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_14/blk_mem_input_weights_14/blk_mem_input_weights_14_in_context.xdc] for cell 'nn_top/inp_wts_14'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_14/blk_mem_input_weights_14/blk_mem_input_weights_14_in_context.xdc] for cell 'nn_top/inp_wts_14'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_1/blk_mem_input_weights_1/blk_mem_input_weights_1_in_context.xdc] for cell 'nn_top/inp_wts_1'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_1/blk_mem_input_weights_1/blk_mem_input_weights_1_in_context.xdc] for cell 'nn_top/inp_wts_1'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_11/blk_mem_input_weights_11/blk_mem_input_weights_11_in_context.xdc] for cell 'nn_top/inp_wts_11'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_11/blk_mem_input_weights_11/blk_mem_input_weights_11_in_context.xdc] for cell 'nn_top/inp_wts_11'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_9/blk_mem_input_weights_9/blk_mem_input_weights_9_in_context.xdc] for cell 'nn_top/inp_wts_9'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_9/blk_mem_input_weights_9/blk_mem_input_weights_9_in_context.xdc] for cell 'nn_top/inp_wts_9'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_8/blk_mem_input_weights_8/blk_mem_input_weights_8_in_context.xdc] for cell 'nn_top/inp_wts_8'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_8/blk_mem_input_weights_8/blk_mem_input_weights_8_in_context.xdc] for cell 'nn_top/inp_wts_8'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_13/blk_mem_input_weights_13/blk_mem_input_weights_13_in_context.xdc] for cell 'nn_top/inp_wts_13'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_13/blk_mem_input_weights_13/blk_mem_input_weights_13_in_context.xdc] for cell 'nn_top/inp_wts_13'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_15/blk_mem_input_weights_15/blk_mem_input_weights_15_in_context.xdc] for cell 'nn_top/inp_wts_15'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_15/blk_mem_input_weights_15/blk_mem_input_weights_15_in_context.xdc] for cell 'nn_top/inp_wts_15'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_10/blk_mem_input_weights_10/blk_mem_input_weights_10_in_context.xdc] for cell 'nn_top/inp_wts_10'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_10/blk_mem_input_weights_10/blk_mem_input_weights_10_in_context.xdc] for cell 'nn_top/inp_wts_10'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_4/blk_mem_input_weights_4/blk_mem_input_weights_4_in_context.xdc] for cell 'nn_top/inp_wts_4'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_4/blk_mem_input_weights_4/blk_mem_input_weights_4_in_context.xdc] for cell 'nn_top/inp_wts_4'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_3/blk_mem_input_weights_3/blk_mem_input_weights_3_in_context.xdc] for cell 'nn_top/inp_wts_3'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_3/blk_mem_input_weights_3/blk_mem_input_weights_3_in_context.xdc] for cell 'nn_top/inp_wts_3'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_7/blk_mem_input_weights_7/blk_mem_input_weights_7_in_context.xdc] for cell 'nn_top/inp_wts_7'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_7/blk_mem_input_weights_7/blk_mem_input_weights_7_in_context.xdc] for cell 'nn_top/inp_wts_7'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_0/blk_mem_input_weights_0/blk_mem_input_weights_0_in_context.xdc] for cell 'nn_top/inp_wts_0'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_0/blk_mem_input_weights_0/blk_mem_input_weights_0_in_context.xdc] for cell 'nn_top/inp_wts_0'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_6/blk_mem_input_weights_6/blk_mem_input_weights_6_in_context.xdc] for cell 'nn_top/inp_wts_6'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_6/blk_mem_input_weights_6/blk_mem_input_weights_6_in_context.xdc] for cell 'nn_top/inp_wts_6'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_5/blk_mem_input_weights_5/blk_mem_input_weights_5_in_context.xdc] for cell 'nn_top/inp_wts_5'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_5/blk_mem_input_weights_5/blk_mem_input_weights_5_in_context.xdc] for cell 'nn_top/inp_wts_5'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/rom_16x784/rom_16x784/rom_16x784_in_context.xdc] for cell 'mnist_dataset'
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/ip/rom_16x784/rom_16x784/rom_16x784_in_context.xdc] for cell 'mnist_dataset'
Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc:141]
Finished Parsing XDC File [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.355 ; gain = 0.000 ; free physical = 3263 ; free virtual = 7261
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2312.355 ; gain = 0.000 ; free physical = 3263 ; free virtual = 7261
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2312.355 ; gain = 408.074 ; free physical = 3347 ; free virtual = 7346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2312.355 ; gain = 408.074 ; free physical = 3347 ; free virtual = 7346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn_top/inp_wts_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_dataset. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2312.355 ; gain = 408.074 ; free physical = 3347 ; free virtual = 7345
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "biases_input" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "biases_hidden" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2312.355 ; gain = 408.074 ; free physical = 3338 ; free virtual = 7337
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 17    
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input    160 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	  11 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module parallel_adder_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
Module parallel_adder_16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mnist_network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input    160 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gfx_borders 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
Module gfx_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module gfx_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module decoder_7_seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module display_7_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'neuron_idx_reg[4:0]' into 'neuron_idx_reg[4:0]' [/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.srcs/sources_1/new/mnist_network.v:227]
DSP Report: Generating DSP genblk1[0].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[0].fp_hidden_mult/int_prod is absorbed into DSP genblk1[0].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[0].fp_hidden_mult/int_prod is absorbed into DSP genblk1[0].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[1].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[1].fp_hidden_mult/int_prod is absorbed into DSP genblk1[1].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[1].fp_hidden_mult/int_prod is absorbed into DSP genblk1[1].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[2].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[2].fp_hidden_mult/int_prod is absorbed into DSP genblk1[2].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[2].fp_hidden_mult/int_prod is absorbed into DSP genblk1[2].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[3].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[3].fp_hidden_mult/int_prod is absorbed into DSP genblk1[3].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[3].fp_hidden_mult/int_prod is absorbed into DSP genblk1[3].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[4].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[4].fp_hidden_mult/int_prod is absorbed into DSP genblk1[4].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[4].fp_hidden_mult/int_prod is absorbed into DSP genblk1[4].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[5].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[5].fp_hidden_mult/int_prod is absorbed into DSP genblk1[5].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[5].fp_hidden_mult/int_prod is absorbed into DSP genblk1[5].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[6].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[6].fp_hidden_mult/int_prod is absorbed into DSP genblk1[6].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[6].fp_hidden_mult/int_prod is absorbed into DSP genblk1[6].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[7].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[7].fp_hidden_mult/int_prod is absorbed into DSP genblk1[7].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[7].fp_hidden_mult/int_prod is absorbed into DSP genblk1[7].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[8].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[8].fp_hidden_mult/int_prod is absorbed into DSP genblk1[8].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[8].fp_hidden_mult/int_prod is absorbed into DSP genblk1[8].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[9].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[9].fp_hidden_mult/int_prod is absorbed into DSP genblk1[9].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[9].fp_hidden_mult/int_prod is absorbed into DSP genblk1[9].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[10].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[10].fp_hidden_mult/int_prod is absorbed into DSP genblk1[10].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[10].fp_hidden_mult/int_prod is absorbed into DSP genblk1[10].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[11].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[11].fp_hidden_mult/int_prod is absorbed into DSP genblk1[11].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[11].fp_hidden_mult/int_prod is absorbed into DSP genblk1[11].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[12].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[12].fp_hidden_mult/int_prod is absorbed into DSP genblk1[12].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[12].fp_hidden_mult/int_prod is absorbed into DSP genblk1[12].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[13].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[13].fp_hidden_mult/int_prod is absorbed into DSP genblk1[13].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[13].fp_hidden_mult/int_prod is absorbed into DSP genblk1[13].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[14].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[14].fp_hidden_mult/int_prod is absorbed into DSP genblk1[14].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[14].fp_hidden_mult/int_prod is absorbed into DSP genblk1[14].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[15].fp_hidden_mult/int_prod, operation Mode is: A2*B.
DSP Report: register genblk1[15].fp_hidden_mult/int_prod is absorbed into DSP genblk1[15].fp_hidden_mult/int_prod.
DSP Report: operator genblk1[15].fp_hidden_mult/int_prod is absorbed into DSP genblk1[15].fp_hidden_mult/int_prod.
DSP Report: Generating DSP genblk1[0].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[0].fp_output_mult/int_prod is absorbed into DSP genblk1[0].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[1].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[1].fp_output_mult/int_prod is absorbed into DSP genblk1[1].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[2].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[2].fp_output_mult/int_prod is absorbed into DSP genblk1[2].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[3].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[3].fp_output_mult/int_prod is absorbed into DSP genblk1[3].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[4].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[4].fp_output_mult/int_prod is absorbed into DSP genblk1[4].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[5].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[5].fp_output_mult/int_prod is absorbed into DSP genblk1[5].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[6].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[6].fp_output_mult/int_prod is absorbed into DSP genblk1[6].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[7].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[7].fp_output_mult/int_prod is absorbed into DSP genblk1[7].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[8].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[8].fp_output_mult/int_prod is absorbed into DSP genblk1[8].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[9].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[9].fp_output_mult/int_prod is absorbed into DSP genblk1[9].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[10].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[10].fp_output_mult/int_prod is absorbed into DSP genblk1[10].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[11].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[11].fp_output_mult/int_prod is absorbed into DSP genblk1[11].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[12].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[12].fp_output_mult/int_prod is absorbed into DSP genblk1[12].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[13].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[13].fp_output_mult/int_prod is absorbed into DSP genblk1[13].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[14].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[14].fp_output_mult/int_prod is absorbed into DSP genblk1[14].fp_output_mult/int_prod.
DSP Report: Generating DSP genblk1[15].fp_output_mult/int_prod, operation Mode is: A*B.
DSP Report: operator genblk1[15].fp_output_mult/int_prod is absorbed into DSP genblk1[15].fp_output_mult/int_prod.
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\hidden_neurons_reg[255] )
INFO: [Synth 8-3886] merging instance 'graphics_top/display_image/x_trans_reg[6]' (FDRE) to 'graphics_top/display_image/x_trans_reg[7]'
INFO: [Synth 8-3886] merging instance 'graphics_top/display_image/x_trans_reg[7]' (FDRE) to 'graphics_top/display_image/x_trans_reg[8]'
INFO: [Synth 8-3886] merging instance 'graphics_top/display_image/x_trans_reg[8]' (FDRE) to 'graphics_top/display_image/x_trans_reg[9]'
INFO: [Synth 8-3886] merging instance 'graphics_top/display_image/y_trans_reg[5]' (FDRE) to 'graphics_top/display_image/y_trans_reg[6]'
INFO: [Synth 8-3886] merging instance 'graphics_top/display_image/y_trans_reg[6]' (FDRE) to 'graphics_top/display_image/y_trans_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nn_top/\output_neurons_reg[159] )
INFO: [Synth 8-3886] merging instance 'graphics_top/display_borders/o_rgb_reg[0]' (FD) to 'graphics_top/display_borders/o_rgb_reg[1]'
INFO: [Synth 8-3886] merging instance 'graphics_top/display_borders/o_rgb_reg[4]' (FD) to 'graphics_top/display_borders/o_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'graphics_top/display_borders/o_rgb_reg[5]' (FD) to 'graphics_top/display_borders/o_rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'graphics_top/display_borders/o_rgb_reg[6]' (FD) to 'graphics_top/display_borders/o_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'graphics_top/display_borders/o_rgb_reg[8]' (FD) to 'graphics_top/display_borders/o_rgb_reg[9]'
INFO: [Synth 8-3886] merging instance 'graphics_top/rgb_reg_reg[0]' (FDRE) to 'graphics_top/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'graphics_top/rgb_reg_reg[4]' (FDRE) to 'graphics_top/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'graphics_top/rgb_reg_reg[5]' (FDRE) to 'graphics_top/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'graphics_top/rgb_reg_reg[6]' (FDRE) to 'graphics_top/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'graphics_top/rgb_reg_reg[8]' (FDRE) to 'graphics_top/rgb_reg_reg[9]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2312.355 ; gain = 408.074 ; free physical = 3301 ; free virtual = 7302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_network | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 2312.355 ; gain = 408.074 ; free physical = 3153 ; free virtual = 7160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:50 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3134 ; free virtual = 7142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3118 ; free virtual = 7126
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3129 ; free virtual = 7137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3129 ; free virtual = 7137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3130 ; free virtual = 7137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3130 ; free virtual = 7137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3130 ; free virtual = 7137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3130 ; free virtual = 7137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |rom_16x784               |         1|
|2     |blk_mem_input_weights_0  |         1|
|3     |blk_mem_input_weights_1  |         1|
|4     |blk_mem_input_weights_2  |         1|
|5     |blk_mem_input_weights_3  |         1|
|6     |blk_mem_input_weights_4  |         1|
|7     |blk_mem_input_weights_5  |         1|
|8     |blk_mem_input_weights_6  |         1|
|9     |blk_mem_input_weights_7  |         1|
|10    |blk_mem_input_weights_8  |         1|
|11    |blk_mem_input_weights_9  |         1|
|12    |blk_mem_input_weights_10 |         1|
|13    |blk_mem_input_weights_11 |         1|
|14    |blk_mem_input_weights_12 |         1|
|15    |blk_mem_input_weights_13 |         1|
|16    |blk_mem_input_weights_14 |         1|
|17    |blk_mem_input_weights_15 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |blk_mem_input_weights_0  |     1|
|2     |blk_mem_input_weights_1  |     1|
|3     |blk_mem_input_weights_10 |     1|
|4     |blk_mem_input_weights_11 |     1|
|5     |blk_mem_input_weights_12 |     1|
|6     |blk_mem_input_weights_13 |     1|
|7     |blk_mem_input_weights_14 |     1|
|8     |blk_mem_input_weights_15 |     1|
|9     |blk_mem_input_weights_2  |     1|
|10    |blk_mem_input_weights_3  |     1|
|11    |blk_mem_input_weights_4  |     1|
|12    |blk_mem_input_weights_5  |     1|
|13    |blk_mem_input_weights_6  |     1|
|14    |blk_mem_input_weights_7  |     1|
|15    |blk_mem_input_weights_8  |     1|
|16    |blk_mem_input_weights_9  |     1|
|17    |rom_16x784               |     1|
|18    |BUFG                     |     2|
|19    |CARRY4                   |   167|
|20    |DSP48E1                  |    32|
|21    |LUT1                     |    15|
|22    |LUT2                     |   476|
|23    |LUT3                     |   167|
|24    |LUT4                     |   275|
|25    |LUT5                     |   374|
|26    |LUT6                     |   572|
|27    |MUXF7                    |   147|
|28    |MUXF8                    |    72|
|29    |FDRE                     |   400|
|30    |FDSE                     |     6|
|31    |IBUF                     |     8|
|32    |OBUF                     |    29|
|33    |OBUFT                    |    12|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------+------+
|      |Instance                         |Module               |Cells |
+------+---------------------------------+---------------------+------+
|1     |top                              |                     |  3794|
|2     |  btnL_deb                       |debouncer            |    34|
|3     |  btnR_deb                       |debouncer_0          |    36|
|4     |  btnU_deb                       |debouncer_1          |    32|
|5     |  clk_div                        |clk_div              |     8|
|6     |  graphics_top                   |gfx_top              |   534|
|7     |    display_borders              |gfx_borders          |    22|
|8     |    display_image                |gfx_image            |   418|
|9     |    vga_timing_handler           |vga640x480           |    87|
|10    |  nn_top                         |mnist_network        |  2209|
|11    |    \genblk1[0].fp_hidden_mult   |fp_multiplier        |    24|
|12    |    \genblk1[0].fp_output_mult   |fp_multiplier_3      |    17|
|13    |    \genblk1[10].fp_hidden_mult  |fp_multiplier_4      |    24|
|14    |    \genblk1[10].fp_output_mult  |fp_multiplier_5      |    17|
|15    |    \genblk1[11].fp_hidden_mult  |fp_multiplier_6      |    40|
|16    |    \genblk1[11].fp_output_mult  |fp_multiplier_7      |    34|
|17    |    \genblk1[12].fp_hidden_mult  |fp_multiplier_8      |    24|
|18    |    \genblk1[12].fp_output_mult  |fp_multiplier_9      |    17|
|19    |    \genblk1[13].fp_hidden_mult  |fp_multiplier_10     |    41|
|20    |    \genblk1[13].fp_output_mult  |fp_multiplier_11     |    34|
|21    |    \genblk1[14].fp_hidden_mult  |fp_multiplier_12     |    24|
|22    |    \genblk1[14].fp_output_mult  |fp_multiplier_13     |    17|
|23    |    \genblk1[15].fp_hidden_mult  |fp_multiplier_14     |    42|
|24    |    \genblk1[15].fp_output_mult  |fp_multiplier_15     |    34|
|25    |    \genblk1[1].fp_hidden_mult   |fp_multiplier_16     |    41|
|26    |    \genblk1[1].fp_output_mult   |fp_multiplier_17     |    34|
|27    |    \genblk1[2].fp_hidden_mult   |fp_multiplier_18     |    24|
|28    |    \genblk1[2].fp_output_mult   |fp_multiplier_19     |    17|
|29    |    \genblk1[3].fp_hidden_mult   |fp_multiplier_20     |    40|
|30    |    \genblk1[3].fp_output_mult   |fp_multiplier_21     |    34|
|31    |    \genblk1[4].fp_hidden_mult   |fp_multiplier_22     |    24|
|32    |    \genblk1[4].fp_output_mult   |fp_multiplier_23     |    17|
|33    |    \genblk1[5].fp_hidden_mult   |fp_multiplier_24     |    41|
|34    |    \genblk1[5].fp_output_mult   |fp_multiplier_25     |    34|
|35    |    \genblk1[6].fp_hidden_mult   |fp_multiplier_26     |    24|
|36    |    \genblk1[6].fp_output_mult   |fp_multiplier_27     |    18|
|37    |    \genblk1[7].fp_hidden_mult   |fp_multiplier_28     |    40|
|38    |    \genblk1[7].fp_output_mult   |fp_multiplier_29     |    34|
|39    |    \genblk1[8].fp_hidden_mult   |fp_multiplier_30     |    24|
|40    |    \genblk1[8].fp_output_mult   |fp_multiplier_31     |    33|
|41    |    \genblk1[9].fp_hidden_mult   |fp_multiplier_32     |    41|
|42    |    \genblk1[9].fp_output_mult   |fp_multiplier_33     |    35|
|43    |    hidden_pa_16                 |parallel_adder_16    |   157|
|44    |      \generate_adders[0].pa_4   |parallel_adder_4_47  |    27|
|45    |      \generate_adders[1].pa_4   |parallel_adder_4_48  |    29|
|46    |      \generate_adders[2].pa_4   |parallel_adder_4_49  |    31|
|47    |      \generate_adders[3].pa_4   |parallel_adder_4_50  |    70|
|48    |    output_cmp                   |comparator_10        |   307|
|49    |      cmp_s1_0                   |comparator           |    81|
|50    |      cmp_s1_1                   |comparator_38        |    40|
|51    |      cmp_s1_2                   |comparator_39        |    94|
|52    |      cmp_s1_3                   |comparator_40        |    40|
|53    |      cmp_s1_4                   |comparator_41        |    26|
|54    |      cmp_s2_0                   |comparator_42        |     2|
|55    |      cmp_s2_1                   |comparator_43        |    10|
|56    |      cmp_s3_0                   |comparator_44        |     2|
|57    |      cmp_s3_1                   |comparator_45        |    10|
|58    |      cmp_s4                     |comparator_46        |     2|
|59    |    output_pa_16                 |parallel_adder_16_34 |   157|
|60    |      \generate_adders[0].pa_4   |parallel_adder_4     |    27|
|61    |      \generate_adders[1].pa_4   |parallel_adder_4_35  |    29|
|62    |      \generate_adders[2].pa_4   |parallel_adder_4_36  |    31|
|63    |      \generate_adders[3].pa_4   |parallel_adder_4_37  |    70|
|64    |  reset_deb                      |debouncer_2          |    33|
|65    |  ss_display                     |display_7_seg        |    68|
|66    |    decoder                      |decoder_7_seg        |    14|
+------+---------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2405.473 ; gain = 501.191 ; free physical = 3130 ; free virtual = 7138
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:01:54 . Memory (MB): peak = 2405.473 ; gain = 359.488 ; free physical = 3188 ; free virtual = 7196
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2405.480 ; gain = 501.191 ; free physical = 3187 ; free virtual = 7195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2405.480 ; gain = 0.000 ; free physical = 3240 ; free virtual = 7250
INFO: [Netlist 29-17] Analyzing 418 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.480 ; gain = 0.000 ; free physical = 3188 ; free virtual = 7199
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 2405.480 ; gain = 732.305 ; free physical = 3332 ; free virtual = 7343
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.480 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7343
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4_basys/lab_4_basys.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 23:49:50 2020...
