\doxysection{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t Struct Reference}
\label{struct_a_r_m___m_p_u___region__t}\index{ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}}


{\ttfamily \#include $<$mpu\+\_\+armv7.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ RBAR}
\begin{DoxyCompactList}\small\item\em The region base address register value (RBAR) \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ RASR}
\begin{DoxyCompactList}\small\item\em The region attribute and size register value (RASR) MPU\+\_\+\+RASR. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ RLAR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Struct for a single MPU Region 

Definition at line \textbf{ 183} of file \textbf{ mpu\+\_\+armv7.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_a_r_m___m_p_u___region__t_a868291e1acbf1ce869f6e98a7c68718a}} 
\index{ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}!RASR@{RASR}}
\index{RASR@{RASR}!ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}}
\doxysubsubsection{RASR}
{\footnotesize\ttfamily uint32\+\_\+t RASR}



The region attribute and size register value (RASR) MPU\+\_\+\+RASR. 



Definition at line \textbf{ 185} of file \textbf{ mpu\+\_\+armv7.\+h}.

\mbox{\label{struct_a_r_m___m_p_u___region__t_a0b30f076910cb037e031563046dd5e10}} 
\index{ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}!RBAR@{RBAR}}
\index{RBAR@{RBAR}!ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}}
\doxysubsubsection{RBAR}
{\footnotesize\ttfamily uint32\+\_\+t RBAR}



The region base address register value (RBAR) 

Region Base Address Register value 

Definition at line \textbf{ 184} of file \textbf{ mpu\+\_\+armv7.\+h}.

\mbox{\label{struct_a_r_m___m_p_u___region__t_ae9f3dcae5bc76cea6379c01975cc335b}} 
\index{ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}!RLAR@{RLAR}}
\index{RLAR@{RLAR}!ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}}
\doxysubsubsection{RLAR}
{\footnotesize\ttfamily uint32\+\_\+t RLAR}

Region Limit Address Register value 

Definition at line \textbf{ 124} of file \textbf{ mpu\+\_\+armv8.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/mpu\+\_\+armv7.\+h\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/mpu\+\_\+armv8.\+h\end{DoxyCompactItemize}
