
Acoustic Recorder v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a398  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00012bfc  0801a668  0801a668  0002a668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802d264  0802d264  0003d264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0802d26c  0802d26c  0003d26c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0802d270  0802d270  0003d270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000240  24000000  0802d274  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000312b0  24000240  0802d4b4  00040240  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  240314f0  0802d4b4  000414f0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00040240  2**0
                  CONTENTS, READONLY
 10 .comment      000000b8  00000000  00000000  0004026e  2**0
                  CONTENTS, READONLY
 11 .debug_info   00037852  00000000  00000000  00040326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000616b  00000000  00000000  00077b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002180  00000000  00000000  0007dce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000191e  00000000  00000000  0007fe68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003b30a  00000000  00000000  00081786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003460b  00000000  00000000  000bca90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016caf8  00000000  00000000  000f109b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000a8dc  00000000  00000000  0025db94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000078  00000000  00000000  00268470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    000066f9  00000000  00000000  002684e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 000007c0  00000000  00000000  0026ebe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000240 	.word	0x24000240
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801a650 	.word	0x0801a650

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000244 	.word	0x24000244
 800030c:	0801a650 	.word	0x0801a650

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	; 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_ldivmod>:
 8000758:	b97b      	cbnz	r3, 800077a <__aeabi_ldivmod+0x22>
 800075a:	b972      	cbnz	r2, 800077a <__aeabi_ldivmod+0x22>
 800075c:	2900      	cmp	r1, #0
 800075e:	bfbe      	ittt	lt
 8000760:	2000      	movlt	r0, #0
 8000762:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000766:	e006      	blt.n	8000776 <__aeabi_ldivmod+0x1e>
 8000768:	bf08      	it	eq
 800076a:	2800      	cmpeq	r0, #0
 800076c:	bf1c      	itt	ne
 800076e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000772:	f04f 30ff 	movne.w	r0, #4294967295
 8000776:	f000 b9f3 	b.w	8000b60 <__aeabi_idiv0>
 800077a:	f1ad 0c08 	sub.w	ip, sp, #8
 800077e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000782:	2900      	cmp	r1, #0
 8000784:	db09      	blt.n	800079a <__aeabi_ldivmod+0x42>
 8000786:	2b00      	cmp	r3, #0
 8000788:	db1a      	blt.n	80007c0 <__aeabi_ldivmod+0x68>
 800078a:	f000 f885 	bl	8000898 <__udivmoddi4>
 800078e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000792:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000796:	b004      	add	sp, #16
 8000798:	4770      	bx	lr
 800079a:	4240      	negs	r0, r0
 800079c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	db1b      	blt.n	80007dc <__aeabi_ldivmod+0x84>
 80007a4:	f000 f878 	bl	8000898 <__udivmoddi4>
 80007a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007b0:	b004      	add	sp, #16
 80007b2:	4240      	negs	r0, r0
 80007b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b8:	4252      	negs	r2, r2
 80007ba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007be:	4770      	bx	lr
 80007c0:	4252      	negs	r2, r2
 80007c2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007c6:	f000 f867 	bl	8000898 <__udivmoddi4>
 80007ca:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007d2:	b004      	add	sp, #16
 80007d4:	4240      	negs	r0, r0
 80007d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007da:	4770      	bx	lr
 80007dc:	4252      	negs	r2, r2
 80007de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007e2:	f000 f859 	bl	8000898 <__udivmoddi4>
 80007e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007ee:	b004      	add	sp, #16
 80007f0:	4252      	negs	r2, r2
 80007f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007f6:	4770      	bx	lr

080007f8 <__aeabi_uldivmod>:
 80007f8:	b953      	cbnz	r3, 8000810 <__aeabi_uldivmod+0x18>
 80007fa:	b94a      	cbnz	r2, 8000810 <__aeabi_uldivmod+0x18>
 80007fc:	2900      	cmp	r1, #0
 80007fe:	bf08      	it	eq
 8000800:	2800      	cmpeq	r0, #0
 8000802:	bf1c      	itt	ne
 8000804:	f04f 31ff 	movne.w	r1, #4294967295
 8000808:	f04f 30ff 	movne.w	r0, #4294967295
 800080c:	f000 b9a8 	b.w	8000b60 <__aeabi_idiv0>
 8000810:	f1ad 0c08 	sub.w	ip, sp, #8
 8000814:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000818:	f000 f83e 	bl	8000898 <__udivmoddi4>
 800081c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000820:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000824:	b004      	add	sp, #16
 8000826:	4770      	bx	lr

08000828 <__aeabi_d2lz>:
 8000828:	b508      	push	{r3, lr}
 800082a:	4602      	mov	r2, r0
 800082c:	460b      	mov	r3, r1
 800082e:	ec43 2b17 	vmov	d7, r2, r3
 8000832:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800083a:	d403      	bmi.n	8000844 <__aeabi_d2lz+0x1c>
 800083c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000840:	f000 b80a 	b.w	8000858 <__aeabi_d2ulz>
 8000844:	eeb1 7b47 	vneg.f64	d7, d7
 8000848:	ec51 0b17 	vmov	r0, r1, d7
 800084c:	f000 f804 	bl	8000858 <__aeabi_d2ulz>
 8000850:	4240      	negs	r0, r0
 8000852:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000856:	bd08      	pop	{r3, pc}

08000858 <__aeabi_d2ulz>:
 8000858:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000888 <__aeabi_d2ulz+0x30>
 800085c:	ec41 0b17 	vmov	d7, r0, r1
 8000860:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000890 <__aeabi_d2ulz+0x38>
 8000864:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000868:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800086c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000870:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000874:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000878:	ee16 1a10 	vmov	r1, s12
 800087c:	ee17 0a90 	vmov	r0, s15
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	f3af 8000 	nop.w
 8000888:	00000000 	.word	0x00000000
 800088c:	3df00000 	.word	0x3df00000
 8000890:	00000000 	.word	0x00000000
 8000894:	41f00000 	.word	0x41f00000

08000898 <__udivmoddi4>:
 8000898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800089c:	9e08      	ldr	r6, [sp, #32]
 800089e:	460d      	mov	r5, r1
 80008a0:	4604      	mov	r4, r0
 80008a2:	460f      	mov	r7, r1
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d14a      	bne.n	800093e <__udivmoddi4+0xa6>
 80008a8:	428a      	cmp	r2, r1
 80008aa:	4694      	mov	ip, r2
 80008ac:	d965      	bls.n	800097a <__udivmoddi4+0xe2>
 80008ae:	fab2 f382 	clz	r3, r2
 80008b2:	b143      	cbz	r3, 80008c6 <__udivmoddi4+0x2e>
 80008b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80008b8:	f1c3 0220 	rsb	r2, r3, #32
 80008bc:	409f      	lsls	r7, r3
 80008be:	fa20 f202 	lsr.w	r2, r0, r2
 80008c2:	4317      	orrs	r7, r2
 80008c4:	409c      	lsls	r4, r3
 80008c6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80008ca:	fa1f f58c 	uxth.w	r5, ip
 80008ce:	fbb7 f1fe 	udiv	r1, r7, lr
 80008d2:	0c22      	lsrs	r2, r4, #16
 80008d4:	fb0e 7711 	mls	r7, lr, r1, r7
 80008d8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80008dc:	fb01 f005 	mul.w	r0, r1, r5
 80008e0:	4290      	cmp	r0, r2
 80008e2:	d90a      	bls.n	80008fa <__udivmoddi4+0x62>
 80008e4:	eb1c 0202 	adds.w	r2, ip, r2
 80008e8:	f101 37ff 	add.w	r7, r1, #4294967295
 80008ec:	f080 811c 	bcs.w	8000b28 <__udivmoddi4+0x290>
 80008f0:	4290      	cmp	r0, r2
 80008f2:	f240 8119 	bls.w	8000b28 <__udivmoddi4+0x290>
 80008f6:	3902      	subs	r1, #2
 80008f8:	4462      	add	r2, ip
 80008fa:	1a12      	subs	r2, r2, r0
 80008fc:	b2a4      	uxth	r4, r4
 80008fe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000902:	fb0e 2210 	mls	r2, lr, r0, r2
 8000906:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800090a:	fb00 f505 	mul.w	r5, r0, r5
 800090e:	42a5      	cmp	r5, r4
 8000910:	d90a      	bls.n	8000928 <__udivmoddi4+0x90>
 8000912:	eb1c 0404 	adds.w	r4, ip, r4
 8000916:	f100 32ff 	add.w	r2, r0, #4294967295
 800091a:	f080 8107 	bcs.w	8000b2c <__udivmoddi4+0x294>
 800091e:	42a5      	cmp	r5, r4
 8000920:	f240 8104 	bls.w	8000b2c <__udivmoddi4+0x294>
 8000924:	4464      	add	r4, ip
 8000926:	3802      	subs	r0, #2
 8000928:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800092c:	1b64      	subs	r4, r4, r5
 800092e:	2100      	movs	r1, #0
 8000930:	b11e      	cbz	r6, 800093a <__udivmoddi4+0xa2>
 8000932:	40dc      	lsrs	r4, r3
 8000934:	2300      	movs	r3, #0
 8000936:	e9c6 4300 	strd	r4, r3, [r6]
 800093a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800093e:	428b      	cmp	r3, r1
 8000940:	d908      	bls.n	8000954 <__udivmoddi4+0xbc>
 8000942:	2e00      	cmp	r6, #0
 8000944:	f000 80ed 	beq.w	8000b22 <__udivmoddi4+0x28a>
 8000948:	2100      	movs	r1, #0
 800094a:	e9c6 0500 	strd	r0, r5, [r6]
 800094e:	4608      	mov	r0, r1
 8000950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000954:	fab3 f183 	clz	r1, r3
 8000958:	2900      	cmp	r1, #0
 800095a:	d149      	bne.n	80009f0 <__udivmoddi4+0x158>
 800095c:	42ab      	cmp	r3, r5
 800095e:	d302      	bcc.n	8000966 <__udivmoddi4+0xce>
 8000960:	4282      	cmp	r2, r0
 8000962:	f200 80f8 	bhi.w	8000b56 <__udivmoddi4+0x2be>
 8000966:	1a84      	subs	r4, r0, r2
 8000968:	eb65 0203 	sbc.w	r2, r5, r3
 800096c:	2001      	movs	r0, #1
 800096e:	4617      	mov	r7, r2
 8000970:	2e00      	cmp	r6, #0
 8000972:	d0e2      	beq.n	800093a <__udivmoddi4+0xa2>
 8000974:	e9c6 4700 	strd	r4, r7, [r6]
 8000978:	e7df      	b.n	800093a <__udivmoddi4+0xa2>
 800097a:	b902      	cbnz	r2, 800097e <__udivmoddi4+0xe6>
 800097c:	deff      	udf	#255	; 0xff
 800097e:	fab2 f382 	clz	r3, r2
 8000982:	2b00      	cmp	r3, #0
 8000984:	f040 8090 	bne.w	8000aa8 <__udivmoddi4+0x210>
 8000988:	1a8a      	subs	r2, r1, r2
 800098a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800098e:	fa1f fe8c 	uxth.w	lr, ip
 8000992:	2101      	movs	r1, #1
 8000994:	fbb2 f5f7 	udiv	r5, r2, r7
 8000998:	fb07 2015 	mls	r0, r7, r5, r2
 800099c:	0c22      	lsrs	r2, r4, #16
 800099e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80009a2:	fb0e f005 	mul.w	r0, lr, r5
 80009a6:	4290      	cmp	r0, r2
 80009a8:	d908      	bls.n	80009bc <__udivmoddi4+0x124>
 80009aa:	eb1c 0202 	adds.w	r2, ip, r2
 80009ae:	f105 38ff 	add.w	r8, r5, #4294967295
 80009b2:	d202      	bcs.n	80009ba <__udivmoddi4+0x122>
 80009b4:	4290      	cmp	r0, r2
 80009b6:	f200 80cb 	bhi.w	8000b50 <__udivmoddi4+0x2b8>
 80009ba:	4645      	mov	r5, r8
 80009bc:	1a12      	subs	r2, r2, r0
 80009be:	b2a4      	uxth	r4, r4
 80009c0:	fbb2 f0f7 	udiv	r0, r2, r7
 80009c4:	fb07 2210 	mls	r2, r7, r0, r2
 80009c8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80009cc:	fb0e fe00 	mul.w	lr, lr, r0
 80009d0:	45a6      	cmp	lr, r4
 80009d2:	d908      	bls.n	80009e6 <__udivmoddi4+0x14e>
 80009d4:	eb1c 0404 	adds.w	r4, ip, r4
 80009d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009dc:	d202      	bcs.n	80009e4 <__udivmoddi4+0x14c>
 80009de:	45a6      	cmp	lr, r4
 80009e0:	f200 80bb 	bhi.w	8000b5a <__udivmoddi4+0x2c2>
 80009e4:	4610      	mov	r0, r2
 80009e6:	eba4 040e 	sub.w	r4, r4, lr
 80009ea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80009ee:	e79f      	b.n	8000930 <__udivmoddi4+0x98>
 80009f0:	f1c1 0720 	rsb	r7, r1, #32
 80009f4:	408b      	lsls	r3, r1
 80009f6:	fa22 fc07 	lsr.w	ip, r2, r7
 80009fa:	ea4c 0c03 	orr.w	ip, ip, r3
 80009fe:	fa05 f401 	lsl.w	r4, r5, r1
 8000a02:	fa20 f307 	lsr.w	r3, r0, r7
 8000a06:	40fd      	lsrs	r5, r7
 8000a08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a0c:	4323      	orrs	r3, r4
 8000a0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000a12:	fa1f fe8c 	uxth.w	lr, ip
 8000a16:	fb09 5518 	mls	r5, r9, r8, r5
 8000a1a:	0c1c      	lsrs	r4, r3, #16
 8000a1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000a20:	fb08 f50e 	mul.w	r5, r8, lr
 8000a24:	42a5      	cmp	r5, r4
 8000a26:	fa02 f201 	lsl.w	r2, r2, r1
 8000a2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000a2e:	d90b      	bls.n	8000a48 <__udivmoddi4+0x1b0>
 8000a30:	eb1c 0404 	adds.w	r4, ip, r4
 8000a34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a38:	f080 8088 	bcs.w	8000b4c <__udivmoddi4+0x2b4>
 8000a3c:	42a5      	cmp	r5, r4
 8000a3e:	f240 8085 	bls.w	8000b4c <__udivmoddi4+0x2b4>
 8000a42:	f1a8 0802 	sub.w	r8, r8, #2
 8000a46:	4464      	add	r4, ip
 8000a48:	1b64      	subs	r4, r4, r5
 8000a4a:	b29d      	uxth	r5, r3
 8000a4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a50:	fb09 4413 	mls	r4, r9, r3, r4
 8000a54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000a58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000a5c:	45a6      	cmp	lr, r4
 8000a5e:	d908      	bls.n	8000a72 <__udivmoddi4+0x1da>
 8000a60:	eb1c 0404 	adds.w	r4, ip, r4
 8000a64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000a68:	d26c      	bcs.n	8000b44 <__udivmoddi4+0x2ac>
 8000a6a:	45a6      	cmp	lr, r4
 8000a6c:	d96a      	bls.n	8000b44 <__udivmoddi4+0x2ac>
 8000a6e:	3b02      	subs	r3, #2
 8000a70:	4464      	add	r4, ip
 8000a72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a76:	fba3 9502 	umull	r9, r5, r3, r2
 8000a7a:	eba4 040e 	sub.w	r4, r4, lr
 8000a7e:	42ac      	cmp	r4, r5
 8000a80:	46c8      	mov	r8, r9
 8000a82:	46ae      	mov	lr, r5
 8000a84:	d356      	bcc.n	8000b34 <__udivmoddi4+0x29c>
 8000a86:	d053      	beq.n	8000b30 <__udivmoddi4+0x298>
 8000a88:	b156      	cbz	r6, 8000aa0 <__udivmoddi4+0x208>
 8000a8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000a8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000a92:	fa04 f707 	lsl.w	r7, r4, r7
 8000a96:	40ca      	lsrs	r2, r1
 8000a98:	40cc      	lsrs	r4, r1
 8000a9a:	4317      	orrs	r7, r2
 8000a9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa8:	f1c3 0120 	rsb	r1, r3, #32
 8000aac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ab0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ab4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ab8:	409d      	lsls	r5, r3
 8000aba:	432a      	orrs	r2, r5
 8000abc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ac0:	fa1f fe8c 	uxth.w	lr, ip
 8000ac4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ac8:	fb07 1510 	mls	r5, r7, r0, r1
 8000acc:	0c11      	lsrs	r1, r2, #16
 8000ace:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ad2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ad6:	428d      	cmp	r5, r1
 8000ad8:	fa04 f403 	lsl.w	r4, r4, r3
 8000adc:	d908      	bls.n	8000af0 <__udivmoddi4+0x258>
 8000ade:	eb1c 0101 	adds.w	r1, ip, r1
 8000ae2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ae6:	d22f      	bcs.n	8000b48 <__udivmoddi4+0x2b0>
 8000ae8:	428d      	cmp	r5, r1
 8000aea:	d92d      	bls.n	8000b48 <__udivmoddi4+0x2b0>
 8000aec:	3802      	subs	r0, #2
 8000aee:	4461      	add	r1, ip
 8000af0:	1b49      	subs	r1, r1, r5
 8000af2:	b292      	uxth	r2, r2
 8000af4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000af8:	fb07 1115 	mls	r1, r7, r5, r1
 8000afc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b00:	fb05 f10e 	mul.w	r1, r5, lr
 8000b04:	4291      	cmp	r1, r2
 8000b06:	d908      	bls.n	8000b1a <__udivmoddi4+0x282>
 8000b08:	eb1c 0202 	adds.w	r2, ip, r2
 8000b0c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b10:	d216      	bcs.n	8000b40 <__udivmoddi4+0x2a8>
 8000b12:	4291      	cmp	r1, r2
 8000b14:	d914      	bls.n	8000b40 <__udivmoddi4+0x2a8>
 8000b16:	3d02      	subs	r5, #2
 8000b18:	4462      	add	r2, ip
 8000b1a:	1a52      	subs	r2, r2, r1
 8000b1c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000b20:	e738      	b.n	8000994 <__udivmoddi4+0xfc>
 8000b22:	4631      	mov	r1, r6
 8000b24:	4630      	mov	r0, r6
 8000b26:	e708      	b.n	800093a <__udivmoddi4+0xa2>
 8000b28:	4639      	mov	r1, r7
 8000b2a:	e6e6      	b.n	80008fa <__udivmoddi4+0x62>
 8000b2c:	4610      	mov	r0, r2
 8000b2e:	e6fb      	b.n	8000928 <__udivmoddi4+0x90>
 8000b30:	4548      	cmp	r0, r9
 8000b32:	d2a9      	bcs.n	8000a88 <__udivmoddi4+0x1f0>
 8000b34:	ebb9 0802 	subs.w	r8, r9, r2
 8000b38:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	e7a3      	b.n	8000a88 <__udivmoddi4+0x1f0>
 8000b40:	4645      	mov	r5, r8
 8000b42:	e7ea      	b.n	8000b1a <__udivmoddi4+0x282>
 8000b44:	462b      	mov	r3, r5
 8000b46:	e794      	b.n	8000a72 <__udivmoddi4+0x1da>
 8000b48:	4640      	mov	r0, r8
 8000b4a:	e7d1      	b.n	8000af0 <__udivmoddi4+0x258>
 8000b4c:	46d0      	mov	r8, sl
 8000b4e:	e77b      	b.n	8000a48 <__udivmoddi4+0x1b0>
 8000b50:	3d02      	subs	r5, #2
 8000b52:	4462      	add	r2, ip
 8000b54:	e732      	b.n	80009bc <__udivmoddi4+0x124>
 8000b56:	4608      	mov	r0, r1
 8000b58:	e70a      	b.n	8000970 <__udivmoddi4+0xd8>
 8000b5a:	4464      	add	r4, ip
 8000b5c:	3802      	subs	r0, #2
 8000b5e:	e742      	b.n	80009e6 <__udivmoddi4+0x14e>

08000b60 <__aeabi_idiv0>:
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b6c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b70:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000b74:	f003 0301 	and.w	r3, r3, #1
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d013      	beq.n	8000ba4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000b7c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b80:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000b84:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d00b      	beq.n	8000ba4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000b8c:	e000      	b.n	8000b90 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000b8e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000b90:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d0f9      	beq.n	8000b8e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000b9a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	b2d2      	uxtb	r2, r2
 8000ba2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000ba4:	687b      	ldr	r3, [r7, #4]
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	0000      	movs	r0, r0
 8000bb4:	0000      	movs	r0, r0
	...

08000bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b096      	sub	sp, #88	; 0x58
 8000bbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bbe:	f001 fd4b 	bl	8002658 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc2:	f000 f9a9 	bl	8000f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc6:	f000 fc6b 	bl	80014a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bca:	f000 fc49 	bl	8001460 <MX_DMA_Init>
  MX_ADC1_Init();
 8000bce:	f000 fa4b 	bl	8001068 <MX_ADC1_Init>
  MX_SDMMC1_SD_Init();
 8000bd2:	f000 fba7 	bl	8001324 <MX_SDMMC1_SD_Init>
  MX_I2C1_Init();
 8000bd6:	f000 fabf 	bl	8001158 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000bda:	f000 fafd 	bl	80011d8 <MX_I2C2_Init>
  MX_RTC_Init();
 8000bde:	f000 fb3b 	bl	8001258 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000be2:	f000 fbbd 	bl	8001360 <MX_USART1_UART_Init>
  MX_USB_OTG_HS_PCD_Init();
 8000be6:	f000 fc09 	bl	80013fc <MX_USB_OTG_HS_PCD_Init>
  MX_FATFS_Init();
 8000bea:	f00f f821 	bl	800fc30 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  SetRTCToCompileTime(&hrtc);
 8000bee:	48b8      	ldr	r0, [pc, #736]	; (8000ed0 <main+0x318>)
 8000bf0:	f000 feec 	bl	80019cc <SetRTCToCompileTime>
  Get_RTC_Time();
 8000bf4:	f000 feba 	bl	800196c <Get_RTC_Time>
  sd_setup();
 8000bf8:	f000 fd52 	bl	80016a0 <sd_setup>
  sd_audio_file();
 8000bfc:	f000 fd76 	bl	80016ec <sd_audio_file>
  sd_data_file();
 8000c00:	f000 fdb8 	bl	8001774 <sd_data_file>

  //(16MHz/x=27MHz). So the sample rate is 27MHz/(56+12)=397KHz.
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)pre_analysis_buf, PRE_ANALYSIS_BUF_LEN);
 8000c04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c08:	49b2      	ldr	r1, [pc, #712]	; (8000ed4 <main+0x31c>)
 8000c0a:	48b3      	ldr	r0, [pc, #716]	; (8000ed8 <main+0x320>)
 8000c0c:	f002 fb2a 	bl	8003264 <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (app_state == PRE_ANALYSIS_RECORDING) {
 8000c10:	4bb2      	ldr	r3, [pc, #712]	; (8000edc <main+0x324>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d162      	bne.n	8000ce0 <main+0x128>
	        if (pre_analysis_complete) {
 8000c1a:	4bb1      	ldr	r3, [pc, #708]	; (8000ee0 <main+0x328>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d0f5      	beq.n	8000c10 <main+0x58>

	        	float dc_offset = 0;
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	657b      	str	r3, [r7, #84]	; 0x54
	        	for (int i = 0; i < PRE_ANALYSIS_BUF_LEN; i++) {
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	653b      	str	r3, [r7, #80]	; 0x50
 8000c2e:	e010      	b.n	8000c52 <main+0x9a>
	        	    dc_offset += pre_analysis_buf[i];
 8000c30:	4aa8      	ldr	r2, [pc, #672]	; (8000ed4 <main+0x31c>)
 8000c32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000c34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c38:	ee07 3a90 	vmov	s15, r3
 8000c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c40:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000c44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c48:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	        	for (int i = 0; i < PRE_ANALYSIS_BUF_LEN; i++) {
 8000c4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000c4e:	3301      	adds	r3, #1
 8000c50:	653b      	str	r3, [r7, #80]	; 0x50
 8000c52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000c54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c58:	dbea      	blt.n	8000c30 <main+0x78>
	        	}
	        	dc_offset /= PRE_ANALYSIS_BUF_LEN;
 8000c5a:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000c5e:	eddf 6aa1 	vldr	s13, [pc, #644]	; 8000ee4 <main+0x32c>
 8000c62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c66:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	            // Convert the ADC values to float and store them in fft_input
	            for (int i = 0; i < PRE_ANALYSIS_BUF_LEN; i++) {
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000c6e:	e01c      	b.n	8000caa <main+0xf2>
	                fft_input[i] = unsigned_to_q15(pre_analysis_buf[i]- dc_offset);
 8000c70:	4a98      	ldr	r2, [pc, #608]	; (8000ed4 <main+0x31c>)
 8000c72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c78:	ee07 3a90 	vmov	s15, r3
 8000c7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c80:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000c84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c8c:	ee17 3a90 	vmov	r3, s15
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 ffbc 	bl	8001c10 <unsigned_to_q15>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4a92      	ldr	r2, [pc, #584]	; (8000ee8 <main+0x330>)
 8000c9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ca0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	            for (int i = 0; i < PRE_ANALYSIS_BUF_LEN; i++) {
 8000ca4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000caa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000cac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cb0:	dbde      	blt.n	8000c70 <main+0xb8>
	            }

	            // Perform FFT on the pre-analysis data
	            performFFT();
 8000cb2:	f000 fee3 	bl	8001a7c <performFFT>

	            // Analyze the FFT output to detect significant frequencies
	            if (detectSignificantFrequency(fft_output, FFT_SIZE, Sample_Rate)) {
 8000cb6:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 8000eec <main+0x334>
 8000cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cbe:	488c      	ldr	r0, [pc, #560]	; (8000ef0 <main+0x338>)
 8000cc0:	f000 ff6c 	bl	8001b9c <detectSignificantFrequency>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d006      	beq.n	8000cd8 <main+0x120>
	                app_state = MAIN_RECORDING; // Start the main recording if significant frequency detected
 8000cca:	4b84      	ldr	r3, [pc, #528]	; (8000edc <main+0x324>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	701a      	strb	r2, [r3, #0]
		            pre_analysis_complete = 0; // Reset flag
 8000cd0:	4b83      	ldr	r3, [pc, #524]	; (8000ee0 <main+0x328>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	701a      	strb	r2, [r3, #0]
 8000cd6:	e79b      	b.n	8000c10 <main+0x58>

	            } else {
	                //app_state = IDLE; // Or go to IDLE state, adjust as needed
	                app_state = PRE_ANALYSIS_RECORDING;
 8000cd8:	4b80      	ldr	r3, [pc, #512]	; (8000edc <main+0x324>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
 8000cde:	e797      	b.n	8000c10 <main+0x58>

	            }

	            // Re-start pre-analysis recording or handle IDLE state as necessary
	        }
	    } else if (app_state == MAIN_RECORDING) {
 8000ce0:	4b7e      	ldr	r3, [pc, #504]	; (8000edc <main+0x324>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	f040 80e9 	bne.w	8000ebe <main+0x306>

	    	HAL_ADC_Stop_DMA(&hadc1);
 8000cec:	487a      	ldr	r0, [pc, #488]	; (8000ed8 <main+0x320>)
 8000cee:	f002 fb95 	bl	800341c <HAL_ADC_Stop_DMA>
	    	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8000cf2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000cf6:	497f      	ldr	r1, [pc, #508]	; (8000ef4 <main+0x33c>)
 8000cf8:	4877      	ldr	r0, [pc, #476]	; (8000ed8 <main+0x320>)
 8000cfa:	f002 fab3 	bl	8003264 <HAL_ADC_Start_DMA>

	    	header header_actual;
	    		initializeHeader(&header_actual);
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	4618      	mov	r0, r3
 8000d02:	f000 fdb3 	bl	800186c <initializeHeader>

	    			  float remaining_duration = duration;
 8000d06:	4b7c      	ldr	r3, [pc, #496]	; (8000ef8 <main+0x340>)
 8000d08:	64bb      	str	r3, [r7, #72]	; 0x48
	    		      float dc_offset = 0; // Variable to store calculated DC offset
 8000d0a:	f04f 0300 	mov.w	r3, #0
 8000d0e:	647b      	str	r3, [r7, #68]	; 0x44

	    		      for (int i = 0; i < ADC_BUF_LEN; i++) {
 8000d10:	2300      	movs	r3, #0
 8000d12:	643b      	str	r3, [r7, #64]	; 0x40
 8000d14:	e010      	b.n	8000d38 <main+0x180>
	    		                 dc_offset += adc_buf[i];
 8000d16:	4a77      	ldr	r2, [pc, #476]	; (8000ef4 <main+0x33c>)
 8000d18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d1e:	ee07 3a90 	vmov	s15, r3
 8000d22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d26:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d2e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	    		      for (int i = 0; i < ADC_BUF_LEN; i++) {
 8000d32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d34:	3301      	adds	r3, #1
 8000d36:	643b      	str	r3, [r7, #64]	; 0x40
 8000d38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d3e:	dbea      	blt.n	8000d16 <main+0x15e>
	    		             }
	    		             dc_offset /= ADC_BUF_LEN; // Average
 8000d40:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000d44:	eddf 6a6d 	vldr	s13, [pc, #436]	; 8000efc <main+0x344>
 8000d48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d4c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	    			  while (remaining_duration > 0) {
 8000d50:	e098      	b.n	8000e84 <main+0x2cc>
	    				  // Allocate memory for the chunk
	    				  int chunk_samples = remaining_duration >= CHUNK_SIZE_SECONDS ? CHUNK_SIZE_SAMPLES : (int)(remaining_duration * Sample_Rate);
 8000d52:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000d56:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d5a:	ed9f 6b5b 	vldr	d6, [pc, #364]	; 8000ec8 <main+0x310>
 8000d5e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d66:	db02      	blt.n	8000d6e <main+0x1b6>
 8000d68:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8000d6c:	e00d      	b.n	8000d8a <main+0x1d2>
 8000d6e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000d72:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8000eec <main+0x334>
 8000d76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000d82:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000d86:	ee17 3a90 	vmov	r3, s15
 8000d8a:	637b      	str	r3, [r7, #52]	; 0x34
	    				  short *data = malloc(chunk_samples * Num_Channels * sizeof(short));
 8000d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	4618      	mov	r0, r3
 8000d92:	f013 fb35 	bl	8014400 <malloc>
 8000d96:	4603      	mov	r3, r0
 8000d98:	633b      	str	r3, [r7, #48]	; 0x30

	    				  while (!dma_half_transfer_complete) {
 8000d9a:	bf00      	nop
 8000d9c:	4b58      	ldr	r3, [pc, #352]	; (8000f00 <main+0x348>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0fa      	beq.n	8000d9c <main+0x1e4>

	    				     }

	    				  dma_half_transfer_complete = 0;
 8000da6:	4b56      	ldr	r3, [pc, #344]	; (8000f00 <main+0x348>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]

	    		            for (int i = 0; i < ADC_BUF_LEN_HALF; i++) {
 8000dac:	2300      	movs	r3, #0
 8000dae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000db0:	e01c      	b.n	8000dec <main+0x234>
	    		                adc_half_buf[i] = (short)((adc_buf[i] - dc_offset) * 40);  // Example scaling and offset adjust
 8000db2:	4a50      	ldr	r2, [pc, #320]	; (8000ef4 <main+0x33c>)
 8000db4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000db6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dba:	ee07 3a90 	vmov	s15, r3
 8000dbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dc2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8000dc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000dca:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8000f04 <main+0x34c>
 8000dce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dd6:	ee17 3a90 	vmov	r3, s15
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	b299      	uxth	r1, r3
 8000dde:	4a4a      	ldr	r2, [pc, #296]	; (8000f08 <main+0x350>)
 8000de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000de2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    		            for (int i = 0; i < ADC_BUF_LEN_HALF; i++) {
 8000de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000de8:	3301      	adds	r3, #1
 8000dea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000dec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000df2:	dbde      	blt.n	8000db2 <main+0x1fa>
	    		            }
	    				  // Write chunk to SD card
	    				  sd_write((short*)adc_half_buf, ADC_BUF_LEN_HALF);
 8000df4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000df8:	4843      	ldr	r0, [pc, #268]	; (8000f08 <main+0x350>)
 8000dfa:	f000 fd01 	bl	8001800 <sd_write>

	    				  while (!dma_transfer_complete) {
 8000dfe:	bf00      	nop
 8000e00:	4b42      	ldr	r3, [pc, #264]	; (8000f0c <main+0x354>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d0fa      	beq.n	8000e00 <main+0x248>

	    				     }

	    				  dma_transfer_complete = 0;
 8000e0a:	4b40      	ldr	r3, [pc, #256]	; (8000f0c <main+0x354>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	701a      	strb	r2, [r3, #0]
	    		            for (int i = 0; i < ADC_BUF_LEN_HALF; i++) {
 8000e10:	2300      	movs	r3, #0
 8000e12:	63bb      	str	r3, [r7, #56]	; 0x38
 8000e14:	e01e      	b.n	8000e54 <main+0x29c>
	    		                adc_full_buf[i] = (short)((adc_buf[i + ADC_BUF_LEN_HALF] - dc_offset) * 40);  // Example scaling and offset adjust
 8000e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e18:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000e1c:	4a35      	ldr	r2, [pc, #212]	; (8000ef4 <main+0x33c>)
 8000e1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e22:	ee07 3a90 	vmov	s15, r3
 8000e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e2a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8000e2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e32:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8000f04 <main+0x34c>
 8000e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e3e:	ee17 3a90 	vmov	r3, s15
 8000e42:	b21b      	sxth	r3, r3
 8000e44:	b299      	uxth	r1, r3
 8000e46:	4a32      	ldr	r2, [pc, #200]	; (8000f10 <main+0x358>)
 8000e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e4a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    		            for (int i = 0; i < ADC_BUF_LEN_HALF; i++) {
 8000e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e50:	3301      	adds	r3, #1
 8000e52:	63bb      	str	r3, [r7, #56]	; 0x38
 8000e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000e5a:	dbdc      	blt.n	8000e16 <main+0x25e>
	    		            }
	    				  // Correct call
	    				  sd_write((short*)adc_full_buf, ADC_BUF_LEN_HALF);
 8000e5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e60:	482b      	ldr	r0, [pc, #172]	; (8000f10 <main+0x358>)
 8000e62:	f000 fccd 	bl	8001800 <sd_write>

	    				  // Update remaining duration
	    				  remaining_duration -= CHUNK_SIZE_SECONDS;
 8000e66:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000e6a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e6e:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8000ec8 <main+0x310>
 8000e72:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000e76:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e7a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

	    				  // Free memory allocated for the chunk
	    				  free(data);
 8000e7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e80:	f013 fac6 	bl	8014410 <free>
	    			  while (remaining_duration > 0) {
 8000e84:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000e88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e90:	f73f af5f 	bgt.w	8000d52 <main+0x19a>
	    			          }

	    			  finalizeRecording();
 8000e94:	f000 fd48 	bl	8001928 <finalizeRecording>

	    			  printf("Write operation complete\r\n");
 8000e98:	481e      	ldr	r0, [pc, #120]	; (8000f14 <main+0x35c>)
 8000e9a:	f014 fad3 	bl	8015444 <puts>

	    			  app_state = PRE_ANALYSIS_RECORDING;
 8000e9e:	4b0f      	ldr	r3, [pc, #60]	; (8000edc <main+0x324>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	701a      	strb	r2, [r3, #0]
			          pre_analysis_complete = 0; // Reset flag
 8000ea4:	4b0e      	ldr	r3, [pc, #56]	; (8000ee0 <main+0x328>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]
				      HAL_ADC_Stop_DMA(&hadc1);
 8000eaa:	480b      	ldr	r0, [pc, #44]	; (8000ed8 <main+0x320>)
 8000eac:	f002 fab6 	bl	800341c <HAL_ADC_Stop_DMA>
			          HAL_ADC_Start_DMA(&hadc1, (uint32_t*)pre_analysis_buf, PRE_ANALYSIS_BUF_LEN);
 8000eb0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000eb4:	4907      	ldr	r1, [pc, #28]	; (8000ed4 <main+0x31c>)
 8000eb6:	4808      	ldr	r0, [pc, #32]	; (8000ed8 <main+0x320>)
 8000eb8:	f002 f9d4 	bl	8003264 <HAL_ADC_Start_DMA>
 8000ebc:	e6a8      	b.n	8000c10 <main+0x58>


	    } else if (app_state == IDLE) {
 8000ebe:	4b07      	ldr	r3, [pc, #28]	; (8000edc <main+0x324>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
	  if (app_state == PRE_ANALYSIS_RECORDING) {
 8000ec2:	e6a5      	b.n	8000c10 <main+0x58>
 8000ec4:	f3af 8000 	nop.w
 8000ec8:	9999999a 	.word	0x9999999a
 8000ecc:	3fc99999 	.word	0x3fc99999
 8000ed0:	240003ec 	.word	0x240003ec
 8000ed4:	24020edc 	.word	0x24020edc
 8000ed8:	2400025c 	.word	0x2400025c
 8000edc:	24024edd 	.word	0x24024edd
 8000ee0:	24024edc 	.word	0x24024edc
 8000ee4:	46000000 	.word	0x46000000
 8000ee8:	24024ee0 	.word	0x24024ee0
 8000eec:	483b8000 	.word	0x483b8000
 8000ef0:	24028ee0 	.word	0x24028ee0
 8000ef4:	24000a2c 	.word	0x24000a2c
 8000ef8:	40a00000 	.word	0x40a00000
 8000efc:	47000000 	.word	0x47000000
 8000f00:	24020a2c 	.word	0x24020a2c
 8000f04:	42200000 	.word	0x42200000
 8000f08:	24010a2c 	.word	0x24010a2c
 8000f0c:	24020a2d 	.word	0x24020a2d
 8000f10:	24018a2c 	.word	0x24018a2c
 8000f14:	0801a668 	.word	0x0801a668

08000f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b0a4      	sub	sp, #144	; 0x90
 8000f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000f22:	224c      	movs	r2, #76	; 0x4c
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f014 fbc2 	bl	80156b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f30:	2220      	movs	r2, #32
 8000f32:	2100      	movs	r1, #0
 8000f34:	4618      	mov	r0, r3
 8000f36:	f014 fbbb 	bl	80156b0 <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]
 8000f4a:	615a      	str	r2, [r3, #20]

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000f4c:	2002      	movs	r0, #2
 8000f4e:	f006 ffd5 	bl	8007efc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	4b42      	ldr	r3, [pc, #264]	; (8001060 <SystemClock_Config+0x148>)
 8000f58:	699b      	ldr	r3, [r3, #24]
 8000f5a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f5e:	4a40      	ldr	r2, [pc, #256]	; (8001060 <SystemClock_Config+0x148>)
 8000f60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f64:	6193      	str	r3, [r2, #24]
 8000f66:	4b3e      	ldr	r3, [pc, #248]	; (8001060 <SystemClock_Config+0x148>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000f72:	bf00      	nop
 8000f74:	4b3a      	ldr	r3, [pc, #232]	; (8001060 <SystemClock_Config+0x148>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f80:	d1f8      	bne.n	8000f74 <SystemClock_Config+0x5c>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8000f82:	232a      	movs	r3, #42	; 0x2a
 8000f84:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000f86:	2301      	movs	r3, #1
 8000f88:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000f8a:	2340      	movs	r3, #64	; 0x40
 8000f8c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000f92:	2301      	movs	r3, #1
 8000f94:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f96:	2302      	movs	r3, #2
 8000f98:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f9e:	2304      	movs	r3, #4
 8000fa0:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000fa2:	230c      	movs	r3, #12
 8000fa4:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000faa:	2302      	movs	r3, #2
 8000fac:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000fb4:	230c      	movs	r3, #12
 8000fb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8000fc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fc4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 ffdf 	bl	8007f90 <HAL_RCC_OscConfig>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000fd8:	f000 fe38 	bl	8001c4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fdc:	233f      	movs	r3, #63	; 0x3f
 8000fde:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000fec:	2300      	movs	r3, #0
 8000fee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ff0:	2340      	movs	r3, #64	; 0x40
 8000ff2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ff4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	643b      	str	r3, [r7, #64]	; 0x40

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ffe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001002:	2101      	movs	r1, #1
 8001004:	4618      	mov	r0, r3
 8001006:	f007 fb9d 	bl	8008744 <HAL_RCC_ClockConfig>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8001010:	f000 fe1c 	bl	8001c4c <Error_Handler>
  }

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8001014:	4b13      	ldr	r3, [pc, #76]	; (8001064 <SystemClock_Config+0x14c>)
 8001016:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800101a:	4a12      	ldr	r2, [pc, #72]	; (8001064 <SystemClock_Config+0x14c>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <SystemClock_Config+0x14c>)
 8001026:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB2;
 8001036:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800103a:	613b      	str	r3, [r7, #16]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 8001040:	f64b 337f 	movw	r3, #47999	; 0xbb7f
 8001044:	61bb      	str	r3, [r7, #24]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 8001046:	2322      	movs	r3, #34	; 0x22
 8001048:	61fb      	str	r3, [r7, #28]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 800104a:	2320      	movs	r3, #32
 800104c:	623b      	str	r3, [r7, #32]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4618      	mov	r0, r3
 8001054:	f00a f984 	bl	800b360 <HAL_RCCEx_CRSConfig>
}
 8001058:	bf00      	nop
 800105a:	3790      	adds	r7, #144	; 0x90
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	58024800 	.word	0x58024800
 8001064:	58024400 	.word	0x58024400

08001068 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08c      	sub	sp, #48	; 0x30
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800106e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800107a:	463b      	mov	r3, r7
 800107c:	2224      	movs	r2, #36	; 0x24
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f014 fb15 	bl	80156b0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001086:	4b31      	ldr	r3, [pc, #196]	; (800114c <MX_ADC1_Init+0xe4>)
 8001088:	4a31      	ldr	r2, [pc, #196]	; (8001150 <MX_ADC1_Init+0xe8>)
 800108a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800108c:	4b2f      	ldr	r3, [pc, #188]	; (800114c <MX_ADC1_Init+0xe4>)
 800108e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001092:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001094:	4b2d      	ldr	r3, [pc, #180]	; (800114c <MX_ADC1_Init+0xe4>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800109a:	4b2c      	ldr	r3, [pc, #176]	; (800114c <MX_ADC1_Init+0xe4>)
 800109c:	2200      	movs	r2, #0
 800109e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010a0:	4b2a      	ldr	r3, [pc, #168]	; (800114c <MX_ADC1_Init+0xe4>)
 80010a2:	2208      	movs	r2, #8
 80010a4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010a6:	4b29      	ldr	r3, [pc, #164]	; (800114c <MX_ADC1_Init+0xe4>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010ac:	4b27      	ldr	r3, [pc, #156]	; (800114c <MX_ADC1_Init+0xe4>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010b2:	4b26      	ldr	r3, [pc, #152]	; (800114c <MX_ADC1_Init+0xe4>)
 80010b4:	2201      	movs	r2, #1
 80010b6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b8:	4b24      	ldr	r3, [pc, #144]	; (800114c <MX_ADC1_Init+0xe4>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010c0:	4b22      	ldr	r3, [pc, #136]	; (800114c <MX_ADC1_Init+0xe4>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010c6:	4b21      	ldr	r3, [pc, #132]	; (800114c <MX_ADC1_Init+0xe4>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80010cc:	4b1f      	ldr	r3, [pc, #124]	; (800114c <MX_ADC1_Init+0xe4>)
 80010ce:	2203      	movs	r2, #3
 80010d0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010d2:	4b1e      	ldr	r3, [pc, #120]	; (800114c <MX_ADC1_Init+0xe4>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80010d8:	4b1c      	ldr	r3, [pc, #112]	; (800114c <MX_ADC1_Init+0xe4>)
 80010da:	2200      	movs	r2, #0
 80010dc:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 80010de:	4b1b      	ldr	r3, [pc, #108]	; (800114c <MX_ADC1_Init+0xe4>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010e6:	4819      	ldr	r0, [pc, #100]	; (800114c <MX_ADC1_Init+0xe4>)
 80010e8:	f001 feb4 	bl	8002e54 <HAL_ADC_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80010f2:	f000 fdab 	bl	8001c4c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010fe:	4619      	mov	r1, r3
 8001100:	4812      	ldr	r0, [pc, #72]	; (800114c <MX_ADC1_Init+0xe4>)
 8001102:	f003 fce7 	bl	8004ad4 <HAL_ADCEx_MultiModeConfigChannel>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 800110c:	f000 fd9e 	bl	8001c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001110:	4b10      	ldr	r3, [pc, #64]	; (8001154 <MX_ADC1_Init+0xec>)
 8001112:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001114:	2306      	movs	r3, #6
 8001116:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 8001118:	2304      	movs	r3, #4
 800111a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800111c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001120:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001122:	2304      	movs	r3, #4
 8001124:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800112a:	2300      	movs	r3, #0
 800112c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001130:	463b      	mov	r3, r7
 8001132:	4619      	mov	r1, r3
 8001134:	4805      	ldr	r0, [pc, #20]	; (800114c <MX_ADC1_Init+0xe4>)
 8001136:	f002 fc21 	bl	800397c <HAL_ADC_ConfigChannel>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8001140:	f000 fd84 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	3730      	adds	r7, #48	; 0x30
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2400025c 	.word	0x2400025c
 8001150:	40022000 	.word	0x40022000
 8001154:	08600004 	.word	0x08600004

08001158 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800115c:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <MX_I2C1_Init+0x74>)
 800115e:	4a1c      	ldr	r2, [pc, #112]	; (80011d0 <MX_I2C1_Init+0x78>)
 8001160:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001162:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <MX_I2C1_Init+0x74>)
 8001164:	4a1b      	ldr	r2, [pc, #108]	; (80011d4 <MX_I2C1_Init+0x7c>)
 8001166:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001168:	4b18      	ldr	r3, [pc, #96]	; (80011cc <MX_I2C1_Init+0x74>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800116e:	4b17      	ldr	r3, [pc, #92]	; (80011cc <MX_I2C1_Init+0x74>)
 8001170:	2201      	movs	r2, #1
 8001172:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001174:	4b15      	ldr	r3, [pc, #84]	; (80011cc <MX_I2C1_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800117a:	4b14      	ldr	r3, [pc, #80]	; (80011cc <MX_I2C1_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <MX_I2C1_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001186:	4b11      	ldr	r3, [pc, #68]	; (80011cc <MX_I2C1_Init+0x74>)
 8001188:	2200      	movs	r2, #0
 800118a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <MX_I2C1_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001192:	480e      	ldr	r0, [pc, #56]	; (80011cc <MX_I2C1_Init+0x74>)
 8001194:	f006 fc42 	bl	8007a1c <HAL_I2C_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800119e:	f000 fd55 	bl	8001c4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011a2:	2100      	movs	r1, #0
 80011a4:	4809      	ldr	r0, [pc, #36]	; (80011cc <MX_I2C1_Init+0x74>)
 80011a6:	f006 fcc9 	bl	8007b3c <HAL_I2CEx_ConfigAnalogFilter>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011b0:	f000 fd4c 	bl	8001c4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011b4:	2100      	movs	r1, #0
 80011b6:	4805      	ldr	r0, [pc, #20]	; (80011cc <MX_I2C1_Init+0x74>)
 80011b8:	f006 fd0b 	bl	8007bd2 <HAL_I2CEx_ConfigDigitalFilter>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011c2:	f000 fd43 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	24000344 	.word	0x24000344
 80011d0:	40005400 	.word	0x40005400
 80011d4:	00707cbb 	.word	0x00707cbb

080011d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011dc:	4b1b      	ldr	r3, [pc, #108]	; (800124c <MX_I2C2_Init+0x74>)
 80011de:	4a1c      	ldr	r2, [pc, #112]	; (8001250 <MX_I2C2_Init+0x78>)
 80011e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 80011e2:	4b1a      	ldr	r3, [pc, #104]	; (800124c <MX_I2C2_Init+0x74>)
 80011e4:	4a1b      	ldr	r2, [pc, #108]	; (8001254 <MX_I2C2_Init+0x7c>)
 80011e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80011e8:	4b18      	ldr	r3, [pc, #96]	; (800124c <MX_I2C2_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ee:	4b17      	ldr	r3, [pc, #92]	; (800124c <MX_I2C2_Init+0x74>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f4:	4b15      	ldr	r3, [pc, #84]	; (800124c <MX_I2C2_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80011fa:	4b14      	ldr	r3, [pc, #80]	; (800124c <MX_I2C2_Init+0x74>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001200:	4b12      	ldr	r3, [pc, #72]	; (800124c <MX_I2C2_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001206:	4b11      	ldr	r3, [pc, #68]	; (800124c <MX_I2C2_Init+0x74>)
 8001208:	2200      	movs	r2, #0
 800120a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800120c:	4b0f      	ldr	r3, [pc, #60]	; (800124c <MX_I2C2_Init+0x74>)
 800120e:	2200      	movs	r2, #0
 8001210:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001212:	480e      	ldr	r0, [pc, #56]	; (800124c <MX_I2C2_Init+0x74>)
 8001214:	f006 fc02 	bl	8007a1c <HAL_I2C_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800121e:	f000 fd15 	bl	8001c4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001222:	2100      	movs	r1, #0
 8001224:	4809      	ldr	r0, [pc, #36]	; (800124c <MX_I2C2_Init+0x74>)
 8001226:	f006 fc89 	bl	8007b3c <HAL_I2CEx_ConfigAnalogFilter>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001230:	f000 fd0c 	bl	8001c4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001234:	2100      	movs	r1, #0
 8001236:	4805      	ldr	r0, [pc, #20]	; (800124c <MX_I2C2_Init+0x74>)
 8001238:	f006 fccb 	bl	8007bd2 <HAL_I2CEx_ConfigDigitalFilter>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001242:	f000 fd03 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	24000398 	.word	0x24000398
 8001250:	40005800 	.word	0x40005800
 8001254:	00707cbb 	.word	0x00707cbb

08001258 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800126c:	2300      	movs	r3, #0
 800126e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001270:	4b2a      	ldr	r3, [pc, #168]	; (800131c <MX_RTC_Init+0xc4>)
 8001272:	4a2b      	ldr	r2, [pc, #172]	; (8001320 <MX_RTC_Init+0xc8>)
 8001274:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001276:	4b29      	ldr	r3, [pc, #164]	; (800131c <MX_RTC_Init+0xc4>)
 8001278:	2200      	movs	r2, #0
 800127a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <MX_RTC_Init+0xc4>)
 800127e:	227f      	movs	r2, #127	; 0x7f
 8001280:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001282:	4b26      	ldr	r3, [pc, #152]	; (800131c <MX_RTC_Init+0xc4>)
 8001284:	22ff      	movs	r2, #255	; 0xff
 8001286:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001288:	4b24      	ldr	r3, [pc, #144]	; (800131c <MX_RTC_Init+0xc4>)
 800128a:	2200      	movs	r2, #0
 800128c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800128e:	4b23      	ldr	r3, [pc, #140]	; (800131c <MX_RTC_Init+0xc4>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001294:	4b21      	ldr	r3, [pc, #132]	; (800131c <MX_RTC_Init+0xc4>)
 8001296:	2200      	movs	r2, #0
 8001298:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800129a:	4b20      	ldr	r3, [pc, #128]	; (800131c <MX_RTC_Init+0xc4>)
 800129c:	2200      	movs	r2, #0
 800129e:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80012a0:	481e      	ldr	r0, [pc, #120]	; (800131c <MX_RTC_Init+0xc4>)
 80012a2:	f00a fa17 	bl	800b6d4 <HAL_RTC_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80012ac:	f000 fcce 	bl	8001c4c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	2201      	movs	r2, #1
 80012c8:	4619      	mov	r1, r3
 80012ca:	4814      	ldr	r0, [pc, #80]	; (800131c <MX_RTC_Init+0xc4>)
 80012cc:	f00a fa84 	bl	800b7d8 <HAL_RTC_SetTime>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80012d6:	f000 fcb9 	bl	8001c4c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80012da:	2301      	movs	r3, #1
 80012dc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80012de:	2301      	movs	r3, #1
 80012e0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80012e2:	2301      	movs	r3, #1
 80012e4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80012ea:	463b      	mov	r3, r7
 80012ec:	2201      	movs	r2, #1
 80012ee:	4619      	mov	r1, r3
 80012f0:	480a      	ldr	r0, [pc, #40]	; (800131c <MX_RTC_Init+0xc4>)
 80012f2:	f00a fb6b 	bl	800b9cc <HAL_RTC_SetDate>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80012fc:	f000 fca6 	bl	8001c4c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001300:	2200      	movs	r2, #0
 8001302:	2100      	movs	r1, #0
 8001304:	4805      	ldr	r0, [pc, #20]	; (800131c <MX_RTC_Init+0xc4>)
 8001306:	f00a fd07 	bl	800bd18 <HAL_RTCEx_SetWakeUpTimer>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_RTC_Init+0xbc>
  {
    Error_Handler();
 8001310:	f000 fc9c 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001314:	bf00      	nop
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	240003ec 	.word	0x240003ec
 8001320:	58004000 	.word	0x58004000

08001324 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001328:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <MX_SDMMC1_SD_Init+0x34>)
 800132a:	4a0c      	ldr	r2, [pc, #48]	; (800135c <MX_SDMMC1_SD_Init+0x38>)
 800132c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <MX_SDMMC1_SD_Init+0x34>)
 8001330:	2200      	movs	r2, #0
 8001332:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <MX_SDMMC1_SD_Init+0x34>)
 8001336:	2200      	movs	r2, #0
 8001338:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800133a:	4b07      	ldr	r3, [pc, #28]	; (8001358 <MX_SDMMC1_SD_Init+0x34>)
 800133c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001340:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001342:	4b05      	ldr	r3, [pc, #20]	; (8001358 <MX_SDMMC1_SD_Init+0x34>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 1;
 8001348:	4b03      	ldr	r3, [pc, #12]	; (8001358 <MX_SDMMC1_SD_Init+0x34>)
 800134a:	2201      	movs	r2, #1
 800134c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	24000410 	.word	0x24000410
 800135c:	52007000 	.word	0x52007000

08001360 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001364:	4b23      	ldr	r3, [pc, #140]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 8001366:	4a24      	ldr	r2, [pc, #144]	; (80013f8 <MX_USART1_UART_Init+0x98>)
 8001368:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800136a:	4b22      	ldr	r3, [pc, #136]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 800136c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001370:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 8001372:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 8001374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001378:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800137a:	4b1e      	ldr	r3, [pc, #120]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 800137c:	2200      	movs	r2, #0
 800137e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001380:	4b1c      	ldr	r3, [pc, #112]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 8001382:	2200      	movs	r2, #0
 8001384:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001386:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 8001388:	220c      	movs	r2, #12
 800138a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138c:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 800138e:	2200      	movs	r2, #0
 8001390:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001392:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 8001394:	2200      	movs	r2, #0
 8001396:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001398:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 800139a:	2200      	movs	r2, #0
 800139c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a4:	4b13      	ldr	r3, [pc, #76]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013aa:	4812      	ldr	r0, [pc, #72]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 80013ac:	f00c f992 	bl	800d6d4 <HAL_UART_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80013b6:	f000 fc49 	bl	8001c4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ba:	2100      	movs	r1, #0
 80013bc:	480d      	ldr	r0, [pc, #52]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 80013be:	f00d fa98 	bl	800e8f2 <HAL_UARTEx_SetTxFifoThreshold>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80013c8:	f000 fc40 	bl	8001c4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013cc:	2100      	movs	r1, #0
 80013ce:	4809      	ldr	r0, [pc, #36]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 80013d0:	f00d facd 	bl	800e96e <HAL_UARTEx_SetRxFifoThreshold>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80013da:	f000 fc37 	bl	8001c4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <MX_USART1_UART_Init+0x94>)
 80013e0:	f00d fa4e 	bl	800e880 <HAL_UARTEx_DisableFifoMode>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80013ea:	f000 fc2f 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2400048c 	.word	0x2400048c
 80013f8:	40011000 	.word	0x40011000

080013fc <MX_USB_OTG_HS_PCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_PCD_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8001400:	4b15      	ldr	r3, [pc, #84]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001402:	4a16      	ldr	r2, [pc, #88]	; (800145c <MX_USB_OTG_HS_PCD_Init+0x60>)
 8001404:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8001406:	4b14      	ldr	r3, [pc, #80]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001408:	2209      	movs	r2, #9
 800140a:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800140c:	4b12      	ldr	r3, [pc, #72]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800140e:	2202      	movs	r2, #2
 8001410:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8001412:	4b11      	ldr	r3, [pc, #68]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001414:	2200      	movs	r2, #0
 8001416:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8001418:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800141a:	2202      	movs	r2, #2
 800141c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800141e:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001420:	2200      	movs	r2, #0
 8001422:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001426:	2200      	movs	r2, #0
 8001428:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800142a:	4b0b      	ldr	r3, [pc, #44]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800142c:	2200      	movs	r2, #0
 800142e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = ENABLE;
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001432:	2201      	movs	r2, #1
 8001434:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8001436:	4b08      	ldr	r3, [pc, #32]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001438:	2200      	movs	r2, #0
 800143a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800143c:	4b06      	ldr	r3, [pc, #24]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800143e:	2200      	movs	r2, #0
 8001440:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8001442:	4805      	ldr	r0, [pc, #20]	; (8001458 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001444:	f006 fc11 	bl	8007c6a <HAL_PCD_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    Error_Handler();
 800144e:	f000 fbfd 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	24000520 	.word	0x24000520
 800145c:	40040000 	.word	0x40040000

08001460 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001466:	4b0d      	ldr	r3, [pc, #52]	; (800149c <MX_DMA_Init+0x3c>)
 8001468:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800146c:	4a0b      	ldr	r2, [pc, #44]	; (800149c <MX_DMA_Init+0x3c>)
 800146e:	f043 0301 	orr.w	r3, r3, #1
 8001472:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001476:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_DMA_Init+0x3c>)
 8001478:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800147c:	f003 0301 	and.w	r3, r3, #1
 8001480:	607b      	str	r3, [r7, #4]
 8001482:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001484:	2200      	movs	r2, #0
 8001486:	2100      	movs	r1, #0
 8001488:	200b      	movs	r0, #11
 800148a:	f003 fce0 	bl	8004e4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800148e:	200b      	movs	r0, #11
 8001490:	f003 fcf7 	bl	8004e82 <HAL_NVIC_EnableIRQ>

}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	58024400 	.word	0x58024400

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08c      	sub	sp, #48	; 0x30
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 031c 	add.w	r3, r7, #28
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014b6:	4b35      	ldr	r3, [pc, #212]	; (800158c <MX_GPIO_Init+0xec>)
 80014b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014bc:	4a33      	ldr	r2, [pc, #204]	; (800158c <MX_GPIO_Init+0xec>)
 80014be:	f043 0320 	orr.w	r3, r3, #32
 80014c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014c6:	4b31      	ldr	r3, [pc, #196]	; (800158c <MX_GPIO_Init+0xec>)
 80014c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014cc:	f003 0320 	and.w	r3, r3, #32
 80014d0:	61bb      	str	r3, [r7, #24]
 80014d2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d4:	4b2d      	ldr	r3, [pc, #180]	; (800158c <MX_GPIO_Init+0xec>)
 80014d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014da:	4a2c      	ldr	r2, [pc, #176]	; (800158c <MX_GPIO_Init+0xec>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014e4:	4b29      	ldr	r3, [pc, #164]	; (800158c <MX_GPIO_Init+0xec>)
 80014e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	617b      	str	r3, [r7, #20]
 80014f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	4b26      	ldr	r3, [pc, #152]	; (800158c <MX_GPIO_Init+0xec>)
 80014f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014f8:	4a24      	ldr	r2, [pc, #144]	; (800158c <MX_GPIO_Init+0xec>)
 80014fa:	f043 0304 	orr.w	r3, r3, #4
 80014fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001502:	4b22      	ldr	r3, [pc, #136]	; (800158c <MX_GPIO_Init+0xec>)
 8001504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001510:	4b1e      	ldr	r3, [pc, #120]	; (800158c <MX_GPIO_Init+0xec>)
 8001512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001516:	4a1d      	ldr	r2, [pc, #116]	; (800158c <MX_GPIO_Init+0xec>)
 8001518:	f043 0302 	orr.w	r3, r3, #2
 800151c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001520:	4b1a      	ldr	r3, [pc, #104]	; (800158c <MX_GPIO_Init+0xec>)
 8001522:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800152e:	4b17      	ldr	r3, [pc, #92]	; (800158c <MX_GPIO_Init+0xec>)
 8001530:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001534:	4a15      	ldr	r2, [pc, #84]	; (800158c <MX_GPIO_Init+0xec>)
 8001536:	f043 0308 	orr.w	r3, r3, #8
 800153a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800153e:	4b13      	ldr	r3, [pc, #76]	; (800158c <MX_GPIO_Init+0xec>)
 8001540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001544:	f003 0308 	and.w	r3, r3, #8
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <MX_GPIO_Init+0xec>)
 800154e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001552:	4a0e      	ldr	r2, [pc, #56]	; (800158c <MX_GPIO_Init+0xec>)
 8001554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001558:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800155c:	4b0b      	ldr	r3, [pc, #44]	; (800158c <MX_GPIO_Init+0xec>)
 800155e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PG9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800156a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800156e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001578:	f107 031c 	add.w	r3, r7, #28
 800157c:	4619      	mov	r1, r3
 800157e:	4804      	ldr	r0, [pc, #16]	; (8001590 <MX_GPIO_Init+0xf0>)
 8001580:	f006 f88c 	bl	800769c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001584:	bf00      	nop
 8001586:	3730      	adds	r7, #48	; 0x30
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	58024400 	.word	0x58024400
 8001590:	58021800 	.word	0x58021800

08001594 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */

// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	if (app_state == PRE_ANALYSIS_RECORDING) {
 800159c:	4b17      	ldr	r3, [pc, #92]	; (80015fc <HAL_ADC_ConvHalfCpltCallback+0x68>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d106      	bne.n	80015b4 <HAL_ADC_ConvHalfCpltCallback+0x20>
	        // Copy the first half of the ADC data to the first half of the pre_analysis_buf
	        memcpy(pre_analysis_buf, adc_buf, (PRE_ANALYSIS_BUF_LEN / 2) * sizeof(uint16_t));
 80015a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015aa:	4915      	ldr	r1, [pc, #84]	; (8001600 <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 80015ac:	4815      	ldr	r0, [pc, #84]	; (8001604 <HAL_ADC_ConvHalfCpltCallback+0x70>)
 80015ae:	f014 fcba 	bl	8015f26 <memcpy>
 80015b2:	e01b      	b.n	80015ec <HAL_ADC_ConvHalfCpltCallback+0x58>
	        // Note: No need to set the pre_analysis_complete flag here as it's only half done
	} else if (app_state == MAIN_RECORDING) {
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <HAL_ADC_ConvHalfCpltCallback+0x68>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d116      	bne.n	80015ec <HAL_ADC_ConvHalfCpltCallback+0x58>
    for (int i = 0; i < 16384; i++) {
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	e00f      	b.n	80015e4 <HAL_ADC_ConvHalfCpltCallback+0x50>
    	adc_half_buf[i] = (adc_buf[i]*40);
 80015c4:	4a0e      	ldr	r2, [pc, #56]	; (8001600 <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015cc:	461a      	mov	r2, r3
 80015ce:	0092      	lsls	r2, r2, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	b299      	uxth	r1, r3
 80015d6:	4a0c      	ldr	r2, [pc, #48]	; (8001608 <HAL_ADC_ConvHalfCpltCallback+0x74>)
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 16384; i++) {
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	3301      	adds	r3, #1
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015ea:	dbeb      	blt.n	80015c4 <HAL_ADC_ConvHalfCpltCallback+0x30>
    }
	}
	dma_half_transfer_complete = 1;
 80015ec:	4b07      	ldr	r3, [pc, #28]	; (800160c <HAL_ADC_ConvHalfCpltCallback+0x78>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	701a      	strb	r2, [r3, #0]
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	24024edd 	.word	0x24024edd
 8001600:	24000a2c 	.word	0x24000a2c
 8001604:	24020edc 	.word	0x24020edc
 8001608:	24010a2c 	.word	0x24010a2c
 800160c:	24020a2c 	.word	0x24020a2c

08001610 <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	 if (app_state == PRE_ANALYSIS_RECORDING) {
 8001618:	4b1a      	ldr	r3, [pc, #104]	; (8001684 <HAL_ADC_ConvCpltCallback+0x74>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d10a      	bne.n	8001638 <HAL_ADC_ConvCpltCallback+0x28>
	        // Here, copy the data to pre_analysis_buf instead of adc_full_buf
	        memcpy(pre_analysis_buf + (PRE_ANALYSIS_BUF_LEN / 2), adc_buf + (ADC_BUF_LEN / 2), (PRE_ANALYSIS_BUF_LEN / 2) * sizeof(uint16_t));
 8001622:	4b19      	ldr	r3, [pc, #100]	; (8001688 <HAL_ADC_ConvCpltCallback+0x78>)
 8001624:	4919      	ldr	r1, [pc, #100]	; (800168c <HAL_ADC_ConvCpltCallback+0x7c>)
 8001626:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800162a:	4618      	mov	r0, r3
 800162c:	f014 fc7b 	bl	8015f26 <memcpy>
	        pre_analysis_complete = 1; // Indicate that pre-analysis recording is complete
 8001630:	4b17      	ldr	r3, [pc, #92]	; (8001690 <HAL_ADC_ConvCpltCallback+0x80>)
 8001632:	2201      	movs	r2, #1
 8001634:	701a      	strb	r2, [r3, #0]
 8001636:	e01d      	b.n	8001674 <HAL_ADC_ConvCpltCallback+0x64>
	        //printf("Pre-analysis complete.\r\n"); // Debugging statement
	} else if (app_state == MAIN_RECORDING) {
 8001638:	4b12      	ldr	r3, [pc, #72]	; (8001684 <HAL_ADC_ConvCpltCallback+0x74>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2b01      	cmp	r3, #1
 8001640:	d118      	bne.n	8001674 <HAL_ADC_ConvCpltCallback+0x64>
    for (int i = 0; i < 16384; i++) {
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	e011      	b.n	800166c <HAL_ADC_ConvCpltCallback+0x5c>
    	adc_full_buf[i] = (adc_buf[i + 16384]*40);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800164e:	4a11      	ldr	r2, [pc, #68]	; (8001694 <HAL_ADC_ConvCpltCallback+0x84>)
 8001650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001654:	461a      	mov	r2, r3
 8001656:	0092      	lsls	r2, r2, #2
 8001658:	4413      	add	r3, r2
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	b299      	uxth	r1, r3
 800165e:	4a0e      	ldr	r2, [pc, #56]	; (8001698 <HAL_ADC_ConvCpltCallback+0x88>)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 16384; i++) {
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	3301      	adds	r3, #1
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001672:	dbe9      	blt.n	8001648 <HAL_ADC_ConvCpltCallback+0x38>
    }
	}
	dma_transfer_complete = 1;
 8001674:	4b09      	ldr	r3, [pc, #36]	; (800169c <HAL_ADC_ConvCpltCallback+0x8c>)
 8001676:	2201      	movs	r2, #1
 8001678:	701a      	strb	r2, [r3, #0]
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	24024edd 	.word	0x24024edd
 8001688:	24022edc 	.word	0x24022edc
 800168c:	24008a2c 	.word	0x24008a2c
 8001690:	24024edc 	.word	0x24024edc
 8001694:	24000a2c 	.word	0x24000a2c
 8001698:	24018a2c 	.word	0x24018a2c
 800169c:	24020a2d 	.word	0x24020a2d

080016a0 <sd_setup>:


void sd_setup()
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af02      	add	r7, sp, #8


	if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 80016a6:	2200      	movs	r2, #0
 80016a8:	490d      	ldr	r1, [pc, #52]	; (80016e0 <sd_setup+0x40>)
 80016aa:	480e      	ldr	r0, [pc, #56]	; (80016e4 <sd_setup+0x44>)
 80016ac:	f010 fe28 	bl	8012300 <f_mount>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d002      	beq.n	80016bc <sd_setup+0x1c>
	{
	  	Error_Handler();
 80016b6:	f000 fac9 	bl	8001c4c <Error_Handler>
	}

	  			//Open file for writing (Create)


}
 80016ba:	e00d      	b.n	80016d8 <sd_setup+0x38>
	else if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext)) != FR_OK)
 80016bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016c0:	9300      	str	r3, [sp, #0]
 80016c2:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <sd_setup+0x48>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	2107      	movs	r1, #7
 80016c8:	4805      	ldr	r0, [pc, #20]	; (80016e0 <sd_setup+0x40>)
 80016ca:	f011 fc53 	bl	8012f74 <f_mkfs>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <sd_setup+0x38>
	  	Error_Handler();
 80016d4:	f000 faba 	bl	8001c4c <Error_Handler>
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	2403110c 	.word	0x2403110c
 80016e4:	24031110 	.word	0x24031110
 80016e8:	24030ee4 	.word	0x24030ee4

080016ec <sd_audio_file>:

void sd_audio_file(){
 80016ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ee:	b091      	sub	sp, #68	; 0x44
 80016f0:	af06      	add	r7, sp, #24

    char filename[40]; // Increase buffer size to accommodate date and time
    snprintf(filename, sizeof(filename), "%02d-%02d-%4d_%02d-%02d-%02d.wav", gDate.Date, gDate.Month, 2000 + gDate.Year,gTime.Hours, gTime.Minutes, gTime.Seconds); // Time part
 80016f2:	4b1a      	ldr	r3, [pc, #104]	; (800175c <sd_audio_file+0x70>)
 80016f4:	789b      	ldrb	r3, [r3, #2]
 80016f6:	461e      	mov	r6, r3
 80016f8:	4b18      	ldr	r3, [pc, #96]	; (800175c <sd_audio_file+0x70>)
 80016fa:	785b      	ldrb	r3, [r3, #1]
 80016fc:	4619      	mov	r1, r3
 80016fe:	4b17      	ldr	r3, [pc, #92]	; (800175c <sd_audio_file+0x70>)
 8001700:	78db      	ldrb	r3, [r3, #3]
 8001702:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001706:	4a16      	ldr	r2, [pc, #88]	; (8001760 <sd_audio_file+0x74>)
 8001708:	7812      	ldrb	r2, [r2, #0]
 800170a:	4614      	mov	r4, r2
 800170c:	4a14      	ldr	r2, [pc, #80]	; (8001760 <sd_audio_file+0x74>)
 800170e:	7852      	ldrb	r2, [r2, #1]
 8001710:	4615      	mov	r5, r2
 8001712:	4a13      	ldr	r2, [pc, #76]	; (8001760 <sd_audio_file+0x74>)
 8001714:	7892      	ldrb	r2, [r2, #2]
 8001716:	4638      	mov	r0, r7
 8001718:	9204      	str	r2, [sp, #16]
 800171a:	9503      	str	r5, [sp, #12]
 800171c:	9402      	str	r4, [sp, #8]
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	9100      	str	r1, [sp, #0]
 8001722:	4633      	mov	r3, r6
 8001724:	4a0f      	ldr	r2, [pc, #60]	; (8001764 <sd_audio_file+0x78>)
 8001726:	2128      	movs	r1, #40	; 0x28
 8001728:	f013 fe94 	bl	8015454 <sniprintf>

	if(f_open(&AudioFile, filename, FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 800172c:	463b      	mov	r3, r7
 800172e:	220a      	movs	r2, #10
 8001730:	4619      	mov	r1, r3
 8001732:	480d      	ldr	r0, [pc, #52]	; (8001768 <sd_audio_file+0x7c>)
 8001734:	f010 fe2a 	bl	801238c <f_open>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <sd_audio_file+0x56>
	{
		Error_Handler();
 800173e:	f000 fa85 	bl	8001c4c <Error_Handler>
	}
    initializeHeader(&header_actual);
 8001742:	480a      	ldr	r0, [pc, #40]	; (800176c <sd_audio_file+0x80>)
 8001744:	f000 f892 	bl	800186c <initializeHeader>
    //Write to the text file
    f_write(&AudioFile, &header_actual, sizeof(header), &byteswritten);
 8001748:	4b09      	ldr	r3, [pc, #36]	; (8001770 <sd_audio_file+0x84>)
 800174a:	222c      	movs	r2, #44	; 0x2c
 800174c:	4907      	ldr	r1, [pc, #28]	; (800176c <sd_audio_file+0x80>)
 800174e:	4806      	ldr	r0, [pc, #24]	; (8001768 <sd_audio_file+0x7c>)
 8001750:	f010 ffea 	bl	8012728 <f_write>

}
 8001754:	bf00      	nop
 8001756:	372c      	adds	r7, #44	; 0x2c
 8001758:	46bd      	mov	sp, r7
 800175a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800175c:	24020a74 	.word	0x24020a74
 8001760:	24020a60 	.word	0x24020a60
 8001764:	0801a684 	.word	0x0801a684
 8001768:	24020a7c 	.word	0x24020a7c
 800176c:	24020a34 	.word	0x24020a34
 8001770:	24030ee0 	.word	0x24030ee0

08001774 <sd_data_file>:

void sd_data_file(){
 8001774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001776:	b093      	sub	sp, #76	; 0x4c
 8001778:	af06      	add	r7, sp, #24
	const char* TextHolder = "This is where environmental data would be stored! e.g Temp,Tilt,CO2";
 800177a:	4b1b      	ldr	r3, [pc, #108]	; (80017e8 <sd_data_file+0x74>)
 800177c:	62fb      	str	r3, [r7, #44]	; 0x2c

    char filename[40]; // Increase buffer size to accommodate date and time
    snprintf(filename, sizeof(filename), "%02d-%02d-%4d_%02d-%02d-%02d.txt", gDate.Date, gDate.Month, 2000 + gDate.Year,gTime.Hours, gTime.Minutes, gTime.Seconds); // Time part
 800177e:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <sd_data_file+0x78>)
 8001780:	789b      	ldrb	r3, [r3, #2]
 8001782:	461e      	mov	r6, r3
 8001784:	4b19      	ldr	r3, [pc, #100]	; (80017ec <sd_data_file+0x78>)
 8001786:	785b      	ldrb	r3, [r3, #1]
 8001788:	4619      	mov	r1, r3
 800178a:	4b18      	ldr	r3, [pc, #96]	; (80017ec <sd_data_file+0x78>)
 800178c:	78db      	ldrb	r3, [r3, #3]
 800178e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001792:	4a17      	ldr	r2, [pc, #92]	; (80017f0 <sd_data_file+0x7c>)
 8001794:	7812      	ldrb	r2, [r2, #0]
 8001796:	4614      	mov	r4, r2
 8001798:	4a15      	ldr	r2, [pc, #84]	; (80017f0 <sd_data_file+0x7c>)
 800179a:	7852      	ldrb	r2, [r2, #1]
 800179c:	4615      	mov	r5, r2
 800179e:	4a14      	ldr	r2, [pc, #80]	; (80017f0 <sd_data_file+0x7c>)
 80017a0:	7892      	ldrb	r2, [r2, #2]
 80017a2:	1d38      	adds	r0, r7, #4
 80017a4:	9204      	str	r2, [sp, #16]
 80017a6:	9503      	str	r5, [sp, #12]
 80017a8:	9402      	str	r4, [sp, #8]
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	9100      	str	r1, [sp, #0]
 80017ae:	4633      	mov	r3, r6
 80017b0:	4a10      	ldr	r2, [pc, #64]	; (80017f4 <sd_data_file+0x80>)
 80017b2:	2128      	movs	r1, #40	; 0x28
 80017b4:	f013 fe4e 	bl	8015454 <sniprintf>

	if(f_open(&TextFile, filename, FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	220a      	movs	r2, #10
 80017bc:	4619      	mov	r1, r3
 80017be:	480e      	ldr	r0, [pc, #56]	; (80017f8 <sd_data_file+0x84>)
 80017c0:	f010 fde4 	bl	801238c <f_open>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <sd_data_file+0x5a>
	{
		Error_Handler();
 80017ca:	f000 fa3f 	bl	8001c4c <Error_Handler>
	}

	f_write(&TextFile, TextHolder, strlen(TextHolder), &bw);
 80017ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80017d0:	f7fe fdfe 	bl	80003d0 <strlen>
 80017d4:	4602      	mov	r2, r0
 80017d6:	4b09      	ldr	r3, [pc, #36]	; (80017fc <sd_data_file+0x88>)
 80017d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80017da:	4807      	ldr	r0, [pc, #28]	; (80017f8 <sd_data_file+0x84>)
 80017dc:	f010 ffa4 	bl	8012728 <f_write>

}
 80017e0:	bf00      	nop
 80017e2:	3734      	adds	r7, #52	; 0x34
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017e8:	0801a6a8 	.word	0x0801a6a8
 80017ec:	24020a74 	.word	0x24020a74
 80017f0:	24020a60 	.word	0x24020a60
 80017f4:	0801a6ec 	.word	0x0801a6ec
 80017f8:	24020cac 	.word	0x24020cac
 80017fc:	24020a78 	.word	0x24020a78

08001800 <sd_write>:


void sd_write(short *data, int num_samples) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
    uint32_t bytesToWrite = num_samples * Num_Channels * sizeof(short);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
    f_write(&AudioFile, data, bytesToWrite, &byteswritten);
 8001810:	4b08      	ldr	r3, [pc, #32]	; (8001834 <sd_write+0x34>)
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	6879      	ldr	r1, [r7, #4]
 8001816:	4808      	ldr	r0, [pc, #32]	; (8001838 <sd_write+0x38>)
 8001818:	f010 ff86 	bl	8012728 <f_write>
    totalDataBytesWritten += byteswritten; // Update the total bytes written here
 800181c:	4b07      	ldr	r3, [pc, #28]	; (800183c <sd_write+0x3c>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <sd_write+0x34>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4413      	add	r3, r2
 8001826:	4a05      	ldr	r2, [pc, #20]	; (800183c <sd_write+0x3c>)
 8001828:	6013      	str	r3, [r2, #0]
}
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	24030ee0 	.word	0x24030ee0
 8001838:	24020a7c 	.word	0x24020a7c
 800183c:	24020a30 	.word	0x24020a30

08001840 <sd_close>:

void sd_close()
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
	f_close(&AudioFile);
 8001844:	4806      	ldr	r0, [pc, #24]	; (8001860 <sd_close+0x20>)
 8001846:	f011 f962 	bl	8012b0e <f_close>
	f_close(&TextFile);
 800184a:	4806      	ldr	r0, [pc, #24]	; (8001864 <sd_close+0x24>)
 800184c:	f011 f95f 	bl	8012b0e <f_close>
	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 8001850:	2200      	movs	r2, #0
 8001852:	2100      	movs	r1, #0
 8001854:	4804      	ldr	r0, [pc, #16]	; (8001868 <sd_close+0x28>)
 8001856:	f010 fd53 	bl	8012300 <f_mount>

}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	24020a7c 	.word	0x24020a7c
 8001864:	24020cac 	.word	0x24020cac
 8001868:	24031110 	.word	0x24031110

0800186c <initializeHeader>:
void initializeHeader(header *header_actual) {
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
    header_actual->ChunkID[0] = 'R';
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2252      	movs	r2, #82	; 0x52
 8001878:	701a      	strb	r2, [r3, #0]
    header_actual->ChunkID[1] = 'I';
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2249      	movs	r2, #73	; 0x49
 800187e:	705a      	strb	r2, [r3, #1]
    header_actual->ChunkID[2] = 'F';
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2246      	movs	r2, #70	; 0x46
 8001884:	709a      	strb	r2, [r3, #2]
    header_actual->ChunkID[3] = 'F';
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2246      	movs	r2, #70	; 0x46
 800188a:	70da      	strb	r2, [r3, #3]

    header_actual->Format[0] = 'W';
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2257      	movs	r2, #87	; 0x57
 8001890:	721a      	strb	r2, [r3, #8]
    header_actual->Format[1] = 'A';
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2241      	movs	r2, #65	; 0x41
 8001896:	725a      	strb	r2, [r3, #9]
    header_actual->Format[2] = 'V';
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2256      	movs	r2, #86	; 0x56
 800189c:	729a      	strb	r2, [r3, #10]
    header_actual->Format[3] = 'E';
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2245      	movs	r2, #69	; 0x45
 80018a2:	72da      	strb	r2, [r3, #11]

    header_actual->Subchunk1ID[0] = 'f';
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2266      	movs	r2, #102	; 0x66
 80018a8:	731a      	strb	r2, [r3, #12]
    header_actual->Subchunk1ID[1] = 'm';
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	226d      	movs	r2, #109	; 0x6d
 80018ae:	735a      	strb	r2, [r3, #13]
    header_actual->Subchunk1ID[2] = 't';
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2274      	movs	r2, #116	; 0x74
 80018b4:	739a      	strb	r2, [r3, #14]
    header_actual->Subchunk1ID[3] = ' ';
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2220      	movs	r2, #32
 80018ba:	73da      	strb	r2, [r3, #15]

    header_actual->Subchunk1Size = Sub_chunk1Size;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2210      	movs	r2, #16
 80018c0:	611a      	str	r2, [r3, #16]
    header_actual->AudioFormat = Audio_Format;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2201      	movs	r2, #1
 80018c6:	829a      	strh	r2, [r3, #20]
    header_actual->NumChannels = Num_Channels;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	82da      	strh	r2, [r3, #22]
    header_actual->SampleRate = Sample_Rate;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a13      	ldr	r2, [pc, #76]	; (8001920 <initializeHeader+0xb4>)
 80018d2:	619a      	str	r2, [r3, #24]
    header_actual->ByteRate = Sample_Rate * Num_Channels * Bitsper_Sample/8;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a13      	ldr	r2, [pc, #76]	; (8001924 <initializeHeader+0xb8>)
 80018d8:	61da      	str	r2, [r3, #28]
    header_actual->BlockAlign = Num_Channels * Bitsper_Sample/8;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2202      	movs	r2, #2
 80018de:	841a      	strh	r2, [r3, #32]
    header_actual->BitsPerSample = Bitsper_Sample;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2210      	movs	r2, #16
 80018e4:	845a      	strh	r2, [r3, #34]	; 0x22

    header_actual->Subchunk2ID[0] = 'd';
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2264      	movs	r2, #100	; 0x64
 80018ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    header_actual->Subchunk2ID[1] = 'a';
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2261      	movs	r2, #97	; 0x61
 80018f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    header_actual->Subchunk2ID[2] = 't';
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2274      	movs	r2, #116	; 0x74
 80018fa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    header_actual->Subchunk2ID[3] = 'a';
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2261      	movs	r2, #97	; 0x61
 8001902:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

    header_actual->ChunkSize = 0; // Placeholder, to be updated
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	605a      	str	r2, [r3, #4]
    header_actual->Subchunk2Size = 0; // Placeholder, to be updated
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	0002ee00 	.word	0x0002ee00
 8001924:	0005dc00 	.word	0x0005dc00

08001928 <finalizeRecording>:
        float phase = 2.0 * M_PI * frequency * i / Sample_Rate;
        data[i] = amplitude * sin(phase) * 32767;
    }
}

void finalizeRecording() {
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
    // Calculate actual sizes based on recorded data length
    header_actual.Subchunk2Size = totalDataBytesWritten; // Total bytes of audio data written
 800192c:	4b0b      	ldr	r3, [pc, #44]	; (800195c <finalizeRecording+0x34>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	461a      	mov	r2, r3
 8001932:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <finalizeRecording+0x38>)
 8001934:	629a      	str	r2, [r3, #40]	; 0x28
    header_actual.ChunkSize = 36 + header_actual.Subchunk2Size;
 8001936:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <finalizeRecording+0x38>)
 8001938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800193a:	3324      	adds	r3, #36	; 0x24
 800193c:	4a08      	ldr	r2, [pc, #32]	; (8001960 <finalizeRecording+0x38>)
 800193e:	6053      	str	r3, [r2, #4]

    // Seek to the beginning of the file to update the header
    f_lseek(&AudioFile, 0);
 8001940:	2100      	movs	r1, #0
 8001942:	4808      	ldr	r0, [pc, #32]	; (8001964 <finalizeRecording+0x3c>)
 8001944:	f011 f90d 	bl	8012b62 <f_lseek>
    f_write(&AudioFile, &header_actual, sizeof(header), &byteswritten);
 8001948:	4b07      	ldr	r3, [pc, #28]	; (8001968 <finalizeRecording+0x40>)
 800194a:	222c      	movs	r2, #44	; 0x2c
 800194c:	4904      	ldr	r1, [pc, #16]	; (8001960 <finalizeRecording+0x38>)
 800194e:	4805      	ldr	r0, [pc, #20]	; (8001964 <finalizeRecording+0x3c>)
 8001950:	f010 feea 	bl	8012728 <f_write>

    // Close the file
    sd_close();
 8001954:	f7ff ff74 	bl	8001840 <sd_close>
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	24020a30 	.word	0x24020a30
 8001960:	24020a34 	.word	0x24020a34
 8001964:	24020a7c 	.word	0x24020a7c
 8001968:	24030ee0 	.word	0x24030ee0

0800196c <Get_RTC_Time>:

void Get_RTC_Time(void) {
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0


    // Get the RTC current Time
    HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8001970:	2200      	movs	r2, #0
 8001972:	4911      	ldr	r1, [pc, #68]	; (80019b8 <Get_RTC_Time+0x4c>)
 8001974:	4811      	ldr	r0, [pc, #68]	; (80019bc <Get_RTC_Time+0x50>)
 8001976:	f009 ffcd 	bl	800b914 <HAL_RTC_GetTime>
    // Get the RTC current Date
    HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN); // This line is needed to unlock the time read
 800197a:	2200      	movs	r2, #0
 800197c:	4910      	ldr	r1, [pc, #64]	; (80019c0 <Get_RTC_Time+0x54>)
 800197e:	480f      	ldr	r0, [pc, #60]	; (80019bc <Get_RTC_Time+0x50>)
 8001980:	f00a f8ac 	bl	800badc <HAL_RTC_GetDate>

    // Now you can use gTime and gDate
    printf("Current time is %02d:%02d:%02d\r\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 8001984:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <Get_RTC_Time+0x4c>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	4619      	mov	r1, r3
 800198a:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <Get_RTC_Time+0x4c>)
 800198c:	785b      	ldrb	r3, [r3, #1]
 800198e:	461a      	mov	r2, r3
 8001990:	4b09      	ldr	r3, [pc, #36]	; (80019b8 <Get_RTC_Time+0x4c>)
 8001992:	789b      	ldrb	r3, [r3, #2]
 8001994:	480b      	ldr	r0, [pc, #44]	; (80019c4 <Get_RTC_Time+0x58>)
 8001996:	f013 fcef 	bl	8015378 <iprintf>
    printf("Current date is %02d-%02d-%2d\r\n", gDate.Date, gDate.Month, 2000 + gDate.Year);
 800199a:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <Get_RTC_Time+0x54>)
 800199c:	789b      	ldrb	r3, [r3, #2]
 800199e:	4619      	mov	r1, r3
 80019a0:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <Get_RTC_Time+0x54>)
 80019a2:	785b      	ldrb	r3, [r3, #1]
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <Get_RTC_Time+0x54>)
 80019a8:	78db      	ldrb	r3, [r3, #3]
 80019aa:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80019ae:	4806      	ldr	r0, [pc, #24]	; (80019c8 <Get_RTC_Time+0x5c>)
 80019b0:	f013 fce2 	bl	8015378 <iprintf>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	24020a60 	.word	0x24020a60
 80019bc:	240003ec 	.word	0x240003ec
 80019c0:	24020a74 	.word	0x24020a74
 80019c4:	0801a710 	.word	0x0801a710
 80019c8:	0801a734 	.word	0x0801a734

080019cc <SetRTCToCompileTime>:


void SetRTCToCompileTime(RTC_HandleTypeDef *hrtc) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b092      	sub	sp, #72	; 0x48
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 80019d4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 80019e4:	2300      	movs	r3, #0
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
    struct tm compileTime;

    // Parse the __DATE__ and __TIME__ macros to struct tm
    strptime(__DATE__ " " __TIME__, "%b %d %Y %H:%M:%S", &compileTime);
 80019e8:	f107 030c 	add.w	r3, r7, #12
 80019ec:	461a      	mov	r2, r3
 80019ee:	4921      	ldr	r1, [pc, #132]	; (8001a74 <SetRTCToCompileTime+0xa8>)
 80019f0:	4821      	ldr	r0, [pc, #132]	; (8001a78 <SetRTCToCompileTime+0xac>)
 80019f2:	f014 fa09 	bl	8015e08 <strptime>

    // Populate the RTC structures
    sTime.Hours = compileTime.tm_hour;
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    sTime.Minutes = compileTime.tm_min;
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    sTime.Seconds = compileTime.tm_sec;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    sDate.Year = compileTime.tm_year - 100; // tm_year is years since 1900
 8001a0e:	6a3b      	ldr	r3, [r7, #32]
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	3b64      	subs	r3, #100	; 0x64
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    sDate.Month = compileTime.tm_mon + 1; // tm_mon is months since January [0-11]
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	3301      	adds	r3, #1
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    sDate.Date = compileTime.tm_mday;
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
    sDate.WeekDay = compileTime.tm_wday + 1; // tm_wday is days since Sunday [0-6], RTC_WeekDay is [1-7]
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	3301      	adds	r3, #1
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

    // Set the RTC time and date
    if (HAL_RTC_SetTime(hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) {
 8001a3a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a3e:	2200      	movs	r2, #0
 8001a40:	4619      	mov	r1, r3
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f009 fec8 	bl	800b7d8 <HAL_RTC_SetTime>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <SetRTCToCompileTime+0x86>
        Error_Handler();
 8001a4e:	f000 f8fd 	bl	8001c4c <Error_Handler>
    }
    if (HAL_RTC_SetDate(hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) {
 8001a52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a56:	2200      	movs	r2, #0
 8001a58:	4619      	mov	r1, r3
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f009 ffb6 	bl	800b9cc <HAL_RTC_SetDate>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <SetRTCToCompileTime+0x9e>
        Error_Handler();
 8001a66:	f000 f8f1 	bl	8001c4c <Error_Handler>
    }
}
 8001a6a:	bf00      	nop
 8001a6c:	3748      	adds	r7, #72	; 0x48
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	0801a754 	.word	0x0801a754
 8001a78:	0801a768 	.word	0x0801a768

08001a7c <performFFT>:

void performFFT() {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b088      	sub	sp, #32
 8001a80:	af02      	add	r7, sp, #8
    // Initialize the FFT instance (only needs to be done once)
	arm_rfft_init_q15(&S, FFT_SIZE, 0, 1);
 8001a82:	2301      	movs	r3, #1
 8001a84:	2200      	movs	r2, #0
 8001a86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a8a:	483d      	ldr	r0, [pc, #244]	; (8001b80 <performFFT+0x104>)
 8001a8c:	f012 f878 	bl	8013b80 <arm_rfft_init_q15>

    // Convert ADC data to float and apply a window function if necessary
    for (int i = 0; i < FFT_SIZE; i++) {
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]
 8001a94:	e013      	b.n	8001abe <performFFT+0x42>
        fft_input[i] = (float)pre_analysis_buf[i];
 8001a96:	4a3b      	ldr	r2, [pc, #236]	; (8001b84 <performFFT+0x108>)
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a9e:	ee07 3a90 	vmov	s15, r3
 8001aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aaa:	ee17 3a90 	vmov	r3, s15
 8001aae:	b219      	sxth	r1, r3
 8001ab0:	4a35      	ldr	r2, [pc, #212]	; (8001b88 <performFFT+0x10c>)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < FFT_SIZE; i++) {
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3301      	adds	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ac4:	dbe7      	blt.n	8001a96 <performFFT+0x1a>
        // Apply a window here if needed
    }

    // Perform the FFT
    arm_rfft_q15(&S, fft_input, fft_output);
 8001ac6:	4a31      	ldr	r2, [pc, #196]	; (8001b8c <performFFT+0x110>)
 8001ac8:	492f      	ldr	r1, [pc, #188]	; (8001b88 <performFFT+0x10c>)
 8001aca:	482d      	ldr	r0, [pc, #180]	; (8001b80 <performFFT+0x104>)
 8001acc:	f011 ffb8 	bl	8013a40 <arm_rfft_q15>

    // Compute magnitude of FFT output (complex numbers) for analysis
    // Skipping every other value as they represent complex parts in the output array
    for (int i = 0; i < FFT_SIZE / 2; i++) {
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	e04a      	b.n	8001b6c <performFFT+0xf0>
        float real = fft_output[2*i];
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	4a2c      	ldr	r2, [pc, #176]	; (8001b8c <performFFT+0x110>)
 8001adc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001ae0:	ee07 3a90 	vmov	s15, r3
 8001ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ae8:	edc7 7a03 	vstr	s15, [r7, #12]
        float imag = fft_output[2*i + 1];
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	3301      	adds	r3, #1
 8001af2:	4a26      	ldr	r2, [pc, #152]	; (8001b8c <performFFT+0x110>)
 8001af4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001af8:	ee07 3a90 	vmov	s15, r3
 8001afc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b00:	edc7 7a02 	vstr	s15, [r7, #8]
        float magnitude = sqrtf(real * real + imag * imag);
 8001b04:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b08:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001b0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b10:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b18:	eeb0 0a67 	vmov.f32	s0, s15
 8001b1c:	f018 fd76 	bl	801a60c <sqrtf>
 8001b20:	ed87 0a01 	vstr	s0, [r7, #4]
        float frequency_bin = ((float)i * Sample_Rate) / FFT_SIZE;
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	ee07 3a90 	vmov	s15, r3
 8001b2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b2e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001b90 <performFFT+0x114>
 8001b32:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b36:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001b94 <performFFT+0x118>
 8001b3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b3e:	edc7 7a00 	vstr	s15, [r7]
        printf("Frequency: %.2f Hz, Intensity: %.2f\n", frequency_bin, magnitude);
 8001b42:	edd7 7a00 	vldr	s15, [r7]
 8001b46:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001b4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b4e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b52:	ed8d 7b00 	vstr	d7, [sp]
 8001b56:	ec53 2b16 	vmov	r2, r3, d6
 8001b5a:	480f      	ldr	r0, [pc, #60]	; (8001b98 <performFFT+0x11c>)
 8001b5c:	f013 fc0c 	bl	8015378 <iprintf>
        HAL_Delay(0.1);
 8001b60:	2000      	movs	r0, #0
 8001b62:	f000 fe0b 	bl	800277c <HAL_Delay>
    for (int i = 0; i < FFT_SIZE / 2; i++) {
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	613b      	str	r3, [r7, #16]
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b72:	dbb0      	blt.n	8001ad6 <performFFT+0x5a>

        // Here, analyze magnitude to find frequencies above your threshold
    }
    // Proceed based on the analysis results...
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	240310e4 	.word	0x240310e4
 8001b84:	24020edc 	.word	0x24020edc
 8001b88:	24024ee0 	.word	0x24024ee0
 8001b8c:	24028ee0 	.word	0x24028ee0
 8001b90:	483b8000 	.word	0x483b8000
 8001b94:	46000000 	.word	0x46000000
 8001b98:	0801a780 	.word	0x0801a780

08001b9c <detectSignificantFrequency>:

int detectSignificantFrequency(float32_t *fftMagnitude, uint32_t fftSize, float sampleRate) {
 8001b9c:	b480      	push	{r7}
 8001b9e:	b087      	sub	sp, #28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t startIndex = FREQUENCY_THRESHOLD / (sampleRate / fftSize);
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	ee07 3a90 	vmov	s15, r3
 8001bb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bb4:	edd7 6a01 	vldr	s13, [r7, #4]
 8001bb8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001bbc:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001c0c <detectSignificantFrequency+0x70>
 8001bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bc8:	ee17 3a90 	vmov	r3, s15
 8001bcc:	613b      	str	r3, [r7, #16]

    for (uint32_t i = startIndex; i < fftSize / 2; i++) { // Only need to check up to Nyquist frequency
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	e00f      	b.n	8001bf4 <detectSignificantFrequency+0x58>
        if (fftMagnitude[i] > AMPLITUDE_THRESHOLD) {
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	4413      	add	r3, r2
 8001bdc:	edd3 7a00 	vldr	s15, [r3]
 8001be0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be8:	dd01      	ble.n	8001bee <detectSignificantFrequency+0x52>
            return 1; // Frequency above threshold found
 8001bea:	2301      	movs	r3, #1
 8001bec:	e008      	b.n	8001c00 <detectSignificantFrequency+0x64>
    for (uint32_t i = startIndex; i < fftSize / 2; i++) { // Only need to check up to Nyquist frequency
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	617b      	str	r3, [r7, #20]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	085b      	lsrs	r3, r3, #1
 8001bf8:	697a      	ldr	r2, [r7, #20]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d3ea      	bcc.n	8001bd4 <detectSignificantFrequency+0x38>
        }
    }
    return 0; // No significant frequency found
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	371c      	adds	r7, #28
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	468ca000 	.word	0x468ca000

08001c10 <unsigned_to_q15>:

q15_t unsigned_to_q15(uint16_t val) {
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	80fb      	strh	r3, [r7, #6]
    int32_t temp = val - 32768;  // Center around 0
 8001c1a:	88fb      	ldrh	r3, [r7, #6]
 8001c1c:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001c20:	60fb      	str	r3, [r7, #12]
    return (q15_t)temp;          // Cast and return
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	b21b      	sxth	r3, r3
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <__io_putchar>:

int __io_putchar(int ch)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
    ITM_SendChar(ch);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7fe ff91 	bl	8000b64 <ITM_SendChar>
    return (ch);
 8001c42:	687b      	ldr	r3, [r7, #4]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c50:	b672      	cpsid	i
}
 8001c52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c54:	e7fe      	b.n	8001c54 <Error_Handler+0x8>
	...

08001c58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <HAL_MspInit+0x30>)
 8001c60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c64:	4a08      	ldr	r2, [pc, #32]	; (8001c88 <HAL_MspInit+0x30>)
 8001c66:	f043 0302 	orr.w	r3, r3, #2
 8001c6a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_MspInit+0x30>)
 8001c70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	58024400 	.word	0x58024400

08001c8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08c      	sub	sp, #48	; 0x30
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 031c 	add.w	r3, r7, #28
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a50      	ldr	r2, [pc, #320]	; (8001dec <HAL_ADC_MspInit+0x160>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	f040 8099 	bne.w	8001de2 <HAL_ADC_MspInit+0x156>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001cb0:	4b4f      	ldr	r3, [pc, #316]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001cb2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001cb6:	4a4e      	ldr	r2, [pc, #312]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001cb8:	f043 0320 	orr.w	r3, r3, #32
 8001cbc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001cc0:	4b4b      	ldr	r3, [pc, #300]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001cc2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001cc6:	f003 0320 	and.w	r3, r3, #32
 8001cca:	61bb      	str	r3, [r7, #24]
 8001ccc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cce:	4b48      	ldr	r3, [pc, #288]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cd4:	4a46      	ldr	r2, [pc, #280]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001cde:	4b44      	ldr	r3, [pc, #272]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ce4:	f003 0301 	and.w	r3, r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cec:	4b40      	ldr	r3, [pc, #256]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001cee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cf2:	4a3f      	ldr	r2, [pc, #252]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001cf4:	f043 0304 	orr.w	r3, r3, #4
 8001cf8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001cfc:	4b3c      	ldr	r3, [pc, #240]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	613b      	str	r3, [r7, #16]
 8001d08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d0a:	4b39      	ldr	r3, [pc, #228]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001d0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d10:	4a37      	ldr	r2, [pc, #220]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001d12:	f043 0320 	orr.w	r3, r3, #32
 8001d16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d1a:	4b35      	ldr	r3, [pc, #212]	; (8001df0 <HAL_ADC_MspInit+0x164>)
 8001d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d20:	f003 0320 	and.w	r3, r3, #32
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    PC4     ------> ADC1_INP4
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d28:	2340      	movs	r3, #64	; 0x40
 8001d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d34:	f107 031c 	add.w	r3, r7, #28
 8001d38:	4619      	mov	r1, r3
 8001d3a:	482e      	ldr	r0, [pc, #184]	; (8001df4 <HAL_ADC_MspInit+0x168>)
 8001d3c:	f005 fcae 	bl	800769c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d40:	2310      	movs	r3, #16
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d44:	2303      	movs	r3, #3
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	4619      	mov	r1, r3
 8001d52:	4829      	ldr	r0, [pc, #164]	; (8001df8 <HAL_ADC_MspInit+0x16c>)
 8001d54:	f005 fca2 	bl	800769c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d66:	f107 031c 	add.w	r3, r7, #28
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4823      	ldr	r0, [pc, #140]	; (8001dfc <HAL_ADC_MspInit+0x170>)
 8001d6e:	f005 fc95 	bl	800769c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001d72:	4b23      	ldr	r3, [pc, #140]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001d74:	4a23      	ldr	r2, [pc, #140]	; (8001e04 <HAL_ADC_MspInit+0x178>)
 8001d76:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001d78:	4b21      	ldr	r3, [pc, #132]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001d7a:	2209      	movs	r2, #9
 8001d7c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d7e:	4b20      	ldr	r3, [pc, #128]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d84:	4b1e      	ldr	r3, [pc, #120]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d8a:	4b1d      	ldr	r3, [pc, #116]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001d8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d92:	4b1b      	ldr	r3, [pc, #108]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001d94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d9a:	4b19      	ldr	r3, [pc, #100]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001d9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001da0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001da2:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001da4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001da8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001daa:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001db0:	4b13      	ldr	r3, [pc, #76]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001db6:	4812      	ldr	r0, [pc, #72]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001db8:	f003 f87e 	bl	8004eb8 <HAL_DMA_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_ADC_MspInit+0x13a>
    {
      Error_Handler();
 8001dc2:	f7ff ff43 	bl	8001c4c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a0d      	ldr	r2, [pc, #52]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001dca:	659a      	str	r2, [r3, #88]	; 0x58
 8001dcc:	4a0c      	ldr	r2, [pc, #48]	; (8001e00 <HAL_ADC_MspInit+0x174>)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	2012      	movs	r0, #18
 8001dd8:	f003 f839 	bl	8004e4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001ddc:	2012      	movs	r0, #18
 8001dde:	f003 f850 	bl	8004e82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001de2:	bf00      	nop
 8001de4:	3730      	adds	r7, #48	; 0x30
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40022000 	.word	0x40022000
 8001df0:	58024400 	.word	0x58024400
 8001df4:	58020000 	.word	0x58020000
 8001df8:	58020800 	.word	0x58020800
 8001dfc:	58021400 	.word	0x58021400
 8001e00:	240002cc 	.word	0x240002cc
 8001e04:	40020010 	.word	0x40020010

08001e08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b0ba      	sub	sp, #232	; 0xe8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e10:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e20:	f107 0318 	add.w	r3, r7, #24
 8001e24:	22b8      	movs	r2, #184	; 0xb8
 8001e26:	2100      	movs	r1, #0
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f013 fc41 	bl	80156b0 <memset>
  if(hi2c->Instance==I2C1)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a4d      	ldr	r2, [pc, #308]	; (8001f68 <HAL_I2C_MspInit+0x160>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d147      	bne.n	8001ec8 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e38:	f04f 0208 	mov.w	r2, #8
 8001e3c:	f04f 0300 	mov.w	r3, #0
 8001e40:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8001e44:	2300      	movs	r3, #0
 8001e46:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e4a:	f107 0318 	add.w	r3, r7, #24
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f007 f804 	bl	8008e5c <HAL_RCCEx_PeriphCLKConfig>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001e5a:	f7ff fef7 	bl	8001c4c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5e:	4b43      	ldr	r3, [pc, #268]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e64:	4a41      	ldr	r2, [pc, #260]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001e66:	f043 0302 	orr.w	r3, r3, #2
 8001e6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001e6e:	4b3f      	ldr	r3, [pc, #252]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001e70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e7c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e80:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e84:	2312      	movs	r3, #18
 8001e86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e96:	2304      	movs	r3, #4
 8001e98:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4833      	ldr	r0, [pc, #204]	; (8001f70 <HAL_I2C_MspInit+0x168>)
 8001ea4:	f005 fbfa 	bl	800769c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ea8:	4b30      	ldr	r3, [pc, #192]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001eaa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001eae:	4a2f      	ldr	r2, [pc, #188]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001eb0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001eb4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001eb8:	4b2c      	ldr	r3, [pc, #176]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001eba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001ebe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ec6:	e04a      	b.n	8001f5e <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a29      	ldr	r2, [pc, #164]	; (8001f74 <HAL_I2C_MspInit+0x16c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d145      	bne.n	8001f5e <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001ed2:	f04f 0208 	mov.w	r2, #8
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ee4:	f107 0318 	add.w	r3, r7, #24
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f006 ffb7 	bl	8008e5c <HAL_RCCEx_PeriphCLKConfig>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 8001ef4:	f7ff feaa 	bl	8001c4c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ef8:	4b1c      	ldr	r3, [pc, #112]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001efe:	4a1b      	ldr	r2, [pc, #108]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001f00:	f043 0320 	orr.w	r3, r3, #32
 8001f04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f08:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001f0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f0e:	f003 0320 	and.w	r3, r3, #32
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f16:	2303      	movs	r3, #3
 8001f18:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f1c:	2312      	movs	r3, #18
 8001f1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f2e:	2304      	movs	r3, #4
 8001f30:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f34:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480f      	ldr	r0, [pc, #60]	; (8001f78 <HAL_I2C_MspInit+0x170>)
 8001f3c:	f005 fbae 	bl	800769c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f40:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001f42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f46:	4a09      	ldr	r2, [pc, #36]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001f48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f4c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f50:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <HAL_I2C_MspInit+0x164>)
 8001f52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
}
 8001f5e:	bf00      	nop
 8001f60:	37e8      	adds	r7, #232	; 0xe8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40005400 	.word	0x40005400
 8001f6c:	58024400 	.word	0x58024400
 8001f70:	58020400 	.word	0x58020400
 8001f74:	40005800 	.word	0x40005800
 8001f78:	58021400 	.word	0x58021400

08001f7c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b0b0      	sub	sp, #192	; 0xc0
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f84:	f107 0308 	add.w	r3, r7, #8
 8001f88:	22b8      	movs	r2, #184	; 0xb8
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f013 fb8f 	bl	80156b0 <memset>
  if(hrtc->Instance==RTC)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a10      	ldr	r2, [pc, #64]	; (8001fd8 <HAL_RTC_MspInit+0x5c>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d119      	bne.n	8001fd0 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f9c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001fa0:	f04f 0300 	mov.w	r3, #0
 8001fa4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001fa8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fb0:	f107 0308 	add.w	r3, r7, #8
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f006 ff51 	bl	8008e5c <HAL_RCCEx_PeriphCLKConfig>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8001fc0:	f7ff fe44 	bl	8001c4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <HAL_RTC_MspInit+0x60>)
 8001fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc8:	4a04      	ldr	r2, [pc, #16]	; (8001fdc <HAL_RTC_MspInit+0x60>)
 8001fca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fce:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001fd0:	bf00      	nop
 8001fd2:	37c0      	adds	r7, #192	; 0xc0
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	58004000 	.word	0x58004000
 8001fdc:	58024400 	.word	0x58024400

08001fe0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b0ba      	sub	sp, #232	; 0xe8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ff8:	f107 0318 	add.w	r3, r7, #24
 8001ffc:	22b8      	movs	r2, #184	; 0xb8
 8001ffe:	2100      	movs	r1, #0
 8002000:	4618      	mov	r0, r3
 8002002:	f013 fb55 	bl	80156b0 <memset>
  if(hsd->Instance==SDMMC1)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a4f      	ldr	r2, [pc, #316]	; (8002148 <HAL_SD_MspInit+0x168>)
 800200c:	4293      	cmp	r3, r2
 800200e:	f040 8097 	bne.w	8002140 <HAL_SD_MspInit+0x160>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8002012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002016:	f04f 0300 	mov.w	r3, #0
 800201a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 800201e:	2300      	movs	r3, #0
 8002020:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002022:	f107 0318 	add.w	r3, r7, #24
 8002026:	4618      	mov	r0, r3
 8002028:	f006 ff18 	bl	8008e5c <HAL_RCCEx_PeriphCLKConfig>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8002032:	f7ff fe0b 	bl	8001c4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002036:	4b45      	ldr	r3, [pc, #276]	; (800214c <HAL_SD_MspInit+0x16c>)
 8002038:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800203c:	4a43      	ldr	r2, [pc, #268]	; (800214c <HAL_SD_MspInit+0x16c>)
 800203e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002042:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8002046:	4b41      	ldr	r3, [pc, #260]	; (800214c <HAL_SD_MspInit+0x16c>)
 8002048:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800204c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002054:	4b3d      	ldr	r3, [pc, #244]	; (800214c <HAL_SD_MspInit+0x16c>)
 8002056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800205a:	4a3c      	ldr	r2, [pc, #240]	; (800214c <HAL_SD_MspInit+0x16c>)
 800205c:	f043 0302 	orr.w	r3, r3, #2
 8002060:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002064:	4b39      	ldr	r3, [pc, #228]	; (800214c <HAL_SD_MspInit+0x16c>)
 8002066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002072:	4b36      	ldr	r3, [pc, #216]	; (800214c <HAL_SD_MspInit+0x16c>)
 8002074:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002078:	4a34      	ldr	r2, [pc, #208]	; (800214c <HAL_SD_MspInit+0x16c>)
 800207a:	f043 0304 	orr.w	r3, r3, #4
 800207e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002082:	4b32      	ldr	r3, [pc, #200]	; (800214c <HAL_SD_MspInit+0x16c>)
 8002084:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	60fb      	str	r3, [r7, #12]
 800208e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002090:	4b2e      	ldr	r3, [pc, #184]	; (800214c <HAL_SD_MspInit+0x16c>)
 8002092:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002096:	4a2d      	ldr	r2, [pc, #180]	; (800214c <HAL_SD_MspInit+0x16c>)
 8002098:	f043 0308 	orr.w	r3, r3, #8
 800209c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020a0:	4b2a      	ldr	r3, [pc, #168]	; (800214c <HAL_SD_MspInit+0x16c>)
 80020a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	60bb      	str	r3, [r7, #8]
 80020ac:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b6:	2302      	movs	r3, #2
 80020b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c2:	2303      	movs	r3, #3
 80020c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80020c8:	230c      	movs	r3, #12
 80020ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ce:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80020d2:	4619      	mov	r1, r3
 80020d4:	481e      	ldr	r0, [pc, #120]	; (8002150 <HAL_SD_MspInit+0x170>)
 80020d6:	f005 fae1 	bl	800769c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80020da:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80020de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e2:	2302      	movs	r3, #2
 80020e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ee:	2303      	movs	r3, #3
 80020f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80020f4:	230c      	movs	r3, #12
 80020f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020fa:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80020fe:	4619      	mov	r1, r3
 8002100:	4814      	ldr	r0, [pc, #80]	; (8002154 <HAL_SD_MspInit+0x174>)
 8002102:	f005 facb 	bl	800769c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002106:	2304      	movs	r3, #4
 8002108:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210c:	2302      	movs	r3, #2
 800210e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002118:	2303      	movs	r3, #3
 800211a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800211e:	230c      	movs	r3, #12
 8002120:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002124:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002128:	4619      	mov	r1, r3
 800212a:	480b      	ldr	r0, [pc, #44]	; (8002158 <HAL_SD_MspInit+0x178>)
 800212c:	f005 fab6 	bl	800769c <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8002130:	2200      	movs	r2, #0
 8002132:	2100      	movs	r1, #0
 8002134:	2031      	movs	r0, #49	; 0x31
 8002136:	f002 fe8a 	bl	8004e4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800213a:	2031      	movs	r0, #49	; 0x31
 800213c:	f002 fea1 	bl	8004e82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8002140:	bf00      	nop
 8002142:	37e8      	adds	r7, #232	; 0xe8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	52007000 	.word	0x52007000
 800214c:	58024400 	.word	0x58024400
 8002150:	58020400 	.word	0x58020400
 8002154:	58020800 	.word	0x58020800
 8002158:	58020c00 	.word	0x58020c00

0800215c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b0b8      	sub	sp, #224	; 0xe0
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002174:	f107 0310 	add.w	r3, r7, #16
 8002178:	22b8      	movs	r2, #184	; 0xb8
 800217a:	2100      	movs	r1, #0
 800217c:	4618      	mov	r0, r3
 800217e:	f013 fa97 	bl	80156b0 <memset>
  if(huart->Instance==USART1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a26      	ldr	r2, [pc, #152]	; (8002220 <HAL_UART_MspInit+0xc4>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d145      	bne.n	8002218 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800218c:	f04f 0201 	mov.w	r2, #1
 8002190:	f04f 0300 	mov.w	r3, #0
 8002194:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002198:	2300      	movs	r3, #0
 800219a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800219e:	f107 0310 	add.w	r3, r7, #16
 80021a2:	4618      	mov	r0, r3
 80021a4:	f006 fe5a 	bl	8008e5c <HAL_RCCEx_PeriphCLKConfig>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80021ae:	f7ff fd4d 	bl	8001c4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021b2:	4b1c      	ldr	r3, [pc, #112]	; (8002224 <HAL_UART_MspInit+0xc8>)
 80021b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021b8:	4a1a      	ldr	r2, [pc, #104]	; (8002224 <HAL_UART_MspInit+0xc8>)
 80021ba:	f043 0310 	orr.w	r3, r3, #16
 80021be:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80021c2:	4b18      	ldr	r3, [pc, #96]	; (8002224 <HAL_UART_MspInit+0xc8>)
 80021c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021c8:	f003 0310 	and.w	r3, r3, #16
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d0:	4b14      	ldr	r3, [pc, #80]	; (8002224 <HAL_UART_MspInit+0xc8>)
 80021d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021d6:	4a13      	ldr	r2, [pc, #76]	; (8002224 <HAL_UART_MspInit+0xc8>)
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021e0:	4b10      	ldr	r3, [pc, #64]	; (8002224 <HAL_UART_MspInit+0xc8>)
 80021e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021ee:	23c0      	movs	r3, #192	; 0xc0
 80021f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	2302      	movs	r3, #2
 80021f6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002200:	2300      	movs	r3, #0
 8002202:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002206:	2307      	movs	r3, #7
 8002208:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002210:	4619      	mov	r1, r3
 8002212:	4805      	ldr	r0, [pc, #20]	; (8002228 <HAL_UART_MspInit+0xcc>)
 8002214:	f005 fa42 	bl	800769c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002218:	bf00      	nop
 800221a:	37e0      	adds	r7, #224	; 0xe0
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40011000 	.word	0x40011000
 8002224:	58024400 	.word	0x58024400
 8002228:	58020400 	.word	0x58020400

0800222c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b0b8      	sub	sp, #224	; 0xe0
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002234:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	60da      	str	r2, [r3, #12]
 8002242:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002244:	f107 0310 	add.w	r3, r7, #16
 8002248:	22b8      	movs	r2, #184	; 0xb8
 800224a:	2100      	movs	r1, #0
 800224c:	4618      	mov	r0, r3
 800224e:	f013 fa2f 	bl	80156b0 <memset>
  if(hpcd->Instance==USB_OTG_HS)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a25      	ldr	r2, [pc, #148]	; (80022ec <HAL_PCD_MspInit+0xc0>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d143      	bne.n	80022e4 <HAL_PCD_MspInit+0xb8>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800225c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002260:	f04f 0300 	mov.w	r3, #0
 8002264:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002268:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800226c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002270:	f107 0310 	add.w	r3, r7, #16
 8002274:	4618      	mov	r0, r3
 8002276:	f006 fdf1 	bl	8008e5c <HAL_RCCEx_PeriphCLKConfig>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8002280:	f7ff fce4 	bl	8001c4c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8002284:	f005 fe74 	bl	8007f70 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002288:	4b19      	ldr	r3, [pc, #100]	; (80022f0 <HAL_PCD_MspInit+0xc4>)
 800228a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800228e:	4a18      	ldr	r2, [pc, #96]	; (80022f0 <HAL_PCD_MspInit+0xc4>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002298:	4b15      	ldr	r3, [pc, #84]	; (80022f0 <HAL_PCD_MspInit+0xc4>)
 800229a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PA9     ------> USB_OTG_HS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80022a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ae:	2300      	movs	r3, #0
 80022b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ba:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80022be:	4619      	mov	r1, r3
 80022c0:	480c      	ldr	r0, [pc, #48]	; (80022f4 <HAL_PCD_MspInit+0xc8>)
 80022c2:	f005 f9eb 	bl	800769c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80022c6:	4b0a      	ldr	r3, [pc, #40]	; (80022f0 <HAL_PCD_MspInit+0xc4>)
 80022c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80022cc:	4a08      	ldr	r2, [pc, #32]	; (80022f0 <HAL_PCD_MspInit+0xc4>)
 80022ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80022d2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80022d6:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <HAL_PCD_MspInit+0xc4>)
 80022d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80022dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }

}
 80022e4:	bf00      	nop
 80022e6:	37e0      	adds	r7, #224	; 0xe0
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40040000 	.word	0x40040000
 80022f0:	58024400 	.word	0x58024400
 80022f4:	58020000 	.word	0x58020000

080022f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022fc:	e7fe      	b.n	80022fc <NMI_Handler+0x4>

080022fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022fe:	b480      	push	{r7}
 8002300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002302:	e7fe      	b.n	8002302 <HardFault_Handler+0x4>

08002304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002308:	e7fe      	b.n	8002308 <MemManage_Handler+0x4>

0800230a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800230a:	b480      	push	{r7}
 800230c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230e:	e7fe      	b.n	800230e <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	e7fe      	b.n	8002314 <UsageFault_Handler+0x4>

08002316 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002316:	b480      	push	{r7}
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr

08002332 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002344:	f000 f9fa 	bl	800273c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}

0800234c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002350:	4802      	ldr	r0, [pc, #8]	; (800235c <DMA1_Stream0_IRQHandler+0x10>)
 8002352:	f003 fe91 	bl	8006078 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	240002cc 	.word	0x240002cc

08002360 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002364:	4802      	ldr	r0, [pc, #8]	; (8002370 <ADC_IRQHandler+0x10>)
 8002366:	f001 f8bb 	bl	80034e0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	2400025c 	.word	0x2400025c

08002374 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002378:	4802      	ldr	r0, [pc, #8]	; (8002384 <SDMMC1_IRQHandler+0x10>)
 800237a:	f009 ffb7 	bl	800c2ec <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	24000410 	.word	0x24000410

08002388 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  return 1;
 800238c:	2301      	movs	r3, #1
}
 800238e:	4618      	mov	r0, r3
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_kill>:

int _kill(int pid, int sig)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023a2:	f013 fd91 	bl	8015ec8 <__errno>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2216      	movs	r2, #22
 80023aa:	601a      	str	r2, [r3, #0]
  return -1;
 80023ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <_exit>:

void _exit (int status)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ffe7 	bl	8002398 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023ca:	e7fe      	b.n	80023ca <_exit+0x12>

080023cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	e00a      	b.n	80023f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023de:	f3af 8000 	nop.w
 80023e2:	4601      	mov	r1, r0
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	1c5a      	adds	r2, r3, #1
 80023e8:	60ba      	str	r2, [r7, #8]
 80023ea:	b2ca      	uxtb	r2, r1
 80023ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	3301      	adds	r3, #1
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	dbf0      	blt.n	80023de <_read+0x12>
  }

  return len;
 80023fc:	687b      	ldr	r3, [r7, #4]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b086      	sub	sp, #24
 800240a:	af00      	add	r7, sp, #0
 800240c:	60f8      	str	r0, [r7, #12]
 800240e:	60b9      	str	r1, [r7, #8]
 8002410:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
 8002416:	e009      	b.n	800242c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	60ba      	str	r2, [r7, #8]
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff fc06 	bl	8001c32 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	3301      	adds	r3, #1
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	697a      	ldr	r2, [r7, #20]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	429a      	cmp	r2, r3
 8002432:	dbf1      	blt.n	8002418 <_write+0x12>
  }
  return len;
 8002434:	687b      	ldr	r3, [r7, #4]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <_close>:

int _close(int file)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002446:	f04f 33ff 	mov.w	r3, #4294967295
}
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
 800245e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002466:	605a      	str	r2, [r3, #4]
  return 0;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <_isatty>:

int _isatty(int file)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800247e:	2301      	movs	r3, #1
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
	...

080024a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b0:	4a14      	ldr	r2, [pc, #80]	; (8002504 <_sbrk+0x5c>)
 80024b2:	4b15      	ldr	r3, [pc, #84]	; (8002508 <_sbrk+0x60>)
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024bc:	4b13      	ldr	r3, [pc, #76]	; (800250c <_sbrk+0x64>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d102      	bne.n	80024ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c4:	4b11      	ldr	r3, [pc, #68]	; (800250c <_sbrk+0x64>)
 80024c6:	4a12      	ldr	r2, [pc, #72]	; (8002510 <_sbrk+0x68>)
 80024c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ca:	4b10      	ldr	r3, [pc, #64]	; (800250c <_sbrk+0x64>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d207      	bcs.n	80024e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024d8:	f013 fcf6 	bl	8015ec8 <__errno>
 80024dc:	4603      	mov	r3, r0
 80024de:	220c      	movs	r2, #12
 80024e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295
 80024e6:	e009      	b.n	80024fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024e8:	4b08      	ldr	r3, [pc, #32]	; (800250c <_sbrk+0x64>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ee:	4b07      	ldr	r3, [pc, #28]	; (800250c <_sbrk+0x64>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4413      	add	r3, r2
 80024f6:	4a05      	ldr	r2, [pc, #20]	; (800250c <_sbrk+0x64>)
 80024f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024fa:	68fb      	ldr	r3, [r7, #12]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	24050000 	.word	0x24050000
 8002508:	00004000 	.word	0x00004000
 800250c:	24031100 	.word	0x24031100
 8002510:	240314f0 	.word	0x240314f0

08002514 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002518:	4b32      	ldr	r3, [pc, #200]	; (80025e4 <SystemInit+0xd0>)
 800251a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251e:	4a31      	ldr	r2, [pc, #196]	; (80025e4 <SystemInit+0xd0>)
 8002520:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002524:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002528:	4b2f      	ldr	r3, [pc, #188]	; (80025e8 <SystemInit+0xd4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 030f 	and.w	r3, r3, #15
 8002530:	2b06      	cmp	r3, #6
 8002532:	d807      	bhi.n	8002544 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002534:	4b2c      	ldr	r3, [pc, #176]	; (80025e8 <SystemInit+0xd4>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f023 030f 	bic.w	r3, r3, #15
 800253c:	4a2a      	ldr	r2, [pc, #168]	; (80025e8 <SystemInit+0xd4>)
 800253e:	f043 0307 	orr.w	r3, r3, #7
 8002542:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002544:	4b29      	ldr	r3, [pc, #164]	; (80025ec <SystemInit+0xd8>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a28      	ldr	r2, [pc, #160]	; (80025ec <SystemInit+0xd8>)
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002550:	4b26      	ldr	r3, [pc, #152]	; (80025ec <SystemInit+0xd8>)
 8002552:	2200      	movs	r2, #0
 8002554:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002556:	4b25      	ldr	r3, [pc, #148]	; (80025ec <SystemInit+0xd8>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	4924      	ldr	r1, [pc, #144]	; (80025ec <SystemInit+0xd8>)
 800255c:	4b24      	ldr	r3, [pc, #144]	; (80025f0 <SystemInit+0xdc>)
 800255e:	4013      	ands	r3, r2
 8002560:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002562:	4b21      	ldr	r3, [pc, #132]	; (80025e8 <SystemInit+0xd4>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d007      	beq.n	800257e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800256e:	4b1e      	ldr	r3, [pc, #120]	; (80025e8 <SystemInit+0xd4>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f023 030f 	bic.w	r3, r3, #15
 8002576:	4a1c      	ldr	r2, [pc, #112]	; (80025e8 <SystemInit+0xd4>)
 8002578:	f043 0307 	orr.w	r3, r3, #7
 800257c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800257e:	4b1b      	ldr	r3, [pc, #108]	; (80025ec <SystemInit+0xd8>)
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002584:	4b19      	ldr	r3, [pc, #100]	; (80025ec <SystemInit+0xd8>)
 8002586:	2200      	movs	r2, #0
 8002588:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800258a:	4b18      	ldr	r3, [pc, #96]	; (80025ec <SystemInit+0xd8>)
 800258c:	2200      	movs	r2, #0
 800258e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002590:	4b16      	ldr	r3, [pc, #88]	; (80025ec <SystemInit+0xd8>)
 8002592:	4a18      	ldr	r2, [pc, #96]	; (80025f4 <SystemInit+0xe0>)
 8002594:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002596:	4b15      	ldr	r3, [pc, #84]	; (80025ec <SystemInit+0xd8>)
 8002598:	4a17      	ldr	r2, [pc, #92]	; (80025f8 <SystemInit+0xe4>)
 800259a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800259c:	4b13      	ldr	r3, [pc, #76]	; (80025ec <SystemInit+0xd8>)
 800259e:	4a17      	ldr	r2, [pc, #92]	; (80025fc <SystemInit+0xe8>)
 80025a0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80025a2:	4b12      	ldr	r3, [pc, #72]	; (80025ec <SystemInit+0xd8>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80025a8:	4b10      	ldr	r3, [pc, #64]	; (80025ec <SystemInit+0xd8>)
 80025aa:	4a14      	ldr	r2, [pc, #80]	; (80025fc <SystemInit+0xe8>)
 80025ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80025ae:	4b0f      	ldr	r3, [pc, #60]	; (80025ec <SystemInit+0xd8>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80025b4:	4b0d      	ldr	r3, [pc, #52]	; (80025ec <SystemInit+0xd8>)
 80025b6:	4a11      	ldr	r2, [pc, #68]	; (80025fc <SystemInit+0xe8>)
 80025b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80025ba:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <SystemInit+0xd8>)
 80025bc:	2200      	movs	r2, #0
 80025be:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80025c0:	4b0a      	ldr	r3, [pc, #40]	; (80025ec <SystemInit+0xd8>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a09      	ldr	r2, [pc, #36]	; (80025ec <SystemInit+0xd8>)
 80025c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80025cc:	4b07      	ldr	r3, [pc, #28]	; (80025ec <SystemInit+0xd8>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80025d2:	4b0b      	ldr	r3, [pc, #44]	; (8002600 <SystemInit+0xec>)
 80025d4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80025d8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80025da:	bf00      	nop
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	e000ed00 	.word	0xe000ed00
 80025e8:	52002000 	.word	0x52002000
 80025ec:	58024400 	.word	0x58024400
 80025f0:	eaf6ed7f 	.word	0xeaf6ed7f
 80025f4:	02020200 	.word	0x02020200
 80025f8:	01ff0000 	.word	0x01ff0000
 80025fc:	01010280 	.word	0x01010280
 8002600:	52004000 	.word	0x52004000

08002604 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002604:	f8df d034 	ldr.w	sp, [pc, #52]	; 800263c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002608:	f7ff ff84 	bl	8002514 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800260c:	480c      	ldr	r0, [pc, #48]	; (8002640 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800260e:	490d      	ldr	r1, [pc, #52]	; (8002644 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002610:	4a0d      	ldr	r2, [pc, #52]	; (8002648 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002612:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002614:	e002      	b.n	800261c <LoopCopyDataInit>

08002616 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002616:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002618:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800261a:	3304      	adds	r3, #4

0800261c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800261c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800261e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002620:	d3f9      	bcc.n	8002616 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002622:	4a0a      	ldr	r2, [pc, #40]	; (800264c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002624:	4c0a      	ldr	r4, [pc, #40]	; (8002650 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002626:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002628:	e001      	b.n	800262e <LoopFillZerobss>

0800262a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800262a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800262c:	3204      	adds	r2, #4

0800262e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800262e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002630:	d3fb      	bcc.n	800262a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002632:	f013 fc4f 	bl	8015ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002636:	f7fe fabf 	bl	8000bb8 <main>
  bx  lr
 800263a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800263c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002640:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002644:	24000240 	.word	0x24000240
  ldr r2, =_sidata
 8002648:	0802d274 	.word	0x0802d274
  ldr r2, =_sbss
 800264c:	24000240 	.word	0x24000240
  ldr r4, =_ebss
 8002650:	240314f0 	.word	0x240314f0

08002654 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002654:	e7fe      	b.n	8002654 <ADC3_IRQHandler>
	...

08002658 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800265e:	2003      	movs	r0, #3
 8002660:	f002 fbea 	bl	8004e38 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002664:	f006 fa24 	bl	8008ab0 <HAL_RCC_GetSysClockFreq>
 8002668:	4602      	mov	r2, r0
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <HAL_Init+0x68>)
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	0a1b      	lsrs	r3, r3, #8
 8002670:	f003 030f 	and.w	r3, r3, #15
 8002674:	4913      	ldr	r1, [pc, #76]	; (80026c4 <HAL_Init+0x6c>)
 8002676:	5ccb      	ldrb	r3, [r1, r3]
 8002678:	f003 031f 	and.w	r3, r3, #31
 800267c:	fa22 f303 	lsr.w	r3, r2, r3
 8002680:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002682:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <HAL_Init+0x68>)
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	4a0e      	ldr	r2, [pc, #56]	; (80026c4 <HAL_Init+0x6c>)
 800268c:	5cd3      	ldrb	r3, [r2, r3]
 800268e:	f003 031f 	and.w	r3, r3, #31
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	fa22 f303 	lsr.w	r3, r2, r3
 8002698:	4a0b      	ldr	r2, [pc, #44]	; (80026c8 <HAL_Init+0x70>)
 800269a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800269c:	4a0b      	ldr	r2, [pc, #44]	; (80026cc <HAL_Init+0x74>)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026a2:	200f      	movs	r0, #15
 80026a4:	f000 f814 	bl	80026d0 <HAL_InitTick>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e002      	b.n	80026b8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80026b2:	f7ff fad1 	bl	8001c58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	58024400 	.word	0x58024400
 80026c4:	0801a7fc 	.word	0x0801a7fc
 80026c8:	24000008 	.word	0x24000008
 80026cc:	24000004 	.word	0x24000004

080026d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80026d8:	4b15      	ldr	r3, [pc, #84]	; (8002730 <HAL_InitTick+0x60>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e021      	b.n	8002728 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80026e4:	4b13      	ldr	r3, [pc, #76]	; (8002734 <HAL_InitTick+0x64>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	4b11      	ldr	r3, [pc, #68]	; (8002730 <HAL_InitTick+0x60>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	4619      	mov	r1, r3
 80026ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80026f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fa:	4618      	mov	r0, r3
 80026fc:	f002 fbcf 	bl	8004e9e <HAL_SYSTICK_Config>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e00e      	b.n	8002728 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b0f      	cmp	r3, #15
 800270e:	d80a      	bhi.n	8002726 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002710:	2200      	movs	r2, #0
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	f04f 30ff 	mov.w	r0, #4294967295
 8002718:	f002 fb99 	bl	8004e4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800271c:	4a06      	ldr	r2, [pc, #24]	; (8002738 <HAL_InitTick+0x68>)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002722:	2300      	movs	r3, #0
 8002724:	e000      	b.n	8002728 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
}
 8002728:	4618      	mov	r0, r3
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	24000010 	.word	0x24000010
 8002734:	24000004 	.word	0x24000004
 8002738:	2400000c 	.word	0x2400000c

0800273c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <HAL_IncTick+0x20>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	4b06      	ldr	r3, [pc, #24]	; (8002760 <HAL_IncTick+0x24>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4413      	add	r3, r2
 800274c:	4a04      	ldr	r2, [pc, #16]	; (8002760 <HAL_IncTick+0x24>)
 800274e:	6013      	str	r3, [r2, #0]
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	24000010 	.word	0x24000010
 8002760:	24031104 	.word	0x24031104

08002764 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return uwTick;
 8002768:	4b03      	ldr	r3, [pc, #12]	; (8002778 <HAL_GetTick+0x14>)
 800276a:	681b      	ldr	r3, [r3, #0]
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	24031104 	.word	0x24031104

0800277c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002784:	f7ff ffee 	bl	8002764 <HAL_GetTick>
 8002788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002794:	d005      	beq.n	80027a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002796:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <HAL_Delay+0x44>)
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	461a      	mov	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4413      	add	r3, r2
 80027a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027a2:	bf00      	nop
 80027a4:	f7ff ffde 	bl	8002764 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d8f7      	bhi.n	80027a4 <HAL_Delay+0x28>
  {
  }
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	24000010 	.word	0x24000010

080027c4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_GetREVID+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	0c1b      	lsrs	r3, r3, #16
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	5c001000 	.word	0x5c001000

080027dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	431a      	orrs	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	609a      	str	r2, [r3, #8]
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
 800280a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	609a      	str	r2, [r3, #8]
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002838:	4618      	mov	r0, r3
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002844:	b480      	push	{r7}
 8002846:	b087      	sub	sp, #28
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
 8002850:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3360      	adds	r3, #96	; 0x60
 8002856:	461a      	mov	r2, r3
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4a10      	ldr	r2, [pc, #64]	; (80028a4 <LL_ADC_SetOffset+0x60>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d10b      	bne.n	8002880 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	4313      	orrs	r3, r2
 8002876:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800287e:	e00b      	b.n	8002898 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	430b      	orrs	r3, r1
 8002892:	431a      	orrs	r2, r3
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	601a      	str	r2, [r3, #0]
}
 8002898:	bf00      	nop
 800289a:	371c      	adds	r7, #28
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	58026000 	.word	0x58026000

080028a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3360      	adds	r3, #96	; 0x60
 80028b6:	461a      	mov	r2, r3
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4413      	add	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	f003 031f 	and.w	r3, r3, #31
 80028ee:	6879      	ldr	r1, [r7, #4]
 80028f0:	fa01 f303 	lsl.w	r3, r1, r3
 80028f4:	431a      	orrs	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	611a      	str	r2, [r3, #16]
}
 80028fa:	bf00      	nop
 80028fc:	3714      	adds	r7, #20
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
	...

08002908 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4a0c      	ldr	r2, [pc, #48]	; (8002948 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d00e      	beq.n	800293a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	3360      	adds	r3, #96	; 0x60
 8002920:	461a      	mov	r2, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4413      	add	r3, r2
 8002928:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	431a      	orrs	r2, r3
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	601a      	str	r2, [r3, #0]
  }
}
 800293a:	bf00      	nop
 800293c:	371c      	adds	r7, #28
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	58026000 	.word	0x58026000

0800294c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800294c:	b480      	push	{r7}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	4a0c      	ldr	r2, [pc, #48]	; (800298c <LL_ADC_SetOffsetSaturation+0x40>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d10e      	bne.n	800297e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	3360      	adds	r3, #96	; 0x60
 8002964:	461a      	mov	r2, r3
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	431a      	orrs	r2, r3
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 800297e:	bf00      	nop
 8002980:	371c      	adds	r7, #28
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	58026000 	.word	0x58026000

08002990 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4a0c      	ldr	r2, [pc, #48]	; (80029d0 <LL_ADC_SetOffsetSign+0x40>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d10e      	bne.n	80029c2 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	3360      	adds	r3, #96	; 0x60
 80029a8:	461a      	mov	r2, r3
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	431a      	orrs	r2, r3
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80029c2:	bf00      	nop
 80029c4:	371c      	adds	r7, #28
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	58026000 	.word	0x58026000

080029d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	3360      	adds	r3, #96	; 0x60
 80029e4:	461a      	mov	r2, r3
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	4413      	add	r3, r2
 80029ec:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	4a0c      	ldr	r2, [pc, #48]	; (8002a24 <LL_ADC_SetOffsetState+0x50>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d108      	bne.n	8002a08 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	431a      	orrs	r2, r3
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002a06:	e007      	b.n	8002a18 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	431a      	orrs	r2, r3
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	601a      	str	r2, [r3, #0]
}
 8002a18:	bf00      	nop
 8002a1a:	371c      	adds	r7, #28
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	58026000 	.word	0x58026000

08002a28 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr

08002a4e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	b087      	sub	sp, #28
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	60b9      	str	r1, [r7, #8]
 8002a58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	3330      	adds	r3, #48	; 0x30
 8002a5e:	461a      	mov	r2, r3
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	0a1b      	lsrs	r3, r3, #8
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	f003 030c 	and.w	r3, r3, #12
 8002a6a:	4413      	add	r3, r2
 8002a6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	f003 031f 	and.w	r3, r3, #31
 8002a78:	211f      	movs	r1, #31
 8002a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	401a      	ands	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	0e9b      	lsrs	r3, r3, #26
 8002a86:	f003 011f 	and.w	r1, r3, #31
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	f003 031f 	and.w	r3, r3, #31
 8002a90:	fa01 f303 	lsl.w	r3, r1, r3
 8002a94:	431a      	orrs	r2, r3
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002a9a:	bf00      	nop
 8002a9c:	371c      	adds	r7, #28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
 8002aae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f023 0203 	bic.w	r2, r3, #3
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	431a      	orrs	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	60da      	str	r2, [r3, #12]
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	f043 0201 	orr.w	r2, r3, #1
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	60da      	str	r2, [r3, #12]
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a08      	ldr	r2, [pc, #32]	; (8002b1c <LL_ADC_REG_SetDMATransferMode+0x30>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d107      	bne.n	8002b0e <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f023 0203 	bic.w	r2, r3, #3
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	60da      	str	r2, [r3, #12]
  }
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	58026000 	.word	0x58026000

08002b20 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2c:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002b34:	2301      	movs	r3, #1
 8002b36:	e000      	b.n	8002b3a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b087      	sub	sp, #28
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	60f8      	str	r0, [r7, #12]
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	3314      	adds	r3, #20
 8002b56:	461a      	mov	r2, r3
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	0e5b      	lsrs	r3, r3, #25
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	f003 0304 	and.w	r3, r3, #4
 8002b62:	4413      	add	r3, r2
 8002b64:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	0d1b      	lsrs	r3, r3, #20
 8002b6e:	f003 031f 	and.w	r3, r3, #31
 8002b72:	2107      	movs	r1, #7
 8002b74:	fa01 f303 	lsl.w	r3, r1, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	0d1b      	lsrs	r3, r3, #20
 8002b80:	f003 031f 	and.w	r3, r3, #31
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	fa01 f303 	lsl.w	r3, r1, r3
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b90:	bf00      	nop
 8002b92:	371c      	adds	r7, #28
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4a1a      	ldr	r2, [pc, #104]	; (8002c14 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d115      	bne.n	8002bdc <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	401a      	ands	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f003 0318 	and.w	r3, r3, #24
 8002bc6:	4914      	ldr	r1, [pc, #80]	; (8002c18 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002bc8:	40d9      	lsrs	r1, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	400b      	ands	r3, r1
 8002bce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002bda:	e014      	b.n	8002c06 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002be8:	43db      	mvns	r3, r3
 8002bea:	401a      	ands	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f003 0318 	and.w	r3, r3, #24
 8002bf2:	4909      	ldr	r1, [pc, #36]	; (8002c18 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002bf4:	40d9      	lsrs	r1, r3
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	400b      	ands	r3, r1
 8002bfa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8002c06:	bf00      	nop
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	58026000 	.word	0x58026000
 8002c18:	000fffff 	.word	0x000fffff

08002c1c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 031f 	and.w	r3, r3, #31
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	4b04      	ldr	r3, [pc, #16]	; (8002c74 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002c62:	4013      	ands	r3, r2
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6093      	str	r3, [r2, #8]
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	5fffffc0 	.word	0x5fffffc0

08002c78 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c8c:	d101      	bne.n	8002c92 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <LL_ADC_EnableInternalRegulator+0x24>)
 8002cae:	4013      	ands	r3, r2
 8002cb0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	6fffffc0 	.word	0x6fffffc0

08002cc8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002cdc:	d101      	bne.n	8002ce2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	4b05      	ldr	r3, [pc, #20]	; (8002d14 <LL_ADC_Enable+0x24>)
 8002cfe:	4013      	ands	r3, r2
 8002d00:	f043 0201 	orr.w	r2, r3, #1
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	7fffffc0 	.word	0x7fffffc0

08002d18 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	4b05      	ldr	r3, [pc, #20]	; (8002d3c <LL_ADC_Disable+0x24>)
 8002d26:	4013      	ands	r3, r2
 8002d28:	f043 0202 	orr.w	r2, r3, #2
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	7fffffc0 	.word	0x7fffffc0

08002d40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d101      	bne.n	8002d58 <LL_ADC_IsEnabled+0x18>
 8002d54:	2301      	movs	r3, #1
 8002d56:	e000      	b.n	8002d5a <LL_ADC_IsEnabled+0x1a>
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d101      	bne.n	8002d7e <LL_ADC_IsDisableOngoing+0x18>
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e000      	b.n	8002d80 <LL_ADC_IsDisableOngoing+0x1a>
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <LL_ADC_REG_StartConversion+0x24>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	f043 0204 	orr.w	r2, r3, #4
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr
 8002db0:	7fffffc0 	.word	0x7fffffc0

08002db4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <LL_ADC_REG_StopConversion+0x24>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	f043 0210 	orr.w	r2, r3, #16
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	7fffffc0 	.word	0x7fffffc0

08002ddc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 0304 	and.w	r3, r3, #4
 8002dec:	2b04      	cmp	r3, #4
 8002dee:	d101      	bne.n	8002df4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002df0:	2301      	movs	r3, #1
 8002df2:	e000      	b.n	8002df6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	4b05      	ldr	r3, [pc, #20]	; (8002e28 <LL_ADC_INJ_StopConversion+0x24>)
 8002e12:	4013      	ands	r3, r2
 8002e14:	f043 0220 	orr.w	r2, r3, #32
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	7fffffc0 	.word	0x7fffffc0

08002e2c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	d101      	bne.n	8002e44 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
	...

08002e54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e54:	b590      	push	{r4, r7, lr}
 8002e56:	b089      	sub	sp, #36	; 0x24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e1ee      	b.n	800324c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d109      	bne.n	8002e90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7fe ff05 	bl	8001c8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff feef 	bl	8002c78 <LL_ADC_IsDeepPowerDownEnabled>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d004      	beq.n	8002eaa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff fed5 	bl	8002c54 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff ff0a 	bl	8002cc8 <LL_ADC_IsInternalRegulatorEnabled>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d114      	bne.n	8002ee4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff feee 	bl	8002ca0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ec4:	4b8e      	ldr	r3, [pc, #568]	; (8003100 <HAL_ADC_Init+0x2ac>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	099b      	lsrs	r3, r3, #6
 8002eca:	4a8e      	ldr	r2, [pc, #568]	; (8003104 <HAL_ADC_Init+0x2b0>)
 8002ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed0:	099b      	lsrs	r3, r3, #6
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ed6:	e002      	b.n	8002ede <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	3b01      	subs	r3, #1
 8002edc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1f9      	bne.n	8002ed8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff feed 	bl	8002cc8 <LL_ADC_IsInternalRegulatorEnabled>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10d      	bne.n	8002f10 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ef8:	f043 0210 	orr.w	r2, r3, #16
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f04:	f043 0201 	orr.w	r2, r3, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff ff61 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 8002f1a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f20:	f003 0310 	and.w	r3, r3, #16
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f040 8188 	bne.w	800323a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f040 8184 	bne.w	800323a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f36:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f3a:	f043 0202 	orr.w	r2, r3, #2
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fefa 	bl	8002d40 <LL_ADC_IsEnabled>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d136      	bne.n	8002fc0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a6c      	ldr	r2, [pc, #432]	; (8003108 <HAL_ADC_Init+0x2b4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d004      	beq.n	8002f66 <HAL_ADC_Init+0x112>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a6a      	ldr	r2, [pc, #424]	; (800310c <HAL_ADC_Init+0x2b8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d10e      	bne.n	8002f84 <HAL_ADC_Init+0x130>
 8002f66:	4868      	ldr	r0, [pc, #416]	; (8003108 <HAL_ADC_Init+0x2b4>)
 8002f68:	f7ff feea 	bl	8002d40 <LL_ADC_IsEnabled>
 8002f6c:	4604      	mov	r4, r0
 8002f6e:	4867      	ldr	r0, [pc, #412]	; (800310c <HAL_ADC_Init+0x2b8>)
 8002f70:	f7ff fee6 	bl	8002d40 <LL_ADC_IsEnabled>
 8002f74:	4603      	mov	r3, r0
 8002f76:	4323      	orrs	r3, r4
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	bf0c      	ite	eq
 8002f7c:	2301      	moveq	r3, #1
 8002f7e:	2300      	movne	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	e008      	b.n	8002f96 <HAL_ADC_Init+0x142>
 8002f84:	4862      	ldr	r0, [pc, #392]	; (8003110 <HAL_ADC_Init+0x2bc>)
 8002f86:	f7ff fedb 	bl	8002d40 <LL_ADC_IsEnabled>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d012      	beq.n	8002fc0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a5a      	ldr	r2, [pc, #360]	; (8003108 <HAL_ADC_Init+0x2b4>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d004      	beq.n	8002fae <HAL_ADC_Init+0x15a>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a58      	ldr	r2, [pc, #352]	; (800310c <HAL_ADC_Init+0x2b8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d101      	bne.n	8002fb2 <HAL_ADC_Init+0x15e>
 8002fae:	4a59      	ldr	r2, [pc, #356]	; (8003114 <HAL_ADC_Init+0x2c0>)
 8002fb0:	e000      	b.n	8002fb4 <HAL_ADC_Init+0x160>
 8002fb2:	4a59      	ldr	r2, [pc, #356]	; (8003118 <HAL_ADC_Init+0x2c4>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4610      	mov	r0, r2
 8002fbc:	f7ff fc0e 	bl	80027dc <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a52      	ldr	r2, [pc, #328]	; (8003110 <HAL_ADC_Init+0x2bc>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d129      	bne.n	800301e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	7e5b      	ldrb	r3, [r3, #25]
 8002fce:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002fd4:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002fda:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	2b08      	cmp	r3, #8
 8002fe2:	d013      	beq.n	800300c <HAL_ADC_Init+0x1b8>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	2b0c      	cmp	r3, #12
 8002fea:	d00d      	beq.n	8003008 <HAL_ADC_Init+0x1b4>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b1c      	cmp	r3, #28
 8002ff2:	d007      	beq.n	8003004 <HAL_ADC_Init+0x1b0>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b18      	cmp	r3, #24
 8002ffa:	d101      	bne.n	8003000 <HAL_ADC_Init+0x1ac>
 8002ffc:	2318      	movs	r3, #24
 8002ffe:	e006      	b.n	800300e <HAL_ADC_Init+0x1ba>
 8003000:	2300      	movs	r3, #0
 8003002:	e004      	b.n	800300e <HAL_ADC_Init+0x1ba>
 8003004:	2310      	movs	r3, #16
 8003006:	e002      	b.n	800300e <HAL_ADC_Init+0x1ba>
 8003008:	2308      	movs	r3, #8
 800300a:	e000      	b.n	800300e <HAL_ADC_Init+0x1ba>
 800300c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800300e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003016:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
 800301c:	e00e      	b.n	800303c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	7e5b      	ldrb	r3, [r3, #25]
 8003022:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003028:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800302e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003036:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d106      	bne.n	8003054 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304a:	3b01      	subs	r3, #1
 800304c:	045b      	lsls	r3, r3, #17
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003058:	2b00      	cmp	r3, #0
 800305a:	d009      	beq.n	8003070 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003060:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003068:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a26      	ldr	r2, [pc, #152]	; (8003110 <HAL_ADC_Init+0x2bc>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d115      	bne.n	80030a6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68da      	ldr	r2, [r3, #12]
 8003080:	4b26      	ldr	r3, [pc, #152]	; (800311c <HAL_ADC_Init+0x2c8>)
 8003082:	4013      	ands	r3, r2
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6812      	ldr	r2, [r2, #0]
 8003088:	69b9      	ldr	r1, [r7, #24]
 800308a:	430b      	orrs	r3, r1
 800308c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	611a      	str	r2, [r3, #16]
 80030a4:	e009      	b.n	80030ba <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68da      	ldr	r2, [r3, #12]
 80030ac:	4b1c      	ldr	r3, [pc, #112]	; (8003120 <HAL_ADC_Init+0x2cc>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	69b9      	ldr	r1, [r7, #24]
 80030b6:	430b      	orrs	r3, r1
 80030b8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff fe8c 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 80030c4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff feae 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 80030d0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f040 808e 	bne.w	80031f6 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f040 808a 	bne.w	80031f6 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a0a      	ldr	r2, [pc, #40]	; (8003110 <HAL_ADC_Init+0x2bc>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d11b      	bne.n	8003124 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	7e1b      	ldrb	r3, [r3, #24]
 80030f0:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030f8:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
 80030fe:	e018      	b.n	8003132 <HAL_ADC_Init+0x2de>
 8003100:	24000004 	.word	0x24000004
 8003104:	053e2d63 	.word	0x053e2d63
 8003108:	40022000 	.word	0x40022000
 800310c:	40022100 	.word	0x40022100
 8003110:	58026000 	.word	0x58026000
 8003114:	40022300 	.word	0x40022300
 8003118:	58026300 	.word	0x58026300
 800311c:	fff04007 	.word	0xfff04007
 8003120:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	7e1b      	ldrb	r3, [r3, #24]
 8003128:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 800312e:	4313      	orrs	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68da      	ldr	r2, [r3, #12]
 8003138:	4b46      	ldr	r3, [pc, #280]	; (8003254 <HAL_ADC_Init+0x400>)
 800313a:	4013      	ands	r3, r2
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	6812      	ldr	r2, [r2, #0]
 8003140:	69b9      	ldr	r1, [r7, #24]
 8003142:	430b      	orrs	r3, r1
 8003144:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800314c:	2b01      	cmp	r3, #1
 800314e:	d137      	bne.n	80031c0 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003154:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a3f      	ldr	r2, [pc, #252]	; (8003258 <HAL_ADC_Init+0x404>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d116      	bne.n	800318e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	691a      	ldr	r2, [r3, #16]
 8003166:	4b3d      	ldr	r3, [pc, #244]	; (800325c <HAL_ADC_Init+0x408>)
 8003168:	4013      	ands	r3, r2
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003172:	4311      	orrs	r1, r2
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003178:	4311      	orrs	r1, r2
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800317e:	430a      	orrs	r2, r1
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0201 	orr.w	r2, r2, #1
 800318a:	611a      	str	r2, [r3, #16]
 800318c:	e020      	b.n	80031d0 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	691a      	ldr	r2, [r3, #16]
 8003194:	4b32      	ldr	r3, [pc, #200]	; (8003260 <HAL_ADC_Init+0x40c>)
 8003196:	4013      	ands	r3, r2
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800319c:	3a01      	subs	r2, #1
 800319e:	0411      	lsls	r1, r2, #16
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80031a4:	4311      	orrs	r1, r2
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80031aa:	4311      	orrs	r1, r2
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80031b0:	430a      	orrs	r2, r1
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f042 0201 	orr.w	r2, r2, #1
 80031bc:	611a      	str	r2, [r3, #16]
 80031be:	e007      	b.n	80031d0 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	691a      	ldr	r2, [r3, #16]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0201 	bic.w	r2, r2, #1
 80031ce:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a1b      	ldr	r2, [pc, #108]	; (8003258 <HAL_ADC_Init+0x404>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d002      	beq.n	80031f6 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f001 fb29 	bl	8004848 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d10c      	bne.n	8003218 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003204:	f023 010f 	bic.w	r1, r3, #15
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	1e5a      	subs	r2, r3, #1
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	631a      	str	r2, [r3, #48]	; 0x30
 8003216:	e007      	b.n	8003228 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 020f 	bic.w	r2, r2, #15
 8003226:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800322c:	f023 0303 	bic.w	r3, r3, #3
 8003230:	f043 0201 	orr.w	r2, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	661a      	str	r2, [r3, #96]	; 0x60
 8003238:	e007      	b.n	800324a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800323e:	f043 0210 	orr.w	r2, r3, #16
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800324a:	7ffb      	ldrb	r3, [r7, #31]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3724      	adds	r7, #36	; 0x24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd90      	pop	{r4, r7, pc}
 8003254:	ffffbffc 	.word	0xffffbffc
 8003258:	58026000 	.word	0x58026000
 800325c:	fc00f81f 	.word	0xfc00f81f
 8003260:	fc00f81e 	.word	0xfc00f81e

08003264 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a60      	ldr	r2, [pc, #384]	; (80033f8 <HAL_ADC_Start_DMA+0x194>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d004      	beq.n	8003284 <HAL_ADC_Start_DMA+0x20>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a5f      	ldr	r2, [pc, #380]	; (80033fc <HAL_ADC_Start_DMA+0x198>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d101      	bne.n	8003288 <HAL_ADC_Start_DMA+0x24>
 8003284:	4b5e      	ldr	r3, [pc, #376]	; (8003400 <HAL_ADC_Start_DMA+0x19c>)
 8003286:	e000      	b.n	800328a <HAL_ADC_Start_DMA+0x26>
 8003288:	4b5e      	ldr	r3, [pc, #376]	; (8003404 <HAL_ADC_Start_DMA+0x1a0>)
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff fcc6 	bl	8002c1c <LL_ADC_GetMultimode>
 8003290:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4618      	mov	r0, r3
 8003298:	f7ff fda0 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f040 80a2 	bne.w	80033e8 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_ADC_Start_DMA+0x4e>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e09d      	b.n	80033ee <HAL_ADC_Start_DMA+0x18a>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d006      	beq.n	80032ce <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	2b05      	cmp	r3, #5
 80032c4:	d003      	beq.n	80032ce <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	2b09      	cmp	r3, #9
 80032ca:	f040 8086 	bne.w	80033da <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f001 f93c 	bl	800454c <ADC_Enable>
 80032d4:	4603      	mov	r3, r0
 80032d6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80032d8:	7dfb      	ldrb	r3, [r7, #23]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d178      	bne.n	80033d0 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80032e2:	4b49      	ldr	r3, [pc, #292]	; (8003408 <HAL_ADC_Start_DMA+0x1a4>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	661a      	str	r2, [r3, #96]	; 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a42      	ldr	r2, [pc, #264]	; (80033fc <HAL_ADC_Start_DMA+0x198>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d002      	beq.n	80032fe <HAL_ADC_Start_DMA+0x9a>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	e000      	b.n	8003300 <HAL_ADC_Start_DMA+0x9c>
 80032fe:	4b3e      	ldr	r3, [pc, #248]	; (80033f8 <HAL_ADC_Start_DMA+0x194>)
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	6812      	ldr	r2, [r2, #0]
 8003304:	4293      	cmp	r3, r2
 8003306:	d002      	beq.n	800330e <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d105      	bne.n	800331a <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003312:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800331e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d006      	beq.n	8003334 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800332a:	f023 0206 	bic.w	r2, r3, #6
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	665a      	str	r2, [r3, #100]	; 0x64
 8003332:	e002      	b.n	800333a <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	665a      	str	r2, [r3, #100]	; 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800333e:	4a33      	ldr	r2, [pc, #204]	; (800340c <HAL_ADC_Start_DMA+0x1a8>)
 8003340:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003346:	4a32      	ldr	r2, [pc, #200]	; (8003410 <HAL_ADC_Start_DMA+0x1ac>)
 8003348:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800334e:	4a31      	ldr	r2, [pc, #196]	; (8003414 <HAL_ADC_Start_DMA+0x1b0>)
 8003350:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	221c      	movs	r2, #28
 8003358:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f042 0210 	orr.w	r2, r2, #16
 8003370:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a28      	ldr	r2, [pc, #160]	; (8003418 <HAL_ADC_Start_DMA+0x1b4>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d10f      	bne.n	800339c <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4619      	mov	r1, r3
 800338a:	4610      	mov	r0, r2
 800338c:	f7ff fbae 	bl	8002aec <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff fb99 	bl	8002acc <LL_ADC_EnableDMAReq>
 800339a:	e007      	b.n	80033ac <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a4:	4619      	mov	r1, r3
 80033a6:	4610      	mov	r0, r2
 80033a8:	f7ff fb7d 	bl	8002aa6 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	3340      	adds	r3, #64	; 0x40
 80033b6:	4619      	mov	r1, r3
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f002 f8d4 	bl	8005568 <HAL_DMA_Start_IT>
 80033c0:	4603      	mov	r3, r0
 80033c2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff fcdf 	bl	8002d8c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80033ce:	e00d      	b.n	80033ec <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      if (tmp_hal_status == HAL_OK)
 80033d8:	e008      	b.n	80033ec <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 80033e6:	e001      	b.n	80033ec <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033e8:	2302      	movs	r3, #2
 80033ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80033ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3718      	adds	r7, #24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	40022000 	.word	0x40022000
 80033fc:	40022100 	.word	0x40022100
 8003400:	40022300 	.word	0x40022300
 8003404:	58026300 	.word	0x58026300
 8003408:	fffff0fe 	.word	0xfffff0fe
 800340c:	0800471f 	.word	0x0800471f
 8003410:	080047f7 	.word	0x080047f7
 8003414:	08004813 	.word	0x08004813
 8003418:	58026000 	.word	0x58026000

0800341c <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_ADC_Stop_DMA+0x16>
 800342e:	2302      	movs	r3, #2
 8003430:	e04f      	b.n	80034d2 <HAL_ADC_Stop_DMA+0xb6>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800343a:	2103      	movs	r1, #3
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f000 ffc9 	bl	80043d4 <ADC_ConversionStop>
 8003442:	4603      	mov	r3, r0
 8003444:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003446:	7bfb      	ldrb	r3, [r7, #15]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d13d      	bne.n	80034c8 <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0203 	bic.w	r2, r2, #3
 800345a:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003460:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d10f      	bne.n	800348a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346e:	4618      	mov	r0, r3
 8003470:	f002 fae4 	bl	8005a3c <HAL_DMA_Abort>
 8003474:	4603      	mov	r3, r0
 8003476:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d005      	beq.n	800348a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003482:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	661a      	str	r2, [r3, #96]	; 0x60
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0210 	bic.w	r2, r2, #16
 8003498:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d105      	bne.n	80034ac <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f001 f8dd 	bl	8004660 <ADC_Disable>
 80034a6:	4603      	mov	r3, r0
 80034a8:	73fb      	strb	r3, [r7, #15]
 80034aa:	e002      	b.n	80034b2 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f001 f8d7 	bl	8004660 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80034b2:	7bfb      	ldrb	r3, [r7, #15]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d107      	bne.n	80034c8 <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034bc:	4b07      	ldr	r3, [pc, #28]	; (80034dc <HAL_ADC_Stop_DMA+0xc0>)
 80034be:	4013      	ands	r3, r2
 80034c0:	f043 0201 	orr.w	r2, r3, #1
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	661a      	str	r2, [r3, #96]	; 0x60
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 80034d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	ffffeefe 	.word	0xffffeefe

080034e0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08a      	sub	sp, #40	; 0x28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80034e8:	2300      	movs	r3, #0
 80034ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a87      	ldr	r2, [pc, #540]	; (8003720 <HAL_ADC_IRQHandler+0x240>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d004      	beq.n	8003510 <HAL_ADC_IRQHandler+0x30>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a86      	ldr	r2, [pc, #536]	; (8003724 <HAL_ADC_IRQHandler+0x244>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d101      	bne.n	8003514 <HAL_ADC_IRQHandler+0x34>
 8003510:	4b85      	ldr	r3, [pc, #532]	; (8003728 <HAL_ADC_IRQHandler+0x248>)
 8003512:	e000      	b.n	8003516 <HAL_ADC_IRQHandler+0x36>
 8003514:	4b85      	ldr	r3, [pc, #532]	; (800372c <HAL_ADC_IRQHandler+0x24c>)
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff fb80 	bl	8002c1c <LL_ADC_GetMultimode>
 800351c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d017      	beq.n	8003558 <HAL_ADC_IRQHandler+0x78>
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d012      	beq.n	8003558 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003536:	f003 0310 	and.w	r3, r3, #16
 800353a:	2b00      	cmp	r3, #0
 800353c:	d105      	bne.n	800354a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003542:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	661a      	str	r2, [r3, #96]	; 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f001 fab8 	bl	8004ac0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2202      	movs	r2, #2
 8003556:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f003 0304 	and.w	r3, r3, #4
 800355e:	2b00      	cmp	r3, #0
 8003560:	d004      	beq.n	800356c <HAL_ADC_IRQHandler+0x8c>
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10a      	bne.n	8003582 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 8083 	beq.w	800367e <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	f003 0308 	and.w	r3, r3, #8
 800357e:	2b00      	cmp	r3, #0
 8003580:	d07d      	beq.n	800367e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003586:	f003 0310 	and.w	r3, r3, #16
 800358a:	2b00      	cmp	r3, #0
 800358c:	d105      	bne.n	800359a <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003592:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff fa42 	bl	8002a28 <LL_ADC_REG_IsTriggerSourceSWStart>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d062      	beq.n	8003670 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a5d      	ldr	r2, [pc, #372]	; (8003724 <HAL_ADC_IRQHandler+0x244>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d002      	beq.n	80035ba <HAL_ADC_IRQHandler+0xda>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	e000      	b.n	80035bc <HAL_ADC_IRQHandler+0xdc>
 80035ba:	4b59      	ldr	r3, [pc, #356]	; (8003720 <HAL_ADC_IRQHandler+0x240>)
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6812      	ldr	r2, [r2, #0]
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d008      	beq.n	80035d6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d005      	beq.n	80035d6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	2b05      	cmp	r3, #5
 80035ce:	d002      	beq.n	80035d6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2b09      	cmp	r3, #9
 80035d4:	d104      	bne.n	80035e0 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	623b      	str	r3, [r7, #32]
 80035de:	e00c      	b.n	80035fa <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a4f      	ldr	r2, [pc, #316]	; (8003724 <HAL_ADC_IRQHandler+0x244>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d002      	beq.n	80035f0 <HAL_ADC_IRQHandler+0x110>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	e000      	b.n	80035f2 <HAL_ADC_IRQHandler+0x112>
 80035f0:	4b4b      	ldr	r3, [pc, #300]	; (8003720 <HAL_ADC_IRQHandler+0x240>)
 80035f2:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80035fa:	6a3b      	ldr	r3, [r7, #32]
 80035fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d135      	bne.n	8003670 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0308 	and.w	r3, r3, #8
 800360e:	2b08      	cmp	r3, #8
 8003610:	d12e      	bne.n	8003670 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff fbe0 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d11a      	bne.n	8003658 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 020c 	bic.w	r2, r2, #12
 8003630:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003636:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	661a      	str	r2, [r3, #96]	; 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003642:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d112      	bne.n	8003670 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800364e:	f043 0201 	orr.w	r2, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	661a      	str	r2, [r3, #96]	; 0x60
 8003656:	e00b      	b.n	8003670 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800365c:	f043 0210 	orr.w	r2, r3, #16
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003668:	f043 0201 	orr.w	r2, r3, #1
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	665a      	str	r2, [r3, #100]	; 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f7fd ffcd 	bl	8001610 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	220c      	movs	r2, #12
 800367c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f003 0320 	and.w	r3, r3, #32
 8003684:	2b00      	cmp	r3, #0
 8003686:	d004      	beq.n	8003692 <HAL_ADC_IRQHandler+0x1b2>
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10b      	bne.n	80036aa <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 80a0 	beq.w	80037de <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 809a 	beq.w	80037de <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ae:	f003 0310 	and.w	r3, r3, #16
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d105      	bne.n	80036c2 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ba:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff fa2a 	bl	8002b20 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80036cc:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff f9a8 	bl	8002a28 <LL_ADC_REG_IsTriggerSourceSWStart>
 80036d8:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a11      	ldr	r2, [pc, #68]	; (8003724 <HAL_ADC_IRQHandler+0x244>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d002      	beq.n	80036ea <HAL_ADC_IRQHandler+0x20a>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	e000      	b.n	80036ec <HAL_ADC_IRQHandler+0x20c>
 80036ea:	4b0d      	ldr	r3, [pc, #52]	; (8003720 <HAL_ADC_IRQHandler+0x240>)
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6812      	ldr	r2, [r2, #0]
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d008      	beq.n	8003706 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	2b06      	cmp	r3, #6
 80036fe:	d002      	beq.n	8003706 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	2b07      	cmp	r3, #7
 8003704:	d104      	bne.n	8003710 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	623b      	str	r3, [r7, #32]
 800370e:	e014      	b.n	800373a <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a03      	ldr	r2, [pc, #12]	; (8003724 <HAL_ADC_IRQHandler+0x244>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d00a      	beq.n	8003730 <HAL_ADC_IRQHandler+0x250>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	e008      	b.n	8003732 <HAL_ADC_IRQHandler+0x252>
 8003720:	40022000 	.word	0x40022000
 8003724:	40022100 	.word	0x40022100
 8003728:	40022300 	.word	0x40022300
 800372c:	58026300 	.word	0x58026300
 8003730:	4b84      	ldr	r3, [pc, #528]	; (8003944 <HAL_ADC_IRQHandler+0x464>)
 8003732:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d047      	beq.n	80037d0 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d007      	beq.n	800375a <HAL_ADC_IRQHandler+0x27a>
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d03f      	beq.n	80037d0 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003750:	6a3b      	ldr	r3, [r7, #32]
 8003752:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003756:	2b00      	cmp	r3, #0
 8003758:	d13a      	bne.n	80037d0 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003764:	2b40      	cmp	r3, #64	; 0x40
 8003766:	d133      	bne.n	80037d0 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d12e      	bne.n	80037d0 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7ff fb58 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d11a      	bne.n	80037b8 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003790:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003796:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	661a      	str	r2, [r3, #96]	; 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d112      	bne.n	80037d0 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ae:	f043 0201 	orr.w	r2, r3, #1
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	661a      	str	r2, [r3, #96]	; 0x60
 80037b6:	e00b      	b.n	80037d0 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037bc:	f043 0210 	orr.w	r2, r3, #16
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	661a      	str	r2, [r3, #96]	; 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037c8:	f043 0201 	orr.w	r2, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	665a      	str	r2, [r3, #100]	; 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f001 f94d 	bl	8004a70 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2260      	movs	r2, #96	; 0x60
 80037dc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d011      	beq.n	800380c <HAL_ADC_IRQHandler+0x32c>
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00c      	beq.n	800380c <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037f6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f8a8 	bl	8003954 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2280      	movs	r2, #128	; 0x80
 800380a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003812:	2b00      	cmp	r3, #0
 8003814:	d012      	beq.n	800383c <HAL_ADC_IRQHandler+0x35c>
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00d      	beq.n	800383c <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003824:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f001 f933 	bl	8004a98 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f44f 7280 	mov.w	r2, #256	; 0x100
 800383a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003842:	2b00      	cmp	r3, #0
 8003844:	d012      	beq.n	800386c <HAL_ADC_IRQHandler+0x38c>
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00d      	beq.n	800386c <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003854:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f001 f925 	bl	8004aac <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f44f 7200 	mov.w	r2, #512	; 0x200
 800386a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	f003 0310 	and.w	r3, r3, #16
 8003872:	2b00      	cmp	r3, #0
 8003874:	d043      	beq.n	80038fe <HAL_ADC_IRQHandler+0x41e>
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	2b00      	cmp	r3, #0
 800387e:	d03e      	beq.n	80038fe <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003884:	2b00      	cmp	r3, #0
 8003886:	d102      	bne.n	800388e <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8003888:	2301      	movs	r3, #1
 800388a:	627b      	str	r3, [r7, #36]	; 0x24
 800388c:	e021      	b.n	80038d2 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d015      	beq.n	80038c0 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a2a      	ldr	r2, [pc, #168]	; (8003944 <HAL_ADC_IRQHandler+0x464>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d004      	beq.n	80038a8 <HAL_ADC_IRQHandler+0x3c8>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a29      	ldr	r2, [pc, #164]	; (8003948 <HAL_ADC_IRQHandler+0x468>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d101      	bne.n	80038ac <HAL_ADC_IRQHandler+0x3cc>
 80038a8:	4b28      	ldr	r3, [pc, #160]	; (800394c <HAL_ADC_IRQHandler+0x46c>)
 80038aa:	e000      	b.n	80038ae <HAL_ADC_IRQHandler+0x3ce>
 80038ac:	4b28      	ldr	r3, [pc, #160]	; (8003950 <HAL_ADC_IRQHandler+0x470>)
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7ff f9c2 	bl	8002c38 <LL_ADC_GetMultiDMATransfer>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00b      	beq.n	80038d2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80038ba:	2301      	movs	r3, #1
 80038bc:	627b      	str	r3, [r7, #36]	; 0x24
 80038be:	e008      	b.n	80038d2 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80038ce:	2301      	movs	r3, #1
 80038d0:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80038d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d10e      	bne.n	80038f6 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038e8:	f043 0202 	orr.w	r2, r3, #2
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	665a      	str	r2, [r3, #100]	; 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f839 	bl	8003968 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2210      	movs	r2, #16
 80038fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003904:	2b00      	cmp	r3, #0
 8003906:	d018      	beq.n	800393a <HAL_ADC_IRQHandler+0x45a>
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800390e:	2b00      	cmp	r3, #0
 8003910:	d013      	beq.n	800393a <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003916:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003922:	f043 0208 	orr.w	r2, r3, #8
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	665a      	str	r2, [r3, #100]	; 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003932:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f001 f8a5 	bl	8004a84 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800393a:	bf00      	nop
 800393c:	3728      	adds	r7, #40	; 0x28
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	40022000 	.word	0x40022000
 8003948:	40022100 	.word	0x40022100
 800394c:	40022300 	.word	0x40022300
 8003950:	58026300 	.word	0x58026300

08003954 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800397c:	b590      	push	{r4, r7, lr}
 800397e:	b0b9      	sub	sp, #228	; 0xe4
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003986:	2300      	movs	r3, #0
 8003988:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800398c:	2300      	movs	r3, #0
 800398e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003996:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	4aa9      	ldr	r2, [pc, #676]	; (8003c44 <HAL_ADC_ConfigChannel+0x2c8>)
 800399e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d102      	bne.n	80039b0 <HAL_ADC_ConfigChannel+0x34>
 80039aa:	2302      	movs	r3, #2
 80039ac:	f000 bcfa 	b.w	80043a4 <HAL_ADC_ConfigChannel+0xa28>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff fa0d 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f040 84de 	bne.w	8004386 <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a9e      	ldr	r2, [pc, #632]	; (8003c48 <HAL_ADC_ConfigChannel+0x2cc>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d033      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d108      	bne.n	80039f2 <HAL_ADC_ConfigChannel+0x76>
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	0e9b      	lsrs	r3, r3, #26
 80039e6:	f003 031f 	and.w	r3, r3, #31
 80039ea:	2201      	movs	r2, #1
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	e01d      	b.n	8003a2e <HAL_ADC_ConfigChannel+0xb2>
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80039fe:	fa93 f3a3 	rbit	r3, r3
 8003a02:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a0a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003a0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 8003a16:	2320      	movs	r3, #32
 8003a18:	e004      	b.n	8003a24 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 8003a1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003a1e:	fab3 f383 	clz	r3, r3
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	f003 031f 	and.w	r3, r3, #31
 8003a28:	2201      	movs	r2, #1
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	6812      	ldr	r2, [r2, #0]
 8003a32:	69d1      	ldr	r1, [r2, #28]
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	6812      	ldr	r2, [r2, #0]
 8003a38:	430b      	orrs	r3, r1
 8003a3a:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	6859      	ldr	r1, [r3, #4]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	f7ff f800 	bl	8002a4e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7ff f9c2 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 8003a58:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff f9e3 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 8003a66:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f040 8270 	bne.w	8003f54 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a74:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f040 826b 	bne.w	8003f54 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6818      	ldr	r0, [r3, #0]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	6819      	ldr	r1, [r3, #0]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	f7ff f85b 	bl	8002b46 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a6c      	ldr	r2, [pc, #432]	; (8003c48 <HAL_ADC_ConfigChannel+0x2cc>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d10d      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	695a      	ldr	r2, [r3, #20]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	08db      	lsrs	r3, r3, #3
 8003aa6:	f003 0303 	and.w	r3, r3, #3
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003ab4:	e032      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003ab6:	4b65      	ldr	r3, [pc, #404]	; (8003c4c <HAL_ADC_ConfigChannel+0x2d0>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003abe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ac2:	d10b      	bne.n	8003adc <HAL_ADC_ConfigChannel+0x160>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	695a      	ldr	r2, [r3, #20]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	089b      	lsrs	r3, r3, #2
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	e01d      	b.n	8003b18 <HAL_ADC_ConfigChannel+0x19c>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10b      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x186>
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	695a      	ldr	r2, [r3, #20]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	089b      	lsrs	r3, r3, #2
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	e00a      	b.n	8003b18 <HAL_ADC_ConfigChannel+0x19c>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	695a      	ldr	r2, [r3, #20]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	089b      	lsrs	r3, r3, #2
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	2b04      	cmp	r3, #4
 8003b22:	d048      	beq.n	8003bb6 <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6818      	ldr	r0, [r3, #0]
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	6919      	ldr	r1, [r3, #16]
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b34:	f7fe fe86 	bl	8002844 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a42      	ldr	r2, [pc, #264]	; (8003c48 <HAL_ADC_ConfigChannel+0x2cc>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d119      	bne.n	8003b76 <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6818      	ldr	r0, [r3, #0]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	6919      	ldr	r1, [r3, #16]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	f7fe ff1e 	bl	8002990 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	6919      	ldr	r1, [r3, #16]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d102      	bne.n	8003b6c <HAL_ADC_ConfigChannel+0x1f0>
 8003b66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b6a:	e000      	b.n	8003b6e <HAL_ADC_ConfigChannel+0x1f2>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	461a      	mov	r2, r3
 8003b70:	f7fe feec 	bl	800294c <LL_ADC_SetOffsetSaturation>
 8003b74:	e1ee      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6818      	ldr	r0, [r3, #0]
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	6919      	ldr	r1, [r3, #16]
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d102      	bne.n	8003b8e <HAL_ADC_ConfigChannel+0x212>
 8003b88:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003b8c:	e000      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x214>
 8003b8e:	2300      	movs	r3, #0
 8003b90:	461a      	mov	r2, r3
 8003b92:	f7fe feb9 	bl	8002908 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6818      	ldr	r0, [r3, #0]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	6919      	ldr	r1, [r3, #16]
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	7e1b      	ldrb	r3, [r3, #24]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d102      	bne.n	8003bac <HAL_ADC_ConfigChannel+0x230>
 8003ba6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003baa:	e000      	b.n	8003bae <HAL_ADC_ConfigChannel+0x232>
 8003bac:	2300      	movs	r3, #0
 8003bae:	461a      	mov	r2, r3
 8003bb0:	f7fe fe90 	bl	80028d4 <LL_ADC_SetDataRightShift>
 8003bb4:	e1ce      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a23      	ldr	r2, [pc, #140]	; (8003c48 <HAL_ADC_ConfigChannel+0x2cc>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	f040 8181 	bne.w	8003ec4 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fe fe6d 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d10a      	bne.n	8003bee <HAL_ADC_ConfigChannel+0x272>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2100      	movs	r1, #0
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fe fe62 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003be4:	4603      	mov	r3, r0
 8003be6:	0e9b      	lsrs	r3, r3, #26
 8003be8:	f003 021f 	and.w	r2, r3, #31
 8003bec:	e01e      	b.n	8003c2c <HAL_ADC_ConfigChannel+0x2b0>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fe fe57 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c00:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003c04:	fa93 f3a3 	rbit	r3, r3
 8003c08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8003c0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003c10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8003c14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d101      	bne.n	8003c20 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 8003c1c:	2320      	movs	r3, #32
 8003c1e:	e004      	b.n	8003c2a <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8003c20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003c24:	fab3 f383 	clz	r3, r3
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10b      	bne.n	8003c50 <HAL_ADC_ConfigChannel+0x2d4>
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	0e9b      	lsrs	r3, r3, #26
 8003c3e:	f003 031f 	and.w	r3, r3, #31
 8003c42:	e01e      	b.n	8003c82 <HAL_ADC_ConfigChannel+0x306>
 8003c44:	47ff0000 	.word	0x47ff0000
 8003c48:	58026000 	.word	0x58026000
 8003c4c:	5c001000 	.word	0x5c001000
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c5c:	fa93 f3a3 	rbit	r3, r3
 8003c60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8003c64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003c68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8003c6c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8003c74:	2320      	movs	r3, #32
 8003c76:	e004      	b.n	8003c82 <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8003c78:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003c7c:	fab3 f383 	clz	r3, r3
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d106      	bne.n	8003c94 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fe fea0 	bl	80029d4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2101      	movs	r1, #1
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fe fe04 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10a      	bne.n	8003cc0 <HAL_ADC_ConfigChannel+0x344>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2101      	movs	r1, #1
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fe fdf9 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	0e9b      	lsrs	r3, r3, #26
 8003cba:	f003 021f 	and.w	r2, r3, #31
 8003cbe:	e01e      	b.n	8003cfe <HAL_ADC_ConfigChannel+0x382>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fe fdee 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003cd6:	fa93 f3a3 	rbit	r3, r3
 8003cda:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003cde:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ce2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003ce6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 8003cee:	2320      	movs	r3, #32
 8003cf0:	e004      	b.n	8003cfc <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 8003cf2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003cf6:	fab3 f383 	clz	r3, r3
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d105      	bne.n	8003d16 <HAL_ADC_ConfigChannel+0x39a>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	0e9b      	lsrs	r3, r3, #26
 8003d10:	f003 031f 	and.w	r3, r3, #31
 8003d14:	e018      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x3cc>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003d22:	fa93 f3a3 	rbit	r3, r3
 8003d26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8003d2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003d2e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8003d32:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8003d3a:	2320      	movs	r3, #32
 8003d3c:	e004      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8003d3e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d42:	fab3 f383 	clz	r3, r3
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d106      	bne.n	8003d5a <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2200      	movs	r2, #0
 8003d52:	2101      	movs	r1, #1
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fe fe3d 	bl	80029d4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2102      	movs	r1, #2
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe fda1 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003d66:	4603      	mov	r3, r0
 8003d68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d10a      	bne.n	8003d86 <HAL_ADC_ConfigChannel+0x40a>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2102      	movs	r1, #2
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fe fd96 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	0e9b      	lsrs	r3, r3, #26
 8003d80:	f003 021f 	and.w	r2, r3, #31
 8003d84:	e01e      	b.n	8003dc4 <HAL_ADC_ConfigChannel+0x448>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2102      	movs	r1, #2
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7fe fd8b 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003d92:	4603      	mov	r3, r0
 8003d94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d9c:	fa93 f3a3 	rbit	r3, r3
 8003da0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003da4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003da8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003dac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d101      	bne.n	8003db8 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8003db4:	2320      	movs	r3, #32
 8003db6:	e004      	b.n	8003dc2 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8003db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dbc:	fab3 f383 	clz	r3, r3
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d105      	bne.n	8003ddc <HAL_ADC_ConfigChannel+0x460>
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	0e9b      	lsrs	r3, r3, #26
 8003dd6:	f003 031f 	and.w	r3, r3, #31
 8003dda:	e014      	b.n	8003e06 <HAL_ADC_ConfigChannel+0x48a>
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003de4:	fa93 f3a3 	rbit	r3, r3
 8003de8:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003dea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003dec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003df0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8003df8:	2320      	movs	r3, #32
 8003dfa:	e004      	b.n	8003e06 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8003dfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003e00:	fab3 f383 	clz	r3, r3
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d106      	bne.n	8003e18 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	2102      	movs	r1, #2
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fe fdde 	bl	80029d4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2103      	movs	r1, #3
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7fe fd42 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003e24:	4603      	mov	r3, r0
 8003e26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10a      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x4c8>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2103      	movs	r1, #3
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7fe fd37 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	0e9b      	lsrs	r3, r3, #26
 8003e3e:	f003 021f 	and.w	r2, r3, #31
 8003e42:	e017      	b.n	8003e74 <HAL_ADC_ConfigChannel+0x4f8>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2103      	movs	r1, #3
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fe fd2c 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003e50:	4603      	mov	r3, r0
 8003e52:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e56:	fa93 f3a3 	rbit	r3, r3
 8003e5a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003e5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e5e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8003e60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003e66:	2320      	movs	r3, #32
 8003e68:	e003      	b.n	8003e72 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003e6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e6c:	fab3 f383 	clz	r3, r3
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	461a      	mov	r2, r3
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d105      	bne.n	8003e8c <HAL_ADC_ConfigChannel+0x510>
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	0e9b      	lsrs	r3, r3, #26
 8003e86:	f003 031f 	and.w	r3, r3, #31
 8003e8a:	e011      	b.n	8003eb0 <HAL_ADC_ConfigChannel+0x534>
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e94:	fa93 f3a3 	rbit	r3, r3
 8003e98:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003e9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e9c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003e9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d101      	bne.n	8003ea8 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8003ea4:	2320      	movs	r3, #32
 8003ea6:	e003      	b.n	8003eb0 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8003ea8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003eaa:	fab3 f383 	clz	r3, r3
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d14f      	bne.n	8003f54 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	2103      	movs	r1, #3
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7fe fd89 	bl	80029d4 <LL_ADC_SetOffsetState>
 8003ec2:	e047      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	069b      	lsls	r3, r3, #26
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d107      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003ee6:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003eee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	069b      	lsls	r3, r3, #26
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d107      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f0a:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	069b      	lsls	r3, r3, #26
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d107      	bne.n	8003f30 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f2e:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	069b      	lsls	r3, r3, #26
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d107      	bne.n	8003f54 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f52:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7fe fef1 	bl	8002d40 <LL_ADC_IsEnabled>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f040 8219 	bne.w	8004398 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6818      	ldr	r0, [r3, #0]
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	6819      	ldr	r1, [r3, #0]
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	461a      	mov	r2, r3
 8003f74:	f7fe fe12 	bl	8002b9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	4aa1      	ldr	r2, [pc, #644]	; (8004204 <HAL_ADC_ConfigChannel+0x888>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	f040 812e 	bne.w	80041e0 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d10b      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x630>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	0e9b      	lsrs	r3, r3, #26
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	f003 031f 	and.w	r3, r3, #31
 8003fa0:	2b09      	cmp	r3, #9
 8003fa2:	bf94      	ite	ls
 8003fa4:	2301      	movls	r3, #1
 8003fa6:	2300      	movhi	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	e019      	b.n	8003fe0 <HAL_ADC_ConfigChannel+0x664>
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fb4:	fa93 f3a3 	rbit	r3, r3
 8003fb8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003fba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fbc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003fbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8003fc4:	2320      	movs	r3, #32
 8003fc6:	e003      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8003fc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fca:	fab3 f383 	clz	r3, r3
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	f003 031f 	and.w	r3, r3, #31
 8003fd6:	2b09      	cmp	r3, #9
 8003fd8:	bf94      	ite	ls
 8003fda:	2301      	movls	r3, #1
 8003fdc:	2300      	movhi	r3, #0
 8003fde:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d079      	beq.n	80040d8 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d107      	bne.n	8004000 <HAL_ADC_ConfigChannel+0x684>
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	0e9b      	lsrs	r3, r3, #26
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	069b      	lsls	r3, r3, #26
 8003ffa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ffe:	e015      	b.n	800402c <HAL_ADC_ConfigChannel+0x6b0>
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004006:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004008:	fa93 f3a3 	rbit	r3, r3
 800400c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800400e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004010:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004012:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004014:	2b00      	cmp	r3, #0
 8004016:	d101      	bne.n	800401c <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8004018:	2320      	movs	r3, #32
 800401a:	e003      	b.n	8004024 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 800401c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800401e:	fab3 f383 	clz	r3, r3
 8004022:	b2db      	uxtb	r3, r3
 8004024:	3301      	adds	r3, #1
 8004026:	069b      	lsls	r3, r3, #26
 8004028:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004034:	2b00      	cmp	r3, #0
 8004036:	d109      	bne.n	800404c <HAL_ADC_ConfigChannel+0x6d0>
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	0e9b      	lsrs	r3, r3, #26
 800403e:	3301      	adds	r3, #1
 8004040:	f003 031f 	and.w	r3, r3, #31
 8004044:	2101      	movs	r1, #1
 8004046:	fa01 f303 	lsl.w	r3, r1, r3
 800404a:	e017      	b.n	800407c <HAL_ADC_ConfigChannel+0x700>
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004052:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004054:	fa93 f3a3 	rbit	r3, r3
 8004058:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800405a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800405c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800405e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8004064:	2320      	movs	r3, #32
 8004066:	e003      	b.n	8004070 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8004068:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800406a:	fab3 f383 	clz	r3, r3
 800406e:	b2db      	uxtb	r3, r3
 8004070:	3301      	adds	r3, #1
 8004072:	f003 031f 	and.w	r3, r3, #31
 8004076:	2101      	movs	r1, #1
 8004078:	fa01 f303 	lsl.w	r3, r1, r3
 800407c:	ea42 0103 	orr.w	r1, r2, r3
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004088:	2b00      	cmp	r3, #0
 800408a:	d10a      	bne.n	80040a2 <HAL_ADC_ConfigChannel+0x726>
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	0e9b      	lsrs	r3, r3, #26
 8004092:	3301      	adds	r3, #1
 8004094:	f003 021f 	and.w	r2, r3, #31
 8004098:	4613      	mov	r3, r2
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	4413      	add	r3, r2
 800409e:	051b      	lsls	r3, r3, #20
 80040a0:	e018      	b.n	80040d4 <HAL_ADC_ConfigChannel+0x758>
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040aa:	fa93 f3a3 	rbit	r3, r3
 80040ae:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80040b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80040b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 80040ba:	2320      	movs	r3, #32
 80040bc:	e003      	b.n	80040c6 <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 80040be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c0:	fab3 f383 	clz	r3, r3
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	3301      	adds	r3, #1
 80040c8:	f003 021f 	and.w	r2, r3, #31
 80040cc:	4613      	mov	r3, r2
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	4413      	add	r3, r2
 80040d2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040d4:	430b      	orrs	r3, r1
 80040d6:	e07e      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d107      	bne.n	80040f4 <HAL_ADC_ConfigChannel+0x778>
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	0e9b      	lsrs	r3, r3, #26
 80040ea:	3301      	adds	r3, #1
 80040ec:	069b      	lsls	r3, r3, #26
 80040ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80040f2:	e015      	b.n	8004120 <HAL_ADC_ConfigChannel+0x7a4>
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fc:	fa93 f3a3 	rbit	r3, r3
 8004100:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004104:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004108:	2b00      	cmp	r3, #0
 800410a:	d101      	bne.n	8004110 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 800410c:	2320      	movs	r3, #32
 800410e:	e003      	b.n	8004118 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8004110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004112:	fab3 f383 	clz	r3, r3
 8004116:	b2db      	uxtb	r3, r3
 8004118:	3301      	adds	r3, #1
 800411a:	069b      	lsls	r3, r3, #26
 800411c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004128:	2b00      	cmp	r3, #0
 800412a:	d109      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x7c4>
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	0e9b      	lsrs	r3, r3, #26
 8004132:	3301      	adds	r3, #1
 8004134:	f003 031f 	and.w	r3, r3, #31
 8004138:	2101      	movs	r1, #1
 800413a:	fa01 f303 	lsl.w	r3, r1, r3
 800413e:	e017      	b.n	8004170 <HAL_ADC_ConfigChannel+0x7f4>
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	fa93 f3a3 	rbit	r3, r3
 800414c:	61bb      	str	r3, [r7, #24]
  return result;
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d101      	bne.n	800415c <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8004158:	2320      	movs	r3, #32
 800415a:	e003      	b.n	8004164 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	fab3 f383 	clz	r3, r3
 8004162:	b2db      	uxtb	r3, r3
 8004164:	3301      	adds	r3, #1
 8004166:	f003 031f 	and.w	r3, r3, #31
 800416a:	2101      	movs	r1, #1
 800416c:	fa01 f303 	lsl.w	r3, r1, r3
 8004170:	ea42 0103 	orr.w	r1, r2, r3
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10d      	bne.n	800419c <HAL_ADC_ConfigChannel+0x820>
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	0e9b      	lsrs	r3, r3, #26
 8004186:	3301      	adds	r3, #1
 8004188:	f003 021f 	and.w	r2, r3, #31
 800418c:	4613      	mov	r3, r2
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	4413      	add	r3, r2
 8004192:	3b1e      	subs	r3, #30
 8004194:	051b      	lsls	r3, r3, #20
 8004196:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800419a:	e01b      	b.n	80041d4 <HAL_ADC_ConfigChannel+0x858>
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	fa93 f3a3 	rbit	r3, r3
 80041a8:	60fb      	str	r3, [r7, #12]
  return result;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d101      	bne.n	80041b8 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 80041b4:	2320      	movs	r3, #32
 80041b6:	e003      	b.n	80041c0 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	fab3 f383 	clz	r3, r3
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	3301      	adds	r3, #1
 80041c2:	f003 021f 	and.w	r2, r3, #31
 80041c6:	4613      	mov	r3, r2
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	4413      	add	r3, r2
 80041cc:	3b1e      	subs	r3, #30
 80041ce:	051b      	lsls	r3, r3, #20
 80041d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041d4:	430b      	orrs	r3, r1
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	6892      	ldr	r2, [r2, #8]
 80041da:	4619      	mov	r1, r3
 80041dc:	f7fe fcb3 	bl	8002b46 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f280 80d7 	bge.w	8004398 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a06      	ldr	r2, [pc, #24]	; (8004208 <HAL_ADC_ConfigChannel+0x88c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d004      	beq.n	80041fe <HAL_ADC_ConfigChannel+0x882>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a04      	ldr	r2, [pc, #16]	; (800420c <HAL_ADC_ConfigChannel+0x890>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d10a      	bne.n	8004214 <HAL_ADC_ConfigChannel+0x898>
 80041fe:	4b04      	ldr	r3, [pc, #16]	; (8004210 <HAL_ADC_ConfigChannel+0x894>)
 8004200:	e009      	b.n	8004216 <HAL_ADC_ConfigChannel+0x89a>
 8004202:	bf00      	nop
 8004204:	47ff0000 	.word	0x47ff0000
 8004208:	40022000 	.word	0x40022000
 800420c:	40022100 	.word	0x40022100
 8004210:	40022300 	.word	0x40022300
 8004214:	4b65      	ldr	r3, [pc, #404]	; (80043ac <HAL_ADC_ConfigChannel+0xa30>)
 8004216:	4618      	mov	r0, r3
 8004218:	f7fe fb06 	bl	8002828 <LL_ADC_GetCommonPathInternalCh>
 800421c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a62      	ldr	r2, [pc, #392]	; (80043b0 <HAL_ADC_ConfigChannel+0xa34>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d004      	beq.n	8004234 <HAL_ADC_ConfigChannel+0x8b8>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a61      	ldr	r2, [pc, #388]	; (80043b4 <HAL_ADC_ConfigChannel+0xa38>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d10e      	bne.n	8004252 <HAL_ADC_ConfigChannel+0x8d6>
 8004234:	485e      	ldr	r0, [pc, #376]	; (80043b0 <HAL_ADC_ConfigChannel+0xa34>)
 8004236:	f7fe fd83 	bl	8002d40 <LL_ADC_IsEnabled>
 800423a:	4604      	mov	r4, r0
 800423c:	485d      	ldr	r0, [pc, #372]	; (80043b4 <HAL_ADC_ConfigChannel+0xa38>)
 800423e:	f7fe fd7f 	bl	8002d40 <LL_ADC_IsEnabled>
 8004242:	4603      	mov	r3, r0
 8004244:	4323      	orrs	r3, r4
 8004246:	2b00      	cmp	r3, #0
 8004248:	bf0c      	ite	eq
 800424a:	2301      	moveq	r3, #1
 800424c:	2300      	movne	r3, #0
 800424e:	b2db      	uxtb	r3, r3
 8004250:	e008      	b.n	8004264 <HAL_ADC_ConfigChannel+0x8e8>
 8004252:	4859      	ldr	r0, [pc, #356]	; (80043b8 <HAL_ADC_ConfigChannel+0xa3c>)
 8004254:	f7fe fd74 	bl	8002d40 <LL_ADC_IsEnabled>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	bf0c      	ite	eq
 800425e:	2301      	moveq	r3, #1
 8004260:	2300      	movne	r3, #0
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 8084 	beq.w	8004372 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a53      	ldr	r2, [pc, #332]	; (80043bc <HAL_ADC_ConfigChannel+0xa40>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d132      	bne.n	80042da <HAL_ADC_ConfigChannel+0x95e>
 8004274:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004278:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d12c      	bne.n	80042da <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a4c      	ldr	r2, [pc, #304]	; (80043b8 <HAL_ADC_ConfigChannel+0xa3c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	f040 8086 	bne.w	8004398 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a47      	ldr	r2, [pc, #284]	; (80043b0 <HAL_ADC_ConfigChannel+0xa34>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d004      	beq.n	80042a0 <HAL_ADC_ConfigChannel+0x924>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a46      	ldr	r2, [pc, #280]	; (80043b4 <HAL_ADC_ConfigChannel+0xa38>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d101      	bne.n	80042a4 <HAL_ADC_ConfigChannel+0x928>
 80042a0:	4a47      	ldr	r2, [pc, #284]	; (80043c0 <HAL_ADC_ConfigChannel+0xa44>)
 80042a2:	e000      	b.n	80042a6 <HAL_ADC_ConfigChannel+0x92a>
 80042a4:	4a41      	ldr	r2, [pc, #260]	; (80043ac <HAL_ADC_ConfigChannel+0xa30>)
 80042a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80042aa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042ae:	4619      	mov	r1, r3
 80042b0:	4610      	mov	r0, r2
 80042b2:	f7fe faa6 	bl	8002802 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042b6:	4b43      	ldr	r3, [pc, #268]	; (80043c4 <HAL_ADC_ConfigChannel+0xa48>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	099b      	lsrs	r3, r3, #6
 80042bc:	4a42      	ldr	r2, [pc, #264]	; (80043c8 <HAL_ADC_ConfigChannel+0xa4c>)
 80042be:	fba2 2303 	umull	r2, r3, r2, r3
 80042c2:	099b      	lsrs	r3, r3, #6
 80042c4:	3301      	adds	r3, #1
 80042c6:	005b      	lsls	r3, r3, #1
 80042c8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042ca:	e002      	b.n	80042d2 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1f9      	bne.n	80042cc <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042d8:	e05e      	b.n	8004398 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a3b      	ldr	r2, [pc, #236]	; (80043cc <HAL_ADC_ConfigChannel+0xa50>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d120      	bne.n	8004326 <HAL_ADC_ConfigChannel+0x9aa>
 80042e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80042e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d11a      	bne.n	8004326 <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a30      	ldr	r2, [pc, #192]	; (80043b8 <HAL_ADC_ConfigChannel+0xa3c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d14e      	bne.n	8004398 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a2c      	ldr	r2, [pc, #176]	; (80043b0 <HAL_ADC_ConfigChannel+0xa34>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d004      	beq.n	800430e <HAL_ADC_ConfigChannel+0x992>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a2a      	ldr	r2, [pc, #168]	; (80043b4 <HAL_ADC_ConfigChannel+0xa38>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d101      	bne.n	8004312 <HAL_ADC_ConfigChannel+0x996>
 800430e:	4a2c      	ldr	r2, [pc, #176]	; (80043c0 <HAL_ADC_ConfigChannel+0xa44>)
 8004310:	e000      	b.n	8004314 <HAL_ADC_ConfigChannel+0x998>
 8004312:	4a26      	ldr	r2, [pc, #152]	; (80043ac <HAL_ADC_ConfigChannel+0xa30>)
 8004314:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004318:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800431c:	4619      	mov	r1, r3
 800431e:	4610      	mov	r0, r2
 8004320:	f7fe fa6f 	bl	8002802 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004324:	e038      	b.n	8004398 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a29      	ldr	r2, [pc, #164]	; (80043d0 <HAL_ADC_ConfigChannel+0xa54>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d133      	bne.n	8004398 <HAL_ADC_ConfigChannel+0xa1c>
 8004330:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004334:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d12d      	bne.n	8004398 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a1d      	ldr	r2, [pc, #116]	; (80043b8 <HAL_ADC_ConfigChannel+0xa3c>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d128      	bne.n	8004398 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a19      	ldr	r2, [pc, #100]	; (80043b0 <HAL_ADC_ConfigChannel+0xa34>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d004      	beq.n	800435a <HAL_ADC_ConfigChannel+0x9de>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a17      	ldr	r2, [pc, #92]	; (80043b4 <HAL_ADC_ConfigChannel+0xa38>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d101      	bne.n	800435e <HAL_ADC_ConfigChannel+0x9e2>
 800435a:	4a19      	ldr	r2, [pc, #100]	; (80043c0 <HAL_ADC_ConfigChannel+0xa44>)
 800435c:	e000      	b.n	8004360 <HAL_ADC_ConfigChannel+0x9e4>
 800435e:	4a13      	ldr	r2, [pc, #76]	; (80043ac <HAL_ADC_ConfigChannel+0xa30>)
 8004360:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004364:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004368:	4619      	mov	r1, r3
 800436a:	4610      	mov	r0, r2
 800436c:	f7fe fa49 	bl	8002802 <LL_ADC_SetCommonPathInternalCh>
 8004370:	e012      	b.n	8004398 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004376:	f043 0220 	orr.w	r2, r3, #32
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8004384:	e008      	b.n	8004398 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800438a:	f043 0220 	orr.w	r2, r3, #32
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 80043a0:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	37e4      	adds	r7, #228	; 0xe4
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd90      	pop	{r4, r7, pc}
 80043ac:	58026300 	.word	0x58026300
 80043b0:	40022000 	.word	0x40022000
 80043b4:	40022100 	.word	0x40022100
 80043b8:	58026000 	.word	0x58026000
 80043bc:	c7520000 	.word	0xc7520000
 80043c0:	40022300 	.word	0x40022300
 80043c4:	24000004 	.word	0x24000004
 80043c8:	053e2d63 	.word	0x053e2d63
 80043cc:	c3210000 	.word	0xc3210000
 80043d0:	cb840000 	.word	0xcb840000

080043d4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b088      	sub	sp, #32
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7fe fcf6 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 80043f0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fe fd18 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 80043fc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d103      	bne.n	800440c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 8098 	beq.w	800453c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d02a      	beq.n	8004470 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	7e5b      	ldrb	r3, [r3, #25]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d126      	bne.n	8004470 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	7e1b      	ldrb	r3, [r3, #24]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d122      	bne.n	8004470 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800442a:	2301      	movs	r3, #1
 800442c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800442e:	e014      	b.n	800445a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	4a45      	ldr	r2, [pc, #276]	; (8004548 <ADC_ConversionStop+0x174>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d90d      	bls.n	8004454 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800443c:	f043 0210 	orr.w	r2, r3, #16
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004448:	f043 0201 	orr.w	r2, r3, #1
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e074      	b.n	800453e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	3301      	adds	r3, #1
 8004458:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004464:	2b40      	cmp	r3, #64	; 0x40
 8004466:	d1e3      	bne.n	8004430 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2240      	movs	r2, #64	; 0x40
 800446e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	2b02      	cmp	r3, #2
 8004474:	d014      	beq.n	80044a0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7fe fcae 	bl	8002ddc <LL_ADC_REG_IsConversionOngoing>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00c      	beq.n	80044a0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f7fe fc6b 	bl	8002d66 <LL_ADC_IsDisableOngoing>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d104      	bne.n	80044a0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4618      	mov	r0, r3
 800449c:	f7fe fc8a 	bl	8002db4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d014      	beq.n	80044d0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe fcbe 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00c      	beq.n	80044d0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fe fc53 	bl	8002d66 <LL_ADC_IsDisableOngoing>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d104      	bne.n	80044d0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fe fc9a 	bl	8002e04 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d005      	beq.n	80044e2 <ADC_ConversionStop+0x10e>
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	2b03      	cmp	r3, #3
 80044da:	d105      	bne.n	80044e8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80044dc:	230c      	movs	r3, #12
 80044de:	617b      	str	r3, [r7, #20]
        break;
 80044e0:	e005      	b.n	80044ee <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80044e2:	2308      	movs	r3, #8
 80044e4:	617b      	str	r3, [r7, #20]
        break;
 80044e6:	e002      	b.n	80044ee <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80044e8:	2304      	movs	r3, #4
 80044ea:	617b      	str	r3, [r7, #20]
        break;
 80044ec:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80044ee:	f7fe f939 	bl	8002764 <HAL_GetTick>
 80044f2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80044f4:	e01b      	b.n	800452e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80044f6:	f7fe f935 	bl	8002764 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b05      	cmp	r3, #5
 8004502:	d914      	bls.n	800452e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689a      	ldr	r2, [r3, #8]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	4013      	ands	r3, r2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00d      	beq.n	800452e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004516:	f043 0210 	orr.w	r2, r3, #16
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004522:	f043 0201 	orr.w	r2, r3, #1
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e007      	b.n	800453e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	4013      	ands	r3, r2
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1dc      	bne.n	80044f6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3720      	adds	r7, #32
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	000cdbff 	.word	0x000cdbff

0800454c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4618      	mov	r0, r3
 800455a:	f7fe fbf1 	bl	8002d40 <LL_ADC_IsEnabled>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d16e      	bne.n	8004642 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689a      	ldr	r2, [r3, #8]
 800456a:	4b38      	ldr	r3, [pc, #224]	; (800464c <ADC_Enable+0x100>)
 800456c:	4013      	ands	r3, r2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00d      	beq.n	800458e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004576:	f043 0210 	orr.w	r2, r3, #16
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004582:	f043 0201 	orr.w	r2, r3, #1
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	665a      	str	r2, [r3, #100]	; 0x64

      return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e05a      	b.n	8004644 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4618      	mov	r0, r3
 8004594:	f7fe fbac 	bl	8002cf0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004598:	f7fe f8e4 	bl	8002764 <HAL_GetTick>
 800459c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a2b      	ldr	r2, [pc, #172]	; (8004650 <ADC_Enable+0x104>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d004      	beq.n	80045b2 <ADC_Enable+0x66>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a29      	ldr	r2, [pc, #164]	; (8004654 <ADC_Enable+0x108>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d101      	bne.n	80045b6 <ADC_Enable+0x6a>
 80045b2:	4b29      	ldr	r3, [pc, #164]	; (8004658 <ADC_Enable+0x10c>)
 80045b4:	e000      	b.n	80045b8 <ADC_Enable+0x6c>
 80045b6:	4b29      	ldr	r3, [pc, #164]	; (800465c <ADC_Enable+0x110>)
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7fe fb2f 	bl	8002c1c <LL_ADC_GetMultimode>
 80045be:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a23      	ldr	r2, [pc, #140]	; (8004654 <ADC_Enable+0x108>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d002      	beq.n	80045d0 <ADC_Enable+0x84>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	e000      	b.n	80045d2 <ADC_Enable+0x86>
 80045d0:	4b1f      	ldr	r3, [pc, #124]	; (8004650 <ADC_Enable+0x104>)
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	6812      	ldr	r2, [r2, #0]
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d02c      	beq.n	8004634 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d130      	bne.n	8004642 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045e0:	e028      	b.n	8004634 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7fe fbaa 	bl	8002d40 <LL_ADC_IsEnabled>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d104      	bne.n	80045fc <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7fe fb7a 	bl	8002cf0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045fc:	f7fe f8b2 	bl	8002764 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d914      	bls.n	8004634 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b01      	cmp	r3, #1
 8004616:	d00d      	beq.n	8004634 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800461c:	f043 0210 	orr.w	r2, r3, #16
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004628:	f043 0201 	orr.w	r2, r3, #1
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	665a      	str	r2, [r3, #100]	; 0x64

            return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e007      	b.n	8004644 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b01      	cmp	r3, #1
 8004640:	d1cf      	bne.n	80045e2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3710      	adds	r7, #16
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	8000003f 	.word	0x8000003f
 8004650:	40022000 	.word	0x40022000
 8004654:	40022100 	.word	0x40022100
 8004658:	40022300 	.word	0x40022300
 800465c:	58026300 	.word	0x58026300

08004660 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4618      	mov	r0, r3
 800466e:	f7fe fb7a 	bl	8002d66 <LL_ADC_IsDisableOngoing>
 8004672:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4618      	mov	r0, r3
 800467a:	f7fe fb61 	bl	8002d40 <LL_ADC_IsEnabled>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d047      	beq.n	8004714 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d144      	bne.n	8004714 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f003 030d 	and.w	r3, r3, #13
 8004694:	2b01      	cmp	r3, #1
 8004696:	d10c      	bne.n	80046b2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4618      	mov	r0, r3
 800469e:	f7fe fb3b 	bl	8002d18 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2203      	movs	r2, #3
 80046a8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80046aa:	f7fe f85b 	bl	8002764 <HAL_GetTick>
 80046ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046b0:	e029      	b.n	8004706 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046b6:	f043 0210 	orr.w	r2, r3, #16
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	661a      	str	r2, [r3, #96]	; 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046c2:	f043 0201 	orr.w	r2, r3, #1
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	665a      	str	r2, [r3, #100]	; 0x64
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e023      	b.n	8004716 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80046ce:	f7fe f849 	bl	8002764 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d914      	bls.n	8004706 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00d      	beq.n	8004706 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046ee:	f043 0210 	orr.w	r2, r3, #16
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046fa:	f043 0201 	orr.w	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e007      	b.n	8004716 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f003 0301 	and.w	r3, r3, #1
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1dc      	bne.n	80046ce <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b084      	sub	sp, #16
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004730:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004734:	2b00      	cmp	r3, #0
 8004736:	d14b      	bne.n	80047d0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800473c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	661a      	str	r2, [r3, #96]	; 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	2b00      	cmp	r3, #0
 8004750:	d021      	beq.n	8004796 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4618      	mov	r0, r3
 8004758:	f7fe f966 	bl	8002a28 <LL_ADC_REG_IsTriggerSourceSWStart>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d032      	beq.n	80047c8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d12b      	bne.n	80047c8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004774:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	661a      	str	r2, [r3, #96]	; 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004780:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d11f      	bne.n	80047c8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800478c:	f043 0201 	orr.w	r2, r3, #1
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	661a      	str	r2, [r3, #96]	; 0x60
 8004794:	e018      	b.n	80047c8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f003 0303 	and.w	r3, r3, #3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d111      	bne.n	80047c8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	661a      	str	r2, [r3, #96]	; 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d105      	bne.n	80047c8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047c0:	f043 0201 	orr.w	r2, r3, #1
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f7fc ff21 	bl	8001610 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80047ce:	e00e      	b.n	80047ee <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047d4:	f003 0310 	and.w	r3, r3, #16
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d003      	beq.n	80047e4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f7ff f8c3 	bl	8003968 <HAL_ADC_ErrorCallback>
}
 80047e2:	e004      	b.n	80047ee <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	4798      	blx	r3
}
 80047ee:	bf00      	nop
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}

080047f6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80047f6:	b580      	push	{r7, lr}
 80047f8:	b084      	sub	sp, #16
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004802:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004804:	68f8      	ldr	r0, [r7, #12]
 8004806:	f7fc fec5 	bl	8001594 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800480a:	bf00      	nop
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b084      	sub	sp, #16
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004824:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004830:	f043 0204 	orr.w	r2, r3, #4
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	665a      	str	r2, [r3, #100]	; 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f7ff f895 	bl	8003968 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800483e:	bf00      	nop
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a6c      	ldr	r2, [pc, #432]	; (8004a08 <ADC_ConfigureBoostMode+0x1c0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d004      	beq.n	8004864 <ADC_ConfigureBoostMode+0x1c>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a6b      	ldr	r2, [pc, #428]	; (8004a0c <ADC_ConfigureBoostMode+0x1c4>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d109      	bne.n	8004878 <ADC_ConfigureBoostMode+0x30>
 8004864:	4b6a      	ldr	r3, [pc, #424]	; (8004a10 <ADC_ConfigureBoostMode+0x1c8>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800486c:	2b00      	cmp	r3, #0
 800486e:	bf14      	ite	ne
 8004870:	2301      	movne	r3, #1
 8004872:	2300      	moveq	r3, #0
 8004874:	b2db      	uxtb	r3, r3
 8004876:	e008      	b.n	800488a <ADC_ConfigureBoostMode+0x42>
 8004878:	4b66      	ldr	r3, [pc, #408]	; (8004a14 <ADC_ConfigureBoostMode+0x1cc>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004880:	2b00      	cmp	r3, #0
 8004882:	bf14      	ite	ne
 8004884:	2301      	movne	r3, #1
 8004886:	2300      	moveq	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d01c      	beq.n	80048c8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800488e:	f004 fa89 	bl	8008da4 <HAL_RCC_GetHCLKFreq>
 8004892:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800489c:	d010      	beq.n	80048c0 <ADC_ConfigureBoostMode+0x78>
 800489e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80048a2:	d873      	bhi.n	800498c <ADC_ConfigureBoostMode+0x144>
 80048a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048a8:	d002      	beq.n	80048b0 <ADC_ConfigureBoostMode+0x68>
 80048aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80048ae:	d16d      	bne.n	800498c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	0c1b      	lsrs	r3, r3, #16
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048bc:	60fb      	str	r3, [r7, #12]
        break;
 80048be:	e068      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	089b      	lsrs	r3, r3, #2
 80048c4:	60fb      	str	r3, [r7, #12]
        break;
 80048c6:	e064      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80048c8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80048cc:	f04f 0100 	mov.w	r1, #0
 80048d0:	f005 fc64 	bl	800a19c <HAL_RCCEx_GetPeriphCLKFreq>
 80048d4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80048de:	d051      	beq.n	8004984 <ADC_ConfigureBoostMode+0x13c>
 80048e0:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80048e4:	d854      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 80048e6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80048ea:	d047      	beq.n	800497c <ADC_ConfigureBoostMode+0x134>
 80048ec:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80048f0:	d84e      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 80048f2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80048f6:	d03d      	beq.n	8004974 <ADC_ConfigureBoostMode+0x12c>
 80048f8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80048fc:	d848      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 80048fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004902:	d033      	beq.n	800496c <ADC_ConfigureBoostMode+0x124>
 8004904:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004908:	d842      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 800490a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800490e:	d029      	beq.n	8004964 <ADC_ConfigureBoostMode+0x11c>
 8004910:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004914:	d83c      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 8004916:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800491a:	d01a      	beq.n	8004952 <ADC_ConfigureBoostMode+0x10a>
 800491c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004920:	d836      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 8004922:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004926:	d014      	beq.n	8004952 <ADC_ConfigureBoostMode+0x10a>
 8004928:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800492c:	d830      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 800492e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004932:	d00e      	beq.n	8004952 <ADC_ConfigureBoostMode+0x10a>
 8004934:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004938:	d82a      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 800493a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800493e:	d008      	beq.n	8004952 <ADC_ConfigureBoostMode+0x10a>
 8004940:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004944:	d824      	bhi.n	8004990 <ADC_ConfigureBoostMode+0x148>
 8004946:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800494a:	d002      	beq.n	8004952 <ADC_ConfigureBoostMode+0x10a>
 800494c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004950:	d11e      	bne.n	8004990 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	0c9b      	lsrs	r3, r3, #18
 8004958:	005b      	lsls	r3, r3, #1
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004960:	60fb      	str	r3, [r7, #12]
        break;
 8004962:	e016      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	091b      	lsrs	r3, r3, #4
 8004968:	60fb      	str	r3, [r7, #12]
        break;
 800496a:	e012      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	095b      	lsrs	r3, r3, #5
 8004970:	60fb      	str	r3, [r7, #12]
        break;
 8004972:	e00e      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	099b      	lsrs	r3, r3, #6
 8004978:	60fb      	str	r3, [r7, #12]
        break;
 800497a:	e00a      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	09db      	lsrs	r3, r3, #7
 8004980:	60fb      	str	r3, [r7, #12]
        break;
 8004982:	e006      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	0a1b      	lsrs	r3, r3, #8
 8004988:	60fb      	str	r3, [r7, #12]
        break;
 800498a:	e002      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
        break;
 800498c:	bf00      	nop
 800498e:	e000      	b.n	8004992 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004990:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	085b      	lsrs	r3, r3, #1
 8004996:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4a1f      	ldr	r2, [pc, #124]	; (8004a18 <ADC_ConfigureBoostMode+0x1d0>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d808      	bhi.n	80049b2 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689a      	ldr	r2, [r3, #8]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80049ae:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80049b0:	e025      	b.n	80049fe <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	4a19      	ldr	r2, [pc, #100]	; (8004a1c <ADC_ConfigureBoostMode+0x1d4>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d80a      	bhi.n	80049d0 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049cc:	609a      	str	r2, [r3, #8]
}
 80049ce:	e016      	b.n	80049fe <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	4a13      	ldr	r2, [pc, #76]	; (8004a20 <ADC_ConfigureBoostMode+0x1d8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d80a      	bhi.n	80049ee <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049ea:	609a      	str	r2, [r3, #8]
}
 80049ec:	e007      	b.n	80049fe <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689a      	ldr	r2, [r3, #8]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80049fc:	609a      	str	r2, [r3, #8]
}
 80049fe:	bf00      	nop
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	40022000 	.word	0x40022000
 8004a0c:	40022100 	.word	0x40022100
 8004a10:	40022300 	.word	0x40022300
 8004a14:	58026300 	.word	0x58026300
 8004a18:	005f5e10 	.word	0x005f5e10
 8004a1c:	00bebc20 	.word	0x00bebc20
 8004a20:	017d7840 	.word	0x017d7840

08004a24 <LL_ADC_IsEnabled>:
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <LL_ADC_IsEnabled+0x18>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <LL_ADC_IsEnabled+0x1a>
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <LL_ADC_REG_IsConversionOngoing>:
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b083      	sub	sp, #12
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 0304 	and.w	r3, r3, #4
 8004a5a:	2b04      	cmp	r3, #4
 8004a5c:	d101      	bne.n	8004a62 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e000      	b.n	8004a64 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004ab4:	bf00      	nop
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004ad4:	b590      	push	{r4, r7, lr}
 8004ad6:	b0a3      	sub	sp, #140	; 0x8c
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d101      	bne.n	8004af2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004aee:	2302      	movs	r3, #2
 8004af0:	e0c1      	b.n	8004c76 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004afa:	2300      	movs	r3, #0
 8004afc:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004afe:	2300      	movs	r3, #0
 8004b00:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a5e      	ldr	r2, [pc, #376]	; (8004c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d102      	bne.n	8004b12 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004b0c:	4b5d      	ldr	r3, [pc, #372]	; (8004c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b0e:	60fb      	str	r3, [r7, #12]
 8004b10:	e001      	b.n	8004b16 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004b12:	2300      	movs	r3, #0
 8004b14:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10b      	bne.n	8004b34 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b20:	f043 0220 	orr.w	r2, r3, #32
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e0a0      	b.n	8004c76 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7ff ff87 	bl	8004a4a <LL_ADC_REG_IsConversionOngoing>
 8004b3c:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4618      	mov	r0, r3
 8004b46:	f7ff ff80 	bl	8004a4a <LL_ADC_REG_IsConversionOngoing>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f040 8081 	bne.w	8004c54 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004b52:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d17c      	bne.n	8004c54 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a48      	ldr	r2, [pc, #288]	; (8004c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d004      	beq.n	8004b6e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a46      	ldr	r2, [pc, #280]	; (8004c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d101      	bne.n	8004b72 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8004b6e:	4b46      	ldr	r3, [pc, #280]	; (8004c88 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004b70:	e000      	b.n	8004b74 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8004b72:	4b46      	ldr	r3, [pc, #280]	; (8004c8c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004b74:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d039      	beq.n	8004bf2 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004b7e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004b8e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a3a      	ldr	r2, [pc, #232]	; (8004c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d004      	beq.n	8004ba4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a39      	ldr	r2, [pc, #228]	; (8004c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d10e      	bne.n	8004bc2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004ba4:	4836      	ldr	r0, [pc, #216]	; (8004c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004ba6:	f7ff ff3d 	bl	8004a24 <LL_ADC_IsEnabled>
 8004baa:	4604      	mov	r4, r0
 8004bac:	4835      	ldr	r0, [pc, #212]	; (8004c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004bae:	f7ff ff39 	bl	8004a24 <LL_ADC_IsEnabled>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	4323      	orrs	r3, r4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	bf0c      	ite	eq
 8004bba:	2301      	moveq	r3, #1
 8004bbc:	2300      	movne	r3, #0
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	e008      	b.n	8004bd4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004bc2:	4833      	ldr	r0, [pc, #204]	; (8004c90 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004bc4:	f7ff ff2e 	bl	8004a24 <LL_ADC_IsEnabled>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	bf0c      	ite	eq
 8004bce:	2301      	moveq	r3, #1
 8004bd0:	2300      	movne	r3, #0
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d047      	beq.n	8004c68 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004bd8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bda:	689a      	ldr	r2, [r3, #8]
 8004bdc:	4b2d      	ldr	r3, [pc, #180]	; (8004c94 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004bde:	4013      	ands	r3, r2
 8004be0:	683a      	ldr	r2, [r7, #0]
 8004be2:	6811      	ldr	r1, [r2, #0]
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	6892      	ldr	r2, [r2, #8]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	431a      	orrs	r2, r3
 8004bec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bee:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bf0:	e03a      	b.n	8004c68 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004bf2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004bfa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bfc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a1f      	ldr	r2, [pc, #124]	; (8004c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d004      	beq.n	8004c12 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a1d      	ldr	r2, [pc, #116]	; (8004c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d10e      	bne.n	8004c30 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8004c12:	481b      	ldr	r0, [pc, #108]	; (8004c80 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c14:	f7ff ff06 	bl	8004a24 <LL_ADC_IsEnabled>
 8004c18:	4604      	mov	r4, r0
 8004c1a:	481a      	ldr	r0, [pc, #104]	; (8004c84 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c1c:	f7ff ff02 	bl	8004a24 <LL_ADC_IsEnabled>
 8004c20:	4603      	mov	r3, r0
 8004c22:	4323      	orrs	r3, r4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	bf0c      	ite	eq
 8004c28:	2301      	moveq	r3, #1
 8004c2a:	2300      	movne	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	e008      	b.n	8004c42 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004c30:	4817      	ldr	r0, [pc, #92]	; (8004c90 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004c32:	f7ff fef7 	bl	8004a24 <LL_ADC_IsEnabled>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	bf0c      	ite	eq
 8004c3c:	2301      	moveq	r3, #1
 8004c3e:	2300      	movne	r3, #0
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d010      	beq.n	8004c68 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c48:	689a      	ldr	r2, [r3, #8]
 8004c4a:	4b12      	ldr	r3, [pc, #72]	; (8004c94 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004c50:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c52:	e009      	b.n	8004c68 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c58:	f043 0220 	orr.w	r2, r3, #32
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8004c66:	e000      	b.n	8004c6a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c68:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004c72:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	378c      	adds	r7, #140	; 0x8c
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd90      	pop	{r4, r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	40022000 	.word	0x40022000
 8004c84:	40022100 	.word	0x40022100
 8004c88:	40022300 	.word	0x40022300
 8004c8c:	58026300 	.word	0x58026300
 8004c90:	58026000 	.word	0x58026000
 8004c94:	fffff0e0 	.word	0xfffff0e0

08004c98 <__NVIC_SetPriorityGrouping>:
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f003 0307 	and.w	r3, r3, #7
 8004ca6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ca8:	4b0b      	ldr	r3, [pc, #44]	; (8004cd8 <__NVIC_SetPriorityGrouping+0x40>)
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004cc0:	4b06      	ldr	r3, [pc, #24]	; (8004cdc <__NVIC_SetPriorityGrouping+0x44>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004cc6:	4a04      	ldr	r2, [pc, #16]	; (8004cd8 <__NVIC_SetPriorityGrouping+0x40>)
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	60d3      	str	r3, [r2, #12]
}
 8004ccc:	bf00      	nop
 8004cce:	3714      	adds	r7, #20
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr
 8004cd8:	e000ed00 	.word	0xe000ed00
 8004cdc:	05fa0000 	.word	0x05fa0000

08004ce0 <__NVIC_GetPriorityGrouping>:
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ce4:	4b04      	ldr	r3, [pc, #16]	; (8004cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	0a1b      	lsrs	r3, r3, #8
 8004cea:	f003 0307 	and.w	r3, r3, #7
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	e000ed00 	.word	0xe000ed00

08004cfc <__NVIC_EnableIRQ>:
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	4603      	mov	r3, r0
 8004d04:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	db0b      	blt.n	8004d26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d0e:	88fb      	ldrh	r3, [r7, #6]
 8004d10:	f003 021f 	and.w	r2, r3, #31
 8004d14:	4907      	ldr	r1, [pc, #28]	; (8004d34 <__NVIC_EnableIRQ+0x38>)
 8004d16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d1a:	095b      	lsrs	r3, r3, #5
 8004d1c:	2001      	movs	r0, #1
 8004d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8004d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	e000e100 	.word	0xe000e100

08004d38 <__NVIC_SetPriority>:
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	4603      	mov	r3, r0
 8004d40:	6039      	str	r1, [r7, #0]
 8004d42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	db0a      	blt.n	8004d62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	490c      	ldr	r1, [pc, #48]	; (8004d84 <__NVIC_SetPriority+0x4c>)
 8004d52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d56:	0112      	lsls	r2, r2, #4
 8004d58:	b2d2      	uxtb	r2, r2
 8004d5a:	440b      	add	r3, r1
 8004d5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004d60:	e00a      	b.n	8004d78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	b2da      	uxtb	r2, r3
 8004d66:	4908      	ldr	r1, [pc, #32]	; (8004d88 <__NVIC_SetPriority+0x50>)
 8004d68:	88fb      	ldrh	r3, [r7, #6]
 8004d6a:	f003 030f 	and.w	r3, r3, #15
 8004d6e:	3b04      	subs	r3, #4
 8004d70:	0112      	lsls	r2, r2, #4
 8004d72:	b2d2      	uxtb	r2, r2
 8004d74:	440b      	add	r3, r1
 8004d76:	761a      	strb	r2, [r3, #24]
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr
 8004d84:	e000e100 	.word	0xe000e100
 8004d88:	e000ed00 	.word	0xe000ed00

08004d8c <NVIC_EncodePriority>:
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b089      	sub	sp, #36	; 0x24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	f1c3 0307 	rsb	r3, r3, #7
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	bf28      	it	cs
 8004daa:	2304      	movcs	r3, #4
 8004dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	3304      	adds	r3, #4
 8004db2:	2b06      	cmp	r3, #6
 8004db4:	d902      	bls.n	8004dbc <NVIC_EncodePriority+0x30>
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	3b03      	subs	r3, #3
 8004dba:	e000      	b.n	8004dbe <NVIC_EncodePriority+0x32>
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dca:	43da      	mvns	r2, r3
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	401a      	ands	r2, r3
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	fa01 f303 	lsl.w	r3, r1, r3
 8004dde:	43d9      	mvns	r1, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004de4:	4313      	orrs	r3, r2
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3724      	adds	r7, #36	; 0x24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
	...

08004df4 <SysTick_Config>:
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e04:	d301      	bcc.n	8004e0a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004e06:	2301      	movs	r3, #1
 8004e08:	e00f      	b.n	8004e2a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e0a:	4a0a      	ldr	r2, [pc, #40]	; (8004e34 <SysTick_Config+0x40>)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e12:	210f      	movs	r1, #15
 8004e14:	f04f 30ff 	mov.w	r0, #4294967295
 8004e18:	f7ff ff8e 	bl	8004d38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e1c:	4b05      	ldr	r3, [pc, #20]	; (8004e34 <SysTick_Config+0x40>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e22:	4b04      	ldr	r3, [pc, #16]	; (8004e34 <SysTick_Config+0x40>)
 8004e24:	2207      	movs	r2, #7
 8004e26:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3708      	adds	r7, #8
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	e000e010 	.word	0xe000e010

08004e38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f7ff ff29 	bl	8004c98 <__NVIC_SetPriorityGrouping>
}
 8004e46:	bf00      	nop
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b086      	sub	sp, #24
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	4603      	mov	r3, r0
 8004e56:	60b9      	str	r1, [r7, #8]
 8004e58:	607a      	str	r2, [r7, #4]
 8004e5a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004e5c:	f7ff ff40 	bl	8004ce0 <__NVIC_GetPriorityGrouping>
 8004e60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	68b9      	ldr	r1, [r7, #8]
 8004e66:	6978      	ldr	r0, [r7, #20]
 8004e68:	f7ff ff90 	bl	8004d8c <NVIC_EncodePriority>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e72:	4611      	mov	r1, r2
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7ff ff5f 	bl	8004d38 <__NVIC_SetPriority>
}
 8004e7a:	bf00      	nop
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b082      	sub	sp, #8
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	4603      	mov	r3, r0
 8004e8a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff ff33 	bl	8004cfc <__NVIC_EnableIRQ>
}
 8004e96:	bf00      	nop
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b082      	sub	sp, #8
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7ff ffa4 	bl	8004df4 <SysTick_Config>
 8004eac:	4603      	mov	r3, r0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3708      	adds	r7, #8
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
	...

08004eb8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b086      	sub	sp, #24
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004ec0:	f7fd fc50 	bl	8002764 <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d101      	bne.n	8004ed0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e312      	b.n	80054f6 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a66      	ldr	r2, [pc, #408]	; (8005070 <HAL_DMA_Init+0x1b8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d04a      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a65      	ldr	r2, [pc, #404]	; (8005074 <HAL_DMA_Init+0x1bc>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d045      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a63      	ldr	r2, [pc, #396]	; (8005078 <HAL_DMA_Init+0x1c0>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d040      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a62      	ldr	r2, [pc, #392]	; (800507c <HAL_DMA_Init+0x1c4>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d03b      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a60      	ldr	r2, [pc, #384]	; (8005080 <HAL_DMA_Init+0x1c8>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d036      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a5f      	ldr	r2, [pc, #380]	; (8005084 <HAL_DMA_Init+0x1cc>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d031      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a5d      	ldr	r2, [pc, #372]	; (8005088 <HAL_DMA_Init+0x1d0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d02c      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a5c      	ldr	r2, [pc, #368]	; (800508c <HAL_DMA_Init+0x1d4>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d027      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a5a      	ldr	r2, [pc, #360]	; (8005090 <HAL_DMA_Init+0x1d8>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d022      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a59      	ldr	r2, [pc, #356]	; (8005094 <HAL_DMA_Init+0x1dc>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d01d      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a57      	ldr	r2, [pc, #348]	; (8005098 <HAL_DMA_Init+0x1e0>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d018      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a56      	ldr	r2, [pc, #344]	; (800509c <HAL_DMA_Init+0x1e4>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d013      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a54      	ldr	r2, [pc, #336]	; (80050a0 <HAL_DMA_Init+0x1e8>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d00e      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a53      	ldr	r2, [pc, #332]	; (80050a4 <HAL_DMA_Init+0x1ec>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d009      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a51      	ldr	r2, [pc, #324]	; (80050a8 <HAL_DMA_Init+0x1f0>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d004      	beq.n	8004f70 <HAL_DMA_Init+0xb8>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a50      	ldr	r2, [pc, #320]	; (80050ac <HAL_DMA_Init+0x1f4>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d101      	bne.n	8004f74 <HAL_DMA_Init+0xbc>
 8004f70:	2301      	movs	r3, #1
 8004f72:	e000      	b.n	8004f76 <HAL_DMA_Init+0xbe>
 8004f74:	2300      	movs	r3, #0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	f000 813c 	beq.w	80051f4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2202      	movs	r2, #2
 8004f80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a37      	ldr	r2, [pc, #220]	; (8005070 <HAL_DMA_Init+0x1b8>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d04a      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a36      	ldr	r2, [pc, #216]	; (8005074 <HAL_DMA_Init+0x1bc>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d045      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a34      	ldr	r2, [pc, #208]	; (8005078 <HAL_DMA_Init+0x1c0>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d040      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a33      	ldr	r2, [pc, #204]	; (800507c <HAL_DMA_Init+0x1c4>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d03b      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a31      	ldr	r2, [pc, #196]	; (8005080 <HAL_DMA_Init+0x1c8>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d036      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a30      	ldr	r2, [pc, #192]	; (8005084 <HAL_DMA_Init+0x1cc>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d031      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a2e      	ldr	r2, [pc, #184]	; (8005088 <HAL_DMA_Init+0x1d0>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d02c      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a2d      	ldr	r2, [pc, #180]	; (800508c <HAL_DMA_Init+0x1d4>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d027      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a2b      	ldr	r2, [pc, #172]	; (8005090 <HAL_DMA_Init+0x1d8>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d022      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a2a      	ldr	r2, [pc, #168]	; (8005094 <HAL_DMA_Init+0x1dc>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d01d      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a28      	ldr	r2, [pc, #160]	; (8005098 <HAL_DMA_Init+0x1e0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d018      	beq.n	800502c <HAL_DMA_Init+0x174>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a27      	ldr	r2, [pc, #156]	; (800509c <HAL_DMA_Init+0x1e4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d013      	beq.n	800502c <HAL_DMA_Init+0x174>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a25      	ldr	r2, [pc, #148]	; (80050a0 <HAL_DMA_Init+0x1e8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00e      	beq.n	800502c <HAL_DMA_Init+0x174>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a24      	ldr	r2, [pc, #144]	; (80050a4 <HAL_DMA_Init+0x1ec>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d009      	beq.n	800502c <HAL_DMA_Init+0x174>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a22      	ldr	r2, [pc, #136]	; (80050a8 <HAL_DMA_Init+0x1f0>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d004      	beq.n	800502c <HAL_DMA_Init+0x174>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a21      	ldr	r2, [pc, #132]	; (80050ac <HAL_DMA_Init+0x1f4>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d108      	bne.n	800503e <HAL_DMA_Init+0x186>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f022 0201 	bic.w	r2, r2, #1
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	e007      	b.n	800504e <HAL_DMA_Init+0x196>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0201 	bic.w	r2, r2, #1
 800504c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800504e:	e02f      	b.n	80050b0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005050:	f7fd fb88 	bl	8002764 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b05      	cmp	r3, #5
 800505c:	d928      	bls.n	80050b0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2220      	movs	r2, #32
 8005062:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2203      	movs	r2, #3
 8005068:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e242      	b.n	80054f6 <HAL_DMA_Init+0x63e>
 8005070:	40020010 	.word	0x40020010
 8005074:	40020028 	.word	0x40020028
 8005078:	40020040 	.word	0x40020040
 800507c:	40020058 	.word	0x40020058
 8005080:	40020070 	.word	0x40020070
 8005084:	40020088 	.word	0x40020088
 8005088:	400200a0 	.word	0x400200a0
 800508c:	400200b8 	.word	0x400200b8
 8005090:	40020410 	.word	0x40020410
 8005094:	40020428 	.word	0x40020428
 8005098:	40020440 	.word	0x40020440
 800509c:	40020458 	.word	0x40020458
 80050a0:	40020470 	.word	0x40020470
 80050a4:	40020488 	.word	0x40020488
 80050a8:	400204a0 	.word	0x400204a0
 80050ac:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1c8      	bne.n	8005050 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	4b83      	ldr	r3, [pc, #524]	; (80052d8 <HAL_DMA_Init+0x420>)
 80050ca:	4013      	ands	r3, r2
 80050cc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80050d6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	691b      	ldr	r3, [r3, #16]
 80050dc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050e2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050ee:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005100:	2b04      	cmp	r3, #4
 8005102:	d107      	bne.n	8005114 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510c:	4313      	orrs	r3, r2
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b28      	cmp	r3, #40	; 0x28
 800511a:	d903      	bls.n	8005124 <HAL_DMA_Init+0x26c>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b2e      	cmp	r3, #46	; 0x2e
 8005122:	d91f      	bls.n	8005164 <HAL_DMA_Init+0x2ac>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	2b3e      	cmp	r3, #62	; 0x3e
 800512a:	d903      	bls.n	8005134 <HAL_DMA_Init+0x27c>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b42      	cmp	r3, #66	; 0x42
 8005132:	d917      	bls.n	8005164 <HAL_DMA_Init+0x2ac>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2b46      	cmp	r3, #70	; 0x46
 800513a:	d903      	bls.n	8005144 <HAL_DMA_Init+0x28c>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b48      	cmp	r3, #72	; 0x48
 8005142:	d90f      	bls.n	8005164 <HAL_DMA_Init+0x2ac>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	2b4e      	cmp	r3, #78	; 0x4e
 800514a:	d903      	bls.n	8005154 <HAL_DMA_Init+0x29c>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b52      	cmp	r3, #82	; 0x52
 8005152:	d907      	bls.n	8005164 <HAL_DMA_Init+0x2ac>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	2b73      	cmp	r3, #115	; 0x73
 800515a:	d905      	bls.n	8005168 <HAL_DMA_Init+0x2b0>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2b77      	cmp	r3, #119	; 0x77
 8005162:	d801      	bhi.n	8005168 <HAL_DMA_Init+0x2b0>
 8005164:	2301      	movs	r3, #1
 8005166:	e000      	b.n	800516a <HAL_DMA_Init+0x2b2>
 8005168:	2300      	movs	r3, #0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005174:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	695b      	ldr	r3, [r3, #20]
 8005184:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f023 0307 	bic.w	r3, r3, #7
 800518c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	4313      	orrs	r3, r2
 8005196:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519c:	2b04      	cmp	r3, #4
 800519e:	d117      	bne.n	80051d0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a4:	697a      	ldr	r2, [r7, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00e      	beq.n	80051d0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f002 f8e8 	bl	8007388 <DMA_CheckFifoParam>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d008      	beq.n	80051d0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2240      	movs	r2, #64	; 0x40
 80051c2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e192      	b.n	80054f6 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f002 f823 	bl	8007224 <DMA_CalcBaseAndBitshift>
 80051de:	4603      	mov	r3, r0
 80051e0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051e6:	f003 031f 	and.w	r3, r3, #31
 80051ea:	223f      	movs	r2, #63	; 0x3f
 80051ec:	409a      	lsls	r2, r3
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	609a      	str	r2, [r3, #8]
 80051f2:	e0c8      	b.n	8005386 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a38      	ldr	r2, [pc, #224]	; (80052dc <HAL_DMA_Init+0x424>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d022      	beq.n	8005244 <HAL_DMA_Init+0x38c>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a37      	ldr	r2, [pc, #220]	; (80052e0 <HAL_DMA_Init+0x428>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d01d      	beq.n	8005244 <HAL_DMA_Init+0x38c>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a35      	ldr	r2, [pc, #212]	; (80052e4 <HAL_DMA_Init+0x42c>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d018      	beq.n	8005244 <HAL_DMA_Init+0x38c>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a34      	ldr	r2, [pc, #208]	; (80052e8 <HAL_DMA_Init+0x430>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d013      	beq.n	8005244 <HAL_DMA_Init+0x38c>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a32      	ldr	r2, [pc, #200]	; (80052ec <HAL_DMA_Init+0x434>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d00e      	beq.n	8005244 <HAL_DMA_Init+0x38c>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a31      	ldr	r2, [pc, #196]	; (80052f0 <HAL_DMA_Init+0x438>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d009      	beq.n	8005244 <HAL_DMA_Init+0x38c>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a2f      	ldr	r2, [pc, #188]	; (80052f4 <HAL_DMA_Init+0x43c>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d004      	beq.n	8005244 <HAL_DMA_Init+0x38c>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a2e      	ldr	r2, [pc, #184]	; (80052f8 <HAL_DMA_Init+0x440>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d101      	bne.n	8005248 <HAL_DMA_Init+0x390>
 8005244:	2301      	movs	r3, #1
 8005246:	e000      	b.n	800524a <HAL_DMA_Init+0x392>
 8005248:	2300      	movs	r3, #0
 800524a:	2b00      	cmp	r3, #0
 800524c:	f000 8092 	beq.w	8005374 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a21      	ldr	r2, [pc, #132]	; (80052dc <HAL_DMA_Init+0x424>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d021      	beq.n	800529e <HAL_DMA_Init+0x3e6>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a20      	ldr	r2, [pc, #128]	; (80052e0 <HAL_DMA_Init+0x428>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d01c      	beq.n	800529e <HAL_DMA_Init+0x3e6>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a1e      	ldr	r2, [pc, #120]	; (80052e4 <HAL_DMA_Init+0x42c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d017      	beq.n	800529e <HAL_DMA_Init+0x3e6>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a1d      	ldr	r2, [pc, #116]	; (80052e8 <HAL_DMA_Init+0x430>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d012      	beq.n	800529e <HAL_DMA_Init+0x3e6>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a1b      	ldr	r2, [pc, #108]	; (80052ec <HAL_DMA_Init+0x434>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d00d      	beq.n	800529e <HAL_DMA_Init+0x3e6>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a1a      	ldr	r2, [pc, #104]	; (80052f0 <HAL_DMA_Init+0x438>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d008      	beq.n	800529e <HAL_DMA_Init+0x3e6>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a18      	ldr	r2, [pc, #96]	; (80052f4 <HAL_DMA_Init+0x43c>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d003      	beq.n	800529e <HAL_DMA_Init+0x3e6>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a17      	ldr	r2, [pc, #92]	; (80052f8 <HAL_DMA_Init+0x440>)
 800529c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80052b6:	697a      	ldr	r2, [r7, #20]
 80052b8:	4b10      	ldr	r3, [pc, #64]	; (80052fc <HAL_DMA_Init+0x444>)
 80052ba:	4013      	ands	r3, r2
 80052bc:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	2b40      	cmp	r3, #64	; 0x40
 80052c4:	d01c      	beq.n	8005300 <HAL_DMA_Init+0x448>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	2b80      	cmp	r3, #128	; 0x80
 80052cc:	d102      	bne.n	80052d4 <HAL_DMA_Init+0x41c>
 80052ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80052d2:	e016      	b.n	8005302 <HAL_DMA_Init+0x44a>
 80052d4:	2300      	movs	r3, #0
 80052d6:	e014      	b.n	8005302 <HAL_DMA_Init+0x44a>
 80052d8:	fe10803f 	.word	0xfe10803f
 80052dc:	58025408 	.word	0x58025408
 80052e0:	5802541c 	.word	0x5802541c
 80052e4:	58025430 	.word	0x58025430
 80052e8:	58025444 	.word	0x58025444
 80052ec:	58025458 	.word	0x58025458
 80052f0:	5802546c 	.word	0x5802546c
 80052f4:	58025480 	.word	0x58025480
 80052f8:	58025494 	.word	0x58025494
 80052fc:	fffe000f 	.word	0xfffe000f
 8005300:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	68d2      	ldr	r2, [r2, #12]
 8005306:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005308:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005310:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005318:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005320:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005328:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005330:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	4313      	orrs	r3, r2
 8005336:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	461a      	mov	r2, r3
 8005346:	4b6e      	ldr	r3, [pc, #440]	; (8005500 <HAL_DMA_Init+0x648>)
 8005348:	4413      	add	r3, r2
 800534a:	4a6e      	ldr	r2, [pc, #440]	; (8005504 <HAL_DMA_Init+0x64c>)
 800534c:	fba2 2303 	umull	r2, r3, r2, r3
 8005350:	091b      	lsrs	r3, r3, #4
 8005352:	009a      	lsls	r2, r3, #2
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f001 ff63 	bl	8007224 <DMA_CalcBaseAndBitshift>
 800535e:	4603      	mov	r3, r0
 8005360:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005366:	f003 031f 	and.w	r3, r3, #31
 800536a:	2201      	movs	r2, #1
 800536c:	409a      	lsls	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	605a      	str	r2, [r3, #4]
 8005372:	e008      	b.n	8005386 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2240      	movs	r2, #64	; 0x40
 8005378:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2203      	movs	r2, #3
 800537e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e0b7      	b.n	80054f6 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a5f      	ldr	r2, [pc, #380]	; (8005508 <HAL_DMA_Init+0x650>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d072      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a5d      	ldr	r2, [pc, #372]	; (800550c <HAL_DMA_Init+0x654>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d06d      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a5c      	ldr	r2, [pc, #368]	; (8005510 <HAL_DMA_Init+0x658>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d068      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a5a      	ldr	r2, [pc, #360]	; (8005514 <HAL_DMA_Init+0x65c>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d063      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a59      	ldr	r2, [pc, #356]	; (8005518 <HAL_DMA_Init+0x660>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d05e      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a57      	ldr	r2, [pc, #348]	; (800551c <HAL_DMA_Init+0x664>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d059      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a56      	ldr	r2, [pc, #344]	; (8005520 <HAL_DMA_Init+0x668>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d054      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a54      	ldr	r2, [pc, #336]	; (8005524 <HAL_DMA_Init+0x66c>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d04f      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a53      	ldr	r2, [pc, #332]	; (8005528 <HAL_DMA_Init+0x670>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d04a      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a51      	ldr	r2, [pc, #324]	; (800552c <HAL_DMA_Init+0x674>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d045      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a50      	ldr	r2, [pc, #320]	; (8005530 <HAL_DMA_Init+0x678>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d040      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a4e      	ldr	r2, [pc, #312]	; (8005534 <HAL_DMA_Init+0x67c>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d03b      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a4d      	ldr	r2, [pc, #308]	; (8005538 <HAL_DMA_Init+0x680>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d036      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a4b      	ldr	r2, [pc, #300]	; (800553c <HAL_DMA_Init+0x684>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d031      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a4a      	ldr	r2, [pc, #296]	; (8005540 <HAL_DMA_Init+0x688>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d02c      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a48      	ldr	r2, [pc, #288]	; (8005544 <HAL_DMA_Init+0x68c>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d027      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a47      	ldr	r2, [pc, #284]	; (8005548 <HAL_DMA_Init+0x690>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d022      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a45      	ldr	r2, [pc, #276]	; (800554c <HAL_DMA_Init+0x694>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d01d      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a44      	ldr	r2, [pc, #272]	; (8005550 <HAL_DMA_Init+0x698>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d018      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a42      	ldr	r2, [pc, #264]	; (8005554 <HAL_DMA_Init+0x69c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d013      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a41      	ldr	r2, [pc, #260]	; (8005558 <HAL_DMA_Init+0x6a0>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d00e      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a3f      	ldr	r2, [pc, #252]	; (800555c <HAL_DMA_Init+0x6a4>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d009      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a3e      	ldr	r2, [pc, #248]	; (8005560 <HAL_DMA_Init+0x6a8>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d004      	beq.n	8005476 <HAL_DMA_Init+0x5be>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a3c      	ldr	r2, [pc, #240]	; (8005564 <HAL_DMA_Init+0x6ac>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d101      	bne.n	800547a <HAL_DMA_Init+0x5c2>
 8005476:	2301      	movs	r3, #1
 8005478:	e000      	b.n	800547c <HAL_DMA_Init+0x5c4>
 800547a:	2300      	movs	r3, #0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d032      	beq.n	80054e6 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f001 fffd 	bl	8007480 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	2b80      	cmp	r3, #128	; 0x80
 800548c:	d102      	bne.n	8005494 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800549c:	b2d2      	uxtb	r2, r2
 800549e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80054a8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d010      	beq.n	80054d4 <HAL_DMA_Init+0x61c>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	2b08      	cmp	r3, #8
 80054b8:	d80c      	bhi.n	80054d4 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f002 f87a 	bl	80075b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054c4:	2200      	movs	r2, #0
 80054c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80054d0:	605a      	str	r2, [r3, #4]
 80054d2:	e008      	b.n	80054e6 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3718      	adds	r7, #24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	a7fdabf8 	.word	0xa7fdabf8
 8005504:	cccccccd 	.word	0xcccccccd
 8005508:	40020010 	.word	0x40020010
 800550c:	40020028 	.word	0x40020028
 8005510:	40020040 	.word	0x40020040
 8005514:	40020058 	.word	0x40020058
 8005518:	40020070 	.word	0x40020070
 800551c:	40020088 	.word	0x40020088
 8005520:	400200a0 	.word	0x400200a0
 8005524:	400200b8 	.word	0x400200b8
 8005528:	40020410 	.word	0x40020410
 800552c:	40020428 	.word	0x40020428
 8005530:	40020440 	.word	0x40020440
 8005534:	40020458 	.word	0x40020458
 8005538:	40020470 	.word	0x40020470
 800553c:	40020488 	.word	0x40020488
 8005540:	400204a0 	.word	0x400204a0
 8005544:	400204b8 	.word	0x400204b8
 8005548:	58025408 	.word	0x58025408
 800554c:	5802541c 	.word	0x5802541c
 8005550:	58025430 	.word	0x58025430
 8005554:	58025444 	.word	0x58025444
 8005558:	58025458 	.word	0x58025458
 800555c:	5802546c 	.word	0x5802546c
 8005560:	58025480 	.word	0x58025480
 8005564:	58025494 	.word	0x58025494

08005568 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
 8005574:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005576:	2300      	movs	r3, #0
 8005578:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d101      	bne.n	8005584 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e226      	b.n	80059d2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800558a:	2b01      	cmp	r3, #1
 800558c:	d101      	bne.n	8005592 <HAL_DMA_Start_IT+0x2a>
 800558e:	2302      	movs	r3, #2
 8005590:	e21f      	b.n	80059d2 <HAL_DMA_Start_IT+0x46a>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	f040 820a 	bne.w	80059bc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2202      	movs	r2, #2
 80055ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2200      	movs	r2, #0
 80055b4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a68      	ldr	r2, [pc, #416]	; (800575c <HAL_DMA_Start_IT+0x1f4>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d04a      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a66      	ldr	r2, [pc, #408]	; (8005760 <HAL_DMA_Start_IT+0x1f8>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d045      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a65      	ldr	r2, [pc, #404]	; (8005764 <HAL_DMA_Start_IT+0x1fc>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d040      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a63      	ldr	r2, [pc, #396]	; (8005768 <HAL_DMA_Start_IT+0x200>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d03b      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a62      	ldr	r2, [pc, #392]	; (800576c <HAL_DMA_Start_IT+0x204>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d036      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a60      	ldr	r2, [pc, #384]	; (8005770 <HAL_DMA_Start_IT+0x208>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d031      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a5f      	ldr	r2, [pc, #380]	; (8005774 <HAL_DMA_Start_IT+0x20c>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d02c      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a5d      	ldr	r2, [pc, #372]	; (8005778 <HAL_DMA_Start_IT+0x210>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d027      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a5c      	ldr	r2, [pc, #368]	; (800577c <HAL_DMA_Start_IT+0x214>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d022      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a5a      	ldr	r2, [pc, #360]	; (8005780 <HAL_DMA_Start_IT+0x218>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d01d      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a59      	ldr	r2, [pc, #356]	; (8005784 <HAL_DMA_Start_IT+0x21c>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d018      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a57      	ldr	r2, [pc, #348]	; (8005788 <HAL_DMA_Start_IT+0x220>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d013      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a56      	ldr	r2, [pc, #344]	; (800578c <HAL_DMA_Start_IT+0x224>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d00e      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a54      	ldr	r2, [pc, #336]	; (8005790 <HAL_DMA_Start_IT+0x228>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d009      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a53      	ldr	r2, [pc, #332]	; (8005794 <HAL_DMA_Start_IT+0x22c>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d004      	beq.n	8005656 <HAL_DMA_Start_IT+0xee>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a51      	ldr	r2, [pc, #324]	; (8005798 <HAL_DMA_Start_IT+0x230>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d108      	bne.n	8005668 <HAL_DMA_Start_IT+0x100>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0201 	bic.w	r2, r2, #1
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	e007      	b.n	8005678 <HAL_DMA_Start_IT+0x110>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f022 0201 	bic.w	r2, r2, #1
 8005676:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68b9      	ldr	r1, [r7, #8]
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f001 fc24 	bl	8006ecc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a34      	ldr	r2, [pc, #208]	; (800575c <HAL_DMA_Start_IT+0x1f4>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d04a      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a33      	ldr	r2, [pc, #204]	; (8005760 <HAL_DMA_Start_IT+0x1f8>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d045      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a31      	ldr	r2, [pc, #196]	; (8005764 <HAL_DMA_Start_IT+0x1fc>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d040      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a30      	ldr	r2, [pc, #192]	; (8005768 <HAL_DMA_Start_IT+0x200>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d03b      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a2e      	ldr	r2, [pc, #184]	; (800576c <HAL_DMA_Start_IT+0x204>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d036      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a2d      	ldr	r2, [pc, #180]	; (8005770 <HAL_DMA_Start_IT+0x208>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d031      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a2b      	ldr	r2, [pc, #172]	; (8005774 <HAL_DMA_Start_IT+0x20c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d02c      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a2a      	ldr	r2, [pc, #168]	; (8005778 <HAL_DMA_Start_IT+0x210>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d027      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a28      	ldr	r2, [pc, #160]	; (800577c <HAL_DMA_Start_IT+0x214>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d022      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a27      	ldr	r2, [pc, #156]	; (8005780 <HAL_DMA_Start_IT+0x218>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d01d      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a25      	ldr	r2, [pc, #148]	; (8005784 <HAL_DMA_Start_IT+0x21c>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d018      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a24      	ldr	r2, [pc, #144]	; (8005788 <HAL_DMA_Start_IT+0x220>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d013      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a22      	ldr	r2, [pc, #136]	; (800578c <HAL_DMA_Start_IT+0x224>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d00e      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a21      	ldr	r2, [pc, #132]	; (8005790 <HAL_DMA_Start_IT+0x228>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d009      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a1f      	ldr	r2, [pc, #124]	; (8005794 <HAL_DMA_Start_IT+0x22c>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d004      	beq.n	8005724 <HAL_DMA_Start_IT+0x1bc>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a1e      	ldr	r2, [pc, #120]	; (8005798 <HAL_DMA_Start_IT+0x230>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d101      	bne.n	8005728 <HAL_DMA_Start_IT+0x1c0>
 8005724:	2301      	movs	r3, #1
 8005726:	e000      	b.n	800572a <HAL_DMA_Start_IT+0x1c2>
 8005728:	2300      	movs	r3, #0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d036      	beq.n	800579c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f023 021e 	bic.w	r2, r3, #30
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f042 0216 	orr.w	r2, r2, #22
 8005740:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005746:	2b00      	cmp	r3, #0
 8005748:	d03e      	beq.n	80057c8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f042 0208 	orr.w	r2, r2, #8
 8005758:	601a      	str	r2, [r3, #0]
 800575a:	e035      	b.n	80057c8 <HAL_DMA_Start_IT+0x260>
 800575c:	40020010 	.word	0x40020010
 8005760:	40020028 	.word	0x40020028
 8005764:	40020040 	.word	0x40020040
 8005768:	40020058 	.word	0x40020058
 800576c:	40020070 	.word	0x40020070
 8005770:	40020088 	.word	0x40020088
 8005774:	400200a0 	.word	0x400200a0
 8005778:	400200b8 	.word	0x400200b8
 800577c:	40020410 	.word	0x40020410
 8005780:	40020428 	.word	0x40020428
 8005784:	40020440 	.word	0x40020440
 8005788:	40020458 	.word	0x40020458
 800578c:	40020470 	.word	0x40020470
 8005790:	40020488 	.word	0x40020488
 8005794:	400204a0 	.word	0x400204a0
 8005798:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f023 020e 	bic.w	r2, r3, #14
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f042 020a 	orr.w	r2, r2, #10
 80057ae:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d007      	beq.n	80057c8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0204 	orr.w	r2, r2, #4
 80057c6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a83      	ldr	r2, [pc, #524]	; (80059dc <HAL_DMA_Start_IT+0x474>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d072      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a82      	ldr	r2, [pc, #520]	; (80059e0 <HAL_DMA_Start_IT+0x478>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d06d      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a80      	ldr	r2, [pc, #512]	; (80059e4 <HAL_DMA_Start_IT+0x47c>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d068      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a7f      	ldr	r2, [pc, #508]	; (80059e8 <HAL_DMA_Start_IT+0x480>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d063      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a7d      	ldr	r2, [pc, #500]	; (80059ec <HAL_DMA_Start_IT+0x484>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d05e      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a7c      	ldr	r2, [pc, #496]	; (80059f0 <HAL_DMA_Start_IT+0x488>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d059      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a7a      	ldr	r2, [pc, #488]	; (80059f4 <HAL_DMA_Start_IT+0x48c>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d054      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a79      	ldr	r2, [pc, #484]	; (80059f8 <HAL_DMA_Start_IT+0x490>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d04f      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a77      	ldr	r2, [pc, #476]	; (80059fc <HAL_DMA_Start_IT+0x494>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d04a      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a76      	ldr	r2, [pc, #472]	; (8005a00 <HAL_DMA_Start_IT+0x498>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d045      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a74      	ldr	r2, [pc, #464]	; (8005a04 <HAL_DMA_Start_IT+0x49c>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d040      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a73      	ldr	r2, [pc, #460]	; (8005a08 <HAL_DMA_Start_IT+0x4a0>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d03b      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a71      	ldr	r2, [pc, #452]	; (8005a0c <HAL_DMA_Start_IT+0x4a4>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d036      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a70      	ldr	r2, [pc, #448]	; (8005a10 <HAL_DMA_Start_IT+0x4a8>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d031      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a6e      	ldr	r2, [pc, #440]	; (8005a14 <HAL_DMA_Start_IT+0x4ac>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d02c      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a6d      	ldr	r2, [pc, #436]	; (8005a18 <HAL_DMA_Start_IT+0x4b0>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d027      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a6b      	ldr	r2, [pc, #428]	; (8005a1c <HAL_DMA_Start_IT+0x4b4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d022      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a6a      	ldr	r2, [pc, #424]	; (8005a20 <HAL_DMA_Start_IT+0x4b8>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d01d      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a68      	ldr	r2, [pc, #416]	; (8005a24 <HAL_DMA_Start_IT+0x4bc>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d018      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a67      	ldr	r2, [pc, #412]	; (8005a28 <HAL_DMA_Start_IT+0x4c0>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d013      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a65      	ldr	r2, [pc, #404]	; (8005a2c <HAL_DMA_Start_IT+0x4c4>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d00e      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a64      	ldr	r2, [pc, #400]	; (8005a30 <HAL_DMA_Start_IT+0x4c8>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d009      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a62      	ldr	r2, [pc, #392]	; (8005a34 <HAL_DMA_Start_IT+0x4cc>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d004      	beq.n	80058b8 <HAL_DMA_Start_IT+0x350>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a61      	ldr	r2, [pc, #388]	; (8005a38 <HAL_DMA_Start_IT+0x4d0>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d101      	bne.n	80058bc <HAL_DMA_Start_IT+0x354>
 80058b8:	2301      	movs	r3, #1
 80058ba:	e000      	b.n	80058be <HAL_DMA_Start_IT+0x356>
 80058bc:	2300      	movs	r3, #0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d01a      	beq.n	80058f8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d007      	beq.n	80058e0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058de:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d007      	beq.n	80058f8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058f6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a37      	ldr	r2, [pc, #220]	; (80059dc <HAL_DMA_Start_IT+0x474>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d04a      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a36      	ldr	r2, [pc, #216]	; (80059e0 <HAL_DMA_Start_IT+0x478>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d045      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a34      	ldr	r2, [pc, #208]	; (80059e4 <HAL_DMA_Start_IT+0x47c>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d040      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a33      	ldr	r2, [pc, #204]	; (80059e8 <HAL_DMA_Start_IT+0x480>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d03b      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a31      	ldr	r2, [pc, #196]	; (80059ec <HAL_DMA_Start_IT+0x484>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d036      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a30      	ldr	r2, [pc, #192]	; (80059f0 <HAL_DMA_Start_IT+0x488>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d031      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a2e      	ldr	r2, [pc, #184]	; (80059f4 <HAL_DMA_Start_IT+0x48c>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d02c      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a2d      	ldr	r2, [pc, #180]	; (80059f8 <HAL_DMA_Start_IT+0x490>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d027      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a2b      	ldr	r2, [pc, #172]	; (80059fc <HAL_DMA_Start_IT+0x494>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d022      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a2a      	ldr	r2, [pc, #168]	; (8005a00 <HAL_DMA_Start_IT+0x498>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d01d      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a28      	ldr	r2, [pc, #160]	; (8005a04 <HAL_DMA_Start_IT+0x49c>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d018      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a27      	ldr	r2, [pc, #156]	; (8005a08 <HAL_DMA_Start_IT+0x4a0>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d013      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a25      	ldr	r2, [pc, #148]	; (8005a0c <HAL_DMA_Start_IT+0x4a4>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00e      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a24      	ldr	r2, [pc, #144]	; (8005a10 <HAL_DMA_Start_IT+0x4a8>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d009      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a22      	ldr	r2, [pc, #136]	; (8005a14 <HAL_DMA_Start_IT+0x4ac>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d004      	beq.n	8005998 <HAL_DMA_Start_IT+0x430>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a21      	ldr	r2, [pc, #132]	; (8005a18 <HAL_DMA_Start_IT+0x4b0>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d108      	bne.n	80059aa <HAL_DMA_Start_IT+0x442>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0201 	orr.w	r2, r2, #1
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	e012      	b.n	80059d0 <HAL_DMA_Start_IT+0x468>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f042 0201 	orr.w	r2, r2, #1
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	e009      	b.n	80059d0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059c2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80059d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3718      	adds	r7, #24
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	40020010 	.word	0x40020010
 80059e0:	40020028 	.word	0x40020028
 80059e4:	40020040 	.word	0x40020040
 80059e8:	40020058 	.word	0x40020058
 80059ec:	40020070 	.word	0x40020070
 80059f0:	40020088 	.word	0x40020088
 80059f4:	400200a0 	.word	0x400200a0
 80059f8:	400200b8 	.word	0x400200b8
 80059fc:	40020410 	.word	0x40020410
 8005a00:	40020428 	.word	0x40020428
 8005a04:	40020440 	.word	0x40020440
 8005a08:	40020458 	.word	0x40020458
 8005a0c:	40020470 	.word	0x40020470
 8005a10:	40020488 	.word	0x40020488
 8005a14:	400204a0 	.word	0x400204a0
 8005a18:	400204b8 	.word	0x400204b8
 8005a1c:	58025408 	.word	0x58025408
 8005a20:	5802541c 	.word	0x5802541c
 8005a24:	58025430 	.word	0x58025430
 8005a28:	58025444 	.word	0x58025444
 8005a2c:	58025458 	.word	0x58025458
 8005a30:	5802546c 	.word	0x5802546c
 8005a34:	58025480 	.word	0x58025480
 8005a38:	58025494 	.word	0x58025494

08005a3c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b086      	sub	sp, #24
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005a44:	f7fc fe8e 	bl	8002764 <HAL_GetTick>
 8005a48:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d101      	bne.n	8005a54 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	e2dc      	b.n	800600e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d008      	beq.n	8005a72 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2280      	movs	r2, #128	; 0x80
 8005a64:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e2cd      	b.n	800600e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a76      	ldr	r2, [pc, #472]	; (8005c50 <HAL_DMA_Abort+0x214>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d04a      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a74      	ldr	r2, [pc, #464]	; (8005c54 <HAL_DMA_Abort+0x218>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d045      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a73      	ldr	r2, [pc, #460]	; (8005c58 <HAL_DMA_Abort+0x21c>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d040      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a71      	ldr	r2, [pc, #452]	; (8005c5c <HAL_DMA_Abort+0x220>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d03b      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a70      	ldr	r2, [pc, #448]	; (8005c60 <HAL_DMA_Abort+0x224>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d036      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a6e      	ldr	r2, [pc, #440]	; (8005c64 <HAL_DMA_Abort+0x228>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d031      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a6d      	ldr	r2, [pc, #436]	; (8005c68 <HAL_DMA_Abort+0x22c>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d02c      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a6b      	ldr	r2, [pc, #428]	; (8005c6c <HAL_DMA_Abort+0x230>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d027      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a6a      	ldr	r2, [pc, #424]	; (8005c70 <HAL_DMA_Abort+0x234>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d022      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a68      	ldr	r2, [pc, #416]	; (8005c74 <HAL_DMA_Abort+0x238>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d01d      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a67      	ldr	r2, [pc, #412]	; (8005c78 <HAL_DMA_Abort+0x23c>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d018      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a65      	ldr	r2, [pc, #404]	; (8005c7c <HAL_DMA_Abort+0x240>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d013      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a64      	ldr	r2, [pc, #400]	; (8005c80 <HAL_DMA_Abort+0x244>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d00e      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a62      	ldr	r2, [pc, #392]	; (8005c84 <HAL_DMA_Abort+0x248>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d009      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a61      	ldr	r2, [pc, #388]	; (8005c88 <HAL_DMA_Abort+0x24c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d004      	beq.n	8005b12 <HAL_DMA_Abort+0xd6>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a5f      	ldr	r2, [pc, #380]	; (8005c8c <HAL_DMA_Abort+0x250>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d101      	bne.n	8005b16 <HAL_DMA_Abort+0xda>
 8005b12:	2301      	movs	r3, #1
 8005b14:	e000      	b.n	8005b18 <HAL_DMA_Abort+0xdc>
 8005b16:	2300      	movs	r3, #0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d013      	beq.n	8005b44 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 021e 	bic.w	r2, r2, #30
 8005b2a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695a      	ldr	r2, [r3, #20]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b3a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	617b      	str	r3, [r7, #20]
 8005b42:	e00a      	b.n	8005b5a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 020e 	bic.w	r2, r2, #14
 8005b52:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a3c      	ldr	r2, [pc, #240]	; (8005c50 <HAL_DMA_Abort+0x214>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d072      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a3a      	ldr	r2, [pc, #232]	; (8005c54 <HAL_DMA_Abort+0x218>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d06d      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a39      	ldr	r2, [pc, #228]	; (8005c58 <HAL_DMA_Abort+0x21c>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d068      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a37      	ldr	r2, [pc, #220]	; (8005c5c <HAL_DMA_Abort+0x220>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d063      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a36      	ldr	r2, [pc, #216]	; (8005c60 <HAL_DMA_Abort+0x224>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d05e      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a34      	ldr	r2, [pc, #208]	; (8005c64 <HAL_DMA_Abort+0x228>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d059      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a33      	ldr	r2, [pc, #204]	; (8005c68 <HAL_DMA_Abort+0x22c>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d054      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a31      	ldr	r2, [pc, #196]	; (8005c6c <HAL_DMA_Abort+0x230>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d04f      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a30      	ldr	r2, [pc, #192]	; (8005c70 <HAL_DMA_Abort+0x234>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d04a      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a2e      	ldr	r2, [pc, #184]	; (8005c74 <HAL_DMA_Abort+0x238>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d045      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a2d      	ldr	r2, [pc, #180]	; (8005c78 <HAL_DMA_Abort+0x23c>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d040      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a2b      	ldr	r2, [pc, #172]	; (8005c7c <HAL_DMA_Abort+0x240>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d03b      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a2a      	ldr	r2, [pc, #168]	; (8005c80 <HAL_DMA_Abort+0x244>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d036      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a28      	ldr	r2, [pc, #160]	; (8005c84 <HAL_DMA_Abort+0x248>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d031      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a27      	ldr	r2, [pc, #156]	; (8005c88 <HAL_DMA_Abort+0x24c>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d02c      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a25      	ldr	r2, [pc, #148]	; (8005c8c <HAL_DMA_Abort+0x250>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d027      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a24      	ldr	r2, [pc, #144]	; (8005c90 <HAL_DMA_Abort+0x254>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d022      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a22      	ldr	r2, [pc, #136]	; (8005c94 <HAL_DMA_Abort+0x258>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d01d      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a21      	ldr	r2, [pc, #132]	; (8005c98 <HAL_DMA_Abort+0x25c>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d018      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a1f      	ldr	r2, [pc, #124]	; (8005c9c <HAL_DMA_Abort+0x260>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d013      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a1e      	ldr	r2, [pc, #120]	; (8005ca0 <HAL_DMA_Abort+0x264>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d00e      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a1c      	ldr	r2, [pc, #112]	; (8005ca4 <HAL_DMA_Abort+0x268>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d009      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a1b      	ldr	r2, [pc, #108]	; (8005ca8 <HAL_DMA_Abort+0x26c>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d004      	beq.n	8005c4a <HAL_DMA_Abort+0x20e>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a19      	ldr	r2, [pc, #100]	; (8005cac <HAL_DMA_Abort+0x270>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d132      	bne.n	8005cb0 <HAL_DMA_Abort+0x274>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e031      	b.n	8005cb2 <HAL_DMA_Abort+0x276>
 8005c4e:	bf00      	nop
 8005c50:	40020010 	.word	0x40020010
 8005c54:	40020028 	.word	0x40020028
 8005c58:	40020040 	.word	0x40020040
 8005c5c:	40020058 	.word	0x40020058
 8005c60:	40020070 	.word	0x40020070
 8005c64:	40020088 	.word	0x40020088
 8005c68:	400200a0 	.word	0x400200a0
 8005c6c:	400200b8 	.word	0x400200b8
 8005c70:	40020410 	.word	0x40020410
 8005c74:	40020428 	.word	0x40020428
 8005c78:	40020440 	.word	0x40020440
 8005c7c:	40020458 	.word	0x40020458
 8005c80:	40020470 	.word	0x40020470
 8005c84:	40020488 	.word	0x40020488
 8005c88:	400204a0 	.word	0x400204a0
 8005c8c:	400204b8 	.word	0x400204b8
 8005c90:	58025408 	.word	0x58025408
 8005c94:	5802541c 	.word	0x5802541c
 8005c98:	58025430 	.word	0x58025430
 8005c9c:	58025444 	.word	0x58025444
 8005ca0:	58025458 	.word	0x58025458
 8005ca4:	5802546c 	.word	0x5802546c
 8005ca8:	58025480 	.word	0x58025480
 8005cac:	58025494 	.word	0x58025494
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d007      	beq.n	8005cc6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005cc4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a6d      	ldr	r2, [pc, #436]	; (8005e80 <HAL_DMA_Abort+0x444>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d04a      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a6b      	ldr	r2, [pc, #428]	; (8005e84 <HAL_DMA_Abort+0x448>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d045      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a6a      	ldr	r2, [pc, #424]	; (8005e88 <HAL_DMA_Abort+0x44c>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d040      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a68      	ldr	r2, [pc, #416]	; (8005e8c <HAL_DMA_Abort+0x450>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d03b      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a67      	ldr	r2, [pc, #412]	; (8005e90 <HAL_DMA_Abort+0x454>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d036      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a65      	ldr	r2, [pc, #404]	; (8005e94 <HAL_DMA_Abort+0x458>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d031      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a64      	ldr	r2, [pc, #400]	; (8005e98 <HAL_DMA_Abort+0x45c>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d02c      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a62      	ldr	r2, [pc, #392]	; (8005e9c <HAL_DMA_Abort+0x460>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d027      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a61      	ldr	r2, [pc, #388]	; (8005ea0 <HAL_DMA_Abort+0x464>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d022      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a5f      	ldr	r2, [pc, #380]	; (8005ea4 <HAL_DMA_Abort+0x468>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d01d      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a5e      	ldr	r2, [pc, #376]	; (8005ea8 <HAL_DMA_Abort+0x46c>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d018      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a5c      	ldr	r2, [pc, #368]	; (8005eac <HAL_DMA_Abort+0x470>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d013      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a5b      	ldr	r2, [pc, #364]	; (8005eb0 <HAL_DMA_Abort+0x474>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d00e      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a59      	ldr	r2, [pc, #356]	; (8005eb4 <HAL_DMA_Abort+0x478>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d009      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a58      	ldr	r2, [pc, #352]	; (8005eb8 <HAL_DMA_Abort+0x47c>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d004      	beq.n	8005d66 <HAL_DMA_Abort+0x32a>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a56      	ldr	r2, [pc, #344]	; (8005ebc <HAL_DMA_Abort+0x480>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d108      	bne.n	8005d78 <HAL_DMA_Abort+0x33c>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f022 0201 	bic.w	r2, r2, #1
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	e007      	b.n	8005d88 <HAL_DMA_Abort+0x34c>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0201 	bic.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005d88:	e013      	b.n	8005db2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d8a:	f7fc fceb 	bl	8002764 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	2b05      	cmp	r3, #5
 8005d96:	d90c      	bls.n	8005db2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2203      	movs	r2, #3
 8005da2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e12d      	b.n	800600e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0301 	and.w	r3, r3, #1
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e5      	bne.n	8005d8a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a2f      	ldr	r2, [pc, #188]	; (8005e80 <HAL_DMA_Abort+0x444>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d04a      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a2d      	ldr	r2, [pc, #180]	; (8005e84 <HAL_DMA_Abort+0x448>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d045      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a2c      	ldr	r2, [pc, #176]	; (8005e88 <HAL_DMA_Abort+0x44c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d040      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a2a      	ldr	r2, [pc, #168]	; (8005e8c <HAL_DMA_Abort+0x450>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d03b      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a29      	ldr	r2, [pc, #164]	; (8005e90 <HAL_DMA_Abort+0x454>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d036      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a27      	ldr	r2, [pc, #156]	; (8005e94 <HAL_DMA_Abort+0x458>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d031      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a26      	ldr	r2, [pc, #152]	; (8005e98 <HAL_DMA_Abort+0x45c>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d02c      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a24      	ldr	r2, [pc, #144]	; (8005e9c <HAL_DMA_Abort+0x460>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d027      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a23      	ldr	r2, [pc, #140]	; (8005ea0 <HAL_DMA_Abort+0x464>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d022      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a21      	ldr	r2, [pc, #132]	; (8005ea4 <HAL_DMA_Abort+0x468>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d01d      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a20      	ldr	r2, [pc, #128]	; (8005ea8 <HAL_DMA_Abort+0x46c>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d018      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a1e      	ldr	r2, [pc, #120]	; (8005eac <HAL_DMA_Abort+0x470>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d013      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a1d      	ldr	r2, [pc, #116]	; (8005eb0 <HAL_DMA_Abort+0x474>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d00e      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a1b      	ldr	r2, [pc, #108]	; (8005eb4 <HAL_DMA_Abort+0x478>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d009      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a1a      	ldr	r2, [pc, #104]	; (8005eb8 <HAL_DMA_Abort+0x47c>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d004      	beq.n	8005e5e <HAL_DMA_Abort+0x422>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a18      	ldr	r2, [pc, #96]	; (8005ebc <HAL_DMA_Abort+0x480>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d101      	bne.n	8005e62 <HAL_DMA_Abort+0x426>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e000      	b.n	8005e64 <HAL_DMA_Abort+0x428>
 8005e62:	2300      	movs	r3, #0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d02b      	beq.n	8005ec0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e6c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e72:	f003 031f 	and.w	r3, r3, #31
 8005e76:	223f      	movs	r2, #63	; 0x3f
 8005e78:	409a      	lsls	r2, r3
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	609a      	str	r2, [r3, #8]
 8005e7e:	e02a      	b.n	8005ed6 <HAL_DMA_Abort+0x49a>
 8005e80:	40020010 	.word	0x40020010
 8005e84:	40020028 	.word	0x40020028
 8005e88:	40020040 	.word	0x40020040
 8005e8c:	40020058 	.word	0x40020058
 8005e90:	40020070 	.word	0x40020070
 8005e94:	40020088 	.word	0x40020088
 8005e98:	400200a0 	.word	0x400200a0
 8005e9c:	400200b8 	.word	0x400200b8
 8005ea0:	40020410 	.word	0x40020410
 8005ea4:	40020428 	.word	0x40020428
 8005ea8:	40020440 	.word	0x40020440
 8005eac:	40020458 	.word	0x40020458
 8005eb0:	40020470 	.word	0x40020470
 8005eb4:	40020488 	.word	0x40020488
 8005eb8:	400204a0 	.word	0x400204a0
 8005ebc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ec4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eca:	f003 031f 	and.w	r3, r3, #31
 8005ece:	2201      	movs	r2, #1
 8005ed0:	409a      	lsls	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a4f      	ldr	r2, [pc, #316]	; (8006018 <HAL_DMA_Abort+0x5dc>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d072      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a4d      	ldr	r2, [pc, #308]	; (800601c <HAL_DMA_Abort+0x5e0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d06d      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a4c      	ldr	r2, [pc, #304]	; (8006020 <HAL_DMA_Abort+0x5e4>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d068      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a4a      	ldr	r2, [pc, #296]	; (8006024 <HAL_DMA_Abort+0x5e8>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d063      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a49      	ldr	r2, [pc, #292]	; (8006028 <HAL_DMA_Abort+0x5ec>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d05e      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a47      	ldr	r2, [pc, #284]	; (800602c <HAL_DMA_Abort+0x5f0>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d059      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a46      	ldr	r2, [pc, #280]	; (8006030 <HAL_DMA_Abort+0x5f4>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d054      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a44      	ldr	r2, [pc, #272]	; (8006034 <HAL_DMA_Abort+0x5f8>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d04f      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a43      	ldr	r2, [pc, #268]	; (8006038 <HAL_DMA_Abort+0x5fc>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d04a      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a41      	ldr	r2, [pc, #260]	; (800603c <HAL_DMA_Abort+0x600>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d045      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a40      	ldr	r2, [pc, #256]	; (8006040 <HAL_DMA_Abort+0x604>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d040      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a3e      	ldr	r2, [pc, #248]	; (8006044 <HAL_DMA_Abort+0x608>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d03b      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a3d      	ldr	r2, [pc, #244]	; (8006048 <HAL_DMA_Abort+0x60c>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d036      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a3b      	ldr	r2, [pc, #236]	; (800604c <HAL_DMA_Abort+0x610>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d031      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a3a      	ldr	r2, [pc, #232]	; (8006050 <HAL_DMA_Abort+0x614>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d02c      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a38      	ldr	r2, [pc, #224]	; (8006054 <HAL_DMA_Abort+0x618>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d027      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a37      	ldr	r2, [pc, #220]	; (8006058 <HAL_DMA_Abort+0x61c>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d022      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a35      	ldr	r2, [pc, #212]	; (800605c <HAL_DMA_Abort+0x620>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d01d      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a34      	ldr	r2, [pc, #208]	; (8006060 <HAL_DMA_Abort+0x624>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d018      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a32      	ldr	r2, [pc, #200]	; (8006064 <HAL_DMA_Abort+0x628>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d013      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a31      	ldr	r2, [pc, #196]	; (8006068 <HAL_DMA_Abort+0x62c>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d00e      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a2f      	ldr	r2, [pc, #188]	; (800606c <HAL_DMA_Abort+0x630>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d009      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a2e      	ldr	r2, [pc, #184]	; (8006070 <HAL_DMA_Abort+0x634>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d004      	beq.n	8005fc6 <HAL_DMA_Abort+0x58a>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a2c      	ldr	r2, [pc, #176]	; (8006074 <HAL_DMA_Abort+0x638>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d101      	bne.n	8005fca <HAL_DMA_Abort+0x58e>
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e000      	b.n	8005fcc <HAL_DMA_Abort+0x590>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d015      	beq.n	8005ffc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005fd8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00c      	beq.n	8005ffc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ff0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005ffa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3718      	adds	r7, #24
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
 8006016:	bf00      	nop
 8006018:	40020010 	.word	0x40020010
 800601c:	40020028 	.word	0x40020028
 8006020:	40020040 	.word	0x40020040
 8006024:	40020058 	.word	0x40020058
 8006028:	40020070 	.word	0x40020070
 800602c:	40020088 	.word	0x40020088
 8006030:	400200a0 	.word	0x400200a0
 8006034:	400200b8 	.word	0x400200b8
 8006038:	40020410 	.word	0x40020410
 800603c:	40020428 	.word	0x40020428
 8006040:	40020440 	.word	0x40020440
 8006044:	40020458 	.word	0x40020458
 8006048:	40020470 	.word	0x40020470
 800604c:	40020488 	.word	0x40020488
 8006050:	400204a0 	.word	0x400204a0
 8006054:	400204b8 	.word	0x400204b8
 8006058:	58025408 	.word	0x58025408
 800605c:	5802541c 	.word	0x5802541c
 8006060:	58025430 	.word	0x58025430
 8006064:	58025444 	.word	0x58025444
 8006068:	58025458 	.word	0x58025458
 800606c:	5802546c 	.word	0x5802546c
 8006070:	58025480 	.word	0x58025480
 8006074:	58025494 	.word	0x58025494

08006078 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b08a      	sub	sp, #40	; 0x28
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006080:	2300      	movs	r3, #0
 8006082:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006084:	4b67      	ldr	r3, [pc, #412]	; (8006224 <HAL_DMA_IRQHandler+0x1ac>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a67      	ldr	r2, [pc, #412]	; (8006228 <HAL_DMA_IRQHandler+0x1b0>)
 800608a:	fba2 2303 	umull	r2, r3, r2, r3
 800608e:	0a9b      	lsrs	r3, r3, #10
 8006090:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006096:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800609c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800609e:	6a3b      	ldr	r3, [r7, #32]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a5f      	ldr	r2, [pc, #380]	; (800622c <HAL_DMA_IRQHandler+0x1b4>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d04a      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a5d      	ldr	r2, [pc, #372]	; (8006230 <HAL_DMA_IRQHandler+0x1b8>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d045      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a5c      	ldr	r2, [pc, #368]	; (8006234 <HAL_DMA_IRQHandler+0x1bc>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d040      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a5a      	ldr	r2, [pc, #360]	; (8006238 <HAL_DMA_IRQHandler+0x1c0>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d03b      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a59      	ldr	r2, [pc, #356]	; (800623c <HAL_DMA_IRQHandler+0x1c4>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d036      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a57      	ldr	r2, [pc, #348]	; (8006240 <HAL_DMA_IRQHandler+0x1c8>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d031      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a56      	ldr	r2, [pc, #344]	; (8006244 <HAL_DMA_IRQHandler+0x1cc>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d02c      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a54      	ldr	r2, [pc, #336]	; (8006248 <HAL_DMA_IRQHandler+0x1d0>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d027      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a53      	ldr	r2, [pc, #332]	; (800624c <HAL_DMA_IRQHandler+0x1d4>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d022      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a51      	ldr	r2, [pc, #324]	; (8006250 <HAL_DMA_IRQHandler+0x1d8>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d01d      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a50      	ldr	r2, [pc, #320]	; (8006254 <HAL_DMA_IRQHandler+0x1dc>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d018      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a4e      	ldr	r2, [pc, #312]	; (8006258 <HAL_DMA_IRQHandler+0x1e0>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d013      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a4d      	ldr	r2, [pc, #308]	; (800625c <HAL_DMA_IRQHandler+0x1e4>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d00e      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a4b      	ldr	r2, [pc, #300]	; (8006260 <HAL_DMA_IRQHandler+0x1e8>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d009      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a4a      	ldr	r2, [pc, #296]	; (8006264 <HAL_DMA_IRQHandler+0x1ec>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d004      	beq.n	800614a <HAL_DMA_IRQHandler+0xd2>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a48      	ldr	r2, [pc, #288]	; (8006268 <HAL_DMA_IRQHandler+0x1f0>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d101      	bne.n	800614e <HAL_DMA_IRQHandler+0xd6>
 800614a:	2301      	movs	r3, #1
 800614c:	e000      	b.n	8006150 <HAL_DMA_IRQHandler+0xd8>
 800614e:	2300      	movs	r3, #0
 8006150:	2b00      	cmp	r3, #0
 8006152:	f000 842b 	beq.w	80069ac <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800615a:	f003 031f 	and.w	r3, r3, #31
 800615e:	2208      	movs	r2, #8
 8006160:	409a      	lsls	r2, r3
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	4013      	ands	r3, r2
 8006166:	2b00      	cmp	r3, #0
 8006168:	f000 80a2 	beq.w	80062b0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a2e      	ldr	r2, [pc, #184]	; (800622c <HAL_DMA_IRQHandler+0x1b4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d04a      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a2d      	ldr	r2, [pc, #180]	; (8006230 <HAL_DMA_IRQHandler+0x1b8>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d045      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a2b      	ldr	r2, [pc, #172]	; (8006234 <HAL_DMA_IRQHandler+0x1bc>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d040      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a2a      	ldr	r2, [pc, #168]	; (8006238 <HAL_DMA_IRQHandler+0x1c0>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d03b      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a28      	ldr	r2, [pc, #160]	; (800623c <HAL_DMA_IRQHandler+0x1c4>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d036      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a27      	ldr	r2, [pc, #156]	; (8006240 <HAL_DMA_IRQHandler+0x1c8>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d031      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a25      	ldr	r2, [pc, #148]	; (8006244 <HAL_DMA_IRQHandler+0x1cc>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d02c      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a24      	ldr	r2, [pc, #144]	; (8006248 <HAL_DMA_IRQHandler+0x1d0>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d027      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a22      	ldr	r2, [pc, #136]	; (800624c <HAL_DMA_IRQHandler+0x1d4>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d022      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a21      	ldr	r2, [pc, #132]	; (8006250 <HAL_DMA_IRQHandler+0x1d8>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d01d      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a1f      	ldr	r2, [pc, #124]	; (8006254 <HAL_DMA_IRQHandler+0x1dc>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d018      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a1e      	ldr	r2, [pc, #120]	; (8006258 <HAL_DMA_IRQHandler+0x1e0>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d013      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a1c      	ldr	r2, [pc, #112]	; (800625c <HAL_DMA_IRQHandler+0x1e4>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d00e      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a1b      	ldr	r2, [pc, #108]	; (8006260 <HAL_DMA_IRQHandler+0x1e8>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d009      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a19      	ldr	r2, [pc, #100]	; (8006264 <HAL_DMA_IRQHandler+0x1ec>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d004      	beq.n	800620c <HAL_DMA_IRQHandler+0x194>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a18      	ldr	r2, [pc, #96]	; (8006268 <HAL_DMA_IRQHandler+0x1f0>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d12f      	bne.n	800626c <HAL_DMA_IRQHandler+0x1f4>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0304 	and.w	r3, r3, #4
 8006216:	2b00      	cmp	r3, #0
 8006218:	bf14      	ite	ne
 800621a:	2301      	movne	r3, #1
 800621c:	2300      	moveq	r3, #0
 800621e:	b2db      	uxtb	r3, r3
 8006220:	e02e      	b.n	8006280 <HAL_DMA_IRQHandler+0x208>
 8006222:	bf00      	nop
 8006224:	24000004 	.word	0x24000004
 8006228:	1b4e81b5 	.word	0x1b4e81b5
 800622c:	40020010 	.word	0x40020010
 8006230:	40020028 	.word	0x40020028
 8006234:	40020040 	.word	0x40020040
 8006238:	40020058 	.word	0x40020058
 800623c:	40020070 	.word	0x40020070
 8006240:	40020088 	.word	0x40020088
 8006244:	400200a0 	.word	0x400200a0
 8006248:	400200b8 	.word	0x400200b8
 800624c:	40020410 	.word	0x40020410
 8006250:	40020428 	.word	0x40020428
 8006254:	40020440 	.word	0x40020440
 8006258:	40020458 	.word	0x40020458
 800625c:	40020470 	.word	0x40020470
 8006260:	40020488 	.word	0x40020488
 8006264:	400204a0 	.word	0x400204a0
 8006268:	400204b8 	.word	0x400204b8
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0308 	and.w	r3, r3, #8
 8006276:	2b00      	cmp	r3, #0
 8006278:	bf14      	ite	ne
 800627a:	2301      	movne	r3, #1
 800627c:	2300      	moveq	r3, #0
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	d015      	beq.n	80062b0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f022 0204 	bic.w	r2, r2, #4
 8006292:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006298:	f003 031f 	and.w	r3, r3, #31
 800629c:	2208      	movs	r2, #8
 800629e:	409a      	lsls	r2, r3
 80062a0:	6a3b      	ldr	r3, [r7, #32]
 80062a2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062a8:	f043 0201 	orr.w	r2, r3, #1
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062b4:	f003 031f 	and.w	r3, r3, #31
 80062b8:	69ba      	ldr	r2, [r7, #24]
 80062ba:	fa22 f303 	lsr.w	r3, r2, r3
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d06e      	beq.n	80063a4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a69      	ldr	r2, [pc, #420]	; (8006470 <HAL_DMA_IRQHandler+0x3f8>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d04a      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a67      	ldr	r2, [pc, #412]	; (8006474 <HAL_DMA_IRQHandler+0x3fc>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d045      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a66      	ldr	r2, [pc, #408]	; (8006478 <HAL_DMA_IRQHandler+0x400>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d040      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a64      	ldr	r2, [pc, #400]	; (800647c <HAL_DMA_IRQHandler+0x404>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d03b      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a63      	ldr	r2, [pc, #396]	; (8006480 <HAL_DMA_IRQHandler+0x408>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d036      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a61      	ldr	r2, [pc, #388]	; (8006484 <HAL_DMA_IRQHandler+0x40c>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d031      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a60      	ldr	r2, [pc, #384]	; (8006488 <HAL_DMA_IRQHandler+0x410>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d02c      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a5e      	ldr	r2, [pc, #376]	; (800648c <HAL_DMA_IRQHandler+0x414>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d027      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a5d      	ldr	r2, [pc, #372]	; (8006490 <HAL_DMA_IRQHandler+0x418>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d022      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a5b      	ldr	r2, [pc, #364]	; (8006494 <HAL_DMA_IRQHandler+0x41c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d01d      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a5a      	ldr	r2, [pc, #360]	; (8006498 <HAL_DMA_IRQHandler+0x420>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d018      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a58      	ldr	r2, [pc, #352]	; (800649c <HAL_DMA_IRQHandler+0x424>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d013      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a57      	ldr	r2, [pc, #348]	; (80064a0 <HAL_DMA_IRQHandler+0x428>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d00e      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a55      	ldr	r2, [pc, #340]	; (80064a4 <HAL_DMA_IRQHandler+0x42c>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d009      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a54      	ldr	r2, [pc, #336]	; (80064a8 <HAL_DMA_IRQHandler+0x430>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d004      	beq.n	8006366 <HAL_DMA_IRQHandler+0x2ee>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a52      	ldr	r2, [pc, #328]	; (80064ac <HAL_DMA_IRQHandler+0x434>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d10a      	bne.n	800637c <HAL_DMA_IRQHandler+0x304>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	695b      	ldr	r3, [r3, #20]
 800636c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006370:	2b00      	cmp	r3, #0
 8006372:	bf14      	ite	ne
 8006374:	2301      	movne	r3, #1
 8006376:	2300      	moveq	r3, #0
 8006378:	b2db      	uxtb	r3, r3
 800637a:	e003      	b.n	8006384 <HAL_DMA_IRQHandler+0x30c>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2300      	movs	r3, #0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00d      	beq.n	80063a4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800638c:	f003 031f 	and.w	r3, r3, #31
 8006390:	2201      	movs	r2, #1
 8006392:	409a      	lsls	r2, r3
 8006394:	6a3b      	ldr	r3, [r7, #32]
 8006396:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800639c:	f043 0202 	orr.w	r2, r3, #2
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063a8:	f003 031f 	and.w	r3, r3, #31
 80063ac:	2204      	movs	r2, #4
 80063ae:	409a      	lsls	r2, r3
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	4013      	ands	r3, r2
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 808f 	beq.w	80064d8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a2c      	ldr	r2, [pc, #176]	; (8006470 <HAL_DMA_IRQHandler+0x3f8>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d04a      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a2a      	ldr	r2, [pc, #168]	; (8006474 <HAL_DMA_IRQHandler+0x3fc>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d045      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a29      	ldr	r2, [pc, #164]	; (8006478 <HAL_DMA_IRQHandler+0x400>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d040      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a27      	ldr	r2, [pc, #156]	; (800647c <HAL_DMA_IRQHandler+0x404>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d03b      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a26      	ldr	r2, [pc, #152]	; (8006480 <HAL_DMA_IRQHandler+0x408>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d036      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a24      	ldr	r2, [pc, #144]	; (8006484 <HAL_DMA_IRQHandler+0x40c>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d031      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a23      	ldr	r2, [pc, #140]	; (8006488 <HAL_DMA_IRQHandler+0x410>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d02c      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a21      	ldr	r2, [pc, #132]	; (800648c <HAL_DMA_IRQHandler+0x414>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d027      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a20      	ldr	r2, [pc, #128]	; (8006490 <HAL_DMA_IRQHandler+0x418>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d022      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a1e      	ldr	r2, [pc, #120]	; (8006494 <HAL_DMA_IRQHandler+0x41c>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d01d      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a1d      	ldr	r2, [pc, #116]	; (8006498 <HAL_DMA_IRQHandler+0x420>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d018      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a1b      	ldr	r2, [pc, #108]	; (800649c <HAL_DMA_IRQHandler+0x424>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d013      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a1a      	ldr	r2, [pc, #104]	; (80064a0 <HAL_DMA_IRQHandler+0x428>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d00e      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a18      	ldr	r2, [pc, #96]	; (80064a4 <HAL_DMA_IRQHandler+0x42c>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d009      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a17      	ldr	r2, [pc, #92]	; (80064a8 <HAL_DMA_IRQHandler+0x430>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d004      	beq.n	800645a <HAL_DMA_IRQHandler+0x3e2>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a15      	ldr	r2, [pc, #84]	; (80064ac <HAL_DMA_IRQHandler+0x434>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d12a      	bne.n	80064b0 <HAL_DMA_IRQHandler+0x438>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0302 	and.w	r3, r3, #2
 8006464:	2b00      	cmp	r3, #0
 8006466:	bf14      	ite	ne
 8006468:	2301      	movne	r3, #1
 800646a:	2300      	moveq	r3, #0
 800646c:	b2db      	uxtb	r3, r3
 800646e:	e023      	b.n	80064b8 <HAL_DMA_IRQHandler+0x440>
 8006470:	40020010 	.word	0x40020010
 8006474:	40020028 	.word	0x40020028
 8006478:	40020040 	.word	0x40020040
 800647c:	40020058 	.word	0x40020058
 8006480:	40020070 	.word	0x40020070
 8006484:	40020088 	.word	0x40020088
 8006488:	400200a0 	.word	0x400200a0
 800648c:	400200b8 	.word	0x400200b8
 8006490:	40020410 	.word	0x40020410
 8006494:	40020428 	.word	0x40020428
 8006498:	40020440 	.word	0x40020440
 800649c:	40020458 	.word	0x40020458
 80064a0:	40020470 	.word	0x40020470
 80064a4:	40020488 	.word	0x40020488
 80064a8:	400204a0 	.word	0x400204a0
 80064ac:	400204b8 	.word	0x400204b8
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2300      	movs	r3, #0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00d      	beq.n	80064d8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064c0:	f003 031f 	and.w	r3, r3, #31
 80064c4:	2204      	movs	r2, #4
 80064c6:	409a      	lsls	r2, r3
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064d0:	f043 0204 	orr.w	r2, r3, #4
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064dc:	f003 031f 	and.w	r3, r3, #31
 80064e0:	2210      	movs	r2, #16
 80064e2:	409a      	lsls	r2, r3
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	4013      	ands	r3, r2
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f000 80a6 	beq.w	800663a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a85      	ldr	r2, [pc, #532]	; (8006708 <HAL_DMA_IRQHandler+0x690>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d04a      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a83      	ldr	r2, [pc, #524]	; (800670c <HAL_DMA_IRQHandler+0x694>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d045      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a82      	ldr	r2, [pc, #520]	; (8006710 <HAL_DMA_IRQHandler+0x698>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d040      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a80      	ldr	r2, [pc, #512]	; (8006714 <HAL_DMA_IRQHandler+0x69c>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d03b      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a7f      	ldr	r2, [pc, #508]	; (8006718 <HAL_DMA_IRQHandler+0x6a0>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d036      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a7d      	ldr	r2, [pc, #500]	; (800671c <HAL_DMA_IRQHandler+0x6a4>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d031      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a7c      	ldr	r2, [pc, #496]	; (8006720 <HAL_DMA_IRQHandler+0x6a8>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d02c      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a7a      	ldr	r2, [pc, #488]	; (8006724 <HAL_DMA_IRQHandler+0x6ac>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d027      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a79      	ldr	r2, [pc, #484]	; (8006728 <HAL_DMA_IRQHandler+0x6b0>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d022      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a77      	ldr	r2, [pc, #476]	; (800672c <HAL_DMA_IRQHandler+0x6b4>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d01d      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a76      	ldr	r2, [pc, #472]	; (8006730 <HAL_DMA_IRQHandler+0x6b8>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d018      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a74      	ldr	r2, [pc, #464]	; (8006734 <HAL_DMA_IRQHandler+0x6bc>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d013      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a73      	ldr	r2, [pc, #460]	; (8006738 <HAL_DMA_IRQHandler+0x6c0>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d00e      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a71      	ldr	r2, [pc, #452]	; (800673c <HAL_DMA_IRQHandler+0x6c4>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d009      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a70      	ldr	r2, [pc, #448]	; (8006740 <HAL_DMA_IRQHandler+0x6c8>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d004      	beq.n	800658e <HAL_DMA_IRQHandler+0x516>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a6e      	ldr	r2, [pc, #440]	; (8006744 <HAL_DMA_IRQHandler+0x6cc>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d10a      	bne.n	80065a4 <HAL_DMA_IRQHandler+0x52c>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0308 	and.w	r3, r3, #8
 8006598:	2b00      	cmp	r3, #0
 800659a:	bf14      	ite	ne
 800659c:	2301      	movne	r3, #1
 800659e:	2300      	moveq	r3, #0
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	e009      	b.n	80065b8 <HAL_DMA_IRQHandler+0x540>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0304 	and.w	r3, r3, #4
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	bf14      	ite	ne
 80065b2:	2301      	movne	r3, #1
 80065b4:	2300      	moveq	r3, #0
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d03e      	beq.n	800663a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065c0:	f003 031f 	and.w	r3, r3, #31
 80065c4:	2210      	movs	r2, #16
 80065c6:	409a      	lsls	r2, r3
 80065c8:	6a3b      	ldr	r3, [r7, #32]
 80065ca:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d018      	beq.n	800660c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d108      	bne.n	80065fa <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d024      	beq.n	800663a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	4798      	blx	r3
 80065f8:	e01f      	b.n	800663a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d01b      	beq.n	800663a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	4798      	blx	r3
 800660a:	e016      	b.n	800663a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006616:	2b00      	cmp	r3, #0
 8006618:	d107      	bne.n	800662a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f022 0208 	bic.w	r2, r2, #8
 8006628:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800663e:	f003 031f 	and.w	r3, r3, #31
 8006642:	2220      	movs	r2, #32
 8006644:	409a      	lsls	r2, r3
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	4013      	ands	r3, r2
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 8110 	beq.w	8006870 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a2c      	ldr	r2, [pc, #176]	; (8006708 <HAL_DMA_IRQHandler+0x690>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d04a      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a2b      	ldr	r2, [pc, #172]	; (800670c <HAL_DMA_IRQHandler+0x694>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d045      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a29      	ldr	r2, [pc, #164]	; (8006710 <HAL_DMA_IRQHandler+0x698>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d040      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a28      	ldr	r2, [pc, #160]	; (8006714 <HAL_DMA_IRQHandler+0x69c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d03b      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a26      	ldr	r2, [pc, #152]	; (8006718 <HAL_DMA_IRQHandler+0x6a0>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d036      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a25      	ldr	r2, [pc, #148]	; (800671c <HAL_DMA_IRQHandler+0x6a4>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d031      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a23      	ldr	r2, [pc, #140]	; (8006720 <HAL_DMA_IRQHandler+0x6a8>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d02c      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a22      	ldr	r2, [pc, #136]	; (8006724 <HAL_DMA_IRQHandler+0x6ac>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d027      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a20      	ldr	r2, [pc, #128]	; (8006728 <HAL_DMA_IRQHandler+0x6b0>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d022      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a1f      	ldr	r2, [pc, #124]	; (800672c <HAL_DMA_IRQHandler+0x6b4>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d01d      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a1d      	ldr	r2, [pc, #116]	; (8006730 <HAL_DMA_IRQHandler+0x6b8>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d018      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a1c      	ldr	r2, [pc, #112]	; (8006734 <HAL_DMA_IRQHandler+0x6bc>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d013      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a1a      	ldr	r2, [pc, #104]	; (8006738 <HAL_DMA_IRQHandler+0x6c0>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d00e      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a19      	ldr	r2, [pc, #100]	; (800673c <HAL_DMA_IRQHandler+0x6c4>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d009      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a17      	ldr	r2, [pc, #92]	; (8006740 <HAL_DMA_IRQHandler+0x6c8>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d004      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x678>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a16      	ldr	r2, [pc, #88]	; (8006744 <HAL_DMA_IRQHandler+0x6cc>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d12b      	bne.n	8006748 <HAL_DMA_IRQHandler+0x6d0>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0310 	and.w	r3, r3, #16
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	bf14      	ite	ne
 80066fe:	2301      	movne	r3, #1
 8006700:	2300      	moveq	r3, #0
 8006702:	b2db      	uxtb	r3, r3
 8006704:	e02a      	b.n	800675c <HAL_DMA_IRQHandler+0x6e4>
 8006706:	bf00      	nop
 8006708:	40020010 	.word	0x40020010
 800670c:	40020028 	.word	0x40020028
 8006710:	40020040 	.word	0x40020040
 8006714:	40020058 	.word	0x40020058
 8006718:	40020070 	.word	0x40020070
 800671c:	40020088 	.word	0x40020088
 8006720:	400200a0 	.word	0x400200a0
 8006724:	400200b8 	.word	0x400200b8
 8006728:	40020410 	.word	0x40020410
 800672c:	40020428 	.word	0x40020428
 8006730:	40020440 	.word	0x40020440
 8006734:	40020458 	.word	0x40020458
 8006738:	40020470 	.word	0x40020470
 800673c:	40020488 	.word	0x40020488
 8006740:	400204a0 	.word	0x400204a0
 8006744:	400204b8 	.word	0x400204b8
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b00      	cmp	r3, #0
 8006754:	bf14      	ite	ne
 8006756:	2301      	movne	r3, #1
 8006758:	2300      	moveq	r3, #0
 800675a:	b2db      	uxtb	r3, r3
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 8087 	beq.w	8006870 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006766:	f003 031f 	and.w	r3, r3, #31
 800676a:	2220      	movs	r2, #32
 800676c:	409a      	lsls	r2, r3
 800676e:	6a3b      	ldr	r3, [r7, #32]
 8006770:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006778:	b2db      	uxtb	r3, r3
 800677a:	2b04      	cmp	r3, #4
 800677c:	d139      	bne.n	80067f2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f022 0216 	bic.w	r2, r2, #22
 800678c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	695a      	ldr	r2, [r3, #20]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800679c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d103      	bne.n	80067ae <HAL_DMA_IRQHandler+0x736>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d007      	beq.n	80067be <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f022 0208 	bic.w	r2, r2, #8
 80067bc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067c2:	f003 031f 	and.w	r3, r3, #31
 80067c6:	223f      	movs	r2, #63	; 0x3f
 80067c8:	409a      	lsls	r2, r3
 80067ca:	6a3b      	ldr	r3, [r7, #32]
 80067cc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2201      	movs	r2, #1
 80067d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	f000 834a 	beq.w	8006e7c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	4798      	blx	r3
          }
          return;
 80067f0:	e344      	b.n	8006e7c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d018      	beq.n	8006832 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d108      	bne.n	8006820 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006812:	2b00      	cmp	r3, #0
 8006814:	d02c      	beq.n	8006870 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	4798      	blx	r3
 800681e:	e027      	b.n	8006870 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006824:	2b00      	cmp	r3, #0
 8006826:	d023      	beq.n	8006870 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	4798      	blx	r3
 8006830:	e01e      	b.n	8006870 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10f      	bne.n	8006860 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f022 0210 	bic.w	r2, r2, #16
 800684e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006864:	2b00      	cmp	r3, #0
 8006866:	d003      	beq.n	8006870 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006874:	2b00      	cmp	r3, #0
 8006876:	f000 8306 	beq.w	8006e86 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b00      	cmp	r3, #0
 8006884:	f000 8088 	beq.w	8006998 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2204      	movs	r2, #4
 800688c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a7a      	ldr	r2, [pc, #488]	; (8006a80 <HAL_DMA_IRQHandler+0xa08>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d04a      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a79      	ldr	r2, [pc, #484]	; (8006a84 <HAL_DMA_IRQHandler+0xa0c>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d045      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a77      	ldr	r2, [pc, #476]	; (8006a88 <HAL_DMA_IRQHandler+0xa10>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d040      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a76      	ldr	r2, [pc, #472]	; (8006a8c <HAL_DMA_IRQHandler+0xa14>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d03b      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a74      	ldr	r2, [pc, #464]	; (8006a90 <HAL_DMA_IRQHandler+0xa18>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d036      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a73      	ldr	r2, [pc, #460]	; (8006a94 <HAL_DMA_IRQHandler+0xa1c>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d031      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a71      	ldr	r2, [pc, #452]	; (8006a98 <HAL_DMA_IRQHandler+0xa20>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d02c      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a70      	ldr	r2, [pc, #448]	; (8006a9c <HAL_DMA_IRQHandler+0xa24>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d027      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a6e      	ldr	r2, [pc, #440]	; (8006aa0 <HAL_DMA_IRQHandler+0xa28>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d022      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a6d      	ldr	r2, [pc, #436]	; (8006aa4 <HAL_DMA_IRQHandler+0xa2c>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d01d      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a6b      	ldr	r2, [pc, #428]	; (8006aa8 <HAL_DMA_IRQHandler+0xa30>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d018      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a6a      	ldr	r2, [pc, #424]	; (8006aac <HAL_DMA_IRQHandler+0xa34>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d013      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a68      	ldr	r2, [pc, #416]	; (8006ab0 <HAL_DMA_IRQHandler+0xa38>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d00e      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a67      	ldr	r2, [pc, #412]	; (8006ab4 <HAL_DMA_IRQHandler+0xa3c>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d009      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a65      	ldr	r2, [pc, #404]	; (8006ab8 <HAL_DMA_IRQHandler+0xa40>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d004      	beq.n	8006930 <HAL_DMA_IRQHandler+0x8b8>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a64      	ldr	r2, [pc, #400]	; (8006abc <HAL_DMA_IRQHandler+0xa44>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d108      	bne.n	8006942 <HAL_DMA_IRQHandler+0x8ca>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f022 0201 	bic.w	r2, r2, #1
 800693e:	601a      	str	r2, [r3, #0]
 8006940:	e007      	b.n	8006952 <HAL_DMA_IRQHandler+0x8da>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f022 0201 	bic.w	r2, r2, #1
 8006950:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	3301      	adds	r3, #1
 8006956:	60fb      	str	r3, [r7, #12]
 8006958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800695a:	429a      	cmp	r2, r3
 800695c:	d307      	bcc.n	800696e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0301 	and.w	r3, r3, #1
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1f2      	bne.n	8006952 <HAL_DMA_IRQHandler+0x8da>
 800696c:	e000      	b.n	8006970 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800696e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 0301 	and.w	r3, r3, #1
 800697a:	2b00      	cmp	r3, #0
 800697c:	d004      	beq.n	8006988 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2203      	movs	r2, #3
 8006982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8006986:	e003      	b.n	8006990 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800699c:	2b00      	cmp	r3, #0
 800699e:	f000 8272 	beq.w	8006e86 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	4798      	blx	r3
 80069aa:	e26c      	b.n	8006e86 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a43      	ldr	r2, [pc, #268]	; (8006ac0 <HAL_DMA_IRQHandler+0xa48>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d022      	beq.n	80069fc <HAL_DMA_IRQHandler+0x984>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a42      	ldr	r2, [pc, #264]	; (8006ac4 <HAL_DMA_IRQHandler+0xa4c>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d01d      	beq.n	80069fc <HAL_DMA_IRQHandler+0x984>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a40      	ldr	r2, [pc, #256]	; (8006ac8 <HAL_DMA_IRQHandler+0xa50>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d018      	beq.n	80069fc <HAL_DMA_IRQHandler+0x984>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a3f      	ldr	r2, [pc, #252]	; (8006acc <HAL_DMA_IRQHandler+0xa54>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d013      	beq.n	80069fc <HAL_DMA_IRQHandler+0x984>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a3d      	ldr	r2, [pc, #244]	; (8006ad0 <HAL_DMA_IRQHandler+0xa58>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d00e      	beq.n	80069fc <HAL_DMA_IRQHandler+0x984>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a3c      	ldr	r2, [pc, #240]	; (8006ad4 <HAL_DMA_IRQHandler+0xa5c>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d009      	beq.n	80069fc <HAL_DMA_IRQHandler+0x984>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a3a      	ldr	r2, [pc, #232]	; (8006ad8 <HAL_DMA_IRQHandler+0xa60>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d004      	beq.n	80069fc <HAL_DMA_IRQHandler+0x984>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a39      	ldr	r2, [pc, #228]	; (8006adc <HAL_DMA_IRQHandler+0xa64>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d101      	bne.n	8006a00 <HAL_DMA_IRQHandler+0x988>
 80069fc:	2301      	movs	r3, #1
 80069fe:	e000      	b.n	8006a02 <HAL_DMA_IRQHandler+0x98a>
 8006a00:	2300      	movs	r3, #0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f000 823f 	beq.w	8006e86 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a14:	f003 031f 	and.w	r3, r3, #31
 8006a18:	2204      	movs	r2, #4
 8006a1a:	409a      	lsls	r2, r3
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	4013      	ands	r3, r2
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 80cd 	beq.w	8006bc0 <HAL_DMA_IRQHandler+0xb48>
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	f003 0304 	and.w	r3, r3, #4
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	f000 80c7 	beq.w	8006bc0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a36:	f003 031f 	and.w	r3, r3, #31
 8006a3a:	2204      	movs	r2, #4
 8006a3c:	409a      	lsls	r2, r3
 8006a3e:	69fb      	ldr	r3, [r7, #28]
 8006a40:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d049      	beq.n	8006ae0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d109      	bne.n	8006a6a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 8210 	beq.w	8006e80 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a68:	e20a      	b.n	8006e80 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f000 8206 	beq.w	8006e80 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a7c:	e200      	b.n	8006e80 <HAL_DMA_IRQHandler+0xe08>
 8006a7e:	bf00      	nop
 8006a80:	40020010 	.word	0x40020010
 8006a84:	40020028 	.word	0x40020028
 8006a88:	40020040 	.word	0x40020040
 8006a8c:	40020058 	.word	0x40020058
 8006a90:	40020070 	.word	0x40020070
 8006a94:	40020088 	.word	0x40020088
 8006a98:	400200a0 	.word	0x400200a0
 8006a9c:	400200b8 	.word	0x400200b8
 8006aa0:	40020410 	.word	0x40020410
 8006aa4:	40020428 	.word	0x40020428
 8006aa8:	40020440 	.word	0x40020440
 8006aac:	40020458 	.word	0x40020458
 8006ab0:	40020470 	.word	0x40020470
 8006ab4:	40020488 	.word	0x40020488
 8006ab8:	400204a0 	.word	0x400204a0
 8006abc:	400204b8 	.word	0x400204b8
 8006ac0:	58025408 	.word	0x58025408
 8006ac4:	5802541c 	.word	0x5802541c
 8006ac8:	58025430 	.word	0x58025430
 8006acc:	58025444 	.word	0x58025444
 8006ad0:	58025458 	.word	0x58025458
 8006ad4:	5802546c 	.word	0x5802546c
 8006ad8:	58025480 	.word	0x58025480
 8006adc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	f003 0320 	and.w	r3, r3, #32
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d160      	bne.n	8006bac <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a7f      	ldr	r2, [pc, #508]	; (8006cec <HAL_DMA_IRQHandler+0xc74>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d04a      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a7d      	ldr	r2, [pc, #500]	; (8006cf0 <HAL_DMA_IRQHandler+0xc78>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d045      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a7c      	ldr	r2, [pc, #496]	; (8006cf4 <HAL_DMA_IRQHandler+0xc7c>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d040      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a7a      	ldr	r2, [pc, #488]	; (8006cf8 <HAL_DMA_IRQHandler+0xc80>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d03b      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a79      	ldr	r2, [pc, #484]	; (8006cfc <HAL_DMA_IRQHandler+0xc84>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d036      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a77      	ldr	r2, [pc, #476]	; (8006d00 <HAL_DMA_IRQHandler+0xc88>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d031      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a76      	ldr	r2, [pc, #472]	; (8006d04 <HAL_DMA_IRQHandler+0xc8c>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d02c      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a74      	ldr	r2, [pc, #464]	; (8006d08 <HAL_DMA_IRQHandler+0xc90>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d027      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a73      	ldr	r2, [pc, #460]	; (8006d0c <HAL_DMA_IRQHandler+0xc94>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d022      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a71      	ldr	r2, [pc, #452]	; (8006d10 <HAL_DMA_IRQHandler+0xc98>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d01d      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a70      	ldr	r2, [pc, #448]	; (8006d14 <HAL_DMA_IRQHandler+0xc9c>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d018      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a6e      	ldr	r2, [pc, #440]	; (8006d18 <HAL_DMA_IRQHandler+0xca0>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d013      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a6d      	ldr	r2, [pc, #436]	; (8006d1c <HAL_DMA_IRQHandler+0xca4>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d00e      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a6b      	ldr	r2, [pc, #428]	; (8006d20 <HAL_DMA_IRQHandler+0xca8>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d009      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a6a      	ldr	r2, [pc, #424]	; (8006d24 <HAL_DMA_IRQHandler+0xcac>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d004      	beq.n	8006b8a <HAL_DMA_IRQHandler+0xb12>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a68      	ldr	r2, [pc, #416]	; (8006d28 <HAL_DMA_IRQHandler+0xcb0>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d108      	bne.n	8006b9c <HAL_DMA_IRQHandler+0xb24>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 0208 	bic.w	r2, r2, #8
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	e007      	b.n	8006bac <HAL_DMA_IRQHandler+0xb34>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f022 0204 	bic.w	r2, r2, #4
 8006baa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	f000 8165 	beq.w	8006e80 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006bbe:	e15f      	b.n	8006e80 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bc4:	f003 031f 	and.w	r3, r3, #31
 8006bc8:	2202      	movs	r2, #2
 8006bca:	409a      	lsls	r2, r3
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	4013      	ands	r3, r2
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f000 80c5 	beq.w	8006d60 <HAL_DMA_IRQHandler+0xce8>
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f000 80bf 	beq.w	8006d60 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006be6:	f003 031f 	and.w	r3, r3, #31
 8006bea:	2202      	movs	r2, #2
 8006bec:	409a      	lsls	r2, r3
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d018      	beq.n	8006c2e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d109      	bne.n	8006c1a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f000 813a 	beq.w	8006e84 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c18:	e134      	b.n	8006e84 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f000 8130 	beq.w	8006e84 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c2c:	e12a      	b.n	8006e84 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	f003 0320 	and.w	r3, r3, #32
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f040 8089 	bne.w	8006d4c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a2b      	ldr	r2, [pc, #172]	; (8006cec <HAL_DMA_IRQHandler+0xc74>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d04a      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a29      	ldr	r2, [pc, #164]	; (8006cf0 <HAL_DMA_IRQHandler+0xc78>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d045      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a28      	ldr	r2, [pc, #160]	; (8006cf4 <HAL_DMA_IRQHandler+0xc7c>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d040      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a26      	ldr	r2, [pc, #152]	; (8006cf8 <HAL_DMA_IRQHandler+0xc80>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d03b      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a25      	ldr	r2, [pc, #148]	; (8006cfc <HAL_DMA_IRQHandler+0xc84>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d036      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a23      	ldr	r2, [pc, #140]	; (8006d00 <HAL_DMA_IRQHandler+0xc88>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d031      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a22      	ldr	r2, [pc, #136]	; (8006d04 <HAL_DMA_IRQHandler+0xc8c>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d02c      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a20      	ldr	r2, [pc, #128]	; (8006d08 <HAL_DMA_IRQHandler+0xc90>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d027      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a1f      	ldr	r2, [pc, #124]	; (8006d0c <HAL_DMA_IRQHandler+0xc94>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d022      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a1d      	ldr	r2, [pc, #116]	; (8006d10 <HAL_DMA_IRQHandler+0xc98>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d01d      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a1c      	ldr	r2, [pc, #112]	; (8006d14 <HAL_DMA_IRQHandler+0xc9c>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d018      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a1a      	ldr	r2, [pc, #104]	; (8006d18 <HAL_DMA_IRQHandler+0xca0>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d013      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a19      	ldr	r2, [pc, #100]	; (8006d1c <HAL_DMA_IRQHandler+0xca4>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d00e      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a17      	ldr	r2, [pc, #92]	; (8006d20 <HAL_DMA_IRQHandler+0xca8>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d009      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a16      	ldr	r2, [pc, #88]	; (8006d24 <HAL_DMA_IRQHandler+0xcac>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d004      	beq.n	8006cda <HAL_DMA_IRQHandler+0xc62>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a14      	ldr	r2, [pc, #80]	; (8006d28 <HAL_DMA_IRQHandler+0xcb0>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d128      	bne.n	8006d2c <HAL_DMA_IRQHandler+0xcb4>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f022 0214 	bic.w	r2, r2, #20
 8006ce8:	601a      	str	r2, [r3, #0]
 8006cea:	e027      	b.n	8006d3c <HAL_DMA_IRQHandler+0xcc4>
 8006cec:	40020010 	.word	0x40020010
 8006cf0:	40020028 	.word	0x40020028
 8006cf4:	40020040 	.word	0x40020040
 8006cf8:	40020058 	.word	0x40020058
 8006cfc:	40020070 	.word	0x40020070
 8006d00:	40020088 	.word	0x40020088
 8006d04:	400200a0 	.word	0x400200a0
 8006d08:	400200b8 	.word	0x400200b8
 8006d0c:	40020410 	.word	0x40020410
 8006d10:	40020428 	.word	0x40020428
 8006d14:	40020440 	.word	0x40020440
 8006d18:	40020458 	.word	0x40020458
 8006d1c:	40020470 	.word	0x40020470
 8006d20:	40020488 	.word	0x40020488
 8006d24:	400204a0 	.word	0x400204a0
 8006d28:	400204b8 	.word	0x400204b8
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f022 020a 	bic.w	r2, r2, #10
 8006d3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f000 8097 	beq.w	8006e84 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d5e:	e091      	b.n	8006e84 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d64:	f003 031f 	and.w	r3, r3, #31
 8006d68:	2208      	movs	r2, #8
 8006d6a:	409a      	lsls	r2, r3
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	4013      	ands	r3, r2
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f000 8088 	beq.w	8006e86 <HAL_DMA_IRQHandler+0xe0e>
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	f003 0308 	and.w	r3, r3, #8
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	f000 8082 	beq.w	8006e86 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a41      	ldr	r2, [pc, #260]	; (8006e8c <HAL_DMA_IRQHandler+0xe14>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d04a      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a3f      	ldr	r2, [pc, #252]	; (8006e90 <HAL_DMA_IRQHandler+0xe18>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d045      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a3e      	ldr	r2, [pc, #248]	; (8006e94 <HAL_DMA_IRQHandler+0xe1c>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d040      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a3c      	ldr	r2, [pc, #240]	; (8006e98 <HAL_DMA_IRQHandler+0xe20>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d03b      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a3b      	ldr	r2, [pc, #236]	; (8006e9c <HAL_DMA_IRQHandler+0xe24>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d036      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a39      	ldr	r2, [pc, #228]	; (8006ea0 <HAL_DMA_IRQHandler+0xe28>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d031      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a38      	ldr	r2, [pc, #224]	; (8006ea4 <HAL_DMA_IRQHandler+0xe2c>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d02c      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a36      	ldr	r2, [pc, #216]	; (8006ea8 <HAL_DMA_IRQHandler+0xe30>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d027      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a35      	ldr	r2, [pc, #212]	; (8006eac <HAL_DMA_IRQHandler+0xe34>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d022      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a33      	ldr	r2, [pc, #204]	; (8006eb0 <HAL_DMA_IRQHandler+0xe38>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d01d      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a32      	ldr	r2, [pc, #200]	; (8006eb4 <HAL_DMA_IRQHandler+0xe3c>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d018      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a30      	ldr	r2, [pc, #192]	; (8006eb8 <HAL_DMA_IRQHandler+0xe40>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d013      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a2f      	ldr	r2, [pc, #188]	; (8006ebc <HAL_DMA_IRQHandler+0xe44>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d00e      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a2d      	ldr	r2, [pc, #180]	; (8006ec0 <HAL_DMA_IRQHandler+0xe48>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d009      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a2c      	ldr	r2, [pc, #176]	; (8006ec4 <HAL_DMA_IRQHandler+0xe4c>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d004      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xdaa>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a2a      	ldr	r2, [pc, #168]	; (8006ec8 <HAL_DMA_IRQHandler+0xe50>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d108      	bne.n	8006e34 <HAL_DMA_IRQHandler+0xdbc>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	681a      	ldr	r2, [r3, #0]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f022 021c 	bic.w	r2, r2, #28
 8006e30:	601a      	str	r2, [r3, #0]
 8006e32:	e007      	b.n	8006e44 <HAL_DMA_IRQHandler+0xdcc>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f022 020e 	bic.w	r2, r2, #14
 8006e42:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e48:	f003 031f 	and.w	r3, r3, #31
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	409a      	lsls	r2, r3
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d009      	beq.n	8006e86 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	4798      	blx	r3
 8006e7a:	e004      	b.n	8006e86 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006e7c:	bf00      	nop
 8006e7e:	e002      	b.n	8006e86 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e80:	bf00      	nop
 8006e82:	e000      	b.n	8006e86 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e84:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006e86:	3728      	adds	r7, #40	; 0x28
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	40020010 	.word	0x40020010
 8006e90:	40020028 	.word	0x40020028
 8006e94:	40020040 	.word	0x40020040
 8006e98:	40020058 	.word	0x40020058
 8006e9c:	40020070 	.word	0x40020070
 8006ea0:	40020088 	.word	0x40020088
 8006ea4:	400200a0 	.word	0x400200a0
 8006ea8:	400200b8 	.word	0x400200b8
 8006eac:	40020410 	.word	0x40020410
 8006eb0:	40020428 	.word	0x40020428
 8006eb4:	40020440 	.word	0x40020440
 8006eb8:	40020458 	.word	0x40020458
 8006ebc:	40020470 	.word	0x40020470
 8006ec0:	40020488 	.word	0x40020488
 8006ec4:	400204a0 	.word	0x400204a0
 8006ec8:	400204b8 	.word	0x400204b8

08006ecc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b087      	sub	sp, #28
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ede:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ee4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a7f      	ldr	r2, [pc, #508]	; (80070e8 <DMA_SetConfig+0x21c>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d072      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a7d      	ldr	r2, [pc, #500]	; (80070ec <DMA_SetConfig+0x220>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d06d      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a7c      	ldr	r2, [pc, #496]	; (80070f0 <DMA_SetConfig+0x224>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d068      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a7a      	ldr	r2, [pc, #488]	; (80070f4 <DMA_SetConfig+0x228>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d063      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a79      	ldr	r2, [pc, #484]	; (80070f8 <DMA_SetConfig+0x22c>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d05e      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a77      	ldr	r2, [pc, #476]	; (80070fc <DMA_SetConfig+0x230>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d059      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a76      	ldr	r2, [pc, #472]	; (8007100 <DMA_SetConfig+0x234>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d054      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a74      	ldr	r2, [pc, #464]	; (8007104 <DMA_SetConfig+0x238>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d04f      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a73      	ldr	r2, [pc, #460]	; (8007108 <DMA_SetConfig+0x23c>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d04a      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a71      	ldr	r2, [pc, #452]	; (800710c <DMA_SetConfig+0x240>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d045      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a70      	ldr	r2, [pc, #448]	; (8007110 <DMA_SetConfig+0x244>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d040      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a6e      	ldr	r2, [pc, #440]	; (8007114 <DMA_SetConfig+0x248>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d03b      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a6d      	ldr	r2, [pc, #436]	; (8007118 <DMA_SetConfig+0x24c>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d036      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a6b      	ldr	r2, [pc, #428]	; (800711c <DMA_SetConfig+0x250>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d031      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a6a      	ldr	r2, [pc, #424]	; (8007120 <DMA_SetConfig+0x254>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d02c      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a68      	ldr	r2, [pc, #416]	; (8007124 <DMA_SetConfig+0x258>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d027      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a67      	ldr	r2, [pc, #412]	; (8007128 <DMA_SetConfig+0x25c>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d022      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a65      	ldr	r2, [pc, #404]	; (800712c <DMA_SetConfig+0x260>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d01d      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a64      	ldr	r2, [pc, #400]	; (8007130 <DMA_SetConfig+0x264>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d018      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a62      	ldr	r2, [pc, #392]	; (8007134 <DMA_SetConfig+0x268>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d013      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a61      	ldr	r2, [pc, #388]	; (8007138 <DMA_SetConfig+0x26c>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d00e      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a5f      	ldr	r2, [pc, #380]	; (800713c <DMA_SetConfig+0x270>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d009      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a5e      	ldr	r2, [pc, #376]	; (8007140 <DMA_SetConfig+0x274>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d004      	beq.n	8006fd6 <DMA_SetConfig+0x10a>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a5c      	ldr	r2, [pc, #368]	; (8007144 <DMA_SetConfig+0x278>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d101      	bne.n	8006fda <DMA_SetConfig+0x10e>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e000      	b.n	8006fdc <DMA_SetConfig+0x110>
 8006fda:	2300      	movs	r3, #0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d00d      	beq.n	8006ffc <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fe4:	68fa      	ldr	r2, [r7, #12]
 8006fe6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006fe8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d004      	beq.n	8006ffc <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006ffa:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a39      	ldr	r2, [pc, #228]	; (80070e8 <DMA_SetConfig+0x21c>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d04a      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a38      	ldr	r2, [pc, #224]	; (80070ec <DMA_SetConfig+0x220>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d045      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a36      	ldr	r2, [pc, #216]	; (80070f0 <DMA_SetConfig+0x224>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d040      	beq.n	800709c <DMA_SetConfig+0x1d0>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a35      	ldr	r2, [pc, #212]	; (80070f4 <DMA_SetConfig+0x228>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d03b      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a33      	ldr	r2, [pc, #204]	; (80070f8 <DMA_SetConfig+0x22c>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d036      	beq.n	800709c <DMA_SetConfig+0x1d0>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a32      	ldr	r2, [pc, #200]	; (80070fc <DMA_SetConfig+0x230>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d031      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a30      	ldr	r2, [pc, #192]	; (8007100 <DMA_SetConfig+0x234>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d02c      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a2f      	ldr	r2, [pc, #188]	; (8007104 <DMA_SetConfig+0x238>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d027      	beq.n	800709c <DMA_SetConfig+0x1d0>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a2d      	ldr	r2, [pc, #180]	; (8007108 <DMA_SetConfig+0x23c>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d022      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a2c      	ldr	r2, [pc, #176]	; (800710c <DMA_SetConfig+0x240>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d01d      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a2a      	ldr	r2, [pc, #168]	; (8007110 <DMA_SetConfig+0x244>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d018      	beq.n	800709c <DMA_SetConfig+0x1d0>
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a29      	ldr	r2, [pc, #164]	; (8007114 <DMA_SetConfig+0x248>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d013      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a27      	ldr	r2, [pc, #156]	; (8007118 <DMA_SetConfig+0x24c>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d00e      	beq.n	800709c <DMA_SetConfig+0x1d0>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a26      	ldr	r2, [pc, #152]	; (800711c <DMA_SetConfig+0x250>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d009      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a24      	ldr	r2, [pc, #144]	; (8007120 <DMA_SetConfig+0x254>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d004      	beq.n	800709c <DMA_SetConfig+0x1d0>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a23      	ldr	r2, [pc, #140]	; (8007124 <DMA_SetConfig+0x258>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d101      	bne.n	80070a0 <DMA_SetConfig+0x1d4>
 800709c:	2301      	movs	r3, #1
 800709e:	e000      	b.n	80070a2 <DMA_SetConfig+0x1d6>
 80070a0:	2300      	movs	r3, #0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d059      	beq.n	800715a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070aa:	f003 031f 	and.w	r3, r3, #31
 80070ae:	223f      	movs	r2, #63	; 0x3f
 80070b0:	409a      	lsls	r2, r3
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80070c4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	683a      	ldr	r2, [r7, #0]
 80070cc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	2b40      	cmp	r3, #64	; 0x40
 80070d4:	d138      	bne.n	8007148 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	687a      	ldr	r2, [r7, #4]
 80070dc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68ba      	ldr	r2, [r7, #8]
 80070e4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80070e6:	e086      	b.n	80071f6 <DMA_SetConfig+0x32a>
 80070e8:	40020010 	.word	0x40020010
 80070ec:	40020028 	.word	0x40020028
 80070f0:	40020040 	.word	0x40020040
 80070f4:	40020058 	.word	0x40020058
 80070f8:	40020070 	.word	0x40020070
 80070fc:	40020088 	.word	0x40020088
 8007100:	400200a0 	.word	0x400200a0
 8007104:	400200b8 	.word	0x400200b8
 8007108:	40020410 	.word	0x40020410
 800710c:	40020428 	.word	0x40020428
 8007110:	40020440 	.word	0x40020440
 8007114:	40020458 	.word	0x40020458
 8007118:	40020470 	.word	0x40020470
 800711c:	40020488 	.word	0x40020488
 8007120:	400204a0 	.word	0x400204a0
 8007124:	400204b8 	.word	0x400204b8
 8007128:	58025408 	.word	0x58025408
 800712c:	5802541c 	.word	0x5802541c
 8007130:	58025430 	.word	0x58025430
 8007134:	58025444 	.word	0x58025444
 8007138:	58025458 	.word	0x58025458
 800713c:	5802546c 	.word	0x5802546c
 8007140:	58025480 	.word	0x58025480
 8007144:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	60da      	str	r2, [r3, #12]
}
 8007158:	e04d      	b.n	80071f6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a29      	ldr	r2, [pc, #164]	; (8007204 <DMA_SetConfig+0x338>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d022      	beq.n	80071aa <DMA_SetConfig+0x2de>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a27      	ldr	r2, [pc, #156]	; (8007208 <DMA_SetConfig+0x33c>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d01d      	beq.n	80071aa <DMA_SetConfig+0x2de>
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a26      	ldr	r2, [pc, #152]	; (800720c <DMA_SetConfig+0x340>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d018      	beq.n	80071aa <DMA_SetConfig+0x2de>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a24      	ldr	r2, [pc, #144]	; (8007210 <DMA_SetConfig+0x344>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d013      	beq.n	80071aa <DMA_SetConfig+0x2de>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a23      	ldr	r2, [pc, #140]	; (8007214 <DMA_SetConfig+0x348>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d00e      	beq.n	80071aa <DMA_SetConfig+0x2de>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a21      	ldr	r2, [pc, #132]	; (8007218 <DMA_SetConfig+0x34c>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d009      	beq.n	80071aa <DMA_SetConfig+0x2de>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a20      	ldr	r2, [pc, #128]	; (800721c <DMA_SetConfig+0x350>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d004      	beq.n	80071aa <DMA_SetConfig+0x2de>
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a1e      	ldr	r2, [pc, #120]	; (8007220 <DMA_SetConfig+0x354>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d101      	bne.n	80071ae <DMA_SetConfig+0x2e2>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e000      	b.n	80071b0 <DMA_SetConfig+0x2e4>
 80071ae:	2300      	movs	r3, #0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d020      	beq.n	80071f6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071b8:	f003 031f 	and.w	r3, r3, #31
 80071bc:	2201      	movs	r2, #1
 80071be:	409a      	lsls	r2, r3
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	683a      	ldr	r2, [r7, #0]
 80071ca:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	2b40      	cmp	r3, #64	; 0x40
 80071d2:	d108      	bne.n	80071e6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68ba      	ldr	r2, [r7, #8]
 80071e2:	60da      	str	r2, [r3, #12]
}
 80071e4:	e007      	b.n	80071f6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68ba      	ldr	r2, [r7, #8]
 80071ec:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	60da      	str	r2, [r3, #12]
}
 80071f6:	bf00      	nop
 80071f8:	371c      	adds	r7, #28
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	58025408 	.word	0x58025408
 8007208:	5802541c 	.word	0x5802541c
 800720c:	58025430 	.word	0x58025430
 8007210:	58025444 	.word	0x58025444
 8007214:	58025458 	.word	0x58025458
 8007218:	5802546c 	.word	0x5802546c
 800721c:	58025480 	.word	0x58025480
 8007220:	58025494 	.word	0x58025494

08007224 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a42      	ldr	r2, [pc, #264]	; (800733c <DMA_CalcBaseAndBitshift+0x118>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d04a      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a41      	ldr	r2, [pc, #260]	; (8007340 <DMA_CalcBaseAndBitshift+0x11c>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d045      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a3f      	ldr	r2, [pc, #252]	; (8007344 <DMA_CalcBaseAndBitshift+0x120>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d040      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a3e      	ldr	r2, [pc, #248]	; (8007348 <DMA_CalcBaseAndBitshift+0x124>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d03b      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a3c      	ldr	r2, [pc, #240]	; (800734c <DMA_CalcBaseAndBitshift+0x128>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d036      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a3b      	ldr	r2, [pc, #236]	; (8007350 <DMA_CalcBaseAndBitshift+0x12c>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d031      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a39      	ldr	r2, [pc, #228]	; (8007354 <DMA_CalcBaseAndBitshift+0x130>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d02c      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a38      	ldr	r2, [pc, #224]	; (8007358 <DMA_CalcBaseAndBitshift+0x134>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d027      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a36      	ldr	r2, [pc, #216]	; (800735c <DMA_CalcBaseAndBitshift+0x138>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d022      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a35      	ldr	r2, [pc, #212]	; (8007360 <DMA_CalcBaseAndBitshift+0x13c>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d01d      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a33      	ldr	r2, [pc, #204]	; (8007364 <DMA_CalcBaseAndBitshift+0x140>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d018      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a32      	ldr	r2, [pc, #200]	; (8007368 <DMA_CalcBaseAndBitshift+0x144>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d013      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a30      	ldr	r2, [pc, #192]	; (800736c <DMA_CalcBaseAndBitshift+0x148>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d00e      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a2f      	ldr	r2, [pc, #188]	; (8007370 <DMA_CalcBaseAndBitshift+0x14c>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d009      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a2d      	ldr	r2, [pc, #180]	; (8007374 <DMA_CalcBaseAndBitshift+0x150>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d004      	beq.n	80072cc <DMA_CalcBaseAndBitshift+0xa8>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a2c      	ldr	r2, [pc, #176]	; (8007378 <DMA_CalcBaseAndBitshift+0x154>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d101      	bne.n	80072d0 <DMA_CalcBaseAndBitshift+0xac>
 80072cc:	2301      	movs	r3, #1
 80072ce:	e000      	b.n	80072d2 <DMA_CalcBaseAndBitshift+0xae>
 80072d0:	2300      	movs	r3, #0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d024      	beq.n	8007320 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	3b10      	subs	r3, #16
 80072de:	4a27      	ldr	r2, [pc, #156]	; (800737c <DMA_CalcBaseAndBitshift+0x158>)
 80072e0:	fba2 2303 	umull	r2, r3, r2, r3
 80072e4:	091b      	lsrs	r3, r3, #4
 80072e6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f003 0307 	and.w	r3, r3, #7
 80072ee:	4a24      	ldr	r2, [pc, #144]	; (8007380 <DMA_CalcBaseAndBitshift+0x15c>)
 80072f0:	5cd3      	ldrb	r3, [r2, r3]
 80072f2:	461a      	mov	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	d908      	bls.n	8007310 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	461a      	mov	r2, r3
 8007304:	4b1f      	ldr	r3, [pc, #124]	; (8007384 <DMA_CalcBaseAndBitshift+0x160>)
 8007306:	4013      	ands	r3, r2
 8007308:	1d1a      	adds	r2, r3, #4
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	659a      	str	r2, [r3, #88]	; 0x58
 800730e:	e00d      	b.n	800732c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	461a      	mov	r2, r3
 8007316:	4b1b      	ldr	r3, [pc, #108]	; (8007384 <DMA_CalcBaseAndBitshift+0x160>)
 8007318:	4013      	ands	r3, r2
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	6593      	str	r3, [r2, #88]	; 0x58
 800731e:	e005      	b.n	800732c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007330:	4618      	mov	r0, r3
 8007332:	3714      	adds	r7, #20
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr
 800733c:	40020010 	.word	0x40020010
 8007340:	40020028 	.word	0x40020028
 8007344:	40020040 	.word	0x40020040
 8007348:	40020058 	.word	0x40020058
 800734c:	40020070 	.word	0x40020070
 8007350:	40020088 	.word	0x40020088
 8007354:	400200a0 	.word	0x400200a0
 8007358:	400200b8 	.word	0x400200b8
 800735c:	40020410 	.word	0x40020410
 8007360:	40020428 	.word	0x40020428
 8007364:	40020440 	.word	0x40020440
 8007368:	40020458 	.word	0x40020458
 800736c:	40020470 	.word	0x40020470
 8007370:	40020488 	.word	0x40020488
 8007374:	400204a0 	.word	0x400204a0
 8007378:	400204b8 	.word	0x400204b8
 800737c:	aaaaaaab 	.word	0xaaaaaaab
 8007380:	0801a80c 	.word	0x0801a80c
 8007384:	fffffc00 	.word	0xfffffc00

08007388 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007390:	2300      	movs	r3, #0
 8007392:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	699b      	ldr	r3, [r3, #24]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d120      	bne.n	80073de <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a0:	2b03      	cmp	r3, #3
 80073a2:	d858      	bhi.n	8007456 <DMA_CheckFifoParam+0xce>
 80073a4:	a201      	add	r2, pc, #4	; (adr r2, 80073ac <DMA_CheckFifoParam+0x24>)
 80073a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073aa:	bf00      	nop
 80073ac:	080073bd 	.word	0x080073bd
 80073b0:	080073cf 	.word	0x080073cf
 80073b4:	080073bd 	.word	0x080073bd
 80073b8:	08007457 	.word	0x08007457
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d048      	beq.n	800745a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80073cc:	e045      	b.n	800745a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80073d6:	d142      	bne.n	800745e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80073dc:	e03f      	b.n	800745e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	699b      	ldr	r3, [r3, #24]
 80073e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073e6:	d123      	bne.n	8007430 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ec:	2b03      	cmp	r3, #3
 80073ee:	d838      	bhi.n	8007462 <DMA_CheckFifoParam+0xda>
 80073f0:	a201      	add	r2, pc, #4	; (adr r2, 80073f8 <DMA_CheckFifoParam+0x70>)
 80073f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f6:	bf00      	nop
 80073f8:	08007409 	.word	0x08007409
 80073fc:	0800740f 	.word	0x0800740f
 8007400:	08007409 	.word	0x08007409
 8007404:	08007421 	.word	0x08007421
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	73fb      	strb	r3, [r7, #15]
        break;
 800740c:	e030      	b.n	8007470 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007412:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007416:	2b00      	cmp	r3, #0
 8007418:	d025      	beq.n	8007466 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800741e:	e022      	b.n	8007466 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007424:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007428:	d11f      	bne.n	800746a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800742e:	e01c      	b.n	800746a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007434:	2b02      	cmp	r3, #2
 8007436:	d902      	bls.n	800743e <DMA_CheckFifoParam+0xb6>
 8007438:	2b03      	cmp	r3, #3
 800743a:	d003      	beq.n	8007444 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800743c:	e018      	b.n	8007470 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	73fb      	strb	r3, [r7, #15]
        break;
 8007442:	e015      	b.n	8007470 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007448:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00e      	beq.n	800746e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	73fb      	strb	r3, [r7, #15]
    break;
 8007454:	e00b      	b.n	800746e <DMA_CheckFifoParam+0xe6>
        break;
 8007456:	bf00      	nop
 8007458:	e00a      	b.n	8007470 <DMA_CheckFifoParam+0xe8>
        break;
 800745a:	bf00      	nop
 800745c:	e008      	b.n	8007470 <DMA_CheckFifoParam+0xe8>
        break;
 800745e:	bf00      	nop
 8007460:	e006      	b.n	8007470 <DMA_CheckFifoParam+0xe8>
        break;
 8007462:	bf00      	nop
 8007464:	e004      	b.n	8007470 <DMA_CheckFifoParam+0xe8>
        break;
 8007466:	bf00      	nop
 8007468:	e002      	b.n	8007470 <DMA_CheckFifoParam+0xe8>
        break;
 800746a:	bf00      	nop
 800746c:	e000      	b.n	8007470 <DMA_CheckFifoParam+0xe8>
    break;
 800746e:	bf00      	nop
    }
  }

  return status;
 8007470:	7bfb      	ldrb	r3, [r7, #15]
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop

08007480 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007480:	b480      	push	{r7}
 8007482:	b085      	sub	sp, #20
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a38      	ldr	r2, [pc, #224]	; (8007574 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d022      	beq.n	80074de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a36      	ldr	r2, [pc, #216]	; (8007578 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d01d      	beq.n	80074de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a35      	ldr	r2, [pc, #212]	; (800757c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d018      	beq.n	80074de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a33      	ldr	r2, [pc, #204]	; (8007580 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d013      	beq.n	80074de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a32      	ldr	r2, [pc, #200]	; (8007584 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d00e      	beq.n	80074de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a30      	ldr	r2, [pc, #192]	; (8007588 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d009      	beq.n	80074de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a2f      	ldr	r2, [pc, #188]	; (800758c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d004      	beq.n	80074de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a2d      	ldr	r2, [pc, #180]	; (8007590 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d101      	bne.n	80074e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80074de:	2301      	movs	r3, #1
 80074e0:	e000      	b.n	80074e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80074e2:	2300      	movs	r3, #0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d01a      	beq.n	800751e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	b2db      	uxtb	r3, r3
 80074ee:	3b08      	subs	r3, #8
 80074f0:	4a28      	ldr	r2, [pc, #160]	; (8007594 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80074f2:	fba2 2303 	umull	r2, r3, r2, r3
 80074f6:	091b      	lsrs	r3, r3, #4
 80074f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	4b26      	ldr	r3, [pc, #152]	; (8007598 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80074fe:	4413      	add	r3, r2
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	461a      	mov	r2, r3
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a24      	ldr	r2, [pc, #144]	; (800759c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800750c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f003 031f 	and.w	r3, r3, #31
 8007514:	2201      	movs	r2, #1
 8007516:	409a      	lsls	r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800751c:	e024      	b.n	8007568 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	b2db      	uxtb	r3, r3
 8007524:	3b10      	subs	r3, #16
 8007526:	4a1e      	ldr	r2, [pc, #120]	; (80075a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007528:	fba2 2303 	umull	r2, r3, r2, r3
 800752c:	091b      	lsrs	r3, r3, #4
 800752e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	4a1c      	ldr	r2, [pc, #112]	; (80075a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d806      	bhi.n	8007546 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	4a1b      	ldr	r2, [pc, #108]	; (80075a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d902      	bls.n	8007546 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	3308      	adds	r3, #8
 8007544:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	4b18      	ldr	r3, [pc, #96]	; (80075ac <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800754a:	4413      	add	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	461a      	mov	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a16      	ldr	r2, [pc, #88]	; (80075b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007558:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f003 031f 	and.w	r3, r3, #31
 8007560:	2201      	movs	r2, #1
 8007562:	409a      	lsls	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007568:	bf00      	nop
 800756a:	3714      	adds	r7, #20
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr
 8007574:	58025408 	.word	0x58025408
 8007578:	5802541c 	.word	0x5802541c
 800757c:	58025430 	.word	0x58025430
 8007580:	58025444 	.word	0x58025444
 8007584:	58025458 	.word	0x58025458
 8007588:	5802546c 	.word	0x5802546c
 800758c:	58025480 	.word	0x58025480
 8007590:	58025494 	.word	0x58025494
 8007594:	cccccccd 	.word	0xcccccccd
 8007598:	16009600 	.word	0x16009600
 800759c:	58025880 	.word	0x58025880
 80075a0:	aaaaaaab 	.word	0xaaaaaaab
 80075a4:	400204b8 	.word	0x400204b8
 80075a8:	4002040f 	.word	0x4002040f
 80075ac:	10008200 	.word	0x10008200
 80075b0:	40020880 	.word	0x40020880

080075b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d04a      	beq.n	8007660 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2b08      	cmp	r3, #8
 80075ce:	d847      	bhi.n	8007660 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a25      	ldr	r2, [pc, #148]	; (800766c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d022      	beq.n	8007620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a24      	ldr	r2, [pc, #144]	; (8007670 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d01d      	beq.n	8007620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a22      	ldr	r2, [pc, #136]	; (8007674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d018      	beq.n	8007620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a21      	ldr	r2, [pc, #132]	; (8007678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d013      	beq.n	8007620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a1f      	ldr	r2, [pc, #124]	; (800767c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d00e      	beq.n	8007620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a1e      	ldr	r2, [pc, #120]	; (8007680 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d009      	beq.n	8007620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a1c      	ldr	r2, [pc, #112]	; (8007684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d004      	beq.n	8007620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a1b      	ldr	r2, [pc, #108]	; (8007688 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d101      	bne.n	8007624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007620:	2301      	movs	r3, #1
 8007622:	e000      	b.n	8007626 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007624:	2300      	movs	r3, #0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00a      	beq.n	8007640 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	4b17      	ldr	r3, [pc, #92]	; (800768c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800762e:	4413      	add	r3, r2
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	461a      	mov	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a15      	ldr	r2, [pc, #84]	; (8007690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800763c:	671a      	str	r2, [r3, #112]	; 0x70
 800763e:	e009      	b.n	8007654 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	4b14      	ldr	r3, [pc, #80]	; (8007694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007644:	4413      	add	r3, r2
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	461a      	mov	r2, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a11      	ldr	r2, [pc, #68]	; (8007698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007652:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	3b01      	subs	r3, #1
 8007658:	2201      	movs	r2, #1
 800765a:	409a      	lsls	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007660:	bf00      	nop
 8007662:	3714      	adds	r7, #20
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr
 800766c:	58025408 	.word	0x58025408
 8007670:	5802541c 	.word	0x5802541c
 8007674:	58025430 	.word	0x58025430
 8007678:	58025444 	.word	0x58025444
 800767c:	58025458 	.word	0x58025458
 8007680:	5802546c 	.word	0x5802546c
 8007684:	58025480 	.word	0x58025480
 8007688:	58025494 	.word	0x58025494
 800768c:	1600963f 	.word	0x1600963f
 8007690:	58025940 	.word	0x58025940
 8007694:	1000823f 	.word	0x1000823f
 8007698:	40020940 	.word	0x40020940

0800769c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800769c:	b480      	push	{r7}
 800769e:	b089      	sub	sp, #36	; 0x24
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80076a6:	2300      	movs	r3, #0
 80076a8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80076aa:	4b86      	ldr	r3, [pc, #536]	; (80078c4 <HAL_GPIO_Init+0x228>)
 80076ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80076ae:	e18c      	b.n	80079ca <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	2101      	movs	r1, #1
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	fa01 f303 	lsl.w	r3, r1, r3
 80076bc:	4013      	ands	r3, r2
 80076be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	f000 817e 	beq.w	80079c4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	f003 0303 	and.w	r3, r3, #3
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d005      	beq.n	80076e0 <HAL_GPIO_Init+0x44>
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	f003 0303 	and.w	r3, r3, #3
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d130      	bne.n	8007742 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	005b      	lsls	r3, r3, #1
 80076ea:	2203      	movs	r2, #3
 80076ec:	fa02 f303 	lsl.w	r3, r2, r3
 80076f0:	43db      	mvns	r3, r3
 80076f2:	69ba      	ldr	r2, [r7, #24]
 80076f4:	4013      	ands	r3, r2
 80076f6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	005b      	lsls	r3, r3, #1
 8007700:	fa02 f303 	lsl.w	r3, r2, r3
 8007704:	69ba      	ldr	r2, [r7, #24]
 8007706:	4313      	orrs	r3, r2
 8007708:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	69ba      	ldr	r2, [r7, #24]
 800770e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007716:	2201      	movs	r2, #1
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	fa02 f303 	lsl.w	r3, r2, r3
 800771e:	43db      	mvns	r3, r3
 8007720:	69ba      	ldr	r2, [r7, #24]
 8007722:	4013      	ands	r3, r2
 8007724:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	091b      	lsrs	r3, r3, #4
 800772c:	f003 0201 	and.w	r2, r3, #1
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	fa02 f303 	lsl.w	r3, r2, r3
 8007736:	69ba      	ldr	r2, [r7, #24]
 8007738:	4313      	orrs	r3, r2
 800773a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	69ba      	ldr	r2, [r7, #24]
 8007740:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	f003 0303 	and.w	r3, r3, #3
 800774a:	2b03      	cmp	r3, #3
 800774c:	d017      	beq.n	800777e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	005b      	lsls	r3, r3, #1
 8007758:	2203      	movs	r2, #3
 800775a:	fa02 f303 	lsl.w	r3, r2, r3
 800775e:	43db      	mvns	r3, r3
 8007760:	69ba      	ldr	r2, [r7, #24]
 8007762:	4013      	ands	r3, r2
 8007764:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	689a      	ldr	r2, [r3, #8]
 800776a:	69fb      	ldr	r3, [r7, #28]
 800776c:	005b      	lsls	r3, r3, #1
 800776e:	fa02 f303 	lsl.w	r3, r2, r3
 8007772:	69ba      	ldr	r2, [r7, #24]
 8007774:	4313      	orrs	r3, r2
 8007776:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	69ba      	ldr	r2, [r7, #24]
 800777c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f003 0303 	and.w	r3, r3, #3
 8007786:	2b02      	cmp	r3, #2
 8007788:	d123      	bne.n	80077d2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	08da      	lsrs	r2, r3, #3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3208      	adds	r2, #8
 8007792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007796:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	f003 0307 	and.w	r3, r3, #7
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	220f      	movs	r2, #15
 80077a2:	fa02 f303 	lsl.w	r3, r2, r3
 80077a6:	43db      	mvns	r3, r3
 80077a8:	69ba      	ldr	r2, [r7, #24]
 80077aa:	4013      	ands	r3, r2
 80077ac:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	691a      	ldr	r2, [r3, #16]
 80077b2:	69fb      	ldr	r3, [r7, #28]
 80077b4:	f003 0307 	and.w	r3, r3, #7
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	fa02 f303 	lsl.w	r3, r2, r3
 80077be:	69ba      	ldr	r2, [r7, #24]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80077c4:	69fb      	ldr	r3, [r7, #28]
 80077c6:	08da      	lsrs	r2, r3, #3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	3208      	adds	r2, #8
 80077cc:	69b9      	ldr	r1, [r7, #24]
 80077ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	005b      	lsls	r3, r3, #1
 80077dc:	2203      	movs	r2, #3
 80077de:	fa02 f303 	lsl.w	r3, r2, r3
 80077e2:	43db      	mvns	r3, r3
 80077e4:	69ba      	ldr	r2, [r7, #24]
 80077e6:	4013      	ands	r3, r2
 80077e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	f003 0203 	and.w	r2, r3, #3
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	005b      	lsls	r3, r3, #1
 80077f6:	fa02 f303 	lsl.w	r3, r2, r3
 80077fa:	69ba      	ldr	r2, [r7, #24]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	69ba      	ldr	r2, [r7, #24]
 8007804:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800780e:	2b00      	cmp	r3, #0
 8007810:	f000 80d8 	beq.w	80079c4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007814:	4b2c      	ldr	r3, [pc, #176]	; (80078c8 <HAL_GPIO_Init+0x22c>)
 8007816:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800781a:	4a2b      	ldr	r2, [pc, #172]	; (80078c8 <HAL_GPIO_Init+0x22c>)
 800781c:	f043 0302 	orr.w	r3, r3, #2
 8007820:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007824:	4b28      	ldr	r3, [pc, #160]	; (80078c8 <HAL_GPIO_Init+0x22c>)
 8007826:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800782a:	f003 0302 	and.w	r3, r3, #2
 800782e:	60fb      	str	r3, [r7, #12]
 8007830:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007832:	4a26      	ldr	r2, [pc, #152]	; (80078cc <HAL_GPIO_Init+0x230>)
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	089b      	lsrs	r3, r3, #2
 8007838:	3302      	adds	r3, #2
 800783a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800783e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	f003 0303 	and.w	r3, r3, #3
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	220f      	movs	r2, #15
 800784a:	fa02 f303 	lsl.w	r3, r2, r3
 800784e:	43db      	mvns	r3, r3
 8007850:	69ba      	ldr	r2, [r7, #24]
 8007852:	4013      	ands	r3, r2
 8007854:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a1d      	ldr	r2, [pc, #116]	; (80078d0 <HAL_GPIO_Init+0x234>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d04a      	beq.n	80078f4 <HAL_GPIO_Init+0x258>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a1c      	ldr	r2, [pc, #112]	; (80078d4 <HAL_GPIO_Init+0x238>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d02b      	beq.n	80078be <HAL_GPIO_Init+0x222>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a1b      	ldr	r2, [pc, #108]	; (80078d8 <HAL_GPIO_Init+0x23c>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d025      	beq.n	80078ba <HAL_GPIO_Init+0x21e>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a1a      	ldr	r2, [pc, #104]	; (80078dc <HAL_GPIO_Init+0x240>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d01f      	beq.n	80078b6 <HAL_GPIO_Init+0x21a>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a19      	ldr	r2, [pc, #100]	; (80078e0 <HAL_GPIO_Init+0x244>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d019      	beq.n	80078b2 <HAL_GPIO_Init+0x216>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a18      	ldr	r2, [pc, #96]	; (80078e4 <HAL_GPIO_Init+0x248>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d013      	beq.n	80078ae <HAL_GPIO_Init+0x212>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a17      	ldr	r2, [pc, #92]	; (80078e8 <HAL_GPIO_Init+0x24c>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d00d      	beq.n	80078aa <HAL_GPIO_Init+0x20e>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a16      	ldr	r2, [pc, #88]	; (80078ec <HAL_GPIO_Init+0x250>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d007      	beq.n	80078a6 <HAL_GPIO_Init+0x20a>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a15      	ldr	r2, [pc, #84]	; (80078f0 <HAL_GPIO_Init+0x254>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d101      	bne.n	80078a2 <HAL_GPIO_Init+0x206>
 800789e:	2309      	movs	r3, #9
 80078a0:	e029      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078a2:	230a      	movs	r3, #10
 80078a4:	e027      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078a6:	2307      	movs	r3, #7
 80078a8:	e025      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078aa:	2306      	movs	r3, #6
 80078ac:	e023      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078ae:	2305      	movs	r3, #5
 80078b0:	e021      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078b2:	2304      	movs	r3, #4
 80078b4:	e01f      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078b6:	2303      	movs	r3, #3
 80078b8:	e01d      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078ba:	2302      	movs	r3, #2
 80078bc:	e01b      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078be:	2301      	movs	r3, #1
 80078c0:	e019      	b.n	80078f6 <HAL_GPIO_Init+0x25a>
 80078c2:	bf00      	nop
 80078c4:	58000080 	.word	0x58000080
 80078c8:	58024400 	.word	0x58024400
 80078cc:	58000400 	.word	0x58000400
 80078d0:	58020000 	.word	0x58020000
 80078d4:	58020400 	.word	0x58020400
 80078d8:	58020800 	.word	0x58020800
 80078dc:	58020c00 	.word	0x58020c00
 80078e0:	58021000 	.word	0x58021000
 80078e4:	58021400 	.word	0x58021400
 80078e8:	58021800 	.word	0x58021800
 80078ec:	58021c00 	.word	0x58021c00
 80078f0:	58022400 	.word	0x58022400
 80078f4:	2300      	movs	r3, #0
 80078f6:	69fa      	ldr	r2, [r7, #28]
 80078f8:	f002 0203 	and.w	r2, r2, #3
 80078fc:	0092      	lsls	r2, r2, #2
 80078fe:	4093      	lsls	r3, r2
 8007900:	69ba      	ldr	r2, [r7, #24]
 8007902:	4313      	orrs	r3, r2
 8007904:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007906:	4938      	ldr	r1, [pc, #224]	; (80079e8 <HAL_GPIO_Init+0x34c>)
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	089b      	lsrs	r3, r3, #2
 800790c:	3302      	adds	r3, #2
 800790e:	69ba      	ldr	r2, [r7, #24]
 8007910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	43db      	mvns	r3, r3
 8007920:	69ba      	ldr	r2, [r7, #24]
 8007922:	4013      	ands	r3, r2
 8007924:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d003      	beq.n	800793a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007932:	69ba      	ldr	r2, [r7, #24]
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	4313      	orrs	r3, r2
 8007938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800793a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007942:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	43db      	mvns	r3, r3
 800794e:	69ba      	ldr	r2, [r7, #24]
 8007950:	4013      	ands	r3, r2
 8007952:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800795c:	2b00      	cmp	r3, #0
 800795e:	d003      	beq.n	8007968 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8007960:	69ba      	ldr	r2, [r7, #24]
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	4313      	orrs	r3, r2
 8007966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007968:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	43db      	mvns	r3, r3
 800797a:	69ba      	ldr	r2, [r7, #24]
 800797c:	4013      	ands	r3, r2
 800797e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007988:	2b00      	cmp	r3, #0
 800798a:	d003      	beq.n	8007994 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800798c:	69ba      	ldr	r2, [r7, #24]
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	4313      	orrs	r3, r2
 8007992:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	69ba      	ldr	r2, [r7, #24]
 8007998:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	43db      	mvns	r3, r3
 80079a4:	69ba      	ldr	r2, [r7, #24]
 80079a6:	4013      	ands	r3, r2
 80079a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d003      	beq.n	80079be <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80079b6:	69ba      	ldr	r2, [r7, #24]
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80079c4:	69fb      	ldr	r3, [r7, #28]
 80079c6:	3301      	adds	r3, #1
 80079c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	fa22 f303 	lsr.w	r3, r2, r3
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f47f ae6b 	bne.w	80076b0 <HAL_GPIO_Init+0x14>
  }
}
 80079da:	bf00      	nop
 80079dc:	bf00      	nop
 80079de:	3724      	adds	r7, #36	; 0x24
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr
 80079e8:	58000400 	.word	0x58000400

080079ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	460b      	mov	r3, r1
 80079f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	691a      	ldr	r2, [r3, #16]
 80079fc:	887b      	ldrh	r3, [r7, #2]
 80079fe:	4013      	ands	r3, r2
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d002      	beq.n	8007a0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007a04:	2301      	movs	r3, #1
 8007a06:	73fb      	strb	r3, [r7, #15]
 8007a08:	e001      	b.n	8007a0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3714      	adds	r7, #20
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b082      	sub	sp, #8
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d101      	bne.n	8007a2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e07f      	b.n	8007b2e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d106      	bne.n	8007a48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f7fa f9e0 	bl	8001e08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2224      	movs	r2, #36	; 0x24
 8007a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f022 0201 	bic.w	r2, r2, #1
 8007a5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007a6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	689a      	ldr	r2, [r3, #8]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007a7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d107      	bne.n	8007a96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	689a      	ldr	r2, [r3, #8]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a92:	609a      	str	r2, [r3, #8]
 8007a94:	e006      	b.n	8007aa4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	689a      	ldr	r2, [r3, #8]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007aa2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d104      	bne.n	8007ab6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ab4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	6859      	ldr	r1, [r3, #4]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	4b1d      	ldr	r3, [pc, #116]	; (8007b38 <HAL_I2C_Init+0x11c>)
 8007ac2:	430b      	orrs	r3, r1
 8007ac4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	68da      	ldr	r2, [r3, #12]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007ad4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	691a      	ldr	r2, [r3, #16]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	695b      	ldr	r3, [r3, #20]
 8007ade:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	430a      	orrs	r2, r1
 8007aee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	69d9      	ldr	r1, [r3, #28]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a1a      	ldr	r2, [r3, #32]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	430a      	orrs	r2, r1
 8007afe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f042 0201 	orr.w	r2, r2, #1
 8007b0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2220      	movs	r2, #32
 8007b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3708      	adds	r7, #8
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	02008000 	.word	0x02008000

08007b3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	2b20      	cmp	r3, #32
 8007b50:	d138      	bne.n	8007bc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d101      	bne.n	8007b60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	e032      	b.n	8007bc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2224      	movs	r2, #36	; 0x24
 8007b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f022 0201 	bic.w	r2, r2, #1
 8007b7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007b8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	6819      	ldr	r1, [r3, #0]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f042 0201 	orr.w	r2, r2, #1
 8007bae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2220      	movs	r2, #32
 8007bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	e000      	b.n	8007bc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007bc4:	2302      	movs	r3, #2
  }
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	370c      	adds	r7, #12
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007bd2:	b480      	push	{r7}
 8007bd4:	b085      	sub	sp, #20
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
 8007bda:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	2b20      	cmp	r3, #32
 8007be6:	d139      	bne.n	8007c5c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d101      	bne.n	8007bf6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007bf2:	2302      	movs	r3, #2
 8007bf4:	e033      	b.n	8007c5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2224      	movs	r2, #36	; 0x24
 8007c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f022 0201 	bic.w	r2, r2, #1
 8007c14:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007c24:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	021b      	lsls	r3, r3, #8
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f042 0201 	orr.w	r2, r2, #1
 8007c46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	e000      	b.n	8007c5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007c5c:	2302      	movs	r3, #2
  }
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3714      	adds	r7, #20
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007c6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c6c:	b08f      	sub	sp, #60	; 0x3c
 8007c6e:	af0a      	add	r7, sp, #40	; 0x28
 8007c70:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d101      	bne.n	8007c7c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e116      	b.n	8007eaa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d106      	bne.n	8007c9c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7fa fac8 	bl	800222c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2203      	movs	r2, #3
 8007ca0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d102      	bne.n	8007cb6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f007 fd1c 	bl	800f6f8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	603b      	str	r3, [r7, #0]
 8007cc6:	687e      	ldr	r6, [r7, #4]
 8007cc8:	466d      	mov	r5, sp
 8007cca:	f106 0410 	add.w	r4, r6, #16
 8007cce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007cd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007cd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007cd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007cd6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007cda:	e885 0003 	stmia.w	r5, {r0, r1}
 8007cde:	1d33      	adds	r3, r6, #4
 8007ce0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ce2:	6838      	ldr	r0, [r7, #0]
 8007ce4:	f007 fc9a 	bl	800f61c <USB_CoreInit>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d005      	beq.n	8007cfa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2202      	movs	r2, #2
 8007cf2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e0d7      	b.n	8007eaa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2100      	movs	r1, #0
 8007d00:	4618      	mov	r0, r3
 8007d02:	f007 fd0a 	bl	800f71a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d06:	2300      	movs	r3, #0
 8007d08:	73fb      	strb	r3, [r7, #15]
 8007d0a:	e04a      	b.n	8007da2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007d0c:	7bfa      	ldrb	r2, [r7, #15]
 8007d0e:	6879      	ldr	r1, [r7, #4]
 8007d10:	4613      	mov	r3, r2
 8007d12:	00db      	lsls	r3, r3, #3
 8007d14:	4413      	add	r3, r2
 8007d16:	009b      	lsls	r3, r3, #2
 8007d18:	440b      	add	r3, r1
 8007d1a:	333d      	adds	r3, #61	; 0x3d
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007d20:	7bfa      	ldrb	r2, [r7, #15]
 8007d22:	6879      	ldr	r1, [r7, #4]
 8007d24:	4613      	mov	r3, r2
 8007d26:	00db      	lsls	r3, r3, #3
 8007d28:	4413      	add	r3, r2
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	440b      	add	r3, r1
 8007d2e:	333c      	adds	r3, #60	; 0x3c
 8007d30:	7bfa      	ldrb	r2, [r7, #15]
 8007d32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007d34:	7bfa      	ldrb	r2, [r7, #15]
 8007d36:	7bfb      	ldrb	r3, [r7, #15]
 8007d38:	b298      	uxth	r0, r3
 8007d3a:	6879      	ldr	r1, [r7, #4]
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	00db      	lsls	r3, r3, #3
 8007d40:	4413      	add	r3, r2
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	440b      	add	r3, r1
 8007d46:	3356      	adds	r3, #86	; 0x56
 8007d48:	4602      	mov	r2, r0
 8007d4a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007d4c:	7bfa      	ldrb	r2, [r7, #15]
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	4613      	mov	r3, r2
 8007d52:	00db      	lsls	r3, r3, #3
 8007d54:	4413      	add	r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	440b      	add	r3, r1
 8007d5a:	3340      	adds	r3, #64	; 0x40
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007d60:	7bfa      	ldrb	r2, [r7, #15]
 8007d62:	6879      	ldr	r1, [r7, #4]
 8007d64:	4613      	mov	r3, r2
 8007d66:	00db      	lsls	r3, r3, #3
 8007d68:	4413      	add	r3, r2
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	440b      	add	r3, r1
 8007d6e:	3344      	adds	r3, #68	; 0x44
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007d74:	7bfa      	ldrb	r2, [r7, #15]
 8007d76:	6879      	ldr	r1, [r7, #4]
 8007d78:	4613      	mov	r3, r2
 8007d7a:	00db      	lsls	r3, r3, #3
 8007d7c:	4413      	add	r3, r2
 8007d7e:	009b      	lsls	r3, r3, #2
 8007d80:	440b      	add	r3, r1
 8007d82:	3348      	adds	r3, #72	; 0x48
 8007d84:	2200      	movs	r2, #0
 8007d86:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007d88:	7bfa      	ldrb	r2, [r7, #15]
 8007d8a:	6879      	ldr	r1, [r7, #4]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	4413      	add	r3, r2
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	440b      	add	r3, r1
 8007d96:	334c      	adds	r3, #76	; 0x4c
 8007d98:	2200      	movs	r2, #0
 8007d9a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d9c:	7bfb      	ldrb	r3, [r7, #15]
 8007d9e:	3301      	adds	r3, #1
 8007da0:	73fb      	strb	r3, [r7, #15]
 8007da2:	7bfa      	ldrb	r2, [r7, #15]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d3af      	bcc.n	8007d0c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007dac:	2300      	movs	r3, #0
 8007dae:	73fb      	strb	r3, [r7, #15]
 8007db0:	e044      	b.n	8007e3c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007db2:	7bfa      	ldrb	r2, [r7, #15]
 8007db4:	6879      	ldr	r1, [r7, #4]
 8007db6:	4613      	mov	r3, r2
 8007db8:	00db      	lsls	r3, r3, #3
 8007dba:	4413      	add	r3, r2
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	440b      	add	r3, r1
 8007dc0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007dc8:	7bfa      	ldrb	r2, [r7, #15]
 8007dca:	6879      	ldr	r1, [r7, #4]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	00db      	lsls	r3, r3, #3
 8007dd0:	4413      	add	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	440b      	add	r3, r1
 8007dd6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8007dda:	7bfa      	ldrb	r2, [r7, #15]
 8007ddc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007dde:	7bfa      	ldrb	r2, [r7, #15]
 8007de0:	6879      	ldr	r1, [r7, #4]
 8007de2:	4613      	mov	r3, r2
 8007de4:	00db      	lsls	r3, r3, #3
 8007de6:	4413      	add	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	440b      	add	r3, r1
 8007dec:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007df0:	2200      	movs	r2, #0
 8007df2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007df4:	7bfa      	ldrb	r2, [r7, #15]
 8007df6:	6879      	ldr	r1, [r7, #4]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	00db      	lsls	r3, r3, #3
 8007dfc:	4413      	add	r3, r2
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	440b      	add	r3, r1
 8007e02:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8007e06:	2200      	movs	r2, #0
 8007e08:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007e0a:	7bfa      	ldrb	r2, [r7, #15]
 8007e0c:	6879      	ldr	r1, [r7, #4]
 8007e0e:	4613      	mov	r3, r2
 8007e10:	00db      	lsls	r3, r3, #3
 8007e12:	4413      	add	r3, r2
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	440b      	add	r3, r1
 8007e18:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007e20:	7bfa      	ldrb	r2, [r7, #15]
 8007e22:	6879      	ldr	r1, [r7, #4]
 8007e24:	4613      	mov	r3, r2
 8007e26:	00db      	lsls	r3, r3, #3
 8007e28:	4413      	add	r3, r2
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	440b      	add	r3, r1
 8007e2e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007e32:	2200      	movs	r2, #0
 8007e34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e36:	7bfb      	ldrb	r3, [r7, #15]
 8007e38:	3301      	adds	r3, #1
 8007e3a:	73fb      	strb	r3, [r7, #15]
 8007e3c:	7bfa      	ldrb	r2, [r7, #15]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d3b5      	bcc.n	8007db2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	603b      	str	r3, [r7, #0]
 8007e4c:	687e      	ldr	r6, [r7, #4]
 8007e4e:	466d      	mov	r5, sp
 8007e50:	f106 0410 	add.w	r4, r6, #16
 8007e54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007e56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007e58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007e5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007e5c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007e60:	e885 0003 	stmia.w	r5, {r0, r1}
 8007e64:	1d33      	adds	r3, r6, #4
 8007e66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e68:	6838      	ldr	r0, [r7, #0]
 8007e6a:	f007 fca3 	bl	800f7b4 <USB_DevInit>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d005      	beq.n	8007e80 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2202      	movs	r2, #2
 8007e78:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	e014      	b.n	8007eaa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d102      	bne.n	8007e9e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 f80b 	bl	8007eb4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f007 fe61 	bl	800fb6a <USB_DevDisconnect>

  return HAL_OK;
 8007ea8:	2300      	movs	r3, #0
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3714      	adds	r7, #20
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08007eb4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ee2:	4b05      	ldr	r3, [pc, #20]	; (8007ef8 <HAL_PCDEx_ActivateLPM+0x44>)
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	68fa      	ldr	r2, [r7, #12]
 8007ee8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3714      	adds	r7, #20
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr
 8007ef8:	10000003 	.word	0x10000003

08007efc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007f04:	4b19      	ldr	r3, [pc, #100]	; (8007f6c <HAL_PWREx_ConfigSupply+0x70>)
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	f003 0304 	and.w	r3, r3, #4
 8007f0c:	2b04      	cmp	r3, #4
 8007f0e:	d00a      	beq.n	8007f26 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007f10:	4b16      	ldr	r3, [pc, #88]	; (8007f6c <HAL_PWREx_ConfigSupply+0x70>)
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	f003 0307 	and.w	r3, r3, #7
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d001      	beq.n	8007f22 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e01f      	b.n	8007f62 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007f22:	2300      	movs	r3, #0
 8007f24:	e01d      	b.n	8007f62 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007f26:	4b11      	ldr	r3, [pc, #68]	; (8007f6c <HAL_PWREx_ConfigSupply+0x70>)
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	f023 0207 	bic.w	r2, r3, #7
 8007f2e:	490f      	ldr	r1, [pc, #60]	; (8007f6c <HAL_PWREx_ConfigSupply+0x70>)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007f36:	f7fa fc15 	bl	8002764 <HAL_GetTick>
 8007f3a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007f3c:	e009      	b.n	8007f52 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007f3e:	f7fa fc11 	bl	8002764 <HAL_GetTick>
 8007f42:	4602      	mov	r2, r0
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	1ad3      	subs	r3, r2, r3
 8007f48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007f4c:	d901      	bls.n	8007f52 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e007      	b.n	8007f62 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007f52:	4b06      	ldr	r3, [pc, #24]	; (8007f6c <HAL_PWREx_ConfigSupply+0x70>)
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f5e:	d1ee      	bne.n	8007f3e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007f60:	2300      	movs	r3, #0
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3710      	adds	r7, #16
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop
 8007f6c:	58024800 	.word	0x58024800

08007f70 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8007f70:	b480      	push	{r7}
 8007f72:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007f74:	4b05      	ldr	r3, [pc, #20]	; (8007f8c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	4a04      	ldr	r2, [pc, #16]	; (8007f8c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007f7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007f7e:	60d3      	str	r3, [r2, #12]
}
 8007f80:	bf00      	nop
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop
 8007f8c:	58024800 	.word	0x58024800

08007f90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b08c      	sub	sp, #48	; 0x30
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d101      	bne.n	8007fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e3c8      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f000 8087 	beq.w	80080be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007fb0:	4b88      	ldr	r3, [pc, #544]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8007fb2:	691b      	ldr	r3, [r3, #16]
 8007fb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007fba:	4b86      	ldr	r3, [pc, #536]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8007fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fbe:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc2:	2b10      	cmp	r3, #16
 8007fc4:	d007      	beq.n	8007fd6 <HAL_RCC_OscConfig+0x46>
 8007fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc8:	2b18      	cmp	r3, #24
 8007fca:	d110      	bne.n	8007fee <HAL_RCC_OscConfig+0x5e>
 8007fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fce:	f003 0303 	and.w	r3, r3, #3
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d10b      	bne.n	8007fee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fd6:	4b7f      	ldr	r3, [pc, #508]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d06c      	beq.n	80080bc <HAL_RCC_OscConfig+0x12c>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d168      	bne.n	80080bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e3a2      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ff6:	d106      	bne.n	8008006 <HAL_RCC_OscConfig+0x76>
 8007ff8:	4b76      	ldr	r3, [pc, #472]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a75      	ldr	r2, [pc, #468]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8007ffe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008002:	6013      	str	r3, [r2, #0]
 8008004:	e02e      	b.n	8008064 <HAL_RCC_OscConfig+0xd4>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d10c      	bne.n	8008028 <HAL_RCC_OscConfig+0x98>
 800800e:	4b71      	ldr	r3, [pc, #452]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a70      	ldr	r2, [pc, #448]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008014:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008018:	6013      	str	r3, [r2, #0]
 800801a:	4b6e      	ldr	r3, [pc, #440]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a6d      	ldr	r2, [pc, #436]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008020:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008024:	6013      	str	r3, [r2, #0]
 8008026:	e01d      	b.n	8008064 <HAL_RCC_OscConfig+0xd4>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008030:	d10c      	bne.n	800804c <HAL_RCC_OscConfig+0xbc>
 8008032:	4b68      	ldr	r3, [pc, #416]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a67      	ldr	r2, [pc, #412]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800803c:	6013      	str	r3, [r2, #0]
 800803e:	4b65      	ldr	r3, [pc, #404]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a64      	ldr	r2, [pc, #400]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008048:	6013      	str	r3, [r2, #0]
 800804a:	e00b      	b.n	8008064 <HAL_RCC_OscConfig+0xd4>
 800804c:	4b61      	ldr	r3, [pc, #388]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a60      	ldr	r2, [pc, #384]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008056:	6013      	str	r3, [r2, #0]
 8008058:	4b5e      	ldr	r3, [pc, #376]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a5d      	ldr	r2, [pc, #372]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 800805e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008062:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d013      	beq.n	8008094 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800806c:	f7fa fb7a 	bl	8002764 <HAL_GetTick>
 8008070:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008072:	e008      	b.n	8008086 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008074:	f7fa fb76 	bl	8002764 <HAL_GetTick>
 8008078:	4602      	mov	r2, r0
 800807a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	2b64      	cmp	r3, #100	; 0x64
 8008080:	d901      	bls.n	8008086 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008082:	2303      	movs	r3, #3
 8008084:	e356      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008086:	4b53      	ldr	r3, [pc, #332]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800808e:	2b00      	cmp	r3, #0
 8008090:	d0f0      	beq.n	8008074 <HAL_RCC_OscConfig+0xe4>
 8008092:	e014      	b.n	80080be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008094:	f7fa fb66 	bl	8002764 <HAL_GetTick>
 8008098:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800809a:	e008      	b.n	80080ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800809c:	f7fa fb62 	bl	8002764 <HAL_GetTick>
 80080a0:	4602      	mov	r2, r0
 80080a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	2b64      	cmp	r3, #100	; 0x64
 80080a8:	d901      	bls.n	80080ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80080aa:	2303      	movs	r3, #3
 80080ac:	e342      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80080ae:	4b49      	ldr	r3, [pc, #292]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d1f0      	bne.n	800809c <HAL_RCC_OscConfig+0x10c>
 80080ba:	e000      	b.n	80080be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0302 	and.w	r3, r3, #2
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	f000 808c 	beq.w	80081e4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080cc:	4b41      	ldr	r3, [pc, #260]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 80080ce:	691b      	ldr	r3, [r3, #16]
 80080d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80080d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80080d6:	4b3f      	ldr	r3, [pc, #252]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 80080d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080da:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80080dc:	6a3b      	ldr	r3, [r7, #32]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d007      	beq.n	80080f2 <HAL_RCC_OscConfig+0x162>
 80080e2:	6a3b      	ldr	r3, [r7, #32]
 80080e4:	2b18      	cmp	r3, #24
 80080e6:	d137      	bne.n	8008158 <HAL_RCC_OscConfig+0x1c8>
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	f003 0303 	and.w	r3, r3, #3
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d132      	bne.n	8008158 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080f2:	4b38      	ldr	r3, [pc, #224]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f003 0304 	and.w	r3, r3, #4
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d005      	beq.n	800810a <HAL_RCC_OscConfig+0x17a>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d101      	bne.n	800810a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e314      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800810a:	4b32      	ldr	r3, [pc, #200]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f023 0219 	bic.w	r2, r3, #25
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	68db      	ldr	r3, [r3, #12]
 8008116:	492f      	ldr	r1, [pc, #188]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008118:	4313      	orrs	r3, r2
 800811a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800811c:	f7fa fb22 	bl	8002764 <HAL_GetTick>
 8008120:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008122:	e008      	b.n	8008136 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008124:	f7fa fb1e 	bl	8002764 <HAL_GetTick>
 8008128:	4602      	mov	r2, r0
 800812a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	2b02      	cmp	r3, #2
 8008130:	d901      	bls.n	8008136 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8008132:	2303      	movs	r3, #3
 8008134:	e2fe      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008136:	4b27      	ldr	r3, [pc, #156]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f003 0304 	and.w	r3, r3, #4
 800813e:	2b00      	cmp	r3, #0
 8008140:	d0f0      	beq.n	8008124 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008142:	4b24      	ldr	r3, [pc, #144]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	691b      	ldr	r3, [r3, #16]
 800814e:	061b      	lsls	r3, r3, #24
 8008150:	4920      	ldr	r1, [pc, #128]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008152:	4313      	orrs	r3, r2
 8008154:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008156:	e045      	b.n	80081e4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d026      	beq.n	80081ae <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008160:	4b1c      	ldr	r3, [pc, #112]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f023 0219 	bic.w	r2, r3, #25
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	68db      	ldr	r3, [r3, #12]
 800816c:	4919      	ldr	r1, [pc, #100]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 800816e:	4313      	orrs	r3, r2
 8008170:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008172:	f7fa faf7 	bl	8002764 <HAL_GetTick>
 8008176:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008178:	e008      	b.n	800818c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800817a:	f7fa faf3 	bl	8002764 <HAL_GetTick>
 800817e:	4602      	mov	r2, r0
 8008180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008182:	1ad3      	subs	r3, r2, r3
 8008184:	2b02      	cmp	r3, #2
 8008186:	d901      	bls.n	800818c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008188:	2303      	movs	r3, #3
 800818a:	e2d3      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800818c:	4b11      	ldr	r3, [pc, #68]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f003 0304 	and.w	r3, r3, #4
 8008194:	2b00      	cmp	r3, #0
 8008196:	d0f0      	beq.n	800817a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008198:	4b0e      	ldr	r3, [pc, #56]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	061b      	lsls	r3, r3, #24
 80081a6:	490b      	ldr	r1, [pc, #44]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 80081a8:	4313      	orrs	r3, r2
 80081aa:	604b      	str	r3, [r1, #4]
 80081ac:	e01a      	b.n	80081e4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80081ae:	4b09      	ldr	r3, [pc, #36]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a08      	ldr	r2, [pc, #32]	; (80081d4 <HAL_RCC_OscConfig+0x244>)
 80081b4:	f023 0301 	bic.w	r3, r3, #1
 80081b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081ba:	f7fa fad3 	bl	8002764 <HAL_GetTick>
 80081be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80081c0:	e00a      	b.n	80081d8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081c2:	f7fa facf 	bl	8002764 <HAL_GetTick>
 80081c6:	4602      	mov	r2, r0
 80081c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ca:	1ad3      	subs	r3, r2, r3
 80081cc:	2b02      	cmp	r3, #2
 80081ce:	d903      	bls.n	80081d8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80081d0:	2303      	movs	r3, #3
 80081d2:	e2af      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
 80081d4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80081d8:	4b96      	ldr	r3, [pc, #600]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 0304 	and.w	r3, r3, #4
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1ee      	bne.n	80081c2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f003 0310 	and.w	r3, r3, #16
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d06a      	beq.n	80082c6 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081f0:	4b90      	ldr	r3, [pc, #576]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 80081f2:	691b      	ldr	r3, [r3, #16]
 80081f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80081f8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80081fa:	4b8e      	ldr	r3, [pc, #568]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 80081fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081fe:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	2b08      	cmp	r3, #8
 8008204:	d007      	beq.n	8008216 <HAL_RCC_OscConfig+0x286>
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	2b18      	cmp	r3, #24
 800820a:	d11b      	bne.n	8008244 <HAL_RCC_OscConfig+0x2b4>
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f003 0303 	and.w	r3, r3, #3
 8008212:	2b01      	cmp	r3, #1
 8008214:	d116      	bne.n	8008244 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008216:	4b87      	ldr	r3, [pc, #540]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800821e:	2b00      	cmp	r3, #0
 8008220:	d005      	beq.n	800822e <HAL_RCC_OscConfig+0x29e>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	69db      	ldr	r3, [r3, #28]
 8008226:	2b80      	cmp	r3, #128	; 0x80
 8008228:	d001      	beq.n	800822e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e282      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800822e:	4b81      	ldr	r3, [pc, #516]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008230:	68db      	ldr	r3, [r3, #12]
 8008232:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a1b      	ldr	r3, [r3, #32]
 800823a:	061b      	lsls	r3, r3, #24
 800823c:	497d      	ldr	r1, [pc, #500]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800823e:	4313      	orrs	r3, r2
 8008240:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008242:	e040      	b.n	80082c6 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	69db      	ldr	r3, [r3, #28]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d023      	beq.n	8008294 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800824c:	4b79      	ldr	r3, [pc, #484]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a78      	ldr	r2, [pc, #480]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008252:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008256:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008258:	f7fa fa84 	bl	8002764 <HAL_GetTick>
 800825c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800825e:	e008      	b.n	8008272 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008260:	f7fa fa80 	bl	8002764 <HAL_GetTick>
 8008264:	4602      	mov	r2, r0
 8008266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008268:	1ad3      	subs	r3, r2, r3
 800826a:	2b02      	cmp	r3, #2
 800826c:	d901      	bls.n	8008272 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	e260      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008272:	4b70      	ldr	r3, [pc, #448]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800827a:	2b00      	cmp	r3, #0
 800827c:	d0f0      	beq.n	8008260 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800827e:	4b6d      	ldr	r3, [pc, #436]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a1b      	ldr	r3, [r3, #32]
 800828a:	061b      	lsls	r3, r3, #24
 800828c:	4969      	ldr	r1, [pc, #420]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800828e:	4313      	orrs	r3, r2
 8008290:	60cb      	str	r3, [r1, #12]
 8008292:	e018      	b.n	80082c6 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008294:	4b67      	ldr	r3, [pc, #412]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a66      	ldr	r2, [pc, #408]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800829a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800829e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082a0:	f7fa fa60 	bl	8002764 <HAL_GetTick>
 80082a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80082a6:	e008      	b.n	80082ba <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80082a8:	f7fa fa5c 	bl	8002764 <HAL_GetTick>
 80082ac:	4602      	mov	r2, r0
 80082ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b0:	1ad3      	subs	r3, r2, r3
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d901      	bls.n	80082ba <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80082b6:	2303      	movs	r3, #3
 80082b8:	e23c      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80082ba:	4b5e      	ldr	r3, [pc, #376]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d1f0      	bne.n	80082a8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f003 0308 	and.w	r3, r3, #8
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d036      	beq.n	8008340 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	695b      	ldr	r3, [r3, #20]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d019      	beq.n	800830e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082da:	4b56      	ldr	r3, [pc, #344]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 80082dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082de:	4a55      	ldr	r2, [pc, #340]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 80082e0:	f043 0301 	orr.w	r3, r3, #1
 80082e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e6:	f7fa fa3d 	bl	8002764 <HAL_GetTick>
 80082ea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80082ec:	e008      	b.n	8008300 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082ee:	f7fa fa39 	bl	8002764 <HAL_GetTick>
 80082f2:	4602      	mov	r2, r0
 80082f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f6:	1ad3      	subs	r3, r2, r3
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d901      	bls.n	8008300 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80082fc:	2303      	movs	r3, #3
 80082fe:	e219      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008300:	4b4c      	ldr	r3, [pc, #304]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008304:	f003 0302 	and.w	r3, r3, #2
 8008308:	2b00      	cmp	r3, #0
 800830a:	d0f0      	beq.n	80082ee <HAL_RCC_OscConfig+0x35e>
 800830c:	e018      	b.n	8008340 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800830e:	4b49      	ldr	r3, [pc, #292]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008312:	4a48      	ldr	r2, [pc, #288]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008314:	f023 0301 	bic.w	r3, r3, #1
 8008318:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800831a:	f7fa fa23 	bl	8002764 <HAL_GetTick>
 800831e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008320:	e008      	b.n	8008334 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008322:	f7fa fa1f 	bl	8002764 <HAL_GetTick>
 8008326:	4602      	mov	r2, r0
 8008328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832a:	1ad3      	subs	r3, r2, r3
 800832c:	2b02      	cmp	r3, #2
 800832e:	d901      	bls.n	8008334 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	e1ff      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008334:	4b3f      	ldr	r3, [pc, #252]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008336:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008338:	f003 0302 	and.w	r3, r3, #2
 800833c:	2b00      	cmp	r3, #0
 800833e:	d1f0      	bne.n	8008322 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 0320 	and.w	r3, r3, #32
 8008348:	2b00      	cmp	r3, #0
 800834a:	d036      	beq.n	80083ba <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	699b      	ldr	r3, [r3, #24]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d019      	beq.n	8008388 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008354:	4b37      	ldr	r3, [pc, #220]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a36      	ldr	r2, [pc, #216]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800835a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800835e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008360:	f7fa fa00 	bl	8002764 <HAL_GetTick>
 8008364:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008366:	e008      	b.n	800837a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008368:	f7fa f9fc 	bl	8002764 <HAL_GetTick>
 800836c:	4602      	mov	r2, r0
 800836e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008370:	1ad3      	subs	r3, r2, r3
 8008372:	2b02      	cmp	r3, #2
 8008374:	d901      	bls.n	800837a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8008376:	2303      	movs	r3, #3
 8008378:	e1dc      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800837a:	4b2e      	ldr	r3, [pc, #184]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d0f0      	beq.n	8008368 <HAL_RCC_OscConfig+0x3d8>
 8008386:	e018      	b.n	80083ba <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008388:	4b2a      	ldr	r3, [pc, #168]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a29      	ldr	r2, [pc, #164]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800838e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008392:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008394:	f7fa f9e6 	bl	8002764 <HAL_GetTick>
 8008398:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800839a:	e008      	b.n	80083ae <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800839c:	f7fa f9e2 	bl	8002764 <HAL_GetTick>
 80083a0:	4602      	mov	r2, r0
 80083a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a4:	1ad3      	subs	r3, r2, r3
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d901      	bls.n	80083ae <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80083aa:	2303      	movs	r3, #3
 80083ac:	e1c2      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80083ae:	4b21      	ldr	r3, [pc, #132]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1f0      	bne.n	800839c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 0304 	and.w	r3, r3, #4
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	f000 8086 	beq.w	80084d4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80083c8:	4b1b      	ldr	r3, [pc, #108]	; (8008438 <HAL_RCC_OscConfig+0x4a8>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a1a      	ldr	r2, [pc, #104]	; (8008438 <HAL_RCC_OscConfig+0x4a8>)
 80083ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80083d4:	f7fa f9c6 	bl	8002764 <HAL_GetTick>
 80083d8:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80083da:	e008      	b.n	80083ee <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083dc:	f7fa f9c2 	bl	8002764 <HAL_GetTick>
 80083e0:	4602      	mov	r2, r0
 80083e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e4:	1ad3      	subs	r3, r2, r3
 80083e6:	2b64      	cmp	r3, #100	; 0x64
 80083e8:	d901      	bls.n	80083ee <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80083ea:	2303      	movs	r3, #3
 80083ec:	e1a2      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80083ee:	4b12      	ldr	r3, [pc, #72]	; (8008438 <HAL_RCC_OscConfig+0x4a8>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d0f0      	beq.n	80083dc <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d106      	bne.n	8008410 <HAL_RCC_OscConfig+0x480>
 8008402:	4b0c      	ldr	r3, [pc, #48]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008406:	4a0b      	ldr	r2, [pc, #44]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008408:	f043 0301 	orr.w	r3, r3, #1
 800840c:	6713      	str	r3, [r2, #112]	; 0x70
 800840e:	e032      	b.n	8008476 <HAL_RCC_OscConfig+0x4e6>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d111      	bne.n	800843c <HAL_RCC_OscConfig+0x4ac>
 8008418:	4b06      	ldr	r3, [pc, #24]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800841a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800841c:	4a05      	ldr	r2, [pc, #20]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800841e:	f023 0301 	bic.w	r3, r3, #1
 8008422:	6713      	str	r3, [r2, #112]	; 0x70
 8008424:	4b03      	ldr	r3, [pc, #12]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 8008426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008428:	4a02      	ldr	r2, [pc, #8]	; (8008434 <HAL_RCC_OscConfig+0x4a4>)
 800842a:	f023 0304 	bic.w	r3, r3, #4
 800842e:	6713      	str	r3, [r2, #112]	; 0x70
 8008430:	e021      	b.n	8008476 <HAL_RCC_OscConfig+0x4e6>
 8008432:	bf00      	nop
 8008434:	58024400 	.word	0x58024400
 8008438:	58024800 	.word	0x58024800
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	689b      	ldr	r3, [r3, #8]
 8008440:	2b05      	cmp	r3, #5
 8008442:	d10c      	bne.n	800845e <HAL_RCC_OscConfig+0x4ce>
 8008444:	4b83      	ldr	r3, [pc, #524]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008448:	4a82      	ldr	r2, [pc, #520]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800844a:	f043 0304 	orr.w	r3, r3, #4
 800844e:	6713      	str	r3, [r2, #112]	; 0x70
 8008450:	4b80      	ldr	r3, [pc, #512]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008454:	4a7f      	ldr	r2, [pc, #508]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008456:	f043 0301 	orr.w	r3, r3, #1
 800845a:	6713      	str	r3, [r2, #112]	; 0x70
 800845c:	e00b      	b.n	8008476 <HAL_RCC_OscConfig+0x4e6>
 800845e:	4b7d      	ldr	r3, [pc, #500]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008462:	4a7c      	ldr	r2, [pc, #496]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008464:	f023 0301 	bic.w	r3, r3, #1
 8008468:	6713      	str	r3, [r2, #112]	; 0x70
 800846a:	4b7a      	ldr	r3, [pc, #488]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800846c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800846e:	4a79      	ldr	r2, [pc, #484]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008470:	f023 0304 	bic.w	r3, r3, #4
 8008474:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d015      	beq.n	80084aa <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800847e:	f7fa f971 	bl	8002764 <HAL_GetTick>
 8008482:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008484:	e00a      	b.n	800849c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008486:	f7fa f96d 	bl	8002764 <HAL_GetTick>
 800848a:	4602      	mov	r2, r0
 800848c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848e:	1ad3      	subs	r3, r2, r3
 8008490:	f241 3288 	movw	r2, #5000	; 0x1388
 8008494:	4293      	cmp	r3, r2
 8008496:	d901      	bls.n	800849c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8008498:	2303      	movs	r3, #3
 800849a:	e14b      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800849c:	4b6d      	ldr	r3, [pc, #436]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800849e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084a0:	f003 0302 	and.w	r3, r3, #2
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d0ee      	beq.n	8008486 <HAL_RCC_OscConfig+0x4f6>
 80084a8:	e014      	b.n	80084d4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084aa:	f7fa f95b 	bl	8002764 <HAL_GetTick>
 80084ae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80084b0:	e00a      	b.n	80084c8 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084b2:	f7fa f957 	bl	8002764 <HAL_GetTick>
 80084b6:	4602      	mov	r2, r0
 80084b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ba:	1ad3      	subs	r3, r2, r3
 80084bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d901      	bls.n	80084c8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80084c4:	2303      	movs	r3, #3
 80084c6:	e135      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80084c8:	4b62      	ldr	r3, [pc, #392]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80084ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084cc:	f003 0302 	and.w	r3, r3, #2
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1ee      	bne.n	80084b2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f000 812a 	beq.w	8008732 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80084de:	4b5d      	ldr	r3, [pc, #372]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80084e6:	2b18      	cmp	r3, #24
 80084e8:	f000 80ba 	beq.w	8008660 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f0:	2b02      	cmp	r3, #2
 80084f2:	f040 8095 	bne.w	8008620 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084f6:	4b57      	ldr	r3, [pc, #348]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a56      	ldr	r2, [pc, #344]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80084fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008502:	f7fa f92f 	bl	8002764 <HAL_GetTick>
 8008506:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008508:	e008      	b.n	800851c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800850a:	f7fa f92b 	bl	8002764 <HAL_GetTick>
 800850e:	4602      	mov	r2, r0
 8008510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008512:	1ad3      	subs	r3, r2, r3
 8008514:	2b02      	cmp	r3, #2
 8008516:	d901      	bls.n	800851c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8008518:	2303      	movs	r3, #3
 800851a:	e10b      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800851c:	4b4d      	ldr	r3, [pc, #308]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1f0      	bne.n	800850a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008528:	4b4a      	ldr	r3, [pc, #296]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800852a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800852c:	4b4a      	ldr	r3, [pc, #296]	; (8008658 <HAL_RCC_OscConfig+0x6c8>)
 800852e:	4013      	ands	r3, r2
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008538:	0112      	lsls	r2, r2, #4
 800853a:	430a      	orrs	r2, r1
 800853c:	4945      	ldr	r1, [pc, #276]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800853e:	4313      	orrs	r3, r2
 8008540:	628b      	str	r3, [r1, #40]	; 0x28
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008546:	3b01      	subs	r3, #1
 8008548:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008550:	3b01      	subs	r3, #1
 8008552:	025b      	lsls	r3, r3, #9
 8008554:	b29b      	uxth	r3, r3
 8008556:	431a      	orrs	r2, r3
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800855c:	3b01      	subs	r3, #1
 800855e:	041b      	lsls	r3, r3, #16
 8008560:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008564:	431a      	orrs	r2, r3
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800856a:	3b01      	subs	r3, #1
 800856c:	061b      	lsls	r3, r3, #24
 800856e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008572:	4938      	ldr	r1, [pc, #224]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008574:	4313      	orrs	r3, r2
 8008576:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008578:	4b36      	ldr	r3, [pc, #216]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800857a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800857c:	4a35      	ldr	r2, [pc, #212]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800857e:	f023 0301 	bic.w	r3, r3, #1
 8008582:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008584:	4b33      	ldr	r3, [pc, #204]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008586:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008588:	4b34      	ldr	r3, [pc, #208]	; (800865c <HAL_RCC_OscConfig+0x6cc>)
 800858a:	4013      	ands	r3, r2
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008590:	00d2      	lsls	r2, r2, #3
 8008592:	4930      	ldr	r1, [pc, #192]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008594:	4313      	orrs	r3, r2
 8008596:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008598:	4b2e      	ldr	r3, [pc, #184]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 800859a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800859c:	f023 020c 	bic.w	r2, r3, #12
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a4:	492b      	ldr	r1, [pc, #172]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085a6:	4313      	orrs	r3, r2
 80085a8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80085aa:	4b2a      	ldr	r3, [pc, #168]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ae:	f023 0202 	bic.w	r2, r3, #2
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085b6:	4927      	ldr	r1, [pc, #156]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085b8:	4313      	orrs	r3, r2
 80085ba:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80085bc:	4b25      	ldr	r3, [pc, #148]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c0:	4a24      	ldr	r2, [pc, #144]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085c6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085c8:	4b22      	ldr	r3, [pc, #136]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085cc:	4a21      	ldr	r2, [pc, #132]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80085d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80085d4:	4b1f      	ldr	r3, [pc, #124]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d8:	4a1e      	ldr	r2, [pc, #120]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80085de:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80085e0:	4b1c      	ldr	r3, [pc, #112]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e4:	4a1b      	ldr	r2, [pc, #108]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085e6:	f043 0301 	orr.w	r3, r3, #1
 80085ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085ec:	4b19      	ldr	r3, [pc, #100]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a18      	ldr	r2, [pc, #96]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 80085f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80085f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f8:	f7fa f8b4 	bl	8002764 <HAL_GetTick>
 80085fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80085fe:	e008      	b.n	8008612 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008600:	f7fa f8b0 	bl	8002764 <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	2b02      	cmp	r3, #2
 800860c:	d901      	bls.n	8008612 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	e090      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008612:	4b10      	ldr	r3, [pc, #64]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800861a:	2b00      	cmp	r3, #0
 800861c:	d0f0      	beq.n	8008600 <HAL_RCC_OscConfig+0x670>
 800861e:	e088      	b.n	8008732 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008620:	4b0c      	ldr	r3, [pc, #48]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a0b      	ldr	r2, [pc, #44]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008626:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800862a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800862c:	f7fa f89a 	bl	8002764 <HAL_GetTick>
 8008630:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008632:	e008      	b.n	8008646 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008634:	f7fa f896 	bl	8002764 <HAL_GetTick>
 8008638:	4602      	mov	r2, r0
 800863a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	2b02      	cmp	r3, #2
 8008640:	d901      	bls.n	8008646 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	e076      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008646:	4b03      	ldr	r3, [pc, #12]	; (8008654 <HAL_RCC_OscConfig+0x6c4>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1f0      	bne.n	8008634 <HAL_RCC_OscConfig+0x6a4>
 8008652:	e06e      	b.n	8008732 <HAL_RCC_OscConfig+0x7a2>
 8008654:	58024400 	.word	0x58024400
 8008658:	fffffc0c 	.word	0xfffffc0c
 800865c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008660:	4b36      	ldr	r3, [pc, #216]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 8008662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008664:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008666:	4b35      	ldr	r3, [pc, #212]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 8008668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800866a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008670:	2b01      	cmp	r3, #1
 8008672:	d031      	beq.n	80086d8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f003 0203 	and.w	r2, r3, #3
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800867e:	429a      	cmp	r2, r3
 8008680:	d12a      	bne.n	80086d8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	091b      	lsrs	r3, r3, #4
 8008686:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800868e:	429a      	cmp	r2, r3
 8008690:	d122      	bne.n	80086d8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800869c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800869e:	429a      	cmp	r2, r3
 80086a0:	d11a      	bne.n	80086d8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	0a5b      	lsrs	r3, r3, #9
 80086a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ae:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d111      	bne.n	80086d8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	0c1b      	lsrs	r3, r3, #16
 80086b8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d108      	bne.n	80086d8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	0e1b      	lsrs	r3, r3, #24
 80086ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086d2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d001      	beq.n	80086dc <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	e02b      	b.n	8008734 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80086dc:	4b17      	ldr	r3, [pc, #92]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 80086de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086e0:	08db      	lsrs	r3, r3, #3
 80086e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80086e6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086ec:	693a      	ldr	r2, [r7, #16]
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d01f      	beq.n	8008732 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80086f2:	4b12      	ldr	r3, [pc, #72]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 80086f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f6:	4a11      	ldr	r2, [pc, #68]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 80086f8:	f023 0301 	bic.w	r3, r3, #1
 80086fc:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80086fe:	f7fa f831 	bl	8002764 <HAL_GetTick>
 8008702:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008704:	bf00      	nop
 8008706:	f7fa f82d 	bl	8002764 <HAL_GetTick>
 800870a:	4602      	mov	r2, r0
 800870c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870e:	4293      	cmp	r3, r2
 8008710:	d0f9      	beq.n	8008706 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008712:	4b0a      	ldr	r3, [pc, #40]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 8008714:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008716:	4b0a      	ldr	r3, [pc, #40]	; (8008740 <HAL_RCC_OscConfig+0x7b0>)
 8008718:	4013      	ands	r3, r2
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800871e:	00d2      	lsls	r2, r2, #3
 8008720:	4906      	ldr	r1, [pc, #24]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 8008722:	4313      	orrs	r3, r2
 8008724:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008726:	4b05      	ldr	r3, [pc, #20]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 8008728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800872a:	4a04      	ldr	r2, [pc, #16]	; (800873c <HAL_RCC_OscConfig+0x7ac>)
 800872c:	f043 0301 	orr.w	r3, r3, #1
 8008730:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008732:	2300      	movs	r3, #0
}
 8008734:	4618      	mov	r0, r3
 8008736:	3730      	adds	r7, #48	; 0x30
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	58024400 	.word	0x58024400
 8008740:	ffff0007 	.word	0xffff0007

08008744 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b086      	sub	sp, #24
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d101      	bne.n	8008758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e19c      	b.n	8008a92 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008758:	4b8a      	ldr	r3, [pc, #552]	; (8008984 <HAL_RCC_ClockConfig+0x240>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f003 030f 	and.w	r3, r3, #15
 8008760:	683a      	ldr	r2, [r7, #0]
 8008762:	429a      	cmp	r2, r3
 8008764:	d910      	bls.n	8008788 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008766:	4b87      	ldr	r3, [pc, #540]	; (8008984 <HAL_RCC_ClockConfig+0x240>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f023 020f 	bic.w	r2, r3, #15
 800876e:	4985      	ldr	r1, [pc, #532]	; (8008984 <HAL_RCC_ClockConfig+0x240>)
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	4313      	orrs	r3, r2
 8008774:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008776:	4b83      	ldr	r3, [pc, #524]	; (8008984 <HAL_RCC_ClockConfig+0x240>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 030f 	and.w	r3, r3, #15
 800877e:	683a      	ldr	r2, [r7, #0]
 8008780:	429a      	cmp	r2, r3
 8008782:	d001      	beq.n	8008788 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	e184      	b.n	8008a92 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 0304 	and.w	r3, r3, #4
 8008790:	2b00      	cmp	r3, #0
 8008792:	d010      	beq.n	80087b6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	691a      	ldr	r2, [r3, #16]
 8008798:	4b7b      	ldr	r3, [pc, #492]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 800879a:	699b      	ldr	r3, [r3, #24]
 800879c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d908      	bls.n	80087b6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80087a4:	4b78      	ldr	r3, [pc, #480]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80087a6:	699b      	ldr	r3, [r3, #24]
 80087a8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	691b      	ldr	r3, [r3, #16]
 80087b0:	4975      	ldr	r1, [pc, #468]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80087b2:	4313      	orrs	r3, r2
 80087b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 0308 	and.w	r3, r3, #8
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d010      	beq.n	80087e4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	695a      	ldr	r2, [r3, #20]
 80087c6:	4b70      	ldr	r3, [pc, #448]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80087c8:	69db      	ldr	r3, [r3, #28]
 80087ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d908      	bls.n	80087e4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80087d2:	4b6d      	ldr	r3, [pc, #436]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80087d4:	69db      	ldr	r3, [r3, #28]
 80087d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	496a      	ldr	r1, [pc, #424]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f003 0310 	and.w	r3, r3, #16
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d010      	beq.n	8008812 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	699a      	ldr	r2, [r3, #24]
 80087f4:	4b64      	ldr	r3, [pc, #400]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80087f6:	69db      	ldr	r3, [r3, #28]
 80087f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80087fc:	429a      	cmp	r2, r3
 80087fe:	d908      	bls.n	8008812 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008800:	4b61      	ldr	r3, [pc, #388]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008802:	69db      	ldr	r3, [r3, #28]
 8008804:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	699b      	ldr	r3, [r3, #24]
 800880c:	495e      	ldr	r1, [pc, #376]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 800880e:	4313      	orrs	r3, r2
 8008810:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f003 0320 	and.w	r3, r3, #32
 800881a:	2b00      	cmp	r3, #0
 800881c:	d010      	beq.n	8008840 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	69da      	ldr	r2, [r3, #28]
 8008822:	4b59      	ldr	r3, [pc, #356]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800882a:	429a      	cmp	r2, r3
 800882c:	d908      	bls.n	8008840 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800882e:	4b56      	ldr	r3, [pc, #344]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008830:	6a1b      	ldr	r3, [r3, #32]
 8008832:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	69db      	ldr	r3, [r3, #28]
 800883a:	4953      	ldr	r1, [pc, #332]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 800883c:	4313      	orrs	r3, r2
 800883e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f003 0302 	and.w	r3, r3, #2
 8008848:	2b00      	cmp	r3, #0
 800884a:	d010      	beq.n	800886e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	68da      	ldr	r2, [r3, #12]
 8008850:	4b4d      	ldr	r3, [pc, #308]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008852:	699b      	ldr	r3, [r3, #24]
 8008854:	f003 030f 	and.w	r3, r3, #15
 8008858:	429a      	cmp	r2, r3
 800885a:	d908      	bls.n	800886e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800885c:	4b4a      	ldr	r3, [pc, #296]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 800885e:	699b      	ldr	r3, [r3, #24]
 8008860:	f023 020f 	bic.w	r2, r3, #15
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	68db      	ldr	r3, [r3, #12]
 8008868:	4947      	ldr	r1, [pc, #284]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 800886a:	4313      	orrs	r3, r2
 800886c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f003 0301 	and.w	r3, r3, #1
 8008876:	2b00      	cmp	r3, #0
 8008878:	d055      	beq.n	8008926 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800887a:	4b43      	ldr	r3, [pc, #268]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 800887c:	699b      	ldr	r3, [r3, #24]
 800887e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	4940      	ldr	r1, [pc, #256]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008888:	4313      	orrs	r3, r2
 800888a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	2b02      	cmp	r3, #2
 8008892:	d107      	bne.n	80088a4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008894:	4b3c      	ldr	r3, [pc, #240]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800889c:	2b00      	cmp	r3, #0
 800889e:	d121      	bne.n	80088e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80088a0:	2301      	movs	r3, #1
 80088a2:	e0f6      	b.n	8008a92 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	2b03      	cmp	r3, #3
 80088aa:	d107      	bne.n	80088bc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80088ac:	4b36      	ldr	r3, [pc, #216]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d115      	bne.n	80088e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80088b8:	2301      	movs	r3, #1
 80088ba:	e0ea      	b.n	8008a92 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d107      	bne.n	80088d4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80088c4:	4b30      	ldr	r3, [pc, #192]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d109      	bne.n	80088e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e0de      	b.n	8008a92 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088d4:	4b2c      	ldr	r3, [pc, #176]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f003 0304 	and.w	r3, r3, #4
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d101      	bne.n	80088e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	e0d6      	b.n	8008a92 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80088e4:	4b28      	ldr	r3, [pc, #160]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	f023 0207 	bic.w	r2, r3, #7
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	4925      	ldr	r1, [pc, #148]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 80088f2:	4313      	orrs	r3, r2
 80088f4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088f6:	f7f9 ff35 	bl	8002764 <HAL_GetTick>
 80088fa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088fc:	e00a      	b.n	8008914 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088fe:	f7f9 ff31 	bl	8002764 <HAL_GetTick>
 8008902:	4602      	mov	r2, r0
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	1ad3      	subs	r3, r2, r3
 8008908:	f241 3288 	movw	r2, #5000	; 0x1388
 800890c:	4293      	cmp	r3, r2
 800890e:	d901      	bls.n	8008914 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008910:	2303      	movs	r3, #3
 8008912:	e0be      	b.n	8008a92 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008914:	4b1c      	ldr	r3, [pc, #112]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008916:	691b      	ldr	r3, [r3, #16]
 8008918:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	00db      	lsls	r3, r3, #3
 8008922:	429a      	cmp	r2, r3
 8008924:	d1eb      	bne.n	80088fe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f003 0302 	and.w	r3, r3, #2
 800892e:	2b00      	cmp	r3, #0
 8008930:	d010      	beq.n	8008954 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	68da      	ldr	r2, [r3, #12]
 8008936:	4b14      	ldr	r3, [pc, #80]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008938:	699b      	ldr	r3, [r3, #24]
 800893a:	f003 030f 	and.w	r3, r3, #15
 800893e:	429a      	cmp	r2, r3
 8008940:	d208      	bcs.n	8008954 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008942:	4b11      	ldr	r3, [pc, #68]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	f023 020f 	bic.w	r2, r3, #15
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	490e      	ldr	r1, [pc, #56]	; (8008988 <HAL_RCC_ClockConfig+0x244>)
 8008950:	4313      	orrs	r3, r2
 8008952:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008954:	4b0b      	ldr	r3, [pc, #44]	; (8008984 <HAL_RCC_ClockConfig+0x240>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 030f 	and.w	r3, r3, #15
 800895c:	683a      	ldr	r2, [r7, #0]
 800895e:	429a      	cmp	r2, r3
 8008960:	d214      	bcs.n	800898c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008962:	4b08      	ldr	r3, [pc, #32]	; (8008984 <HAL_RCC_ClockConfig+0x240>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f023 020f 	bic.w	r2, r3, #15
 800896a:	4906      	ldr	r1, [pc, #24]	; (8008984 <HAL_RCC_ClockConfig+0x240>)
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	4313      	orrs	r3, r2
 8008970:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008972:	4b04      	ldr	r3, [pc, #16]	; (8008984 <HAL_RCC_ClockConfig+0x240>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f003 030f 	and.w	r3, r3, #15
 800897a:	683a      	ldr	r2, [r7, #0]
 800897c:	429a      	cmp	r2, r3
 800897e:	d005      	beq.n	800898c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e086      	b.n	8008a92 <HAL_RCC_ClockConfig+0x34e>
 8008984:	52002000 	.word	0x52002000
 8008988:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0304 	and.w	r3, r3, #4
 8008994:	2b00      	cmp	r3, #0
 8008996:	d010      	beq.n	80089ba <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	691a      	ldr	r2, [r3, #16]
 800899c:	4b3f      	ldr	r3, [pc, #252]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 800899e:	699b      	ldr	r3, [r3, #24]
 80089a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d208      	bcs.n	80089ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80089a8:	4b3c      	ldr	r3, [pc, #240]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	4939      	ldr	r1, [pc, #228]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 80089b6:	4313      	orrs	r3, r2
 80089b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 0308 	and.w	r3, r3, #8
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d010      	beq.n	80089e8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	695a      	ldr	r2, [r3, #20]
 80089ca:	4b34      	ldr	r3, [pc, #208]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 80089cc:	69db      	ldr	r3, [r3, #28]
 80089ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d208      	bcs.n	80089e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80089d6:	4b31      	ldr	r3, [pc, #196]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 80089d8:	69db      	ldr	r3, [r3, #28]
 80089da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	492e      	ldr	r1, [pc, #184]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 80089e4:	4313      	orrs	r3, r2
 80089e6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f003 0310 	and.w	r3, r3, #16
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d010      	beq.n	8008a16 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	699a      	ldr	r2, [r3, #24]
 80089f8:	4b28      	ldr	r3, [pc, #160]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 80089fa:	69db      	ldr	r3, [r3, #28]
 80089fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d208      	bcs.n	8008a16 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008a04:	4b25      	ldr	r3, [pc, #148]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 8008a06:	69db      	ldr	r3, [r3, #28]
 8008a08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	699b      	ldr	r3, [r3, #24]
 8008a10:	4922      	ldr	r1, [pc, #136]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 8008a12:	4313      	orrs	r3, r2
 8008a14:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0320 	and.w	r3, r3, #32
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d010      	beq.n	8008a44 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	69da      	ldr	r2, [r3, #28]
 8008a26:	4b1d      	ldr	r3, [pc, #116]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 8008a28:	6a1b      	ldr	r3, [r3, #32]
 8008a2a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d208      	bcs.n	8008a44 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008a32:	4b1a      	ldr	r3, [pc, #104]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 8008a34:	6a1b      	ldr	r3, [r3, #32]
 8008a36:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	69db      	ldr	r3, [r3, #28]
 8008a3e:	4917      	ldr	r1, [pc, #92]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 8008a40:	4313      	orrs	r3, r2
 8008a42:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008a44:	f000 f834 	bl	8008ab0 <HAL_RCC_GetSysClockFreq>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	4b14      	ldr	r3, [pc, #80]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 8008a4c:	699b      	ldr	r3, [r3, #24]
 8008a4e:	0a1b      	lsrs	r3, r3, #8
 8008a50:	f003 030f 	and.w	r3, r3, #15
 8008a54:	4912      	ldr	r1, [pc, #72]	; (8008aa0 <HAL_RCC_ClockConfig+0x35c>)
 8008a56:	5ccb      	ldrb	r3, [r1, r3]
 8008a58:	f003 031f 	and.w	r3, r3, #31
 8008a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a60:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a62:	4b0e      	ldr	r3, [pc, #56]	; (8008a9c <HAL_RCC_ClockConfig+0x358>)
 8008a64:	699b      	ldr	r3, [r3, #24]
 8008a66:	f003 030f 	and.w	r3, r3, #15
 8008a6a:	4a0d      	ldr	r2, [pc, #52]	; (8008aa0 <HAL_RCC_ClockConfig+0x35c>)
 8008a6c:	5cd3      	ldrb	r3, [r2, r3]
 8008a6e:	f003 031f 	and.w	r3, r3, #31
 8008a72:	693a      	ldr	r2, [r7, #16]
 8008a74:	fa22 f303 	lsr.w	r3, r2, r3
 8008a78:	4a0a      	ldr	r2, [pc, #40]	; (8008aa4 <HAL_RCC_ClockConfig+0x360>)
 8008a7a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008a7c:	4a0a      	ldr	r2, [pc, #40]	; (8008aa8 <HAL_RCC_ClockConfig+0x364>)
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008a82:	4b0a      	ldr	r3, [pc, #40]	; (8008aac <HAL_RCC_ClockConfig+0x368>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7f9 fe22 	bl	80026d0 <HAL_InitTick>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3718      	adds	r7, #24
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	58024400 	.word	0x58024400
 8008aa0:	0801a7fc 	.word	0x0801a7fc
 8008aa4:	24000008 	.word	0x24000008
 8008aa8:	24000004 	.word	0x24000004
 8008aac:	2400000c 	.word	0x2400000c

08008ab0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b089      	sub	sp, #36	; 0x24
 8008ab4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ab6:	4bb3      	ldr	r3, [pc, #716]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008abe:	2b18      	cmp	r3, #24
 8008ac0:	f200 8155 	bhi.w	8008d6e <HAL_RCC_GetSysClockFreq+0x2be>
 8008ac4:	a201      	add	r2, pc, #4	; (adr r2, 8008acc <HAL_RCC_GetSysClockFreq+0x1c>)
 8008ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aca:	bf00      	nop
 8008acc:	08008b31 	.word	0x08008b31
 8008ad0:	08008d6f 	.word	0x08008d6f
 8008ad4:	08008d6f 	.word	0x08008d6f
 8008ad8:	08008d6f 	.word	0x08008d6f
 8008adc:	08008d6f 	.word	0x08008d6f
 8008ae0:	08008d6f 	.word	0x08008d6f
 8008ae4:	08008d6f 	.word	0x08008d6f
 8008ae8:	08008d6f 	.word	0x08008d6f
 8008aec:	08008b57 	.word	0x08008b57
 8008af0:	08008d6f 	.word	0x08008d6f
 8008af4:	08008d6f 	.word	0x08008d6f
 8008af8:	08008d6f 	.word	0x08008d6f
 8008afc:	08008d6f 	.word	0x08008d6f
 8008b00:	08008d6f 	.word	0x08008d6f
 8008b04:	08008d6f 	.word	0x08008d6f
 8008b08:	08008d6f 	.word	0x08008d6f
 8008b0c:	08008b5d 	.word	0x08008b5d
 8008b10:	08008d6f 	.word	0x08008d6f
 8008b14:	08008d6f 	.word	0x08008d6f
 8008b18:	08008d6f 	.word	0x08008d6f
 8008b1c:	08008d6f 	.word	0x08008d6f
 8008b20:	08008d6f 	.word	0x08008d6f
 8008b24:	08008d6f 	.word	0x08008d6f
 8008b28:	08008d6f 	.word	0x08008d6f
 8008b2c:	08008b63 	.word	0x08008b63
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b30:	4b94      	ldr	r3, [pc, #592]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 0320 	and.w	r3, r3, #32
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d009      	beq.n	8008b50 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b3c:	4b91      	ldr	r3, [pc, #580]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	08db      	lsrs	r3, r3, #3
 8008b42:	f003 0303 	and.w	r3, r3, #3
 8008b46:	4a90      	ldr	r2, [pc, #576]	; (8008d88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008b48:	fa22 f303 	lsr.w	r3, r2, r3
 8008b4c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008b4e:	e111      	b.n	8008d74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008b50:	4b8d      	ldr	r3, [pc, #564]	; (8008d88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008b52:	61bb      	str	r3, [r7, #24]
      break;
 8008b54:	e10e      	b.n	8008d74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008b56:	4b8d      	ldr	r3, [pc, #564]	; (8008d8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008b58:	61bb      	str	r3, [r7, #24]
      break;
 8008b5a:	e10b      	b.n	8008d74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008b5c:	4b8c      	ldr	r3, [pc, #560]	; (8008d90 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008b5e:	61bb      	str	r3, [r7, #24]
      break;
 8008b60:	e108      	b.n	8008d74 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b62:	4b88      	ldr	r3, [pc, #544]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b66:	f003 0303 	and.w	r3, r3, #3
 8008b6a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008b6c:	4b85      	ldr	r3, [pc, #532]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b70:	091b      	lsrs	r3, r3, #4
 8008b72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b76:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008b78:	4b82      	ldr	r3, [pc, #520]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b7c:	f003 0301 	and.w	r3, r3, #1
 8008b80:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008b82:	4b80      	ldr	r3, [pc, #512]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b86:	08db      	lsrs	r3, r3, #3
 8008b88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b8c:	68fa      	ldr	r2, [r7, #12]
 8008b8e:	fb02 f303 	mul.w	r3, r2, r3
 8008b92:	ee07 3a90 	vmov	s15, r3
 8008b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b9a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	f000 80e1 	beq.w	8008d68 <HAL_RCC_GetSysClockFreq+0x2b8>
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	2b02      	cmp	r3, #2
 8008baa:	f000 8083 	beq.w	8008cb4 <HAL_RCC_GetSysClockFreq+0x204>
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	2b02      	cmp	r3, #2
 8008bb2:	f200 80a1 	bhi.w	8008cf8 <HAL_RCC_GetSysClockFreq+0x248>
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d003      	beq.n	8008bc4 <HAL_RCC_GetSysClockFreq+0x114>
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	d056      	beq.n	8008c70 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008bc2:	e099      	b.n	8008cf8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008bc4:	4b6f      	ldr	r3, [pc, #444]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 0320 	and.w	r3, r3, #32
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d02d      	beq.n	8008c2c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bd0:	4b6c      	ldr	r3, [pc, #432]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	08db      	lsrs	r3, r3, #3
 8008bd6:	f003 0303 	and.w	r3, r3, #3
 8008bda:	4a6b      	ldr	r2, [pc, #428]	; (8008d88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8008be0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	ee07 3a90 	vmov	s15, r3
 8008be8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	ee07 3a90 	vmov	s15, r3
 8008bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bfa:	4b62      	ldr	r3, [pc, #392]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c02:	ee07 3a90 	vmov	s15, r3
 8008c06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c0e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8008d94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c26:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008c2a:	e087      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	ee07 3a90 	vmov	s15, r3
 8008c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c36:	eddf 6a58 	vldr	s13, [pc, #352]	; 8008d98 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008c3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c3e:	4b51      	ldr	r3, [pc, #324]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c46:	ee07 3a90 	vmov	s15, r3
 8008c4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c52:	eddf 5a50 	vldr	s11, [pc, #320]	; 8008d94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008c6e:	e065      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	ee07 3a90 	vmov	s15, r3
 8008c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c7a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8008d9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8008c7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c82:	4b40      	ldr	r3, [pc, #256]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c8a:	ee07 3a90 	vmov	s15, r3
 8008c8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c92:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c96:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8008d94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ca2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008ca6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008cb2:	e043      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	ee07 3a90 	vmov	s15, r3
 8008cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cbe:	eddf 6a38 	vldr	s13, [pc, #224]	; 8008da0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008cc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cc6:	4b2f      	ldr	r3, [pc, #188]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cce:	ee07 3a90 	vmov	s15, r3
 8008cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008cda:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8008d94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ce6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cf2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008cf6:	e021      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	ee07 3a90 	vmov	s15, r3
 8008cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d02:	eddf 6a26 	vldr	s13, [pc, #152]	; 8008d9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8008d06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d0a:	4b1e      	ldr	r3, [pc, #120]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d12:	ee07 3a90 	vmov	s15, r3
 8008d16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d1e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8008d94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d3a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008d3c:	4b11      	ldr	r3, [pc, #68]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d40:	0a5b      	lsrs	r3, r3, #9
 8008d42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d46:	3301      	adds	r3, #1
 8008d48:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	ee07 3a90 	vmov	s15, r3
 8008d50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008d54:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d60:	ee17 3a90 	vmov	r3, s15
 8008d64:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008d66:	e005      	b.n	8008d74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	61bb      	str	r3, [r7, #24]
      break;
 8008d6c:	e002      	b.n	8008d74 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008d6e:	4b07      	ldr	r3, [pc, #28]	; (8008d8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008d70:	61bb      	str	r3, [r7, #24]
      break;
 8008d72:	bf00      	nop
  }

  return sysclockfreq;
 8008d74:	69bb      	ldr	r3, [r7, #24]
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3724      	adds	r7, #36	; 0x24
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	58024400 	.word	0x58024400
 8008d88:	03d09000 	.word	0x03d09000
 8008d8c:	003d0900 	.word	0x003d0900
 8008d90:	00f42400 	.word	0x00f42400
 8008d94:	46000000 	.word	0x46000000
 8008d98:	4c742400 	.word	0x4c742400
 8008d9c:	4a742400 	.word	0x4a742400
 8008da0:	4b742400 	.word	0x4b742400

08008da4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008daa:	f7ff fe81 	bl	8008ab0 <HAL_RCC_GetSysClockFreq>
 8008dae:	4602      	mov	r2, r0
 8008db0:	4b10      	ldr	r3, [pc, #64]	; (8008df4 <HAL_RCC_GetHCLKFreq+0x50>)
 8008db2:	699b      	ldr	r3, [r3, #24]
 8008db4:	0a1b      	lsrs	r3, r3, #8
 8008db6:	f003 030f 	and.w	r3, r3, #15
 8008dba:	490f      	ldr	r1, [pc, #60]	; (8008df8 <HAL_RCC_GetHCLKFreq+0x54>)
 8008dbc:	5ccb      	ldrb	r3, [r1, r3]
 8008dbe:	f003 031f 	and.w	r3, r3, #31
 8008dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8008dc6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008dc8:	4b0a      	ldr	r3, [pc, #40]	; (8008df4 <HAL_RCC_GetHCLKFreq+0x50>)
 8008dca:	699b      	ldr	r3, [r3, #24]
 8008dcc:	f003 030f 	and.w	r3, r3, #15
 8008dd0:	4a09      	ldr	r2, [pc, #36]	; (8008df8 <HAL_RCC_GetHCLKFreq+0x54>)
 8008dd2:	5cd3      	ldrb	r3, [r2, r3]
 8008dd4:	f003 031f 	and.w	r3, r3, #31
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	fa22 f303 	lsr.w	r3, r2, r3
 8008dde:	4a07      	ldr	r2, [pc, #28]	; (8008dfc <HAL_RCC_GetHCLKFreq+0x58>)
 8008de0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008de2:	4a07      	ldr	r2, [pc, #28]	; (8008e00 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008de8:	4b04      	ldr	r3, [pc, #16]	; (8008dfc <HAL_RCC_GetHCLKFreq+0x58>)
 8008dea:	681b      	ldr	r3, [r3, #0]
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3708      	adds	r7, #8
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	58024400 	.word	0x58024400
 8008df8:	0801a7fc 	.word	0x0801a7fc
 8008dfc:	24000008 	.word	0x24000008
 8008e00:	24000004 	.word	0x24000004

08008e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008e08:	f7ff ffcc 	bl	8008da4 <HAL_RCC_GetHCLKFreq>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	4b06      	ldr	r3, [pc, #24]	; (8008e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e10:	69db      	ldr	r3, [r3, #28]
 8008e12:	091b      	lsrs	r3, r3, #4
 8008e14:	f003 0307 	and.w	r3, r3, #7
 8008e18:	4904      	ldr	r1, [pc, #16]	; (8008e2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8008e1a:	5ccb      	ldrb	r3, [r1, r3]
 8008e1c:	f003 031f 	and.w	r3, r3, #31
 8008e20:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	bd80      	pop	{r7, pc}
 8008e28:	58024400 	.word	0x58024400
 8008e2c:	0801a7fc 	.word	0x0801a7fc

08008e30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008e34:	f7ff ffb6 	bl	8008da4 <HAL_RCC_GetHCLKFreq>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	4b06      	ldr	r3, [pc, #24]	; (8008e54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e3c:	69db      	ldr	r3, [r3, #28]
 8008e3e:	0a1b      	lsrs	r3, r3, #8
 8008e40:	f003 0307 	and.w	r3, r3, #7
 8008e44:	4904      	ldr	r1, [pc, #16]	; (8008e58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008e46:	5ccb      	ldrb	r3, [r1, r3]
 8008e48:	f003 031f 	and.w	r3, r3, #31
 8008e4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	bd80      	pop	{r7, pc}
 8008e54:	58024400 	.word	0x58024400
 8008e58:	0801a7fc 	.word	0x0801a7fc

08008e5c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e60:	b0c6      	sub	sp, #280	; 0x118
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008e68:	2300      	movs	r3, #0
 8008e6a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008e6e:	2300      	movs	r3, #0
 8008e70:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7c:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8008e80:	2500      	movs	r5, #0
 8008e82:	ea54 0305 	orrs.w	r3, r4, r5
 8008e86:	d049      	beq.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e8e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008e92:	d02f      	beq.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008e94:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008e98:	d828      	bhi.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008e9a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008e9e:	d01a      	beq.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008ea0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008ea4:	d822      	bhi.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d003      	beq.n	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008eaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008eae:	d007      	beq.n	8008ec0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008eb0:	e01c      	b.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008eb2:	4bab      	ldr	r3, [pc, #684]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eb6:	4aaa      	ldr	r2, [pc, #680]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ebc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008ebe:	e01a      	b.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ec4:	3308      	adds	r3, #8
 8008ec6:	2102      	movs	r1, #2
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f002 fa9f 	bl	800b40c <RCCEx_PLL2_Config>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008ed4:	e00f      	b.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008ed6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008eda:	3328      	adds	r3, #40	; 0x28
 8008edc:	2102      	movs	r1, #2
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f002 fb46 	bl	800b570 <RCCEx_PLL3_Config>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008eea:	e004      	b.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008eec:	2301      	movs	r3, #1
 8008eee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8008ef2:	e000      	b.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008ef4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ef6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10a      	bne.n	8008f14 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008efe:	4b98      	ldr	r3, [pc, #608]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008f00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f02:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8008f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f0c:	4a94      	ldr	r2, [pc, #592]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008f0e:	430b      	orrs	r3, r1
 8008f10:	6513      	str	r3, [r2, #80]	; 0x50
 8008f12:	e003      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f14:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8008f18:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008f1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f24:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8008f28:	f04f 0900 	mov.w	r9, #0
 8008f2c:	ea58 0309 	orrs.w	r3, r8, r9
 8008f30:	d047      	beq.n	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008f32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f38:	2b04      	cmp	r3, #4
 8008f3a:	d82a      	bhi.n	8008f92 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008f3c:	a201      	add	r2, pc, #4	; (adr r2, 8008f44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f42:	bf00      	nop
 8008f44:	08008f59 	.word	0x08008f59
 8008f48:	08008f67 	.word	0x08008f67
 8008f4c:	08008f7d 	.word	0x08008f7d
 8008f50:	08008f9b 	.word	0x08008f9b
 8008f54:	08008f9b 	.word	0x08008f9b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f58:	4b81      	ldr	r3, [pc, #516]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f5c:	4a80      	ldr	r2, [pc, #512]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008f5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f62:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f64:	e01a      	b.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f6a:	3308      	adds	r3, #8
 8008f6c:	2100      	movs	r1, #0
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f002 fa4c 	bl	800b40c <RCCEx_PLL2_Config>
 8008f74:	4603      	mov	r3, r0
 8008f76:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f7a:	e00f      	b.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f80:	3328      	adds	r3, #40	; 0x28
 8008f82:	2100      	movs	r1, #0
 8008f84:	4618      	mov	r0, r3
 8008f86:	f002 faf3 	bl	800b570 <RCCEx_PLL3_Config>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f90:	e004      	b.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8008f98:	e000      	b.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008f9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f9c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d10a      	bne.n	8008fba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008fa4:	4b6e      	ldr	r3, [pc, #440]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fa8:	f023 0107 	bic.w	r1, r3, #7
 8008fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fb2:	4a6b      	ldr	r2, [pc, #428]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008fb4:	430b      	orrs	r3, r1
 8008fb6:	6513      	str	r3, [r2, #80]	; 0x50
 8008fb8:	e003      	b.n	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fba:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8008fbe:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008fc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fca:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 8008fce:	f04f 0b00 	mov.w	fp, #0
 8008fd2:	ea5a 030b 	orrs.w	r3, sl, fp
 8008fd6:	d05b      	beq.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fdc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008fe0:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8008fe4:	d03b      	beq.n	800905e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8008fe6:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8008fea:	d834      	bhi.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008fec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008ff0:	d037      	beq.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8008ff2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008ff6:	d82e      	bhi.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008ff8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008ffc:	d033      	beq.n	8009066 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8008ffe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009002:	d828      	bhi.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009004:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009008:	d01a      	beq.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800900a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800900e:	d822      	bhi.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009010:	2b00      	cmp	r3, #0
 8009012:	d003      	beq.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8009014:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009018:	d007      	beq.n	800902a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800901a:	e01c      	b.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800901c:	4b50      	ldr	r3, [pc, #320]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800901e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009020:	4a4f      	ldr	r2, [pc, #316]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009022:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009026:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009028:	e01e      	b.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800902a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800902e:	3308      	adds	r3, #8
 8009030:	2100      	movs	r1, #0
 8009032:	4618      	mov	r0, r3
 8009034:	f002 f9ea 	bl	800b40c <RCCEx_PLL2_Config>
 8009038:	4603      	mov	r3, r0
 800903a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800903e:	e013      	b.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009040:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009044:	3328      	adds	r3, #40	; 0x28
 8009046:	2100      	movs	r1, #0
 8009048:	4618      	mov	r0, r3
 800904a:	f002 fa91 	bl	800b570 <RCCEx_PLL3_Config>
 800904e:	4603      	mov	r3, r0
 8009050:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009054:	e008      	b.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800905c:	e004      	b.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800905e:	bf00      	nop
 8009060:	e002      	b.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009062:	bf00      	nop
 8009064:	e000      	b.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009066:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009068:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800906c:	2b00      	cmp	r3, #0
 800906e:	d10b      	bne.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009070:	4b3b      	ldr	r3, [pc, #236]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009074:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8009078:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800907c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009080:	4a37      	ldr	r2, [pc, #220]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009082:	430b      	orrs	r3, r1
 8009084:	6593      	str	r3, [r2, #88]	; 0x58
 8009086:	e003      	b.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009088:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800908c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009090:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009098:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800909c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80090a0:	2300      	movs	r3, #0
 80090a2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80090a6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 80090aa:	460b      	mov	r3, r1
 80090ac:	4313      	orrs	r3, r2
 80090ae:	d05d      	beq.n	800916c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80090b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80090b8:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80090bc:	d03b      	beq.n	8009136 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80090be:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80090c2:	d834      	bhi.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80090c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80090c8:	d037      	beq.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80090ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80090ce:	d82e      	bhi.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80090d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80090d4:	d033      	beq.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80090d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80090da:	d828      	bhi.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80090dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80090e0:	d01a      	beq.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80090e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80090e6:	d822      	bhi.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d003      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80090ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80090f0:	d007      	beq.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80090f2:	e01c      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090f4:	4b1a      	ldr	r3, [pc, #104]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80090f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090f8:	4a19      	ldr	r2, [pc, #100]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80090fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80090fe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009100:	e01e      	b.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009102:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009106:	3308      	adds	r3, #8
 8009108:	2100      	movs	r1, #0
 800910a:	4618      	mov	r0, r3
 800910c:	f002 f97e 	bl	800b40c <RCCEx_PLL2_Config>
 8009110:	4603      	mov	r3, r0
 8009112:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009116:	e013      	b.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009118:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800911c:	3328      	adds	r3, #40	; 0x28
 800911e:	2100      	movs	r1, #0
 8009120:	4618      	mov	r0, r3
 8009122:	f002 fa25 	bl	800b570 <RCCEx_PLL3_Config>
 8009126:	4603      	mov	r3, r0
 8009128:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800912c:	e008      	b.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800912e:	2301      	movs	r3, #1
 8009130:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009134:	e004      	b.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009136:	bf00      	nop
 8009138:	e002      	b.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800913a:	bf00      	nop
 800913c:	e000      	b.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800913e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009140:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009144:	2b00      	cmp	r3, #0
 8009146:	d10d      	bne.n	8009164 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009148:	4b05      	ldr	r3, [pc, #20]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800914a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800914c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8009150:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009154:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009158:	4a01      	ldr	r2, [pc, #4]	; (8009160 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800915a:	430b      	orrs	r3, r1
 800915c:	6593      	str	r3, [r2, #88]	; 0x58
 800915e:	e005      	b.n	800916c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8009160:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009164:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009168:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800916c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009174:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8009178:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800917c:	2300      	movs	r3, #0
 800917e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009182:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8009186:	460b      	mov	r3, r1
 8009188:	4313      	orrs	r3, r2
 800918a:	d03a      	beq.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800918c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009192:	2b30      	cmp	r3, #48	; 0x30
 8009194:	d01f      	beq.n	80091d6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8009196:	2b30      	cmp	r3, #48	; 0x30
 8009198:	d819      	bhi.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0x372>
 800919a:	2b20      	cmp	r3, #32
 800919c:	d00c      	beq.n	80091b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800919e:	2b20      	cmp	r3, #32
 80091a0:	d815      	bhi.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0x372>
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d019      	beq.n	80091da <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80091a6:	2b10      	cmp	r3, #16
 80091a8:	d111      	bne.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091aa:	4baa      	ldr	r3, [pc, #680]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80091ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ae:	4aa9      	ldr	r2, [pc, #676]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80091b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80091b4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80091b6:	e011      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80091b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80091bc:	3308      	adds	r3, #8
 80091be:	2102      	movs	r1, #2
 80091c0:	4618      	mov	r0, r3
 80091c2:	f002 f923 	bl	800b40c <RCCEx_PLL2_Config>
 80091c6:	4603      	mov	r3, r0
 80091c8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80091cc:	e006      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80091ce:	2301      	movs	r3, #1
 80091d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80091d4:	e002      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80091d6:	bf00      	nop
 80091d8:	e000      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80091da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d10a      	bne.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80091e4:	4b9b      	ldr	r3, [pc, #620]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80091e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091e8:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80091ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80091f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091f2:	4a98      	ldr	r2, [pc, #608]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80091f4:	430b      	orrs	r3, r1
 80091f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80091f8:	e003      	b.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091fa:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80091fe:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009202:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800920e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009212:	2300      	movs	r3, #0
 8009214:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009218:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800921c:	460b      	mov	r3, r1
 800921e:	4313      	orrs	r3, r2
 8009220:	d051      	beq.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009222:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009228:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800922c:	d035      	beq.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800922e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009232:	d82e      	bhi.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009234:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009238:	d031      	beq.n	800929e <HAL_RCCEx_PeriphCLKConfig+0x442>
 800923a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800923e:	d828      	bhi.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009240:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009244:	d01a      	beq.n	800927c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8009246:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800924a:	d822      	bhi.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800924c:	2b00      	cmp	r3, #0
 800924e:	d003      	beq.n	8009258 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8009250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009254:	d007      	beq.n	8009266 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8009256:	e01c      	b.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009258:	4b7e      	ldr	r3, [pc, #504]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800925a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800925c:	4a7d      	ldr	r2, [pc, #500]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800925e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009262:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009264:	e01c      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009266:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800926a:	3308      	adds	r3, #8
 800926c:	2100      	movs	r1, #0
 800926e:	4618      	mov	r0, r3
 8009270:	f002 f8cc 	bl	800b40c <RCCEx_PLL2_Config>
 8009274:	4603      	mov	r3, r0
 8009276:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800927a:	e011      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800927c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009280:	3328      	adds	r3, #40	; 0x28
 8009282:	2100      	movs	r1, #0
 8009284:	4618      	mov	r0, r3
 8009286:	f002 f973 	bl	800b570 <RCCEx_PLL3_Config>
 800928a:	4603      	mov	r3, r0
 800928c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009290:	e006      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009298:	e002      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800929a:	bf00      	nop
 800929c:	e000      	b.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800929e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092a0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10a      	bne.n	80092be <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80092a8:	4b6a      	ldr	r3, [pc, #424]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80092aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092ac:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80092b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80092b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80092b6:	4a67      	ldr	r2, [pc, #412]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80092b8:	430b      	orrs	r3, r1
 80092ba:	6513      	str	r3, [r2, #80]	; 0x50
 80092bc:	e003      	b.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092be:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80092c2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80092c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 80092d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80092d6:	2300      	movs	r3, #0
 80092d8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80092dc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80092e0:	460b      	mov	r3, r1
 80092e2:	4313      	orrs	r3, r2
 80092e4:	d053      	beq.n	800938e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80092e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80092ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80092f0:	d033      	beq.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80092f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80092f6:	d82c      	bhi.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80092f8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80092fc:	d02f      	beq.n	800935e <HAL_RCCEx_PeriphCLKConfig+0x502>
 80092fe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009302:	d826      	bhi.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009304:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009308:	d02b      	beq.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800930a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800930e:	d820      	bhi.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009310:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009314:	d012      	beq.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8009316:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800931a:	d81a      	bhi.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800931c:	2b00      	cmp	r3, #0
 800931e:	d022      	beq.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8009320:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009324:	d115      	bne.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009326:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800932a:	3308      	adds	r3, #8
 800932c:	2101      	movs	r1, #1
 800932e:	4618      	mov	r0, r3
 8009330:	f002 f86c 	bl	800b40c <RCCEx_PLL2_Config>
 8009334:	4603      	mov	r3, r0
 8009336:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800933a:	e015      	b.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800933c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009340:	3328      	adds	r3, #40	; 0x28
 8009342:	2101      	movs	r1, #1
 8009344:	4618      	mov	r0, r3
 8009346:	f002 f913 	bl	800b570 <RCCEx_PLL3_Config>
 800934a:	4603      	mov	r3, r0
 800934c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009350:	e00a      	b.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009352:	2301      	movs	r3, #1
 8009354:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009358:	e006      	b.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800935a:	bf00      	nop
 800935c:	e004      	b.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800935e:	bf00      	nop
 8009360:	e002      	b.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009362:	bf00      	nop
 8009364:	e000      	b.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009366:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009368:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800936c:	2b00      	cmp	r3, #0
 800936e:	d10a      	bne.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009370:	4b38      	ldr	r3, [pc, #224]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009374:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8009378:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800937c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800937e:	4a35      	ldr	r2, [pc, #212]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009380:	430b      	orrs	r3, r1
 8009382:	6513      	str	r3, [r2, #80]	; 0x50
 8009384:	e003      	b.n	800938e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009386:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800938a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800938e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800939a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800939e:	2300      	movs	r3, #0
 80093a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80093a4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80093a8:	460b      	mov	r3, r1
 80093aa:	4313      	orrs	r3, r2
 80093ac:	d058      	beq.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80093ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80093b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80093b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80093ba:	d033      	beq.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80093bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80093c0:	d82c      	bhi.n	800941c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80093c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093c6:	d02f      	beq.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80093c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093cc:	d826      	bhi.n	800941c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80093ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80093d2:	d02b      	beq.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80093d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80093d8:	d820      	bhi.n	800941c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80093da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093de:	d012      	beq.n	8009406 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80093e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093e4:	d81a      	bhi.n	800941c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d022      	beq.n	8009430 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80093ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093ee:	d115      	bne.n	800941c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80093f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80093f4:	3308      	adds	r3, #8
 80093f6:	2101      	movs	r1, #1
 80093f8:	4618      	mov	r0, r3
 80093fa:	f002 f807 	bl	800b40c <RCCEx_PLL2_Config>
 80093fe:	4603      	mov	r3, r0
 8009400:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009404:	e015      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009406:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800940a:	3328      	adds	r3, #40	; 0x28
 800940c:	2101      	movs	r1, #1
 800940e:	4618      	mov	r0, r3
 8009410:	f002 f8ae 	bl	800b570 <RCCEx_PLL3_Config>
 8009414:	4603      	mov	r3, r0
 8009416:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800941a:	e00a      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800941c:	2301      	movs	r3, #1
 800941e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009422:	e006      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009424:	bf00      	nop
 8009426:	e004      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009428:	bf00      	nop
 800942a:	e002      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800942c:	bf00      	nop
 800942e:	e000      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009430:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009432:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009436:	2b00      	cmp	r3, #0
 8009438:	d10e      	bne.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800943a:	4b06      	ldr	r3, [pc, #24]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800943c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800943e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8009442:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009446:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800944a:	4a02      	ldr	r2, [pc, #8]	; (8009454 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800944c:	430b      	orrs	r3, r1
 800944e:	6593      	str	r3, [r2, #88]	; 0x58
 8009450:	e006      	b.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8009452:	bf00      	nop
 8009454:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009458:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800945c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009460:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009468:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800946c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009470:	2300      	movs	r3, #0
 8009472:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009476:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800947a:	460b      	mov	r3, r1
 800947c:	4313      	orrs	r3, r2
 800947e:	d037      	beq.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009480:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009484:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009486:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800948a:	d00e      	beq.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800948c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009490:	d816      	bhi.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8009492:	2b00      	cmp	r3, #0
 8009494:	d018      	beq.n	80094c8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8009496:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800949a:	d111      	bne.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800949c:	4bc4      	ldr	r3, [pc, #784]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800949e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094a0:	4ac3      	ldr	r2, [pc, #780]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80094a6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80094a8:	e00f      	b.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80094aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80094ae:	3308      	adds	r3, #8
 80094b0:	2101      	movs	r1, #1
 80094b2:	4618      	mov	r0, r3
 80094b4:	f001 ffaa 	bl	800b40c <RCCEx_PLL2_Config>
 80094b8:	4603      	mov	r3, r0
 80094ba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80094be:	e004      	b.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094c0:	2301      	movs	r3, #1
 80094c2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80094c6:	e000      	b.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80094c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094ca:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d10a      	bne.n	80094e8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80094d2:	4bb7      	ldr	r3, [pc, #732]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094d6:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80094da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80094de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094e0:	4ab3      	ldr	r2, [pc, #716]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094e2:	430b      	orrs	r3, r1
 80094e4:	6513      	str	r3, [r2, #80]	; 0x50
 80094e6:	e003      	b.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80094ec:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80094f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80094f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f8:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 80094fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009500:	2300      	movs	r3, #0
 8009502:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009506:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800950a:	460b      	mov	r3, r1
 800950c:	4313      	orrs	r3, r2
 800950e:	d039      	beq.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009510:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009516:	2b03      	cmp	r3, #3
 8009518:	d81c      	bhi.n	8009554 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800951a:	a201      	add	r2, pc, #4	; (adr r2, 8009520 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800951c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009520:	0800955d 	.word	0x0800955d
 8009524:	08009531 	.word	0x08009531
 8009528:	0800953f 	.word	0x0800953f
 800952c:	0800955d 	.word	0x0800955d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009530:	4b9f      	ldr	r3, [pc, #636]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009534:	4a9e      	ldr	r2, [pc, #632]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009536:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800953a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800953c:	e00f      	b.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800953e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009542:	3308      	adds	r3, #8
 8009544:	2102      	movs	r1, #2
 8009546:	4618      	mov	r0, r3
 8009548:	f001 ff60 	bl	800b40c <RCCEx_PLL2_Config>
 800954c:	4603      	mov	r3, r0
 800954e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009552:	e004      	b.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009554:	2301      	movs	r3, #1
 8009556:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800955a:	e000      	b.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800955c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800955e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009562:	2b00      	cmp	r3, #0
 8009564:	d10a      	bne.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009566:	4b92      	ldr	r3, [pc, #584]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800956a:	f023 0103 	bic.w	r1, r3, #3
 800956e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009574:	4a8e      	ldr	r2, [pc, #568]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009576:	430b      	orrs	r3, r1
 8009578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800957a:	e003      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800957c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009580:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009584:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800958c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8009590:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009594:	2300      	movs	r3, #0
 8009596:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800959a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800959e:	460b      	mov	r3, r1
 80095a0:	4313      	orrs	r3, r2
 80095a2:	f000 8099 	beq.w	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80095a6:	4b83      	ldr	r3, [pc, #524]	; (80097b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a82      	ldr	r2, [pc, #520]	; (80097b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80095ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80095b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80095b2:	f7f9 f8d7 	bl	8002764 <HAL_GetTick>
 80095b6:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80095ba:	e00b      	b.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80095bc:	f7f9 f8d2 	bl	8002764 <HAL_GetTick>
 80095c0:	4602      	mov	r2, r0
 80095c2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80095c6:	1ad3      	subs	r3, r2, r3
 80095c8:	2b64      	cmp	r3, #100	; 0x64
 80095ca:	d903      	bls.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80095cc:	2303      	movs	r3, #3
 80095ce:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80095d2:	e005      	b.n	80095e0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80095d4:	4b77      	ldr	r3, [pc, #476]	; (80097b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d0ed      	beq.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80095e0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d173      	bne.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80095e8:	4b71      	ldr	r3, [pc, #452]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80095ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80095ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80095f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80095f4:	4053      	eors	r3, r2
 80095f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d015      	beq.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80095fe:	4b6c      	ldr	r3, [pc, #432]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009602:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009606:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800960a:	4b69      	ldr	r3, [pc, #420]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800960c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800960e:	4a68      	ldr	r2, [pc, #416]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009610:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009614:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009616:	4b66      	ldr	r3, [pc, #408]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800961a:	4a65      	ldr	r2, [pc, #404]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800961c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009620:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009622:	4a63      	ldr	r2, [pc, #396]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009624:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009628:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800962a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800962e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009636:	d118      	bne.n	800966a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009638:	f7f9 f894 	bl	8002764 <HAL_GetTick>
 800963c:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009640:	e00d      	b.n	800965e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009642:	f7f9 f88f 	bl	8002764 <HAL_GetTick>
 8009646:	4602      	mov	r2, r0
 8009648:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800964c:	1ad2      	subs	r2, r2, r3
 800964e:	f241 3388 	movw	r3, #5000	; 0x1388
 8009652:	429a      	cmp	r2, r3
 8009654:	d903      	bls.n	800965e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8009656:	2303      	movs	r3, #3
 8009658:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800965c:	e005      	b.n	800966a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800965e:	4b54      	ldr	r3, [pc, #336]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009662:	f003 0302 	and.w	r3, r3, #2
 8009666:	2b00      	cmp	r3, #0
 8009668:	d0eb      	beq.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800966a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800966e:	2b00      	cmp	r3, #0
 8009670:	d129      	bne.n	80096c6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009672:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009676:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800967a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800967e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009682:	d10e      	bne.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8009684:	4b4a      	ldr	r3, [pc, #296]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009686:	691b      	ldr	r3, [r3, #16]
 8009688:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800968c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009690:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009694:	091a      	lsrs	r2, r3, #4
 8009696:	4b48      	ldr	r3, [pc, #288]	; (80097b8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009698:	4013      	ands	r3, r2
 800969a:	4a45      	ldr	r2, [pc, #276]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800969c:	430b      	orrs	r3, r1
 800969e:	6113      	str	r3, [r2, #16]
 80096a0:	e005      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x852>
 80096a2:	4b43      	ldr	r3, [pc, #268]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	4a42      	ldr	r2, [pc, #264]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80096a8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80096ac:	6113      	str	r3, [r2, #16]
 80096ae:	4b40      	ldr	r3, [pc, #256]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80096b0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80096b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80096b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80096ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096be:	4a3c      	ldr	r2, [pc, #240]	; (80097b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80096c0:	430b      	orrs	r3, r1
 80096c2:	6713      	str	r3, [r2, #112]	; 0x70
 80096c4:	e008      	b.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80096c6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80096ca:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 80096ce:	e003      	b.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096d0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80096d4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80096d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80096dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e0:	f002 0301 	and.w	r3, r2, #1
 80096e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80096e8:	2300      	movs	r3, #0
 80096ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80096ee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 80096f2:	460b      	mov	r3, r1
 80096f4:	4313      	orrs	r3, r2
 80096f6:	f000 808f 	beq.w	8009818 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80096fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80096fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009700:	2b28      	cmp	r3, #40	; 0x28
 8009702:	d871      	bhi.n	80097e8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8009704:	a201      	add	r2, pc, #4	; (adr r2, 800970c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8009706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800970a:	bf00      	nop
 800970c:	080097f1 	.word	0x080097f1
 8009710:	080097e9 	.word	0x080097e9
 8009714:	080097e9 	.word	0x080097e9
 8009718:	080097e9 	.word	0x080097e9
 800971c:	080097e9 	.word	0x080097e9
 8009720:	080097e9 	.word	0x080097e9
 8009724:	080097e9 	.word	0x080097e9
 8009728:	080097e9 	.word	0x080097e9
 800972c:	080097bd 	.word	0x080097bd
 8009730:	080097e9 	.word	0x080097e9
 8009734:	080097e9 	.word	0x080097e9
 8009738:	080097e9 	.word	0x080097e9
 800973c:	080097e9 	.word	0x080097e9
 8009740:	080097e9 	.word	0x080097e9
 8009744:	080097e9 	.word	0x080097e9
 8009748:	080097e9 	.word	0x080097e9
 800974c:	080097d3 	.word	0x080097d3
 8009750:	080097e9 	.word	0x080097e9
 8009754:	080097e9 	.word	0x080097e9
 8009758:	080097e9 	.word	0x080097e9
 800975c:	080097e9 	.word	0x080097e9
 8009760:	080097e9 	.word	0x080097e9
 8009764:	080097e9 	.word	0x080097e9
 8009768:	080097e9 	.word	0x080097e9
 800976c:	080097f1 	.word	0x080097f1
 8009770:	080097e9 	.word	0x080097e9
 8009774:	080097e9 	.word	0x080097e9
 8009778:	080097e9 	.word	0x080097e9
 800977c:	080097e9 	.word	0x080097e9
 8009780:	080097e9 	.word	0x080097e9
 8009784:	080097e9 	.word	0x080097e9
 8009788:	080097e9 	.word	0x080097e9
 800978c:	080097f1 	.word	0x080097f1
 8009790:	080097e9 	.word	0x080097e9
 8009794:	080097e9 	.word	0x080097e9
 8009798:	080097e9 	.word	0x080097e9
 800979c:	080097e9 	.word	0x080097e9
 80097a0:	080097e9 	.word	0x080097e9
 80097a4:	080097e9 	.word	0x080097e9
 80097a8:	080097e9 	.word	0x080097e9
 80097ac:	080097f1 	.word	0x080097f1
 80097b0:	58024400 	.word	0x58024400
 80097b4:	58024800 	.word	0x58024800
 80097b8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80097bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097c0:	3308      	adds	r3, #8
 80097c2:	2101      	movs	r1, #1
 80097c4:	4618      	mov	r0, r3
 80097c6:	f001 fe21 	bl	800b40c <RCCEx_PLL2_Config>
 80097ca:	4603      	mov	r3, r0
 80097cc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80097d0:	e00f      	b.n	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097d6:	3328      	adds	r3, #40	; 0x28
 80097d8:	2101      	movs	r1, #1
 80097da:	4618      	mov	r0, r3
 80097dc:	f001 fec8 	bl	800b570 <RCCEx_PLL3_Config>
 80097e0:	4603      	mov	r3, r0
 80097e2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80097e6:	e004      	b.n	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097e8:	2301      	movs	r3, #1
 80097ea:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80097ee:	e000      	b.n	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80097f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097f2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d10a      	bne.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80097fa:	4bbf      	ldr	r3, [pc, #764]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80097fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097fe:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8009802:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009806:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009808:	4abb      	ldr	r2, [pc, #748]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800980a:	430b      	orrs	r3, r1
 800980c:	6553      	str	r3, [r2, #84]	; 0x54
 800980e:	e003      	b.n	8009818 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009810:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009814:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009818:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800981c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009820:	f002 0302 	and.w	r3, r2, #2
 8009824:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009828:	2300      	movs	r3, #0
 800982a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800982e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8009832:	460b      	mov	r3, r1
 8009834:	4313      	orrs	r3, r2
 8009836:	d041      	beq.n	80098bc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009838:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800983c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800983e:	2b05      	cmp	r3, #5
 8009840:	d824      	bhi.n	800988c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8009842:	a201      	add	r2, pc, #4	; (adr r2, 8009848 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8009844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009848:	08009895 	.word	0x08009895
 800984c:	08009861 	.word	0x08009861
 8009850:	08009877 	.word	0x08009877
 8009854:	08009895 	.word	0x08009895
 8009858:	08009895 	.word	0x08009895
 800985c:	08009895 	.word	0x08009895
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009860:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009864:	3308      	adds	r3, #8
 8009866:	2101      	movs	r1, #1
 8009868:	4618      	mov	r0, r3
 800986a:	f001 fdcf 	bl	800b40c <RCCEx_PLL2_Config>
 800986e:	4603      	mov	r3, r0
 8009870:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009874:	e00f      	b.n	8009896 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009876:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800987a:	3328      	adds	r3, #40	; 0x28
 800987c:	2101      	movs	r1, #1
 800987e:	4618      	mov	r0, r3
 8009880:	f001 fe76 	bl	800b570 <RCCEx_PLL3_Config>
 8009884:	4603      	mov	r3, r0
 8009886:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800988a:	e004      	b.n	8009896 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009892:	e000      	b.n	8009896 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8009894:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009896:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800989a:	2b00      	cmp	r3, #0
 800989c:	d10a      	bne.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800989e:	4b96      	ldr	r3, [pc, #600]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80098a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098a2:	f023 0107 	bic.w	r1, r3, #7
 80098a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098ac:	4a92      	ldr	r2, [pc, #584]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80098ae:	430b      	orrs	r3, r1
 80098b0:	6553      	str	r3, [r2, #84]	; 0x54
 80098b2:	e003      	b.n	80098bc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80098b8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80098bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c4:	f002 0304 	and.w	r3, r2, #4
 80098c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80098cc:	2300      	movs	r3, #0
 80098ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80098d2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80098d6:	460b      	mov	r3, r1
 80098d8:	4313      	orrs	r3, r2
 80098da:	d044      	beq.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80098dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098e4:	2b05      	cmp	r3, #5
 80098e6:	d825      	bhi.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80098e8:	a201      	add	r2, pc, #4	; (adr r2, 80098f0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80098ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ee:	bf00      	nop
 80098f0:	0800993d 	.word	0x0800993d
 80098f4:	08009909 	.word	0x08009909
 80098f8:	0800991f 	.word	0x0800991f
 80098fc:	0800993d 	.word	0x0800993d
 8009900:	0800993d 	.word	0x0800993d
 8009904:	0800993d 	.word	0x0800993d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009908:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800990c:	3308      	adds	r3, #8
 800990e:	2101      	movs	r1, #1
 8009910:	4618      	mov	r0, r3
 8009912:	f001 fd7b 	bl	800b40c <RCCEx_PLL2_Config>
 8009916:	4603      	mov	r3, r0
 8009918:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800991c:	e00f      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800991e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009922:	3328      	adds	r3, #40	; 0x28
 8009924:	2101      	movs	r1, #1
 8009926:	4618      	mov	r0, r3
 8009928:	f001 fe22 	bl	800b570 <RCCEx_PLL3_Config>
 800992c:	4603      	mov	r3, r0
 800992e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009932:	e004      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800993a:	e000      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800993c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800993e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009942:	2b00      	cmp	r3, #0
 8009944:	d10b      	bne.n	800995e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009946:	4b6c      	ldr	r3, [pc, #432]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800994a:	f023 0107 	bic.w	r1, r3, #7
 800994e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009952:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009956:	4a68      	ldr	r2, [pc, #416]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009958:	430b      	orrs	r3, r1
 800995a:	6593      	str	r3, [r2, #88]	; 0x58
 800995c:	e003      	b.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800995e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009962:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009966:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800996a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996e:	f002 0320 	and.w	r3, r2, #32
 8009972:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009976:	2300      	movs	r3, #0
 8009978:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800997c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8009980:	460b      	mov	r3, r1
 8009982:	4313      	orrs	r3, r2
 8009984:	d055      	beq.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009986:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800998a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800998e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009992:	d033      	beq.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8009994:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009998:	d82c      	bhi.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800999a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800999e:	d02f      	beq.n	8009a00 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80099a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099a4:	d826      	bhi.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80099a6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80099aa:	d02b      	beq.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80099ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80099b0:	d820      	bhi.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80099b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80099b6:	d012      	beq.n	80099de <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80099b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80099bc:	d81a      	bhi.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d022      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80099c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80099c6:	d115      	bne.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099cc:	3308      	adds	r3, #8
 80099ce:	2100      	movs	r1, #0
 80099d0:	4618      	mov	r0, r3
 80099d2:	f001 fd1b 	bl	800b40c <RCCEx_PLL2_Config>
 80099d6:	4603      	mov	r3, r0
 80099d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80099dc:	e015      	b.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80099de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099e2:	3328      	adds	r3, #40	; 0x28
 80099e4:	2102      	movs	r1, #2
 80099e6:	4618      	mov	r0, r3
 80099e8:	f001 fdc2 	bl	800b570 <RCCEx_PLL3_Config>
 80099ec:	4603      	mov	r3, r0
 80099ee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80099f2:	e00a      	b.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099f4:	2301      	movs	r3, #1
 80099f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80099fa:	e006      	b.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80099fc:	bf00      	nop
 80099fe:	e004      	b.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009a00:	bf00      	nop
 8009a02:	e002      	b.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009a04:	bf00      	nop
 8009a06:	e000      	b.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009a08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a0a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d10b      	bne.n	8009a2a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009a12:	4b39      	ldr	r3, [pc, #228]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a16:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8009a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a22:	4a35      	ldr	r2, [pc, #212]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009a24:	430b      	orrs	r3, r1
 8009a26:	6553      	str	r3, [r2, #84]	; 0x54
 8009a28:	e003      	b.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a2a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009a2e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009a32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3a:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8009a3e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009a42:	2300      	movs	r3, #0
 8009a44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009a48:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	4313      	orrs	r3, r2
 8009a50:	d058      	beq.n	8009b04 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a56:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009a5a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009a5e:	d033      	beq.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8009a60:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009a64:	d82c      	bhi.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a6a:	d02f      	beq.n	8009acc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8009a6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a70:	d826      	bhi.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009a72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009a76:	d02b      	beq.n	8009ad0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8009a78:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009a7c:	d820      	bhi.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009a7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a82:	d012      	beq.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8009a84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a88:	d81a      	bhi.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d022      	beq.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8009a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a92:	d115      	bne.n	8009ac0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a98:	3308      	adds	r3, #8
 8009a9a:	2100      	movs	r1, #0
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f001 fcb5 	bl	800b40c <RCCEx_PLL2_Config>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009aa8:	e015      	b.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009aaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009aae:	3328      	adds	r3, #40	; 0x28
 8009ab0:	2102      	movs	r1, #2
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f001 fd5c 	bl	800b570 <RCCEx_PLL3_Config>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009abe:	e00a      	b.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009ac6:	e006      	b.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009ac8:	bf00      	nop
 8009aca:	e004      	b.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009acc:	bf00      	nop
 8009ace:	e002      	b.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009ad0:	bf00      	nop
 8009ad2:	e000      	b.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ad6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d10e      	bne.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009ade:	4b06      	ldr	r3, [pc, #24]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ae2:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8009ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009aea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009aee:	4a02      	ldr	r2, [pc, #8]	; (8009af8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009af0:	430b      	orrs	r3, r1
 8009af2:	6593      	str	r3, [r2, #88]	; 0x58
 8009af4:	e006      	b.n	8009b04 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8009af6:	bf00      	nop
 8009af8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009afc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009b00:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009b04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8009b10:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009b14:	2300      	movs	r3, #0
 8009b16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009b1a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8009b1e:	460b      	mov	r3, r1
 8009b20:	4313      	orrs	r3, r2
 8009b22:	d055      	beq.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009b28:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009b2c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009b30:	d033      	beq.n	8009b9a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8009b32:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009b36:	d82c      	bhi.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009b38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b3c:	d02f      	beq.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8009b3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b42:	d826      	bhi.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009b44:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009b48:	d02b      	beq.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8009b4a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009b4e:	d820      	bhi.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009b50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b54:	d012      	beq.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8009b56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b5a:	d81a      	bhi.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d022      	beq.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8009b60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b64:	d115      	bne.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009b6a:	3308      	adds	r3, #8
 8009b6c:	2100      	movs	r1, #0
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f001 fc4c 	bl	800b40c <RCCEx_PLL2_Config>
 8009b74:	4603      	mov	r3, r0
 8009b76:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009b7a:	e015      	b.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009b7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009b80:	3328      	adds	r3, #40	; 0x28
 8009b82:	2102      	movs	r1, #2
 8009b84:	4618      	mov	r0, r3
 8009b86:	f001 fcf3 	bl	800b570 <RCCEx_PLL3_Config>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009b90:	e00a      	b.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b92:	2301      	movs	r3, #1
 8009b94:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009b98:	e006      	b.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009b9a:	bf00      	nop
 8009b9c:	e004      	b.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009b9e:	bf00      	nop
 8009ba0:	e002      	b.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009ba2:	bf00      	nop
 8009ba4:	e000      	b.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009ba6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ba8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d10b      	bne.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009bb0:	4ba0      	ldr	r3, [pc, #640]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009bb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bb4:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8009bb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009bbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009bc0:	4a9c      	ldr	r2, [pc, #624]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009bc2:	430b      	orrs	r3, r1
 8009bc4:	6593      	str	r3, [r2, #88]	; 0x58
 8009bc6:	e003      	b.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bc8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009bcc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8009bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd8:	f002 0308 	and.w	r3, r2, #8
 8009bdc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009be0:	2300      	movs	r3, #0
 8009be2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009be6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8009bea:	460b      	mov	r3, r1
 8009bec:	4313      	orrs	r3, r2
 8009bee:	d01e      	beq.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8009bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009bfc:	d10c      	bne.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009bfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c02:	3328      	adds	r3, #40	; 0x28
 8009c04:	2102      	movs	r1, #2
 8009c06:	4618      	mov	r0, r3
 8009c08:	f001 fcb2 	bl	800b570 <RCCEx_PLL3_Config>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d002      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8009c12:	2301      	movs	r3, #1
 8009c14:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8009c18:	4b86      	ldr	r3, [pc, #536]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c1c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009c20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c28:	4a82      	ldr	r2, [pc, #520]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009c2a:	430b      	orrs	r3, r1
 8009c2c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009c2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c36:	f002 0310 	and.w	r3, r2, #16
 8009c3a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009c3e:	2300      	movs	r3, #0
 8009c40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009c44:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8009c48:	460b      	mov	r3, r1
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	d01e      	beq.n	8009c8c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009c4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c5a:	d10c      	bne.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009c5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c60:	3328      	adds	r3, #40	; 0x28
 8009c62:	2102      	movs	r1, #2
 8009c64:	4618      	mov	r0, r3
 8009c66:	f001 fc83 	bl	800b570 <RCCEx_PLL3_Config>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d002      	beq.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8009c70:	2301      	movs	r3, #1
 8009c72:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009c76:	4b6f      	ldr	r3, [pc, #444]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c7a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c86:	4a6b      	ldr	r2, [pc, #428]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009c88:	430b      	orrs	r3, r1
 8009c8a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009c8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c94:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8009c98:	67bb      	str	r3, [r7, #120]	; 0x78
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009c9e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	d03e      	beq.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009cac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009cb0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009cb4:	d022      	beq.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8009cb6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009cba:	d81b      	bhi.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d003      	beq.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8009cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009cc4:	d00b      	beq.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8009cc6:	e015      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ccc:	3308      	adds	r3, #8
 8009cce:	2100      	movs	r1, #0
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f001 fb9b 	bl	800b40c <RCCEx_PLL2_Config>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009cdc:	e00f      	b.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ce2:	3328      	adds	r3, #40	; 0x28
 8009ce4:	2102      	movs	r1, #2
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f001 fc42 	bl	800b570 <RCCEx_PLL3_Config>
 8009cec:	4603      	mov	r3, r0
 8009cee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009cf2:	e004      	b.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009cfa:	e000      	b.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8009cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cfe:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d10b      	bne.n	8009d1e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009d06:	4b4b      	ldr	r3, [pc, #300]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d0a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8009d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009d16:	4a47      	ldr	r2, [pc, #284]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009d18:	430b      	orrs	r3, r1
 8009d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8009d1c:	e003      	b.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d1e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009d22:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009d26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8009d32:	673b      	str	r3, [r7, #112]	; 0x70
 8009d34:	2300      	movs	r3, #0
 8009d36:	677b      	str	r3, [r7, #116]	; 0x74
 8009d38:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009d3c:	460b      	mov	r3, r1
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	d03b      	beq.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d4a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009d4e:	d01f      	beq.n	8009d90 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8009d50:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009d54:	d818      	bhi.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8009d56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d5a:	d003      	beq.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8009d5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009d60:	d007      	beq.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8009d62:	e011      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d64:	4b33      	ldr	r3, [pc, #204]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d68:	4a32      	ldr	r2, [pc, #200]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009d6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009d6e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009d70:	e00f      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009d72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d76:	3328      	adds	r3, #40	; 0x28
 8009d78:	2101      	movs	r1, #1
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f001 fbf8 	bl	800b570 <RCCEx_PLL3_Config>
 8009d80:	4603      	mov	r3, r0
 8009d82:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8009d86:	e004      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009d8e:	e000      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8009d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d92:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10b      	bne.n	8009db2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009d9a:	4b26      	ldr	r3, [pc, #152]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d9e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009da2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009da6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009daa:	4a22      	ldr	r2, [pc, #136]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009dac:	430b      	orrs	r3, r1
 8009dae:	6553      	str	r3, [r2, #84]	; 0x54
 8009db0:	e003      	b.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009db2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009db6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009dba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc2:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8009dc6:	66bb      	str	r3, [r7, #104]	; 0x68
 8009dc8:	2300      	movs	r3, #0
 8009dca:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009dcc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8009dd0:	460b      	mov	r3, r1
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	d034      	beq.n	8009e40 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d003      	beq.n	8009de8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8009de0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009de4:	d007      	beq.n	8009df6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8009de6:	e011      	b.n	8009e0c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009de8:	4b12      	ldr	r3, [pc, #72]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dec:	4a11      	ldr	r2, [pc, #68]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009dee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009df2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009df4:	e00e      	b.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009df6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009dfa:	3308      	adds	r3, #8
 8009dfc:	2102      	movs	r1, #2
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f001 fb04 	bl	800b40c <RCCEx_PLL2_Config>
 8009e04:	4603      	mov	r3, r0
 8009e06:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009e0a:	e003      	b.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009e12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e14:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d10d      	bne.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009e1c:	4b05      	ldr	r3, [pc, #20]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e20:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e2a:	4a02      	ldr	r2, [pc, #8]	; (8009e34 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009e2c:	430b      	orrs	r3, r1
 8009e2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009e30:	e006      	b.n	8009e40 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8009e32:	bf00      	nop
 8009e34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e38:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009e3c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009e40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e48:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8009e4c:	663b      	str	r3, [r7, #96]	; 0x60
 8009e4e:	2300      	movs	r3, #0
 8009e50:	667b      	str	r3, [r7, #100]	; 0x64
 8009e52:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8009e56:	460b      	mov	r3, r1
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	d00c      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e60:	3328      	adds	r3, #40	; 0x28
 8009e62:	2102      	movs	r1, #2
 8009e64:	4618      	mov	r0, r3
 8009e66:	f001 fb83 	bl	800b570 <RCCEx_PLL3_Config>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d002      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8009e70:	2301      	movs	r3, #1
 8009e72:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009e76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8009e82:	65bb      	str	r3, [r7, #88]	; 0x58
 8009e84:	2300      	movs	r3, #0
 8009e86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009e88:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	d036      	beq.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009e92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009e9c:	d018      	beq.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8009e9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ea2:	d811      	bhi.n	8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009ea4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ea8:	d014      	beq.n	8009ed4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8009eaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009eae:	d80b      	bhi.n	8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d011      	beq.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8009eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009eb8:	d106      	bne.n	8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009eba:	4bb7      	ldr	r3, [pc, #732]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ebe:	4ab6      	ldr	r2, [pc, #728]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ec4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009ec6:	e008      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ec8:	2301      	movs	r3, #1
 8009eca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8009ece:	e004      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009ed0:	bf00      	nop
 8009ed2:	e002      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009ed4:	bf00      	nop
 8009ed6:	e000      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009ed8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009eda:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d10a      	bne.n	8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009ee2:	4bad      	ldr	r3, [pc, #692]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ee6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009eee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ef0:	4aa9      	ldr	r2, [pc, #676]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009ef2:	430b      	orrs	r3, r1
 8009ef4:	6553      	str	r3, [r2, #84]	; 0x54
 8009ef6:	e003      	b.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ef8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8009efc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009f00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f08:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8009f0c:	653b      	str	r3, [r7, #80]	; 0x50
 8009f0e:	2300      	movs	r3, #0
 8009f10:	657b      	str	r3, [r7, #84]	; 0x54
 8009f12:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8009f16:	460b      	mov	r3, r1
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	d009      	beq.n	8009f30 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009f1c:	4b9e      	ldr	r3, [pc, #632]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009f1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f20:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f2a:	4a9b      	ldr	r2, [pc, #620]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009f2c:	430b      	orrs	r3, r1
 8009f2e:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f38:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8009f3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8009f3e:	2300      	movs	r3, #0
 8009f40:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f42:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8009f46:	460b      	mov	r3, r1
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	d009      	beq.n	8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009f4c:	4b92      	ldr	r3, [pc, #584]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f50:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8009f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009f5a:	4a8f      	ldr	r2, [pc, #572]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009f5c:	430b      	orrs	r3, r1
 8009f5e:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009f60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f68:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8009f6c:	643b      	str	r3, [r7, #64]	; 0x40
 8009f6e:	2300      	movs	r3, #0
 8009f70:	647b      	str	r3, [r7, #68]	; 0x44
 8009f72:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8009f76:	460b      	mov	r3, r1
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	d00e      	beq.n	8009f9a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009f7c:	4b86      	ldr	r3, [pc, #536]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009f7e:	691b      	ldr	r3, [r3, #16]
 8009f80:	4a85      	ldr	r2, [pc, #532]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009f82:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009f86:	6113      	str	r3, [r2, #16]
 8009f88:	4b83      	ldr	r3, [pc, #524]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009f8a:	6919      	ldr	r1, [r3, #16]
 8009f8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009f94:	4a80      	ldr	r2, [pc, #512]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009f96:	430b      	orrs	r3, r1
 8009f98:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009f9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa2:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8009fa6:	63bb      	str	r3, [r7, #56]	; 0x38
 8009fa8:	2300      	movs	r3, #0
 8009faa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fac:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	d009      	beq.n	8009fca <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009fb6:	4b78      	ldr	r3, [pc, #480]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fba:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8009fbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fc4:	4a74      	ldr	r2, [pc, #464]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009fc6:	430b      	orrs	r3, r1
 8009fc8:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd2:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8009fd6:	633b      	str	r3, [r7, #48]	; 0x30
 8009fd8:	2300      	movs	r3, #0
 8009fda:	637b      	str	r3, [r7, #52]	; 0x34
 8009fdc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	d00a      	beq.n	8009ffc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009fe6:	4b6c      	ldr	r3, [pc, #432]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fea:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8009fee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ff6:	4a68      	ldr	r2, [pc, #416]	; (800a198 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009ff8:	430b      	orrs	r3, r1
 8009ffa:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a004:	2100      	movs	r1, #0
 800a006:	62b9      	str	r1, [r7, #40]	; 0x28
 800a008:	f003 0301 	and.w	r3, r3, #1
 800a00c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a00e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800a012:	460b      	mov	r3, r1
 800a014:	4313      	orrs	r3, r2
 800a016:	d011      	beq.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a018:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a01c:	3308      	adds	r3, #8
 800a01e:	2100      	movs	r1, #0
 800a020:	4618      	mov	r0, r3
 800a022:	f001 f9f3 	bl	800b40c <RCCEx_PLL2_Config>
 800a026:	4603      	mov	r3, r0
 800a028:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800a02c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a030:	2b00      	cmp	r3, #0
 800a032:	d003      	beq.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a034:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a038:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a03c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a044:	2100      	movs	r1, #0
 800a046:	6239      	str	r1, [r7, #32]
 800a048:	f003 0302 	and.w	r3, r3, #2
 800a04c:	627b      	str	r3, [r7, #36]	; 0x24
 800a04e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a052:	460b      	mov	r3, r1
 800a054:	4313      	orrs	r3, r2
 800a056:	d011      	beq.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a058:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a05c:	3308      	adds	r3, #8
 800a05e:	2101      	movs	r1, #1
 800a060:	4618      	mov	r0, r3
 800a062:	f001 f9d3 	bl	800b40c <RCCEx_PLL2_Config>
 800a066:	4603      	mov	r3, r0
 800a068:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800a06c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a070:	2b00      	cmp	r3, #0
 800a072:	d003      	beq.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a074:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a078:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a07c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a084:	2100      	movs	r1, #0
 800a086:	61b9      	str	r1, [r7, #24]
 800a088:	f003 0304 	and.w	r3, r3, #4
 800a08c:	61fb      	str	r3, [r7, #28]
 800a08e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a092:	460b      	mov	r3, r1
 800a094:	4313      	orrs	r3, r2
 800a096:	d011      	beq.n	800a0bc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a098:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a09c:	3308      	adds	r3, #8
 800a09e:	2102      	movs	r1, #2
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f001 f9b3 	bl	800b40c <RCCEx_PLL2_Config>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800a0ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d003      	beq.n	800a0bc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a0b8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a0bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c4:	2100      	movs	r1, #0
 800a0c6:	6139      	str	r1, [r7, #16]
 800a0c8:	f003 0308 	and.w	r3, r3, #8
 800a0cc:	617b      	str	r3, [r7, #20]
 800a0ce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a0d2:	460b      	mov	r3, r1
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	d011      	beq.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a0d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0dc:	3328      	adds	r3, #40	; 0x28
 800a0de:	2100      	movs	r1, #0
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f001 fa45 	bl	800b570 <RCCEx_PLL3_Config>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800a0ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d003      	beq.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0f4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a0f8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a0fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a104:	2100      	movs	r1, #0
 800a106:	60b9      	str	r1, [r7, #8]
 800a108:	f003 0310 	and.w	r3, r3, #16
 800a10c:	60fb      	str	r3, [r7, #12]
 800a10e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a112:	460b      	mov	r3, r1
 800a114:	4313      	orrs	r3, r2
 800a116:	d011      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a118:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a11c:	3328      	adds	r3, #40	; 0x28
 800a11e:	2101      	movs	r1, #1
 800a120:	4618      	mov	r0, r3
 800a122:	f001 fa25 	bl	800b570 <RCCEx_PLL3_Config>
 800a126:	4603      	mov	r3, r0
 800a128:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800a12c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a130:	2b00      	cmp	r3, #0
 800a132:	d003      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a134:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a138:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a13c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	2100      	movs	r1, #0
 800a146:	6039      	str	r1, [r7, #0]
 800a148:	f003 0320 	and.w	r3, r3, #32
 800a14c:	607b      	str	r3, [r7, #4]
 800a14e:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a152:	460b      	mov	r3, r1
 800a154:	4313      	orrs	r3, r2
 800a156:	d011      	beq.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a158:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a15c:	3328      	adds	r3, #40	; 0x28
 800a15e:	2102      	movs	r1, #2
 800a160:	4618      	mov	r0, r3
 800a162:	f001 fa05 	bl	800b570 <RCCEx_PLL3_Config>
 800a166:	4603      	mov	r3, r0
 800a168:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800a16c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a170:	2b00      	cmp	r3, #0
 800a172:	d003      	beq.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a174:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a178:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800a17c:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800a180:	2b00      	cmp	r3, #0
 800a182:	d101      	bne.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800a184:	2300      	movs	r3, #0
 800a186:	e000      	b.n	800a18a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800a188:	2301      	movs	r3, #1
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800a190:	46bd      	mov	sp, r7
 800a192:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a196:	bf00      	nop
 800a198:	58024400 	.word	0x58024400

0800a19c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b090      	sub	sp, #64	; 0x40
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a1a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1aa:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800a1ae:	430b      	orrs	r3, r1
 800a1b0:	f040 8094 	bne.w	800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a1b4:	4b9b      	ldr	r3, [pc, #620]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a1b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1b8:	f003 0307 	and.w	r3, r3, #7
 800a1bc:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800a1be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1c0:	2b04      	cmp	r3, #4
 800a1c2:	f200 8087 	bhi.w	800a2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a1c6:	a201      	add	r2, pc, #4	; (adr r2, 800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a1c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1cc:	0800a1e1 	.word	0x0800a1e1
 800a1d0:	0800a209 	.word	0x0800a209
 800a1d4:	0800a231 	.word	0x0800a231
 800a1d8:	0800a2cd 	.word	0x0800a2cd
 800a1dc:	0800a259 	.word	0x0800a259
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1e0:	4b90      	ldr	r3, [pc, #576]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a1ec:	d108      	bne.n	800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a1ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f000 ff62 	bl	800b0bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1fc:	f000 bc93 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a200:	2300      	movs	r3, #0
 800a202:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a204:	f000 bc8f 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a208:	4b86      	ldr	r3, [pc, #536]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a210:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a214:	d108      	bne.n	800a228 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a216:	f107 0318 	add.w	r3, r7, #24
 800a21a:	4618      	mov	r0, r3
 800a21c:	f000 fca6 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a220:	69bb      	ldr	r3, [r7, #24]
 800a222:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a224:	f000 bc7f 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a228:	2300      	movs	r3, #0
 800a22a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a22c:	f000 bc7b 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a230:	4b7c      	ldr	r3, [pc, #496]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a238:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a23c:	d108      	bne.n	800a250 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a23e:	f107 030c 	add.w	r3, r7, #12
 800a242:	4618      	mov	r0, r3
 800a244:	f000 fde6 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a24c:	f000 bc6b 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a250:	2300      	movs	r3, #0
 800a252:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a254:	f000 bc67 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a258:	4b72      	ldr	r3, [pc, #456]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a25a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a25c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a260:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a262:	4b70      	ldr	r3, [pc, #448]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 0304 	and.w	r3, r3, #4
 800a26a:	2b04      	cmp	r3, #4
 800a26c:	d10c      	bne.n	800a288 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a26e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a270:	2b00      	cmp	r3, #0
 800a272:	d109      	bne.n	800a288 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a274:	4b6b      	ldr	r3, [pc, #428]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	08db      	lsrs	r3, r3, #3
 800a27a:	f003 0303 	and.w	r3, r3, #3
 800a27e:	4a6a      	ldr	r2, [pc, #424]	; (800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800a280:	fa22 f303 	lsr.w	r3, r2, r3
 800a284:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a286:	e01f      	b.n	800a2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a288:	4b66      	ldr	r3, [pc, #408]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a290:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a294:	d106      	bne.n	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a298:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a29c:	d102      	bne.n	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a29e:	4b63      	ldr	r3, [pc, #396]	; (800a42c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800a2a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2a2:	e011      	b.n	800a2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a2a4:	4b5f      	ldr	r3, [pc, #380]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a2b0:	d106      	bne.n	800a2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a2b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a2b8:	d102      	bne.n	800a2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a2ba:	4b5d      	ldr	r3, [pc, #372]	; (800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2be:	e003      	b.n	800a2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a2c4:	f000 bc2f 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a2c8:	f000 bc2d 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a2cc:	4b59      	ldr	r3, [pc, #356]	; (800a434 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a2ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a2d0:	f000 bc29 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a2d8:	f000 bc25 	b.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a2dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2e0:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800a2e4:	430b      	orrs	r3, r1
 800a2e6:	f040 80a7 	bne.w	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a2ea:	4b4e      	ldr	r3, [pc, #312]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a2ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2ee:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800a2f2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800a2f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a2fa:	d054      	beq.n	800a3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800a2fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a302:	f200 808b 	bhi.w	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800a306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a308:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a30c:	f000 8083 	beq.w	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800a310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a312:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a316:	f200 8081 	bhi.w	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800a31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a31c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a320:	d02f      	beq.n	800a382 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a324:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a328:	d878      	bhi.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800a32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d004      	beq.n	800a33a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800a330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a332:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a336:	d012      	beq.n	800a35e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800a338:	e070      	b.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a33a:	4b3a      	ldr	r3, [pc, #232]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a342:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a346:	d107      	bne.n	800a358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a348:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a34c:	4618      	mov	r0, r3
 800a34e:	f000 feb5 	bl	800b0bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a354:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a356:	e3e6      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a358:	2300      	movs	r3, #0
 800a35a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a35c:	e3e3      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a35e:	4b31      	ldr	r3, [pc, #196]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a366:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a36a:	d107      	bne.n	800a37c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a36c:	f107 0318 	add.w	r3, r7, #24
 800a370:	4618      	mov	r0, r3
 800a372:	f000 fbfb 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a376:	69bb      	ldr	r3, [r7, #24]
 800a378:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a37a:	e3d4      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a37c:	2300      	movs	r3, #0
 800a37e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a380:	e3d1      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a382:	4b28      	ldr	r3, [pc, #160]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a38a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a38e:	d107      	bne.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a390:	f107 030c 	add.w	r3, r7, #12
 800a394:	4618      	mov	r0, r3
 800a396:	f000 fd3d 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a39e:	e3c2      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3a4:	e3bf      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a3a6:	4b1f      	ldr	r3, [pc, #124]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a3a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a3ae:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a3b0:	4b1c      	ldr	r3, [pc, #112]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f003 0304 	and.w	r3, r3, #4
 800a3b8:	2b04      	cmp	r3, #4
 800a3ba:	d10c      	bne.n	800a3d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800a3bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d109      	bne.n	800a3d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3c2:	4b18      	ldr	r3, [pc, #96]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	08db      	lsrs	r3, r3, #3
 800a3c8:	f003 0303 	and.w	r3, r3, #3
 800a3cc:	4a16      	ldr	r2, [pc, #88]	; (800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800a3ce:	fa22 f303 	lsr.w	r3, r2, r3
 800a3d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3d4:	e01e      	b.n	800a414 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a3d6:	4b13      	ldr	r3, [pc, #76]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3e2:	d106      	bne.n	800a3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800a3e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a3ea:	d102      	bne.n	800a3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a3ec:	4b0f      	ldr	r3, [pc, #60]	; (800a42c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800a3ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3f0:	e010      	b.n	800a414 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a3f2:	4b0c      	ldr	r3, [pc, #48]	; (800a424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a3fe:	d106      	bne.n	800a40e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800a400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a402:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a406:	d102      	bne.n	800a40e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a408:	4b09      	ldr	r3, [pc, #36]	; (800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a40a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a40c:	e002      	b.n	800a414 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a40e:	2300      	movs	r3, #0
 800a410:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a412:	e388      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a414:	e387      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a416:	4b07      	ldr	r3, [pc, #28]	; (800a434 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a418:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a41a:	e384      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a41c:	2300      	movs	r3, #0
 800a41e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a420:	e381      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a422:	bf00      	nop
 800a424:	58024400 	.word	0x58024400
 800a428:	03d09000 	.word	0x03d09000
 800a42c:	003d0900 	.word	0x003d0900
 800a430:	00f42400 	.word	0x00f42400
 800a434:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a43c:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800a440:	430b      	orrs	r3, r1
 800a442:	f040 809c 	bne.w	800a57e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a446:	4b9e      	ldr	r3, [pc, #632]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a44a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800a44e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800a450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a452:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a456:	d054      	beq.n	800a502 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800a458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a45a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a45e:	f200 808b 	bhi.w	800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800a462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a464:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a468:	f000 8083 	beq.w	800a572 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800a46c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a46e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a472:	f200 8081 	bhi.w	800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800a476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a478:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a47c:	d02f      	beq.n	800a4de <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800a47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a480:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a484:	d878      	bhi.n	800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800a486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d004      	beq.n	800a496 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800a48c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a48e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a492:	d012      	beq.n	800a4ba <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800a494:	e070      	b.n	800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a496:	4b8a      	ldr	r3, [pc, #552]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a49e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a4a2:	d107      	bne.n	800a4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a4a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f000 fe07 	bl	800b0bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4b2:	e338      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a4b8:	e335      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4ba:	4b81      	ldr	r3, [pc, #516]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a4c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a4c6:	d107      	bne.n	800a4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4c8:	f107 0318 	add.w	r3, r7, #24
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f000 fb4d 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4d6:	e326      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a4dc:	e323      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4de:	4b78      	ldr	r3, [pc, #480]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a4e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a4ea:	d107      	bne.n	800a4fc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4ec:	f107 030c 	add.w	r3, r7, #12
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f000 fc8f 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4fa:	e314      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a500:	e311      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a502:	4b6f      	ldr	r3, [pc, #444]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a506:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a50a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a50c:	4b6c      	ldr	r3, [pc, #432]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f003 0304 	and.w	r3, r3, #4
 800a514:	2b04      	cmp	r3, #4
 800a516:	d10c      	bne.n	800a532 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800a518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d109      	bne.n	800a532 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a51e:	4b68      	ldr	r3, [pc, #416]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	08db      	lsrs	r3, r3, #3
 800a524:	f003 0303 	and.w	r3, r3, #3
 800a528:	4a66      	ldr	r2, [pc, #408]	; (800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800a52a:	fa22 f303 	lsr.w	r3, r2, r3
 800a52e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a530:	e01e      	b.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a532:	4b63      	ldr	r3, [pc, #396]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a53a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a53e:	d106      	bne.n	800a54e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800a540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a542:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a546:	d102      	bne.n	800a54e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a548:	4b5f      	ldr	r3, [pc, #380]	; (800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800a54a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a54c:	e010      	b.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a54e:	4b5c      	ldr	r3, [pc, #368]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a556:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a55a:	d106      	bne.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800a55c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a55e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a562:	d102      	bne.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a564:	4b59      	ldr	r3, [pc, #356]	; (800a6cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a566:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a568:	e002      	b.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a56a:	2300      	movs	r3, #0
 800a56c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a56e:	e2da      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a570:	e2d9      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a572:	4b57      	ldr	r3, [pc, #348]	; (800a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a574:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a576:	e2d6      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a578:	2300      	movs	r3, #0
 800a57a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a57c:	e2d3      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a57e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a582:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800a586:	430b      	orrs	r3, r1
 800a588:	f040 80a7 	bne.w	800a6da <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a58c:	4b4c      	ldr	r3, [pc, #304]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a58e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a590:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800a594:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a598:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a59c:	d055      	beq.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800a59e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a5a4:	f200 8096 	bhi.w	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800a5a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5aa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a5ae:	f000 8084 	beq.w	800a6ba <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800a5b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a5b8:	f200 808c 	bhi.w	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800a5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a5c2:	d030      	beq.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800a5c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a5ca:	f200 8083 	bhi.w	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800a5ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d004      	beq.n	800a5de <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800a5d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5da:	d012      	beq.n	800a602 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800a5dc:	e07a      	b.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a5de:	4b38      	ldr	r3, [pc, #224]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a5ea:	d107      	bne.n	800a5fc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a5ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f000 fd63 	bl	800b0bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a5f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5fa:	e294      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a600:	e291      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a602:	4b2f      	ldr	r3, [pc, #188]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a60a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a60e:	d107      	bne.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a610:	f107 0318 	add.w	r3, r7, #24
 800a614:	4618      	mov	r0, r3
 800a616:	f000 faa9 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a61a:	69bb      	ldr	r3, [r7, #24]
 800a61c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a61e:	e282      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a620:	2300      	movs	r3, #0
 800a622:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a624:	e27f      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a626:	4b26      	ldr	r3, [pc, #152]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a62e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a632:	d107      	bne.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a634:	f107 030c 	add.w	r3, r7, #12
 800a638:	4618      	mov	r0, r3
 800a63a:	f000 fbeb 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a642:	e270      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a644:	2300      	movs	r3, #0
 800a646:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a648:	e26d      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a64a:	4b1d      	ldr	r3, [pc, #116]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a64c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a64e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a652:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a654:	4b1a      	ldr	r3, [pc, #104]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f003 0304 	and.w	r3, r3, #4
 800a65c:	2b04      	cmp	r3, #4
 800a65e:	d10c      	bne.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800a660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a662:	2b00      	cmp	r3, #0
 800a664:	d109      	bne.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a666:	4b16      	ldr	r3, [pc, #88]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	08db      	lsrs	r3, r3, #3
 800a66c:	f003 0303 	and.w	r3, r3, #3
 800a670:	4a14      	ldr	r2, [pc, #80]	; (800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800a672:	fa22 f303 	lsr.w	r3, r2, r3
 800a676:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a678:	e01e      	b.n	800a6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a67a:	4b11      	ldr	r3, [pc, #68]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a682:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a686:	d106      	bne.n	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800a688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a68a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a68e:	d102      	bne.n	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a690:	4b0d      	ldr	r3, [pc, #52]	; (800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800a692:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a694:	e010      	b.n	800a6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a696:	4b0a      	ldr	r3, [pc, #40]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a69e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a6a2:	d106      	bne.n	800a6b2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800a6a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a6aa:	d102      	bne.n	800a6b2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a6ac:	4b07      	ldr	r3, [pc, #28]	; (800a6cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6b0:	e002      	b.n	800a6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a6b6:	e236      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a6b8:	e235      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a6ba:	4b05      	ldr	r3, [pc, #20]	; (800a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a6bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6be:	e232      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a6c0:	58024400 	.word	0x58024400
 800a6c4:	03d09000 	.word	0x03d09000
 800a6c8:	003d0900 	.word	0x003d0900
 800a6cc:	00f42400 	.word	0x00f42400
 800a6d0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6d8:	e225      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a6da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6de:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800a6e2:	430b      	orrs	r3, r1
 800a6e4:	f040 8085 	bne.w	800a7f2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a6e8:	4b9c      	ldr	r3, [pc, #624]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a6ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6ec:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800a6f0:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800a6f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a6f8:	d06b      	beq.n	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800a6fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a700:	d874      	bhi.n	800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a704:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a708:	d056      	beq.n	800a7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800a70a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a70c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a710:	d86c      	bhi.n	800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a714:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a718:	d03b      	beq.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800a71a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a71c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a720:	d864      	bhi.n	800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a724:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a728:	d021      	beq.n	800a76e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800a72a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a72c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a730:	d85c      	bhi.n	800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a734:	2b00      	cmp	r3, #0
 800a736:	d004      	beq.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800a738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a73a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a73e:	d004      	beq.n	800a74a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800a740:	e054      	b.n	800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a742:	f7fe fb5f 	bl	8008e04 <HAL_RCC_GetPCLK1Freq>
 800a746:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a748:	e1ed      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a74a:	4b84      	ldr	r3, [pc, #528]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a752:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a756:	d107      	bne.n	800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a758:	f107 0318 	add.w	r3, r7, #24
 800a75c:	4618      	mov	r0, r3
 800a75e:	f000 fa05 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a762:	69fb      	ldr	r3, [r7, #28]
 800a764:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a766:	e1de      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a768:	2300      	movs	r3, #0
 800a76a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a76c:	e1db      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a76e:	4b7b      	ldr	r3, [pc, #492]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a776:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a77a:	d107      	bne.n	800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a77c:	f107 030c 	add.w	r3, r7, #12
 800a780:	4618      	mov	r0, r3
 800a782:	f000 fb47 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a78a:	e1cc      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a78c:	2300      	movs	r3, #0
 800a78e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a790:	e1c9      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a792:	4b72      	ldr	r3, [pc, #456]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f003 0304 	and.w	r3, r3, #4
 800a79a:	2b04      	cmp	r3, #4
 800a79c:	d109      	bne.n	800a7b2 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a79e:	4b6f      	ldr	r3, [pc, #444]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	08db      	lsrs	r3, r3, #3
 800a7a4:	f003 0303 	and.w	r3, r3, #3
 800a7a8:	4a6d      	ldr	r2, [pc, #436]	; (800a960 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800a7aa:	fa22 f303 	lsr.w	r3, r2, r3
 800a7ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7b0:	e1b9      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a7b6:	e1b6      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a7b8:	4b68      	ldr	r3, [pc, #416]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7c4:	d102      	bne.n	800a7cc <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800a7c6:	4b67      	ldr	r3, [pc, #412]	; (800a964 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800a7c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7ca:	e1ac      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a7d0:	e1a9      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a7d2:	4b62      	ldr	r3, [pc, #392]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7de:	d102      	bne.n	800a7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800a7e0:	4b61      	ldr	r3, [pc, #388]	; (800a968 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800a7e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7e4:	e19f      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a7ea:	e19c      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a7f0:	e199      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a7f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7f6:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800a7fa:	430b      	orrs	r3, r1
 800a7fc:	d173      	bne.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a7fe:	4b57      	ldr	r3, [pc, #348]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a802:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a806:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a80a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a80e:	d02f      	beq.n	800a870 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800a810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a812:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a816:	d863      	bhi.n	800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800a818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d004      	beq.n	800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800a81e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a824:	d012      	beq.n	800a84c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800a826:	e05b      	b.n	800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a828:	4b4c      	ldr	r3, [pc, #304]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a830:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a834:	d107      	bne.n	800a846 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a836:	f107 0318 	add.w	r3, r7, #24
 800a83a:	4618      	mov	r0, r3
 800a83c:	f000 f996 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a840:	69bb      	ldr	r3, [r7, #24]
 800a842:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a844:	e16f      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a846:	2300      	movs	r3, #0
 800a848:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a84a:	e16c      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a84c:	4b43      	ldr	r3, [pc, #268]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a854:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a858:	d107      	bne.n	800a86a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a85a:	f107 030c 	add.w	r3, r7, #12
 800a85e:	4618      	mov	r0, r3
 800a860:	f000 fad8 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a868:	e15d      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a86a:	2300      	movs	r3, #0
 800a86c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a86e:	e15a      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a870:	4b3a      	ldr	r3, [pc, #232]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a874:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a878:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a87a:	4b38      	ldr	r3, [pc, #224]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f003 0304 	and.w	r3, r3, #4
 800a882:	2b04      	cmp	r3, #4
 800a884:	d10c      	bne.n	800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800a886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d109      	bne.n	800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a88c:	4b33      	ldr	r3, [pc, #204]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	08db      	lsrs	r3, r3, #3
 800a892:	f003 0303 	and.w	r3, r3, #3
 800a896:	4a32      	ldr	r2, [pc, #200]	; (800a960 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800a898:	fa22 f303 	lsr.w	r3, r2, r3
 800a89c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a89e:	e01e      	b.n	800a8de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a8a0:	4b2e      	ldr	r3, [pc, #184]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8ac:	d106      	bne.n	800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800a8ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a8b4:	d102      	bne.n	800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a8b6:	4b2b      	ldr	r3, [pc, #172]	; (800a964 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800a8b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8ba:	e010      	b.n	800a8de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a8bc:	4b27      	ldr	r3, [pc, #156]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a8c8:	d106      	bne.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800a8ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a8d0:	d102      	bne.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a8d2:	4b25      	ldr	r3, [pc, #148]	; (800a968 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800a8d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8d6:	e002      	b.n	800a8de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a8dc:	e123      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a8de:	e122      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8e4:	e11f      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a8e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8ea:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800a8ee:	430b      	orrs	r3, r1
 800a8f0:	d13c      	bne.n	800a96c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a8f2:	4b1a      	ldr	r3, [pc, #104]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a8f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a8fa:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a8fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d004      	beq.n	800a90c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800a902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a908:	d012      	beq.n	800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800a90a:	e023      	b.n	800a954 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a90c:	4b13      	ldr	r3, [pc, #76]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a914:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a918:	d107      	bne.n	800a92a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a91a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a91e:	4618      	mov	r0, r3
 800a920:	f000 fbcc 	bl	800b0bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a926:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a928:	e0fd      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a92a:	2300      	movs	r3, #0
 800a92c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a92e:	e0fa      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a930:	4b0a      	ldr	r3, [pc, #40]	; (800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a938:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a93c:	d107      	bne.n	800a94e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a93e:	f107 0318 	add.w	r3, r7, #24
 800a942:	4618      	mov	r0, r3
 800a944:	f000 f912 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a94c:	e0eb      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a94e:	2300      	movs	r3, #0
 800a950:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a952:	e0e8      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a954:	2300      	movs	r3, #0
 800a956:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a958:	e0e5      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a95a:	bf00      	nop
 800a95c:	58024400 	.word	0x58024400
 800a960:	03d09000 	.word	0x03d09000
 800a964:	003d0900 	.word	0x003d0900
 800a968:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a96c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a970:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800a974:	430b      	orrs	r3, r1
 800a976:	f040 8085 	bne.w	800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a97a:	4b6d      	ldr	r3, [pc, #436]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a97c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a97e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800a982:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a986:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a98a:	d06b      	beq.n	800aa64 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800a98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a98e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a992:	d874      	bhi.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a99a:	d056      	beq.n	800aa4a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800a99c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a99e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9a2:	d86c      	bhi.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a9aa:	d03b      	beq.n	800aa24 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800a9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a9b2:	d864      	bhi.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a9b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a9ba:	d021      	beq.n	800aa00 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800a9bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a9c2:	d85c      	bhi.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a9c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d004      	beq.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800a9ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a9d0:	d004      	beq.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800a9d2:	e054      	b.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a9d4:	f000 f8b4 	bl	800ab40 <HAL_RCCEx_GetD3PCLK1Freq>
 800a9d8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a9da:	e0a4      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9dc:	4b54      	ldr	r3, [pc, #336]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a9e8:	d107      	bne.n	800a9fa <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9ea:	f107 0318 	add.w	r3, r7, #24
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f000 f8bc 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a9f4:	69fb      	ldr	r3, [r7, #28]
 800a9f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9f8:	e095      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a9fe:	e092      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa00:	4b4b      	ldr	r3, [pc, #300]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aa08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa0c:	d107      	bne.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa0e:	f107 030c 	add.w	r3, r7, #12
 800aa12:	4618      	mov	r0, r3
 800aa14:	f000 f9fe 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa18:	693b      	ldr	r3, [r7, #16]
 800aa1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa1c:	e083      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa22:	e080      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa24:	4b42      	ldr	r3, [pc, #264]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f003 0304 	and.w	r3, r3, #4
 800aa2c:	2b04      	cmp	r3, #4
 800aa2e:	d109      	bne.n	800aa44 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa30:	4b3f      	ldr	r3, [pc, #252]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	08db      	lsrs	r3, r3, #3
 800aa36:	f003 0303 	and.w	r3, r3, #3
 800aa3a:	4a3e      	ldr	r2, [pc, #248]	; (800ab34 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800aa3c:	fa22 f303 	lsr.w	r3, r2, r3
 800aa40:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa42:	e070      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa44:	2300      	movs	r3, #0
 800aa46:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa48:	e06d      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aa4a:	4b39      	ldr	r3, [pc, #228]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa56:	d102      	bne.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800aa58:	4b37      	ldr	r3, [pc, #220]	; (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800aa5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa5c:	e063      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa62:	e060      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aa64:	4b32      	ldr	r3, [pc, #200]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aa70:	d102      	bne.n	800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800aa72:	4b32      	ldr	r3, [pc, #200]	; (800ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800aa74:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa76:	e056      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa7c:	e053      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa82:	e050      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800aa84:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa88:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800aa8c:	430b      	orrs	r3, r1
 800aa8e:	d148      	bne.n	800ab22 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aa90:	4b27      	ldr	r3, [pc, #156]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800aa98:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800aa9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aaa0:	d02a      	beq.n	800aaf8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800aaa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aaa8:	d838      	bhi.n	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800aaaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d004      	beq.n	800aaba <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800aab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aab2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aab6:	d00d      	beq.n	800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800aab8:	e030      	b.n	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aaba:	4b1d      	ldr	r3, [pc, #116]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aac2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aac6:	d102      	bne.n	800aace <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800aac8:	4b1c      	ldr	r3, [pc, #112]	; (800ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800aaca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aacc:	e02b      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aace:	2300      	movs	r3, #0
 800aad0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aad2:	e028      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aad4:	4b16      	ldr	r3, [pc, #88]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aadc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aae0:	d107      	bne.n	800aaf2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aae2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aae6:	4618      	mov	r0, r3
 800aae8:	f000 fae8 	bl	800b0bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aaec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaf0:	e019      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aaf6:	e016      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aaf8:	4b0d      	ldr	r3, [pc, #52]	; (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ab00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab04:	d107      	bne.n	800ab16 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab06:	f107 0318 	add.w	r3, r7, #24
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f000 f82e 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab10:	69fb      	ldr	r3, [r7, #28]
 800ab12:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab14:	e007      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ab16:	2300      	movs	r3, #0
 800ab18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab1a:	e004      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab20:	e001      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800ab22:	2300      	movs	r3, #0
 800ab24:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800ab26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ab28:	4618      	mov	r0, r3
 800ab2a:	3740      	adds	r7, #64	; 0x40
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bd80      	pop	{r7, pc}
 800ab30:	58024400 	.word	0x58024400
 800ab34:	03d09000 	.word	0x03d09000
 800ab38:	003d0900 	.word	0x003d0900
 800ab3c:	00f42400 	.word	0x00f42400

0800ab40 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ab44:	f7fe f92e 	bl	8008da4 <HAL_RCC_GetHCLKFreq>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	4b06      	ldr	r3, [pc, #24]	; (800ab64 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ab4c:	6a1b      	ldr	r3, [r3, #32]
 800ab4e:	091b      	lsrs	r3, r3, #4
 800ab50:	f003 0307 	and.w	r3, r3, #7
 800ab54:	4904      	ldr	r1, [pc, #16]	; (800ab68 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ab56:	5ccb      	ldrb	r3, [r1, r3]
 800ab58:	f003 031f 	and.w	r3, r3, #31
 800ab5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	58024400 	.word	0x58024400
 800ab68:	0801a7fc 	.word	0x0801a7fc

0800ab6c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b089      	sub	sp, #36	; 0x24
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ab74:	4ba1      	ldr	r3, [pc, #644]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab78:	f003 0303 	and.w	r3, r3, #3
 800ab7c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ab7e:	4b9f      	ldr	r3, [pc, #636]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab82:	0b1b      	lsrs	r3, r3, #12
 800ab84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ab88:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ab8a:	4b9c      	ldr	r3, [pc, #624]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab8e:	091b      	lsrs	r3, r3, #4
 800ab90:	f003 0301 	and.w	r3, r3, #1
 800ab94:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ab96:	4b99      	ldr	r3, [pc, #612]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab9a:	08db      	lsrs	r3, r3, #3
 800ab9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aba0:	693a      	ldr	r2, [r7, #16]
 800aba2:	fb02 f303 	mul.w	r3, r2, r3
 800aba6:	ee07 3a90 	vmov	s15, r3
 800abaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800abb2:	697b      	ldr	r3, [r7, #20]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	f000 8111 	beq.w	800addc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	2b02      	cmp	r3, #2
 800abbe:	f000 8083 	beq.w	800acc8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	2b02      	cmp	r3, #2
 800abc6:	f200 80a1 	bhi.w	800ad0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800abca:	69bb      	ldr	r3, [r7, #24]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d003      	beq.n	800abd8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800abd0:	69bb      	ldr	r3, [r7, #24]
 800abd2:	2b01      	cmp	r3, #1
 800abd4:	d056      	beq.n	800ac84 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800abd6:	e099      	b.n	800ad0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800abd8:	4b88      	ldr	r3, [pc, #544]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f003 0320 	and.w	r3, r3, #32
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d02d      	beq.n	800ac40 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abe4:	4b85      	ldr	r3, [pc, #532]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	08db      	lsrs	r3, r3, #3
 800abea:	f003 0303 	and.w	r3, r3, #3
 800abee:	4a84      	ldr	r2, [pc, #528]	; (800ae00 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800abf0:	fa22 f303 	lsr.w	r3, r2, r3
 800abf4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	ee07 3a90 	vmov	s15, r3
 800abfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac00:	697b      	ldr	r3, [r7, #20]
 800ac02:	ee07 3a90 	vmov	s15, r3
 800ac06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac0e:	4b7b      	ldr	r3, [pc, #492]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac16:	ee07 3a90 	vmov	s15, r3
 800ac1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac22:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ac3e:	e087      	b.n	800ad50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	ee07 3a90 	vmov	s15, r3
 800ac46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac4a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ae08 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ac4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac52:	4b6a      	ldr	r3, [pc, #424]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac5a:	ee07 3a90 	vmov	s15, r3
 800ac5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac62:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac66:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac82:	e065      	b.n	800ad50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	ee07 3a90 	vmov	s15, r3
 800ac8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac8e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ae0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ac92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac96:	4b59      	ldr	r3, [pc, #356]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac9e:	ee07 3a90 	vmov	s15, r3
 800aca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aca6:	ed97 6a03 	vldr	s12, [r7, #12]
 800acaa:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800acba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800acc6:	e043      	b.n	800ad50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	ee07 3a90 	vmov	s15, r3
 800acce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acd2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ae10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800acd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800acda:	4b48      	ldr	r3, [pc, #288]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800acdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ace2:	ee07 3a90 	vmov	s15, r3
 800ace6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acea:	ed97 6a03 	vldr	s12, [r7, #12]
 800acee:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acfa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800acfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad0a:	e021      	b.n	800ad50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ad0c:	697b      	ldr	r3, [r7, #20]
 800ad0e:	ee07 3a90 	vmov	s15, r3
 800ad12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad16:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ae0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ad1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad1e:	4b37      	ldr	r3, [pc, #220]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad26:	ee07 3a90 	vmov	s15, r3
 800ad2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad2e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad32:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad3e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad46:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad4e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ad50:	4b2a      	ldr	r3, [pc, #168]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad54:	0a5b      	lsrs	r3, r3, #9
 800ad56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad5a:	ee07 3a90 	vmov	s15, r3
 800ad5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ad66:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ad6a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ad6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ad72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ad76:	ee17 2a90 	vmov	r2, s15
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ad7e:	4b1f      	ldr	r3, [pc, #124]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad82:	0c1b      	lsrs	r3, r3, #16
 800ad84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad88:	ee07 3a90 	vmov	s15, r3
 800ad8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad90:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ad94:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ad98:	edd7 6a07 	vldr	s13, [r7, #28]
 800ad9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ada0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ada4:	ee17 2a90 	vmov	r2, s15
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800adac:	4b13      	ldr	r3, [pc, #76]	; (800adfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adb0:	0e1b      	lsrs	r3, r3, #24
 800adb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800adb6:	ee07 3a90 	vmov	s15, r3
 800adba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adbe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800adc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800adc6:	edd7 6a07 	vldr	s13, [r7, #28]
 800adca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800adce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800add2:	ee17 2a90 	vmov	r2, s15
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800adda:	e008      	b.n	800adee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2200      	movs	r2, #0
 800ade0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2200      	movs	r2, #0
 800ade6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2200      	movs	r2, #0
 800adec:	609a      	str	r2, [r3, #8]
}
 800adee:	bf00      	nop
 800adf0:	3724      	adds	r7, #36	; 0x24
 800adf2:	46bd      	mov	sp, r7
 800adf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf8:	4770      	bx	lr
 800adfa:	bf00      	nop
 800adfc:	58024400 	.word	0x58024400
 800ae00:	03d09000 	.word	0x03d09000
 800ae04:	46000000 	.word	0x46000000
 800ae08:	4c742400 	.word	0x4c742400
 800ae0c:	4a742400 	.word	0x4a742400
 800ae10:	4b742400 	.word	0x4b742400

0800ae14 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ae14:	b480      	push	{r7}
 800ae16:	b089      	sub	sp, #36	; 0x24
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae1c:	4ba1      	ldr	r3, [pc, #644]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae20:	f003 0303 	and.w	r3, r3, #3
 800ae24:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ae26:	4b9f      	ldr	r3, [pc, #636]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae2a:	0d1b      	lsrs	r3, r3, #20
 800ae2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae30:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ae32:	4b9c      	ldr	r3, [pc, #624]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae36:	0a1b      	lsrs	r3, r3, #8
 800ae38:	f003 0301 	and.w	r3, r3, #1
 800ae3c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ae3e:	4b99      	ldr	r3, [pc, #612]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae42:	08db      	lsrs	r3, r3, #3
 800ae44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae48:	693a      	ldr	r2, [r7, #16]
 800ae4a:	fb02 f303 	mul.w	r3, r2, r3
 800ae4e:	ee07 3a90 	vmov	s15, r3
 800ae52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae56:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	f000 8111 	beq.w	800b084 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ae62:	69bb      	ldr	r3, [r7, #24]
 800ae64:	2b02      	cmp	r3, #2
 800ae66:	f000 8083 	beq.w	800af70 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ae6a:	69bb      	ldr	r3, [r7, #24]
 800ae6c:	2b02      	cmp	r3, #2
 800ae6e:	f200 80a1 	bhi.w	800afb4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ae72:	69bb      	ldr	r3, [r7, #24]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d003      	beq.n	800ae80 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	2b01      	cmp	r3, #1
 800ae7c:	d056      	beq.n	800af2c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ae7e:	e099      	b.n	800afb4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae80:	4b88      	ldr	r3, [pc, #544]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f003 0320 	and.w	r3, r3, #32
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d02d      	beq.n	800aee8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae8c:	4b85      	ldr	r3, [pc, #532]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	08db      	lsrs	r3, r3, #3
 800ae92:	f003 0303 	and.w	r3, r3, #3
 800ae96:	4a84      	ldr	r2, [pc, #528]	; (800b0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ae98:	fa22 f303 	lsr.w	r3, r2, r3
 800ae9c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	ee07 3a90 	vmov	s15, r3
 800aea4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aea8:	697b      	ldr	r3, [r7, #20]
 800aeaa:	ee07 3a90 	vmov	s15, r3
 800aeae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aeb6:	4b7b      	ldr	r3, [pc, #492]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aeb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aebe:	ee07 3a90 	vmov	s15, r3
 800aec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aec6:	ed97 6a03 	vldr	s12, [r7, #12]
 800aeca:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aed6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aeda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aede:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aee2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800aee6:	e087      	b.n	800aff8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	ee07 3a90 	vmov	s15, r3
 800aeee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aef2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b0b0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800aef6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aefa:	4b6a      	ldr	r3, [pc, #424]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aefc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aefe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af02:	ee07 3a90 	vmov	s15, r3
 800af06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af0a:	ed97 6a03 	vldr	s12, [r7, #12]
 800af0e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af2a:	e065      	b.n	800aff8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	ee07 3a90 	vmov	s15, r3
 800af32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af36:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800af3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af3e:	4b59      	ldr	r3, [pc, #356]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af46:	ee07 3a90 	vmov	s15, r3
 800af4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af4e:	ed97 6a03 	vldr	s12, [r7, #12]
 800af52:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af66:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af6e:	e043      	b.n	800aff8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	ee07 3a90 	vmov	s15, r3
 800af76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af7a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800af7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af82:	4b48      	ldr	r3, [pc, #288]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af8a:	ee07 3a90 	vmov	s15, r3
 800af8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af92:	ed97 6a03 	vldr	s12, [r7, #12]
 800af96:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afa2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800afa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afb2:	e021      	b.n	800aff8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	ee07 3a90 	vmov	s15, r3
 800afba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afbe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800afc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afc6:	4b37      	ldr	r3, [pc, #220]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afce:	ee07 3a90 	vmov	s15, r3
 800afd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afd6:	ed97 6a03 	vldr	s12, [r7, #12]
 800afda:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800afde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afe2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afe6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800afea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aff2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aff6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800aff8:	4b2a      	ldr	r3, [pc, #168]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800affa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800affc:	0a5b      	lsrs	r3, r3, #9
 800affe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b002:	ee07 3a90 	vmov	s15, r3
 800b006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b00a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b00e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b012:	edd7 6a07 	vldr	s13, [r7, #28]
 800b016:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b01a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b01e:	ee17 2a90 	vmov	r2, s15
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b026:	4b1f      	ldr	r3, [pc, #124]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b02a:	0c1b      	lsrs	r3, r3, #16
 800b02c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b030:	ee07 3a90 	vmov	s15, r3
 800b034:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b038:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b03c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b040:	edd7 6a07 	vldr	s13, [r7, #28]
 800b044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b048:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b04c:	ee17 2a90 	vmov	r2, s15
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b054:	4b13      	ldr	r3, [pc, #76]	; (800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b058:	0e1b      	lsrs	r3, r3, #24
 800b05a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b05e:	ee07 3a90 	vmov	s15, r3
 800b062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b066:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b06a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b06e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b072:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b076:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b07a:	ee17 2a90 	vmov	r2, s15
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b082:	e008      	b.n	800b096 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2200      	movs	r2, #0
 800b088:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2200      	movs	r2, #0
 800b08e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2200      	movs	r2, #0
 800b094:	609a      	str	r2, [r3, #8]
}
 800b096:	bf00      	nop
 800b098:	3724      	adds	r7, #36	; 0x24
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr
 800b0a2:	bf00      	nop
 800b0a4:	58024400 	.word	0x58024400
 800b0a8:	03d09000 	.word	0x03d09000
 800b0ac:	46000000 	.word	0x46000000
 800b0b0:	4c742400 	.word	0x4c742400
 800b0b4:	4a742400 	.word	0x4a742400
 800b0b8:	4b742400 	.word	0x4b742400

0800b0bc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b0bc:	b480      	push	{r7}
 800b0be:	b089      	sub	sp, #36	; 0x24
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0c4:	4ba0      	ldr	r3, [pc, #640]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0c8:	f003 0303 	and.w	r3, r3, #3
 800b0cc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b0ce:	4b9e      	ldr	r3, [pc, #632]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0d2:	091b      	lsrs	r3, r3, #4
 800b0d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b0d8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b0da:	4b9b      	ldr	r3, [pc, #620]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0de:	f003 0301 	and.w	r3, r3, #1
 800b0e2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b0e4:	4b98      	ldr	r3, [pc, #608]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0e8:	08db      	lsrs	r3, r3, #3
 800b0ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b0ee:	693a      	ldr	r2, [r7, #16]
 800b0f0:	fb02 f303 	mul.w	r3, r2, r3
 800b0f4:	ee07 3a90 	vmov	s15, r3
 800b0f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0fc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	2b00      	cmp	r3, #0
 800b104:	f000 8111 	beq.w	800b32a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b108:	69bb      	ldr	r3, [r7, #24]
 800b10a:	2b02      	cmp	r3, #2
 800b10c:	f000 8083 	beq.w	800b216 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b110:	69bb      	ldr	r3, [r7, #24]
 800b112:	2b02      	cmp	r3, #2
 800b114:	f200 80a1 	bhi.w	800b25a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b118:	69bb      	ldr	r3, [r7, #24]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d003      	beq.n	800b126 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b11e:	69bb      	ldr	r3, [r7, #24]
 800b120:	2b01      	cmp	r3, #1
 800b122:	d056      	beq.n	800b1d2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b124:	e099      	b.n	800b25a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b126:	4b88      	ldr	r3, [pc, #544]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f003 0320 	and.w	r3, r3, #32
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d02d      	beq.n	800b18e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b132:	4b85      	ldr	r3, [pc, #532]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	08db      	lsrs	r3, r3, #3
 800b138:	f003 0303 	and.w	r3, r3, #3
 800b13c:	4a83      	ldr	r2, [pc, #524]	; (800b34c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b13e:	fa22 f303 	lsr.w	r3, r2, r3
 800b142:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	ee07 3a90 	vmov	s15, r3
 800b14a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	ee07 3a90 	vmov	s15, r3
 800b154:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b158:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b15c:	4b7a      	ldr	r3, [pc, #488]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b15e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b160:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b164:	ee07 3a90 	vmov	s15, r3
 800b168:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b16c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b170:	eddf 5a77 	vldr	s11, [pc, #476]	; 800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b174:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b178:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b17c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b180:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b184:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b188:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b18c:	e087      	b.n	800b29e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	ee07 3a90 	vmov	s15, r3
 800b194:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b198:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800b354 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b19c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1a0:	4b69      	ldr	r3, [pc, #420]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1a8:	ee07 3a90 	vmov	s15, r3
 800b1ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1b0:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1b4:	eddf 5a66 	vldr	s11, [pc, #408]	; 800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b1c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b1d0:	e065      	b.n	800b29e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	ee07 3a90 	vmov	s15, r3
 800b1d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1dc:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800b358 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b1e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1e4:	4b58      	ldr	r3, [pc, #352]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1ec:	ee07 3a90 	vmov	s15, r3
 800b1f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1f4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1f8:	eddf 5a55 	vldr	s11, [pc, #340]	; 800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b200:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b204:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b208:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b20c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b210:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b214:	e043      	b.n	800b29e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	ee07 3a90 	vmov	s15, r3
 800b21c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b220:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800b35c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b224:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b228:	4b47      	ldr	r3, [pc, #284]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b22a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b22c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b230:	ee07 3a90 	vmov	s15, r3
 800b234:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b238:	ed97 6a03 	vldr	s12, [r7, #12]
 800b23c:	eddf 5a44 	vldr	s11, [pc, #272]	; 800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b240:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b244:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b248:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b24c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b250:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b254:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b258:	e021      	b.n	800b29e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b25a:	697b      	ldr	r3, [r7, #20]
 800b25c:	ee07 3a90 	vmov	s15, r3
 800b260:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b264:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800b354 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b268:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b26c:	4b36      	ldr	r3, [pc, #216]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b26e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b270:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b274:	ee07 3a90 	vmov	s15, r3
 800b278:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b27c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b280:	eddf 5a33 	vldr	s11, [pc, #204]	; 800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b284:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b288:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b28c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b290:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b294:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b298:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b29c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b29e:	4b2a      	ldr	r3, [pc, #168]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2a2:	0a5b      	lsrs	r3, r3, #9
 800b2a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2a8:	ee07 3a90 	vmov	s15, r3
 800b2ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b2b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2b8:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2c4:	ee17 2a90 	vmov	r2, s15
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b2cc:	4b1e      	ldr	r3, [pc, #120]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2d0:	0c1b      	lsrs	r3, r3, #16
 800b2d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2d6:	ee07 3a90 	vmov	s15, r3
 800b2da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b2e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2e6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2f2:	ee17 2a90 	vmov	r2, s15
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b2fa:	4b13      	ldr	r3, [pc, #76]	; (800b348 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2fe:	0e1b      	lsrs	r3, r3, #24
 800b300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b304:	ee07 3a90 	vmov	s15, r3
 800b308:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b30c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b310:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b314:	edd7 6a07 	vldr	s13, [r7, #28]
 800b318:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b31c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b320:	ee17 2a90 	vmov	r2, s15
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b328:	e008      	b.n	800b33c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2200      	movs	r2, #0
 800b32e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2200      	movs	r2, #0
 800b334:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2200      	movs	r2, #0
 800b33a:	609a      	str	r2, [r3, #8]
}
 800b33c:	bf00      	nop
 800b33e:	3724      	adds	r7, #36	; 0x24
 800b340:	46bd      	mov	sp, r7
 800b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b346:	4770      	bx	lr
 800b348:	58024400 	.word	0x58024400
 800b34c:	03d09000 	.word	0x03d09000
 800b350:	46000000 	.word	0x46000000
 800b354:	4c742400 	.word	0x4c742400
 800b358:	4a742400 	.word	0x4a742400
 800b35c:	4b742400 	.word	0x4b742400

0800b360 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800b368:	4b26      	ldr	r3, [pc, #152]	; (800b404 <HAL_RCCEx_CRSConfig+0xa4>)
 800b36a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b36e:	4a25      	ldr	r2, [pc, #148]	; (800b404 <HAL_RCCEx_CRSConfig+0xa4>)
 800b370:	f043 0302 	orr.w	r3, r3, #2
 800b374:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  __HAL_RCC_CRS_RELEASE_RESET();
 800b378:	4b22      	ldr	r3, [pc, #136]	; (800b404 <HAL_RCCEx_CRSConfig+0xa4>)
 800b37a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b37e:	4a21      	ldr	r2, [pc, #132]	; (800b404 <HAL_RCCEx_CRSConfig+0xa4>)
 800b380:	f023 0302 	bic.w	r3, r3, #2
 800b384:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 800b388:	f7f7 fa1c 	bl	80027c4 <HAL_GetREVID>
 800b38c:	4603      	mov	r3, r0
 800b38e:	f241 0203 	movw	r2, #4099	; 0x1003
 800b392:	4293      	cmp	r3, r2
 800b394:	d80b      	bhi.n	800b3ae <HAL_RCCEx_CRSConfig+0x4e>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	685b      	ldr	r3, [r3, #4]
 800b39a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b39e:	d106      	bne.n	800b3ae <HAL_RCCEx_CRSConfig+0x4e>
  {
    /* Use Rev.Y value of USB2 */
    value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	689b      	ldr	r3, [r3, #8]
 800b3a8:	4313      	orrs	r3, r2
 800b3aa:	60fb      	str	r3, [r7, #12]
 800b3ac:	e008      	b.n	800b3c0 <HAL_RCCEx_CRSConfig+0x60>
  }
  else
  {
    value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	431a      	orrs	r2, r3
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	689b      	ldr	r3, [r3, #8]
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	60fb      	str	r3, [r7, #12]
  }
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	68db      	ldr	r3, [r3, #12]
 800b3c4:	68fa      	ldr	r2, [r7, #12]
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	691b      	ldr	r3, [r3, #16]
 800b3ce:	041b      	lsls	r3, r3, #16
 800b3d0:	68fa      	ldr	r2, [r7, #12]
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800b3d6:	4a0c      	ldr	r2, [pc, #48]	; (800b408 <HAL_RCCEx_CRSConfig+0xa8>)
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800b3dc:	4b0a      	ldr	r3, [pc, #40]	; (800b408 <HAL_RCCEx_CRSConfig+0xa8>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	695b      	ldr	r3, [r3, #20]
 800b3e8:	021b      	lsls	r3, r3, #8
 800b3ea:	4907      	ldr	r1, [pc, #28]	; (800b408 <HAL_RCCEx_CRSConfig+0xa8>)
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800b3f0:	4b05      	ldr	r3, [pc, #20]	; (800b408 <HAL_RCCEx_CRSConfig+0xa8>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	4a04      	ldr	r2, [pc, #16]	; (800b408 <HAL_RCCEx_CRSConfig+0xa8>)
 800b3f6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b3fa:	6013      	str	r3, [r2, #0]
}
 800b3fc:	bf00      	nop
 800b3fe:	3710      	adds	r7, #16
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	58024400 	.word	0x58024400
 800b408:	40008400 	.word	0x40008400

0800b40c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b416:	2300      	movs	r3, #0
 800b418:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b41a:	4b53      	ldr	r3, [pc, #332]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b41c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b41e:	f003 0303 	and.w	r3, r3, #3
 800b422:	2b03      	cmp	r3, #3
 800b424:	d101      	bne.n	800b42a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b426:	2301      	movs	r3, #1
 800b428:	e099      	b.n	800b55e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b42a:	4b4f      	ldr	r3, [pc, #316]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	4a4e      	ldr	r2, [pc, #312]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b430:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b434:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b436:	f7f7 f995 	bl	8002764 <HAL_GetTick>
 800b43a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b43c:	e008      	b.n	800b450 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b43e:	f7f7 f991 	bl	8002764 <HAL_GetTick>
 800b442:	4602      	mov	r2, r0
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	1ad3      	subs	r3, r2, r3
 800b448:	2b02      	cmp	r3, #2
 800b44a:	d901      	bls.n	800b450 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b44c:	2303      	movs	r3, #3
 800b44e:	e086      	b.n	800b55e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b450:	4b45      	ldr	r3, [pc, #276]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d1f0      	bne.n	800b43e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b45c:	4b42      	ldr	r3, [pc, #264]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b45e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b460:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	031b      	lsls	r3, r3, #12
 800b46a:	493f      	ldr	r1, [pc, #252]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b46c:	4313      	orrs	r3, r2
 800b46e:	628b      	str	r3, [r1, #40]	; 0x28
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	685b      	ldr	r3, [r3, #4]
 800b474:	3b01      	subs	r3, #1
 800b476:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	689b      	ldr	r3, [r3, #8]
 800b47e:	3b01      	subs	r3, #1
 800b480:	025b      	lsls	r3, r3, #9
 800b482:	b29b      	uxth	r3, r3
 800b484:	431a      	orrs	r2, r3
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	68db      	ldr	r3, [r3, #12]
 800b48a:	3b01      	subs	r3, #1
 800b48c:	041b      	lsls	r3, r3, #16
 800b48e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b492:	431a      	orrs	r2, r3
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	691b      	ldr	r3, [r3, #16]
 800b498:	3b01      	subs	r3, #1
 800b49a:	061b      	lsls	r3, r3, #24
 800b49c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b4a0:	4931      	ldr	r1, [pc, #196]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b4a6:	4b30      	ldr	r3, [pc, #192]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4aa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	695b      	ldr	r3, [r3, #20]
 800b4b2:	492d      	ldr	r1, [pc, #180]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b4b8:	4b2b      	ldr	r3, [pc, #172]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4bc:	f023 0220 	bic.w	r2, r3, #32
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	699b      	ldr	r3, [r3, #24]
 800b4c4:	4928      	ldr	r1, [pc, #160]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4c6:	4313      	orrs	r3, r2
 800b4c8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b4ca:	4b27      	ldr	r3, [pc, #156]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4ce:	4a26      	ldr	r2, [pc, #152]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4d0:	f023 0310 	bic.w	r3, r3, #16
 800b4d4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b4d6:	4b24      	ldr	r3, [pc, #144]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b4da:	4b24      	ldr	r3, [pc, #144]	; (800b56c <RCCEx_PLL2_Config+0x160>)
 800b4dc:	4013      	ands	r3, r2
 800b4de:	687a      	ldr	r2, [r7, #4]
 800b4e0:	69d2      	ldr	r2, [r2, #28]
 800b4e2:	00d2      	lsls	r2, r2, #3
 800b4e4:	4920      	ldr	r1, [pc, #128]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b4ea:	4b1f      	ldr	r3, [pc, #124]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4ee:	4a1e      	ldr	r2, [pc, #120]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4f0:	f043 0310 	orr.w	r3, r3, #16
 800b4f4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d106      	bne.n	800b50a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b4fc:	4b1a      	ldr	r3, [pc, #104]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b4fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b500:	4a19      	ldr	r2, [pc, #100]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b502:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b506:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b508:	e00f      	b.n	800b52a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	2b01      	cmp	r3, #1
 800b50e:	d106      	bne.n	800b51e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b510:	4b15      	ldr	r3, [pc, #84]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b514:	4a14      	ldr	r2, [pc, #80]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b516:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b51a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b51c:	e005      	b.n	800b52a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b51e:	4b12      	ldr	r3, [pc, #72]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b522:	4a11      	ldr	r2, [pc, #68]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b524:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b528:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b52a:	4b0f      	ldr	r3, [pc, #60]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	4a0e      	ldr	r2, [pc, #56]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b530:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b534:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b536:	f7f7 f915 	bl	8002764 <HAL_GetTick>
 800b53a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b53c:	e008      	b.n	800b550 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b53e:	f7f7 f911 	bl	8002764 <HAL_GetTick>
 800b542:	4602      	mov	r2, r0
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	1ad3      	subs	r3, r2, r3
 800b548:	2b02      	cmp	r3, #2
 800b54a:	d901      	bls.n	800b550 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b54c:	2303      	movs	r3, #3
 800b54e:	e006      	b.n	800b55e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b550:	4b05      	ldr	r3, [pc, #20]	; (800b568 <RCCEx_PLL2_Config+0x15c>)
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d0f0      	beq.n	800b53e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b55c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3710      	adds	r7, #16
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	58024400 	.word	0x58024400
 800b56c:	ffff0007 	.word	0xffff0007

0800b570 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b57a:	2300      	movs	r3, #0
 800b57c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b57e:	4b53      	ldr	r3, [pc, #332]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b582:	f003 0303 	and.w	r3, r3, #3
 800b586:	2b03      	cmp	r3, #3
 800b588:	d101      	bne.n	800b58e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b58a:	2301      	movs	r3, #1
 800b58c:	e099      	b.n	800b6c2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b58e:	4b4f      	ldr	r3, [pc, #316]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	4a4e      	ldr	r2, [pc, #312]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b594:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b598:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b59a:	f7f7 f8e3 	bl	8002764 <HAL_GetTick>
 800b59e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b5a0:	e008      	b.n	800b5b4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b5a2:	f7f7 f8df 	bl	8002764 <HAL_GetTick>
 800b5a6:	4602      	mov	r2, r0
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	1ad3      	subs	r3, r2, r3
 800b5ac:	2b02      	cmp	r3, #2
 800b5ae:	d901      	bls.n	800b5b4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b5b0:	2303      	movs	r3, #3
 800b5b2:	e086      	b.n	800b6c2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b5b4:	4b45      	ldr	r3, [pc, #276]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d1f0      	bne.n	800b5a2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b5c0:	4b42      	ldr	r3, [pc, #264]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b5c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5c4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	051b      	lsls	r3, r3, #20
 800b5ce:	493f      	ldr	r1, [pc, #252]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	628b      	str	r3, [r1, #40]	; 0x28
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	3b01      	subs	r3, #1
 800b5da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	689b      	ldr	r3, [r3, #8]
 800b5e2:	3b01      	subs	r3, #1
 800b5e4:	025b      	lsls	r3, r3, #9
 800b5e6:	b29b      	uxth	r3, r3
 800b5e8:	431a      	orrs	r2, r3
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	68db      	ldr	r3, [r3, #12]
 800b5ee:	3b01      	subs	r3, #1
 800b5f0:	041b      	lsls	r3, r3, #16
 800b5f2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b5f6:	431a      	orrs	r2, r3
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	691b      	ldr	r3, [r3, #16]
 800b5fc:	3b01      	subs	r3, #1
 800b5fe:	061b      	lsls	r3, r3, #24
 800b600:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b604:	4931      	ldr	r1, [pc, #196]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b606:	4313      	orrs	r3, r2
 800b608:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b60a:	4b30      	ldr	r3, [pc, #192]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b60c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b60e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	695b      	ldr	r3, [r3, #20]
 800b616:	492d      	ldr	r1, [pc, #180]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b618:	4313      	orrs	r3, r2
 800b61a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b61c:	4b2b      	ldr	r3, [pc, #172]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b61e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b620:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	699b      	ldr	r3, [r3, #24]
 800b628:	4928      	ldr	r1, [pc, #160]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b62a:	4313      	orrs	r3, r2
 800b62c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b62e:	4b27      	ldr	r3, [pc, #156]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b632:	4a26      	ldr	r2, [pc, #152]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b634:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b638:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b63a:	4b24      	ldr	r3, [pc, #144]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b63c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b63e:	4b24      	ldr	r3, [pc, #144]	; (800b6d0 <RCCEx_PLL3_Config+0x160>)
 800b640:	4013      	ands	r3, r2
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	69d2      	ldr	r2, [r2, #28]
 800b646:	00d2      	lsls	r2, r2, #3
 800b648:	4920      	ldr	r1, [pc, #128]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b64a:	4313      	orrs	r3, r2
 800b64c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b64e:	4b1f      	ldr	r3, [pc, #124]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b652:	4a1e      	ldr	r2, [pc, #120]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b658:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d106      	bne.n	800b66e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b660:	4b1a      	ldr	r3, [pc, #104]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b664:	4a19      	ldr	r2, [pc, #100]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b666:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b66a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b66c:	e00f      	b.n	800b68e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	2b01      	cmp	r3, #1
 800b672:	d106      	bne.n	800b682 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b674:	4b15      	ldr	r3, [pc, #84]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b678:	4a14      	ldr	r2, [pc, #80]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b67a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b67e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b680:	e005      	b.n	800b68e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b682:	4b12      	ldr	r3, [pc, #72]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b686:	4a11      	ldr	r2, [pc, #68]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b688:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b68c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b68e:	4b0f      	ldr	r3, [pc, #60]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	4a0e      	ldr	r2, [pc, #56]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b698:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b69a:	f7f7 f863 	bl	8002764 <HAL_GetTick>
 800b69e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b6a0:	e008      	b.n	800b6b4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b6a2:	f7f7 f85f 	bl	8002764 <HAL_GetTick>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	1ad3      	subs	r3, r2, r3
 800b6ac:	2b02      	cmp	r3, #2
 800b6ae:	d901      	bls.n	800b6b4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b6b0:	2303      	movs	r3, #3
 800b6b2:	e006      	b.n	800b6c2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b6b4:	4b05      	ldr	r3, [pc, #20]	; (800b6cc <RCCEx_PLL3_Config+0x15c>)
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d0f0      	beq.n	800b6a2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b6c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	3710      	adds	r7, #16
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}
 800b6ca:	bf00      	nop
 800b6cc:	58024400 	.word	0x58024400
 800b6d0:	ffff0007 	.word	0xffff0007

0800b6d4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d071      	beq.n	800b7ca <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800b6ec:	b2db      	uxtb	r3, r3
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d106      	bne.n	800b700 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f7f6 fc3e 	bl	8001f7c <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2202      	movs	r2, #2
 800b704:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	68db      	ldr	r3, [r3, #12]
 800b70e:	f003 0310 	and.w	r3, r3, #16
 800b712:	2b10      	cmp	r3, #16
 800b714:	d050      	beq.n	800b7b8 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	22ca      	movs	r2, #202	; 0xca
 800b71c:	625a      	str	r2, [r3, #36]	; 0x24
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	2253      	movs	r2, #83	; 0x53
 800b724:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f000 fa4a 	bl	800bbc0 <RTC_EnterInitMode>
 800b72c:	4603      	mov	r3, r0
 800b72e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800b730:	7bfb      	ldrb	r3, [r7, #15]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d124      	bne.n	800b780 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	6899      	ldr	r1, [r3, #8]
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681a      	ldr	r2, [r3, #0]
 800b740:	4b24      	ldr	r3, [pc, #144]	; (800b7d4 <HAL_RTC_Init+0x100>)
 800b742:	400b      	ands	r3, r1
 800b744:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	6899      	ldr	r1, [r3, #8]
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	685a      	ldr	r2, [r3, #4]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	691b      	ldr	r3, [r3, #16]
 800b754:	431a      	orrs	r2, r3
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	699b      	ldr	r3, [r3, #24]
 800b75a:	431a      	orrs	r2, r3
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	430a      	orrs	r2, r1
 800b762:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	689b      	ldr	r3, [r3, #8]
 800b768:	0419      	lsls	r1, r3, #16
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	68da      	ldr	r2, [r3, #12]
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	430a      	orrs	r2, r1
 800b774:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	f000 fa56 	bl	800bc28 <RTC_ExitInitMode>
 800b77c:	4603      	mov	r3, r0
 800b77e:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800b780:	7bfb      	ldrb	r3, [r7, #15]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d113      	bne.n	800b7ae <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f022 0203 	bic.w	r2, r2, #3
 800b794:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	69da      	ldr	r2, [r3, #28]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	695b      	ldr	r3, [r3, #20]
 800b7a4:	431a      	orrs	r2, r3
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	430a      	orrs	r2, r1
 800b7ac:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	22ff      	movs	r2, #255	; 0xff
 800b7b4:	625a      	str	r2, [r3, #36]	; 0x24
 800b7b6:	e001      	b.n	800b7bc <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b7bc:	7bfb      	ldrb	r3, [r7, #15]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d103      	bne.n	800b7ca <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2201      	movs	r2, #1
 800b7c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800b7ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	3710      	adds	r7, #16
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}
 800b7d4:	ff8fffbf 	.word	0xff8fffbf

0800b7d8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b7d8:	b590      	push	{r4, r7, lr}
 800b7da:	b087      	sub	sp, #28
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	60f8      	str	r0, [r7, #12]
 800b7e0:	60b9      	str	r1, [r7, #8]
 800b7e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d101      	bne.n	800b7f2 <HAL_RTC_SetTime+0x1a>
 800b7ee:	2302      	movs	r3, #2
 800b7f0:	e089      	b.n	800b906 <HAL_RTC_SetTime+0x12e>
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	2201      	movs	r2, #1
 800b7f6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2202      	movs	r2, #2
 800b7fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	22ca      	movs	r2, #202	; 0xca
 800b808:	625a      	str	r2, [r3, #36]	; 0x24
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	2253      	movs	r2, #83	; 0x53
 800b810:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b812:	68f8      	ldr	r0, [r7, #12]
 800b814:	f000 f9d4 	bl	800bbc0 <RTC_EnterInitMode>
 800b818:	4603      	mov	r3, r0
 800b81a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b81c:	7cfb      	ldrb	r3, [r7, #19]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d161      	bne.n	800b8e6 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d126      	bne.n	800b876 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	689b      	ldr	r3, [r3, #8]
 800b82e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b832:	2b00      	cmp	r3, #0
 800b834:	d102      	bne.n	800b83c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	2200      	movs	r2, #0
 800b83a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	4618      	mov	r0, r3
 800b842:	f000 fa2f 	bl	800bca4 <RTC_ByteToBcd2>
 800b846:	4603      	mov	r3, r0
 800b848:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	785b      	ldrb	r3, [r3, #1]
 800b84e:	4618      	mov	r0, r3
 800b850:	f000 fa28 	bl	800bca4 <RTC_ByteToBcd2>
 800b854:	4603      	mov	r3, r0
 800b856:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b858:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	789b      	ldrb	r3, [r3, #2]
 800b85e:	4618      	mov	r0, r3
 800b860:	f000 fa20 	bl	800bca4 <RTC_ByteToBcd2>
 800b864:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b866:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	78db      	ldrb	r3, [r3, #3]
 800b86e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b870:	4313      	orrs	r3, r2
 800b872:	617b      	str	r3, [r7, #20]
 800b874:	e018      	b.n	800b8a8 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	689b      	ldr	r3, [r3, #8]
 800b87c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b880:	2b00      	cmp	r3, #0
 800b882:	d102      	bne.n	800b88a <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	2200      	movs	r2, #0
 800b888:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b890:	68bb      	ldr	r3, [r7, #8]
 800b892:	785b      	ldrb	r3, [r3, #1]
 800b894:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b896:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800b898:	68ba      	ldr	r2, [r7, #8]
 800b89a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b89c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	78db      	ldrb	r3, [r3, #3]
 800b8a2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681a      	ldr	r2, [r3, #0]
 800b8ac:	6979      	ldr	r1, [r7, #20]
 800b8ae:	4b18      	ldr	r3, [pc, #96]	; (800b910 <HAL_RTC_SetTime+0x138>)
 800b8b0:	400b      	ands	r3, r1
 800b8b2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	689a      	ldr	r2, [r3, #8]
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b8c2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	6899      	ldr	r1, [r3, #8]
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	68da      	ldr	r2, [r3, #12]
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	691b      	ldr	r3, [r3, #16]
 800b8d2:	431a      	orrs	r2, r3
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	430a      	orrs	r2, r1
 800b8da:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b8dc:	68f8      	ldr	r0, [r7, #12]
 800b8de:	f000 f9a3 	bl	800bc28 <RTC_ExitInitMode>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	22ff      	movs	r2, #255	; 0xff
 800b8ec:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b8ee:	7cfb      	ldrb	r3, [r7, #19]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d103      	bne.n	800b8fc <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	2200      	movs	r2, #0
 800b900:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b904:	7cfb      	ldrb	r3, [r7, #19]
}
 800b906:	4618      	mov	r0, r3
 800b908:	371c      	adds	r7, #28
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd90      	pop	{r4, r7, pc}
 800b90e:	bf00      	nop
 800b910:	007f7f7f 	.word	0x007f7f7f

0800b914 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b086      	sub	sp, #24
 800b918:	af00      	add	r7, sp, #0
 800b91a:	60f8      	str	r0, [r7, #12]
 800b91c:	60b9      	str	r1, [r7, #8]
 800b91e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	691b      	ldr	r3, [r3, #16]
 800b930:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	681a      	ldr	r2, [r3, #0]
 800b93e:	4b22      	ldr	r3, [pc, #136]	; (800b9c8 <HAL_RTC_GetTime+0xb4>)
 800b940:	4013      	ands	r3, r2
 800b942:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	0c1b      	lsrs	r3, r3, #16
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b94e:	b2da      	uxtb	r2, r3
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	0a1b      	lsrs	r3, r3, #8
 800b958:	b2db      	uxtb	r3, r3
 800b95a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b95e:	b2da      	uxtb	r2, r3
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800b964:	697b      	ldr	r3, [r7, #20]
 800b966:	b2db      	uxtb	r3, r3
 800b968:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b96c:	b2da      	uxtb	r2, r3
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	0d9b      	lsrs	r3, r3, #22
 800b976:	b2db      	uxtb	r3, r3
 800b978:	f003 0301 	and.w	r3, r3, #1
 800b97c:	b2da      	uxtb	r2, r3
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d11a      	bne.n	800b9be <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	781b      	ldrb	r3, [r3, #0]
 800b98c:	4618      	mov	r0, r3
 800b98e:	f000 f9a9 	bl	800bce4 <RTC_Bcd2ToByte>
 800b992:	4603      	mov	r3, r0
 800b994:	461a      	mov	r2, r3
 800b996:	68bb      	ldr	r3, [r7, #8]
 800b998:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	785b      	ldrb	r3, [r3, #1]
 800b99e:	4618      	mov	r0, r3
 800b9a0:	f000 f9a0 	bl	800bce4 <RTC_Bcd2ToByte>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	461a      	mov	r2, r3
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	789b      	ldrb	r3, [r3, #2]
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f000 f997 	bl	800bce4 <RTC_Bcd2ToByte>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	461a      	mov	r2, r3
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800b9be:	2300      	movs	r3, #0
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3718      	adds	r7, #24
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	007f7f7f 	.word	0x007f7f7f

0800b9cc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b9cc:	b590      	push	{r4, r7, lr}
 800b9ce:	b087      	sub	sp, #28
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	60f8      	str	r0, [r7, #12]
 800b9d4:	60b9      	str	r1, [r7, #8]
 800b9d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b9de:	2b01      	cmp	r3, #1
 800b9e0:	d101      	bne.n	800b9e6 <HAL_RTC_SetDate+0x1a>
 800b9e2:	2302      	movs	r3, #2
 800b9e4:	e073      	b.n	800bace <HAL_RTC_SetDate+0x102>
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2201      	movs	r2, #1
 800b9ea:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2202      	movs	r2, #2
 800b9f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d10e      	bne.n	800ba1a <HAL_RTC_SetDate+0x4e>
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	785b      	ldrb	r3, [r3, #1]
 800ba00:	f003 0310 	and.w	r3, r3, #16
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d008      	beq.n	800ba1a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	785b      	ldrb	r3, [r3, #1]
 800ba0c:	f023 0310 	bic.w	r3, r3, #16
 800ba10:	b2db      	uxtb	r3, r3
 800ba12:	330a      	adds	r3, #10
 800ba14:	b2da      	uxtb	r2, r3
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d11c      	bne.n	800ba5a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	78db      	ldrb	r3, [r3, #3]
 800ba24:	4618      	mov	r0, r3
 800ba26:	f000 f93d 	bl	800bca4 <RTC_ByteToBcd2>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	785b      	ldrb	r3, [r3, #1]
 800ba32:	4618      	mov	r0, r3
 800ba34:	f000 f936 	bl	800bca4 <RTC_ByteToBcd2>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ba3c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	789b      	ldrb	r3, [r3, #2]
 800ba42:	4618      	mov	r0, r3
 800ba44:	f000 f92e 	bl	800bca4 <RTC_ByteToBcd2>
 800ba48:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800ba4a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ba54:	4313      	orrs	r3, r2
 800ba56:	617b      	str	r3, [r7, #20]
 800ba58:	e00e      	b.n	800ba78 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	78db      	ldrb	r3, [r3, #3]
 800ba5e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ba60:	68bb      	ldr	r3, [r7, #8]
 800ba62:	785b      	ldrb	r3, [r3, #1]
 800ba64:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ba66:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800ba68:	68ba      	ldr	r2, [r7, #8]
 800ba6a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ba6c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800ba6e:	68bb      	ldr	r3, [r7, #8]
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ba74:	4313      	orrs	r3, r2
 800ba76:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	22ca      	movs	r2, #202	; 0xca
 800ba7e:	625a      	str	r2, [r3, #36]	; 0x24
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	2253      	movs	r2, #83	; 0x53
 800ba86:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ba88:	68f8      	ldr	r0, [r7, #12]
 800ba8a:	f000 f899 	bl	800bbc0 <RTC_EnterInitMode>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800ba92:	7cfb      	ldrb	r3, [r7, #19]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d10a      	bne.n	800baae <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681a      	ldr	r2, [r3, #0]
 800ba9c:	6979      	ldr	r1, [r7, #20]
 800ba9e:	4b0e      	ldr	r3, [pc, #56]	; (800bad8 <HAL_RTC_SetDate+0x10c>)
 800baa0:	400b      	ands	r3, r1
 800baa2:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800baa4:	68f8      	ldr	r0, [r7, #12]
 800baa6:	f000 f8bf 	bl	800bc28 <RTC_ExitInitMode>
 800baaa:	4603      	mov	r3, r0
 800baac:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	22ff      	movs	r2, #255	; 0xff
 800bab4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800bab6:	7cfb      	ldrb	r3, [r7, #19]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d103      	bne.n	800bac4 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	2201      	movs	r2, #1
 800bac0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	2200      	movs	r2, #0
 800bac8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800bacc:	7cfb      	ldrb	r3, [r7, #19]


}
 800bace:	4618      	mov	r0, r3
 800bad0:	371c      	adds	r7, #28
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd90      	pop	{r4, r7, pc}
 800bad6:	bf00      	nop
 800bad8:	00ffff3f 	.word	0x00ffff3f

0800badc <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b086      	sub	sp, #24
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	685a      	ldr	r2, [r3, #4]
 800baee:	4b21      	ldr	r3, [pc, #132]	; (800bb74 <HAL_RTC_GetDate+0x98>)
 800baf0:	4013      	ands	r3, r2
 800baf2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	0c1b      	lsrs	r3, r3, #16
 800baf8:	b2da      	uxtb	r2, r3
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800bafe:	697b      	ldr	r3, [r7, #20]
 800bb00:	0a1b      	lsrs	r3, r3, #8
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	f003 031f 	and.w	r3, r3, #31
 800bb08:	b2da      	uxtb	r2, r3
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800bb0e:	697b      	ldr	r3, [r7, #20]
 800bb10:	b2db      	uxtb	r3, r3
 800bb12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bb16:	b2da      	uxtb	r2, r3
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800bb1c:	697b      	ldr	r3, [r7, #20]
 800bb1e:	0b5b      	lsrs	r3, r3, #13
 800bb20:	b2db      	uxtb	r3, r3
 800bb22:	f003 0307 	and.w	r3, r3, #7
 800bb26:	b2da      	uxtb	r2, r3
 800bb28:	68bb      	ldr	r3, [r7, #8]
 800bb2a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d11a      	bne.n	800bb68 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	78db      	ldrb	r3, [r3, #3]
 800bb36:	4618      	mov	r0, r3
 800bb38:	f000 f8d4 	bl	800bce4 <RTC_Bcd2ToByte>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	461a      	mov	r2, r3
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	785b      	ldrb	r3, [r3, #1]
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f000 f8cb 	bl	800bce4 <RTC_Bcd2ToByte>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	461a      	mov	r2, r3
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800bb56:	68bb      	ldr	r3, [r7, #8]
 800bb58:	789b      	ldrb	r3, [r3, #2]
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f000 f8c2 	bl	800bce4 <RTC_Bcd2ToByte>
 800bb60:	4603      	mov	r3, r0
 800bb62:	461a      	mov	r2, r3
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800bb68:	2300      	movs	r3, #0
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3718      	adds	r7, #24
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}
 800bb72:	bf00      	nop
 800bb74:	00ffff3f 	.word	0x00ffff3f

0800bb78 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b084      	sub	sp, #16
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	4a0d      	ldr	r2, [pc, #52]	; (800bbbc <HAL_RTC_WaitForSynchro+0x44>)
 800bb86:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800bb88:	f7f6 fdec 	bl	8002764 <HAL_GetTick>
 800bb8c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bb8e:	e009      	b.n	800bba4 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bb90:	f7f6 fde8 	bl	8002764 <HAL_GetTick>
 800bb94:	4602      	mov	r2, r0
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	1ad3      	subs	r3, r2, r3
 800bb9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bb9e:	d901      	bls.n	800bba4 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800bba0:	2303      	movs	r3, #3
 800bba2:	e007      	b.n	800bbb4 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	68db      	ldr	r3, [r3, #12]
 800bbaa:	f003 0320 	and.w	r3, r3, #32
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d0ee      	beq.n	800bb90 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800bbb2:	2300      	movs	r3, #0
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3710      	adds	r7, #16
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}
 800bbbc:	0003ff5f 	.word	0x0003ff5f

0800bbc0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	68db      	ldr	r3, [r3, #12]
 800bbd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d120      	bne.n	800bc1c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f04f 32ff 	mov.w	r2, #4294967295
 800bbe2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800bbe4:	f7f6 fdbe 	bl	8002764 <HAL_GetTick>
 800bbe8:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800bbea:	e00d      	b.n	800bc08 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800bbec:	f7f6 fdba 	bl	8002764 <HAL_GetTick>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	1ad3      	subs	r3, r2, r3
 800bbf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bbfa:	d905      	bls.n	800bc08 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800bbfc:	2303      	movs	r3, #3
 800bbfe:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2203      	movs	r2, #3
 800bc04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	68db      	ldr	r3, [r3, #12]
 800bc0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d102      	bne.n	800bc1c <RTC_EnterInitMode+0x5c>
 800bc16:	7bfb      	ldrb	r3, [r7, #15]
 800bc18:	2b03      	cmp	r3, #3
 800bc1a:	d1e7      	bne.n	800bbec <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800bc1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3710      	adds	r7, #16
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
	...

0800bc28 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b084      	sub	sp, #16
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc30:	2300      	movs	r3, #0
 800bc32:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 800bc34:	4b1a      	ldr	r3, [pc, #104]	; (800bca0 <RTC_ExitInitMode+0x78>)
 800bc36:	68db      	ldr	r3, [r3, #12]
 800bc38:	4a19      	ldr	r2, [pc, #100]	; (800bca0 <RTC_ExitInitMode+0x78>)
 800bc3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc3e:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800bc40:	4b17      	ldr	r3, [pc, #92]	; (800bca0 <RTC_ExitInitMode+0x78>)
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	f003 0320 	and.w	r3, r3, #32
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d10c      	bne.n	800bc66 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f7ff ff93 	bl	800bb78 <HAL_RTC_WaitForSynchro>
 800bc52:	4603      	mov	r3, r0
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d01e      	beq.n	800bc96 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2203      	movs	r2, #3
 800bc5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800bc60:	2303      	movs	r3, #3
 800bc62:	73fb      	strb	r3, [r7, #15]
 800bc64:	e017      	b.n	800bc96 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800bc66:	4b0e      	ldr	r3, [pc, #56]	; (800bca0 <RTC_ExitInitMode+0x78>)
 800bc68:	689b      	ldr	r3, [r3, #8]
 800bc6a:	4a0d      	ldr	r2, [pc, #52]	; (800bca0 <RTC_ExitInitMode+0x78>)
 800bc6c:	f023 0320 	bic.w	r3, r3, #32
 800bc70:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bc72:	6878      	ldr	r0, [r7, #4]
 800bc74:	f7ff ff80 	bl	800bb78 <HAL_RTC_WaitForSynchro>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d005      	beq.n	800bc8a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2203      	movs	r2, #3
 800bc82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800bc86:	2303      	movs	r3, #3
 800bc88:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800bc8a:	4b05      	ldr	r3, [pc, #20]	; (800bca0 <RTC_ExitInitMode+0x78>)
 800bc8c:	689b      	ldr	r3, [r3, #8]
 800bc8e:	4a04      	ldr	r2, [pc, #16]	; (800bca0 <RTC_ExitInitMode+0x78>)
 800bc90:	f043 0320 	orr.w	r3, r3, #32
 800bc94:	6093      	str	r3, [r2, #8]
  }

  return status;
 800bc96:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3710      	adds	r7, #16
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}
 800bca0:	58004000 	.word	0x58004000

0800bca4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b085      	sub	sp, #20
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	4603      	mov	r3, r0
 800bcac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800bcae:	2300      	movs	r3, #0
 800bcb0:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800bcb2:	79fb      	ldrb	r3, [r7, #7]
 800bcb4:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800bcb6:	e005      	b.n	800bcc4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	3301      	adds	r3, #1
 800bcbc:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800bcbe:	7afb      	ldrb	r3, [r7, #11]
 800bcc0:	3b0a      	subs	r3, #10
 800bcc2:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800bcc4:	7afb      	ldrb	r3, [r7, #11]
 800bcc6:	2b09      	cmp	r3, #9
 800bcc8:	d8f6      	bhi.n	800bcb8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	b2db      	uxtb	r3, r3
 800bcce:	011b      	lsls	r3, r3, #4
 800bcd0:	b2da      	uxtb	r2, r3
 800bcd2:	7afb      	ldrb	r3, [r7, #11]
 800bcd4:	4313      	orrs	r3, r2
 800bcd6:	b2db      	uxtb	r3, r3
}
 800bcd8:	4618      	mov	r0, r3
 800bcda:	3714      	adds	r7, #20
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce2:	4770      	bx	lr

0800bce4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b085      	sub	sp, #20
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	4603      	mov	r3, r0
 800bcec:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800bcee:	79fb      	ldrb	r3, [r7, #7]
 800bcf0:	091b      	lsrs	r3, r3, #4
 800bcf2:	b2db      	uxtb	r3, r3
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	0092      	lsls	r2, r2, #2
 800bcf8:	4413      	add	r3, r2
 800bcfa:	005b      	lsls	r3, r3, #1
 800bcfc:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800bcfe:	79fb      	ldrb	r3, [r7, #7]
 800bd00:	f003 030f 	and.w	r3, r3, #15
 800bd04:	b2da      	uxtb	r2, r3
 800bd06:	7bfb      	ldrb	r3, [r7, #15]
 800bd08:	4413      	add	r3, r2
 800bd0a:	b2db      	uxtb	r3, r3
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3714      	adds	r7, #20
 800bd10:	46bd      	mov	sp, r7
 800bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd16:	4770      	bx	lr

0800bd18 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b086      	sub	sp, #24
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	60f8      	str	r0, [r7, #12]
 800bd20:	60b9      	str	r1, [r7, #8]
 800bd22:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bd2a:	2b01      	cmp	r3, #1
 800bd2c:	d101      	bne.n	800bd32 <HAL_RTCEx_SetWakeUpTimer+0x1a>
 800bd2e:	2302      	movs	r3, #2
 800bd30:	e065      	b.n	800bdfe <HAL_RTCEx_SetWakeUpTimer+0xe6>
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	2201      	movs	r2, #1
 800bd36:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	2202      	movs	r2, #2
 800bd3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	22ca      	movs	r2, #202	; 0xca
 800bd48:	625a      	str	r2, [r3, #36]	; 0x24
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	2253      	movs	r2, #83	; 0x53
 800bd50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 800bd52:	4b2d      	ldr	r3, [pc, #180]	; (800be08 <HAL_RTCEx_SetWakeUpTimer+0xf0>)
 800bd54:	689b      	ldr	r3, [r3, #8]
 800bd56:	4a2c      	ldr	r2, [pc, #176]	; (800be08 <HAL_RTCEx_SetWakeUpTimer+0xf0>)
 800bd58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bd5c:	6093      	str	r3, [r2, #8]
  {
    tickstart = HAL_GetTick();

    while (READ_BIT(hrtc->Instance->ICSR, RTC_FLAG_WUTWF) == 0U)
#else
  if (READ_BIT(RTC->ISR, RTC_ISR_INITF) == 0U)
 800bd5e:	4b2a      	ldr	r3, [pc, #168]	; (800be08 <HAL_RTCEx_SetWakeUpTimer+0xf0>)
 800bd60:	68db      	ldr	r3, [r3, #12]
 800bd62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d120      	bne.n	800bdac <HAL_RTCEx_SetWakeUpTimer+0x94>
  {
    tickstart = HAL_GetTick();
 800bd6a:	f7f6 fcfb 	bl	8002764 <HAL_GetTick>
 800bd6e:	6178      	str	r0, [r7, #20]

    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800bd70:	e015      	b.n	800bd9e <HAL_RTCEx_SetWakeUpTimer+0x86>
#endif /* TAMP */
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bd72:	f7f6 fcf7 	bl	8002764 <HAL_GetTick>
 800bd76:	4602      	mov	r2, r0
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	1ad3      	subs	r3, r2, r3
 800bd7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bd80:	d90d      	bls.n	800bd9e <HAL_RTCEx_SetWakeUpTimer+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	22ff      	movs	r2, #255	; 0xff
 800bd88:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	2203      	movs	r2, #3
 800bd8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	2200      	movs	r2, #0
 800bd96:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800bd9a:	2303      	movs	r3, #3
 800bd9c:	e02f      	b.n	800bdfe <HAL_RTCEx_SetWakeUpTimer+0xe6>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	68db      	ldr	r3, [r3, #12]
 800bda4:	f003 0304 	and.w	r3, r3, #4
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d0e2      	beq.n	800bd72 <HAL_RTCEx_SetWakeUpTimer+0x5a>
      }
    }
  }

  /* Clear the Wakeup Timer clock source bits and configure the clock source in CR register */
  uint32_t CR_tmp = hrtc->Instance->CR;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	689b      	ldr	r3, [r3, #8]
 800bdb2:	613b      	str	r3, [r7, #16]
  CR_tmp &= (uint32_t)~RTC_CR_WUCKSEL;
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	f023 0307 	bic.w	r3, r3, #7
 800bdba:	613b      	str	r3, [r7, #16]
  CR_tmp |= (uint32_t)WakeUpClock;
 800bdbc:	693a      	ldr	r2, [r7, #16]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	613b      	str	r3, [r7, #16]
  hrtc->Instance->CR = CR_tmp;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	693a      	ldr	r2, [r7, #16]
 800bdca:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	68ba      	ldr	r2, [r7, #8]
 800bdd2:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	689a      	ldr	r2, [r3, #8]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bde2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	22ff      	movs	r2, #255	; 0xff
 800bdea:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	2201      	movs	r2, #1
 800bdf0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800bdfc:	2300      	movs	r3, #0
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3718      	adds	r7, #24
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	58004000 	.word	0x58004000

0800be0c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b08a      	sub	sp, #40	; 0x28
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d101      	bne.n	800be1e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800be1a:	2301      	movs	r3, #1
 800be1c:	e075      	b.n	800bf0a <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800be24:	b2db      	uxtb	r3, r3
 800be26:	2b00      	cmp	r3, #0
 800be28:	d105      	bne.n	800be36 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2200      	movs	r2, #0
 800be2e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f7f6 f8d5 	bl	8001fe0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2204      	movs	r2, #4
 800be3a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f000 f868 	bl	800bf14 <HAL_SD_InitCard>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	d001      	beq.n	800be4e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800be4a:	2301      	movs	r3, #1
 800be4c:	e05d      	b.n	800bf0a <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800be4e:	f107 0308 	add.w	r3, r7, #8
 800be52:	4619      	mov	r1, r3
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f000 fdaf 	bl	800c9b8 <HAL_SD_GetCardStatus>
 800be5a:	4603      	mov	r3, r0
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d001      	beq.n	800be64 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800be60:	2301      	movs	r3, #1
 800be62:	e052      	b.n	800bf0a <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800be64:	7e3b      	ldrb	r3, [r7, #24]
 800be66:	b2db      	uxtb	r3, r3
 800be68:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800be6a:	7e7b      	ldrb	r3, [r7, #25]
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be74:	2b01      	cmp	r3, #1
 800be76:	d10a      	bne.n	800be8e <HAL_SD_Init+0x82>
 800be78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d102      	bne.n	800be84 <HAL_SD_Init+0x78>
 800be7e:	6a3b      	ldr	r3, [r7, #32]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d004      	beq.n	800be8e <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f44f 7200 	mov.w	r2, #512	; 0x200
 800be8a:	659a      	str	r2, [r3, #88]	; 0x58
 800be8c:	e00b      	b.n	800bea6 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be92:	2b01      	cmp	r3, #1
 800be94:	d104      	bne.n	800bea0 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	f44f 7280 	mov.w	r2, #256	; 0x100
 800be9c:	659a      	str	r2, [r3, #88]	; 0x58
 800be9e:	e002      	b.n	800bea6 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2200      	movs	r2, #0
 800bea4:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	68db      	ldr	r3, [r3, #12]
 800beaa:	4619      	mov	r1, r3
 800beac:	6878      	ldr	r0, [r7, #4]
 800beae:	f000 fe6d 	bl	800cb8c <HAL_SD_ConfigWideBusOperation>
 800beb2:	4603      	mov	r3, r0
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d001      	beq.n	800bebc <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800beb8:	2301      	movs	r3, #1
 800beba:	e026      	b.n	800bf0a <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800bebc:	f7f6 fc52 	bl	8002764 <HAL_GetTick>
 800bec0:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800bec2:	e011      	b.n	800bee8 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bec4:	f7f6 fc4e 	bl	8002764 <HAL_GetTick>
 800bec8:	4602      	mov	r2, r0
 800beca:	69fb      	ldr	r3, [r7, #28]
 800becc:	1ad3      	subs	r3, r2, r3
 800bece:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed2:	d109      	bne.n	800bee8 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800beda:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2201      	movs	r2, #1
 800bee0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800bee4:	2303      	movs	r3, #3
 800bee6:	e010      	b.n	800bf0a <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f000 ff61 	bl	800cdb0 <HAL_SD_GetCardState>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b04      	cmp	r3, #4
 800bef2:	d1e7      	bne.n	800bec4 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2200      	movs	r2, #0
 800bef8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2200      	movs	r2, #0
 800befe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2201      	movs	r2, #1
 800bf04:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800bf08:	2300      	movs	r3, #0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3728      	adds	r7, #40	; 0x28
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
	...

0800bf14 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800bf14:	b590      	push	{r4, r7, lr}
 800bf16:	b08d      	sub	sp, #52	; 0x34
 800bf18:	af02      	add	r7, sp, #8
 800bf1a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800bf20:	2300      	movs	r3, #0
 800bf22:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800bf24:	2300      	movs	r3, #0
 800bf26:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800bf2c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800bf30:	f04f 0100 	mov.w	r1, #0
 800bf34:	f7fe f932 	bl	800a19c <HAL_RCCEx_GetPeriphCLKFreq>
 800bf38:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800bf3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d109      	bne.n	800bf54 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2201      	movs	r2, #1
 800bf44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bf4e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800bf50:	2301      	movs	r3, #1
 800bf52:	e070      	b.n	800c036 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800bf54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf56:	0a1b      	lsrs	r3, r3, #8
 800bf58:	4a39      	ldr	r2, [pc, #228]	; (800c040 <HAL_SD_InitCard+0x12c>)
 800bf5a:	fba2 2303 	umull	r2, r3, r2, r3
 800bf5e:	091b      	lsrs	r3, r3, #4
 800bf60:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681c      	ldr	r4, [r3, #0]
 800bf66:	466a      	mov	r2, sp
 800bf68:	f107 0318 	add.w	r3, r7, #24
 800bf6c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bf70:	e882 0003 	stmia.w	r2, {r0, r1}
 800bf74:	f107 030c 	add.w	r3, r7, #12
 800bf78:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bf7a:	4620      	mov	r0, r4
 800bf7c:	f002 fd84 	bl	800ea88 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	4618      	mov	r0, r3
 800bf86:	f002 fdc7 	bl	800eb18 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800bf8a:	69fb      	ldr	r3, [r7, #28]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d005      	beq.n	800bf9c <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800bf90:	69fb      	ldr	r3, [r7, #28]
 800bf92:	005b      	lsls	r3, r3, #1
 800bf94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf96:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf9a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800bf9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d007      	beq.n	800bfb2 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800bfa2:	4a28      	ldr	r2, [pc, #160]	; (800c044 <HAL_SD_InitCard+0x130>)
 800bfa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfa6:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfaa:	3301      	adds	r3, #1
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7f6 fbe5 	bl	800277c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800bfb2:	6878      	ldr	r0, [r7, #4]
 800bfb4:	f000 ffea 	bl	800cf8c <SD_PowerON>
 800bfb8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bfba:	6a3b      	ldr	r3, [r7, #32]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d00b      	beq.n	800bfd8 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bfcc:	6a3b      	ldr	r3, [r7, #32]
 800bfce:	431a      	orrs	r2, r3
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	e02e      	b.n	800c036 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f000 ff09 	bl	800cdf0 <SD_InitCard>
 800bfde:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bfe0:	6a3b      	ldr	r3, [r7, #32]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d00b      	beq.n	800bffe <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2201      	movs	r2, #1
 800bfea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bff2:	6a3b      	ldr	r3, [r7, #32]
 800bff4:	431a      	orrs	r2, r3
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800bffa:	2301      	movs	r3, #1
 800bffc:	e01b      	b.n	800c036 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c006:	4618      	mov	r0, r3
 800c008:	f002 fe1c 	bl	800ec44 <SDMMC_CmdBlockLength>
 800c00c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800c00e:	6a3b      	ldr	r3, [r7, #32]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d00f      	beq.n	800c034 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	4a0b      	ldr	r2, [pc, #44]	; (800c048 <HAL_SD_InitCard+0x134>)
 800c01a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c020:	6a3b      	ldr	r3, [r7, #32]
 800c022:	431a      	orrs	r2, r3
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2201      	movs	r2, #1
 800c02c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800c030:	2301      	movs	r3, #1
 800c032:	e000      	b.n	800c036 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800c034:	2300      	movs	r3, #0
}
 800c036:	4618      	mov	r0, r3
 800c038:	372c      	adds	r7, #44	; 0x2c
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd90      	pop	{r4, r7, pc}
 800c03e:	bf00      	nop
 800c040:	014f8b59 	.word	0x014f8b59
 800c044:	00012110 	.word	0x00012110
 800c048:	1fe00fff 	.word	0x1fe00fff

0800c04c <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b08c      	sub	sp, #48	; 0x30
 800c050:	af00      	add	r7, sp, #0
 800c052:	60f8      	str	r0, [r7, #12]
 800c054:	60b9      	str	r1, [r7, #8]
 800c056:	607a      	str	r2, [r7, #4]
 800c058:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d107      	bne.n	800c074 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c068:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	e08d      	b.n	800c190 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c07a:	b2db      	uxtb	r3, r3
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	f040 8086 	bne.w	800c18e <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	2200      	movs	r2, #0
 800c086:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c088:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	441a      	add	r2, r3
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c092:	429a      	cmp	r2, r3
 800c094:	d907      	bls.n	800c0a6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c09a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	e074      	b.n	800c190 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2203      	movs	r2, #3
 800c0aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	68ba      	ldr	r2, [r7, #8]
 800c0ba:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	025a      	lsls	r2, r3, #9
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	d002      	beq.n	800c0d2 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800c0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ce:	025b      	lsls	r3, r3, #9
 800c0d0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c0d2:	f04f 33ff 	mov.w	r3, #4294967295
 800c0d6:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	025b      	lsls	r3, r3, #9
 800c0dc:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c0de:	2390      	movs	r3, #144	; 0x90
 800c0e0:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c0e2:	2302      	movs	r3, #2
 800c0e4:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	f107 0210 	add.w	r2, r7, #16
 800c0f6:	4611      	mov	r1, r2
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	f002 fd77 	bl	800ebec <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	68da      	ldr	r2, [r3, #12]
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c10c:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	68ba      	ldr	r2, [r7, #8]
 800c114:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	2201      	movs	r2, #1
 800c11c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	2b01      	cmp	r3, #1
 800c122:	d90a      	bls.n	800c13a <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	2282      	movs	r2, #130	; 0x82
 800c128:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c130:	4618      	mov	r0, r3
 800c132:	f002 fdcd 	bl	800ecd0 <SDMMC_CmdReadMultiBlock>
 800c136:	62f8      	str	r0, [r7, #44]	; 0x2c
 800c138:	e009      	b.n	800c14e <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2281      	movs	r2, #129	; 0x81
 800c13e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c146:	4618      	mov	r0, r3
 800c148:	f002 fd9f 	bl	800ec8a <SDMMC_CmdReadSingleBlock>
 800c14c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c14e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c150:	2b00      	cmp	r3, #0
 800c152:	d012      	beq.n	800c17a <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a0f      	ldr	r2, [pc, #60]	; (800c198 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800c15a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c162:	431a      	orrs	r2, r3
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	2201      	movs	r2, #1
 800c16c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2200      	movs	r2, #0
 800c174:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800c176:	2301      	movs	r3, #1
 800c178:	e00a      	b.n	800c190 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800c188:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800c18a:	2300      	movs	r3, #0
 800c18c:	e000      	b.n	800c190 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c18e:	2302      	movs	r3, #2
  }
}
 800c190:	4618      	mov	r0, r3
 800c192:	3730      	adds	r7, #48	; 0x30
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}
 800c198:	1fe00fff 	.word	0x1fe00fff

0800c19c <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b08c      	sub	sp, #48	; 0x30
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	60f8      	str	r0, [r7, #12]
 800c1a4:	60b9      	str	r1, [r7, #8]
 800c1a6:	607a      	str	r2, [r7, #4]
 800c1a8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d107      	bne.n	800c1c4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1b8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	e08d      	b.n	800c2e0 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c1ca:	b2db      	uxtb	r3, r3
 800c1cc:	2b01      	cmp	r3, #1
 800c1ce:	f040 8086 	bne.w	800c2de <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c1d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	441a      	add	r2, r3
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d907      	bls.n	800c1f6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1ea:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800c1f2:	2301      	movs	r3, #1
 800c1f4:	e074      	b.n	800c2e0 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	2203      	movs	r2, #3
 800c1fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	2200      	movs	r2, #0
 800c204:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	68ba      	ldr	r2, [r7, #8]
 800c20a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	025a      	lsls	r2, r3, #9
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c218:	2b01      	cmp	r3, #1
 800c21a:	d002      	beq.n	800c222 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800c21c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c21e:	025b      	lsls	r3, r3, #9
 800c220:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c222:	f04f 33ff 	mov.w	r3, #4294967295
 800c226:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	025b      	lsls	r3, r3, #9
 800c22c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c22e:	2390      	movs	r3, #144	; 0x90
 800c230:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800c232:	2300      	movs	r3, #0
 800c234:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c236:	2300      	movs	r3, #0
 800c238:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c23a:	2300      	movs	r3, #0
 800c23c:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	f107 0210 	add.w	r2, r7, #16
 800c246:	4611      	mov	r1, r2
 800c248:	4618      	mov	r0, r3
 800c24a:	f002 fccf 	bl	800ebec <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	68da      	ldr	r2, [r3, #12]
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c25c:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	68ba      	ldr	r2, [r7, #8]
 800c264:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	2201      	movs	r2, #1
 800c26c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	2b01      	cmp	r3, #1
 800c272:	d90a      	bls.n	800c28a <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	22a0      	movs	r2, #160	; 0xa0
 800c278:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c280:	4618      	mov	r0, r3
 800c282:	f002 fd6b 	bl	800ed5c <SDMMC_CmdWriteMultiBlock>
 800c286:	62f8      	str	r0, [r7, #44]	; 0x2c
 800c288:	e009      	b.n	800c29e <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	2290      	movs	r2, #144	; 0x90
 800c28e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c296:	4618      	mov	r0, r3
 800c298:	f002 fd3d 	bl	800ed16 <SDMMC_CmdWriteSingleBlock>
 800c29c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c29e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d012      	beq.n	800c2ca <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	4a0f      	ldr	r2, [pc, #60]	; (800c2e8 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800c2aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c2b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2b2:	431a      	orrs	r2, r3
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2201      	movs	r2, #1
 800c2bc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800c2c6:	2301      	movs	r3, #1
 800c2c8:	e00a      	b.n	800c2e0 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800c2d8:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	e000      	b.n	800c2e0 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c2de:	2302      	movs	r3, #2
  }
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3730      	adds	r7, #48	; 0x30
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}
 800c2e8:	1fe00fff 	.word	0x1fe00fff

0800c2ec <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b084      	sub	sp, #16
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2f8:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c300:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c304:	2b00      	cmp	r3, #0
 800c306:	d008      	beq.n	800c31a <HAL_SD_IRQHandler+0x2e>
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	f003 0308 	and.w	r3, r3, #8
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d003      	beq.n	800c31a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f001 f926 	bl	800d564 <SD_Read_IT>
 800c318:	e19a      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c324:	2b00      	cmp	r3, #0
 800c326:	f000 80ac 	beq.w	800c482 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c332:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	4b59      	ldr	r3, [pc, #356]	; (800c4a4 <HAL_SD_IRQHandler+0x1b8>)
 800c340:	400b      	ands	r3, r1
 800c342:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800c352:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	68da      	ldr	r2, [r3, #12]
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c362:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	f003 0308 	and.w	r3, r3, #8
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d038      	beq.n	800c3e0 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	f003 0302 	and.w	r3, r3, #2
 800c374:	2b00      	cmp	r3, #0
 800c376:	d104      	bne.n	800c382 <HAL_SD_IRQHandler+0x96>
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	f003 0320 	and.w	r3, r3, #32
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d011      	beq.n	800c3a6 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4618      	mov	r0, r3
 800c388:	f002 fd0c 	bl	800eda4 <SDMMC_CmdStopTransfer>
 800c38c:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800c38e:	68bb      	ldr	r3, [r7, #8]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d008      	beq.n	800c3a6 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	431a      	orrs	r2, r3
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f000 f95b 	bl	800c65c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	4a3f      	ldr	r2, [pc, #252]	; (800c4a8 <HAL_SD_IRQHandler+0x1bc>)
 800c3ac:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2201      	movs	r2, #1
 800c3b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f003 0301 	and.w	r3, r3, #1
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d104      	bne.n	800c3d0 <HAL_SD_IRQHandler+0xe4>
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	f003 0302 	and.w	r3, r3, #2
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d003      	beq.n	800c3d8 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800c3d0:	6878      	ldr	r0, [r7, #4]
 800c3d2:	f003 fcc9 	bl	800fd68 <HAL_SD_RxCpltCallback>
 800c3d6:	e13b      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800c3d8:	6878      	ldr	r0, [r7, #4]
 800c3da:	f003 fcbb 	bl	800fd54 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c3de:	e137      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	f000 8132 	beq.w	800c650 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	2200      	movs	r2, #0
 800c402:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	f003 0302 	and.w	r3, r3, #2
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d104      	bne.n	800c418 <HAL_SD_IRQHandler+0x12c>
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	f003 0320 	and.w	r3, r3, #32
 800c414:	2b00      	cmp	r3, #0
 800c416:	d011      	beq.n	800c43c <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	4618      	mov	r0, r3
 800c41e:	f002 fcc1 	bl	800eda4 <SDMMC_CmdStopTransfer>
 800c422:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d008      	beq.n	800c43c <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	431a      	orrs	r2, r3
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f000 f910 	bl	800c65c <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2201      	movs	r2, #1
 800c440:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2200      	movs	r2, #0
 800c448:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	f003 0310 	and.w	r3, r3, #16
 800c450:	2b00      	cmp	r3, #0
 800c452:	d104      	bne.n	800c45e <HAL_SD_IRQHandler+0x172>
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f003 0320 	and.w	r3, r3, #32
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d002      	beq.n	800c464 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f003 fc78 	bl	800fd54 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	f003 0301 	and.w	r3, r3, #1
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d105      	bne.n	800c47a <HAL_SD_IRQHandler+0x18e>
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	f003 0302 	and.w	r3, r3, #2
 800c474:	2b00      	cmp	r3, #0
 800c476:	f000 80eb 	beq.w	800c650 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f003 fc74 	bl	800fd68 <HAL_SD_RxCpltCallback>
}
 800c480:	e0e6      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c488:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d00d      	beq.n	800c4ac <HAL_SD_IRQHandler+0x1c0>
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	f003 0308 	and.w	r3, r3, #8
 800c496:	2b00      	cmp	r3, #0
 800c498:	d008      	beq.n	800c4ac <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f001 f8a8 	bl	800d5f0 <SD_Write_IT>
 800c4a0:	e0d6      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
 800c4a2:	bf00      	nop
 800c4a4:	ffff3ec5 	.word	0xffff3ec5
 800c4a8:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4b2:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	f000 809d 	beq.w	800c5f6 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4c2:	f003 0302 	and.w	r3, r3, #2
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d005      	beq.n	800c4d6 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4ce:	f043 0202 	orr.w	r2, r3, #2
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4dc:	f003 0308 	and.w	r3, r3, #8
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d005      	beq.n	800c4f0 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4e8:	f043 0208 	orr.w	r2, r3, #8
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4f6:	f003 0320 	and.w	r3, r3, #32
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d005      	beq.n	800c50a <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c502:	f043 0220 	orr.w	r2, r3, #32
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c510:	f003 0310 	and.w	r3, r3, #16
 800c514:	2b00      	cmp	r3, #0
 800c516:	d005      	beq.n	800c524 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c51c:	f043 0210 	orr.w	r2, r3, #16
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	4a4b      	ldr	r2, [pc, #300]	; (800c658 <HAL_SD_IRQHandler+0x36c>)
 800c52a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800c53a:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	68da      	ldr	r2, [r3, #12]
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c54a:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c55a:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	68da      	ldr	r2, [r3, #12]
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c56a:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	4618      	mov	r0, r3
 800c572:	f002 fc17 	bl	800eda4 <SDMMC_CmdStopTransfer>
 800c576:	4602      	mov	r2, r0
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c57c:	431a      	orrs	r2, r3
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	68da      	ldr	r2, [r3, #12]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c590:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c59a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	f003 0308 	and.w	r3, r3, #8
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d00a      	beq.n	800c5bc <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	2201      	movs	r2, #1
 800c5aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f000 f851 	bl	800c65c <HAL_SD_ErrorCallback>
}
 800c5ba:	e049      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d044      	beq.n	800c650 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d040      	beq.n	800c650 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800c5dc:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2201      	movs	r2, #1
 800c5ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f000 f834 	bl	800c65c <HAL_SD_ErrorCallback>
}
 800c5f4:	e02c      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c600:	2b00      	cmp	r3, #0
 800c602:	d025      	beq.n	800c650 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c60c:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c614:	f003 0304 	and.w	r3, r3, #4
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d10c      	bne.n	800c636 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f003 0320 	and.w	r3, r3, #32
 800c622:	2b00      	cmp	r3, #0
 800c624:	d003      	beq.n	800c62e <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	f001 f84a 	bl	800d6c0 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800c62c:	e010      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f001 f832 	bl	800d698 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800c634:	e00c      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	f003 0320 	and.w	r3, r3, #32
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d003      	beq.n	800c648 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800c640:	6878      	ldr	r0, [r7, #4]
 800c642:	f001 f833 	bl	800d6ac <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800c646:	e003      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	f001 f81b 	bl	800d684 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800c64e:	e7ff      	b.n	800c650 <HAL_SD_IRQHandler+0x364>
 800c650:	bf00      	nop
 800c652:	3710      	adds	r7, #16
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}
 800c658:	18000f3a 	.word	0x18000f3a

0800c65c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800c65c:	b480      	push	{r7}
 800c65e:	b083      	sub	sp, #12
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800c664:	bf00      	nop
 800c666:	370c      	adds	r7, #12
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr

0800c670 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800c670:	b480      	push	{r7}
 800c672:	b083      	sub	sp, #12
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c67e:	0f9b      	lsrs	r3, r3, #30
 800c680:	b2da      	uxtb	r2, r3
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c68a:	0e9b      	lsrs	r3, r3, #26
 800c68c:	b2db      	uxtb	r3, r3
 800c68e:	f003 030f 	and.w	r3, r3, #15
 800c692:	b2da      	uxtb	r2, r3
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c69c:	0e1b      	lsrs	r3, r3, #24
 800c69e:	b2db      	uxtb	r3, r3
 800c6a0:	f003 0303 	and.w	r3, r3, #3
 800c6a4:	b2da      	uxtb	r2, r3
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c6ae:	0c1b      	lsrs	r3, r3, #16
 800c6b0:	b2da      	uxtb	r2, r3
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c6ba:	0a1b      	lsrs	r3, r3, #8
 800c6bc:	b2da      	uxtb	r2, r3
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c6c6:	b2da      	uxtb	r2, r3
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6d0:	0d1b      	lsrs	r3, r3, #20
 800c6d2:	b29a      	uxth	r2, r3
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6dc:	0c1b      	lsrs	r3, r3, #16
 800c6de:	b2db      	uxtb	r3, r3
 800c6e0:	f003 030f 	and.w	r3, r3, #15
 800c6e4:	b2da      	uxtb	r2, r3
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6ee:	0bdb      	lsrs	r3, r3, #15
 800c6f0:	b2db      	uxtb	r3, r3
 800c6f2:	f003 0301 	and.w	r3, r3, #1
 800c6f6:	b2da      	uxtb	r2, r3
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c700:	0b9b      	lsrs	r3, r3, #14
 800c702:	b2db      	uxtb	r3, r3
 800c704:	f003 0301 	and.w	r3, r3, #1
 800c708:	b2da      	uxtb	r2, r3
 800c70a:	683b      	ldr	r3, [r7, #0]
 800c70c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c712:	0b5b      	lsrs	r3, r3, #13
 800c714:	b2db      	uxtb	r3, r3
 800c716:	f003 0301 	and.w	r3, r3, #1
 800c71a:	b2da      	uxtb	r2, r3
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c724:	0b1b      	lsrs	r3, r3, #12
 800c726:	b2db      	uxtb	r3, r3
 800c728:	f003 0301 	and.w	r3, r3, #1
 800c72c:	b2da      	uxtb	r2, r3
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	2200      	movs	r2, #0
 800c736:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d163      	bne.n	800c808 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c744:	009a      	lsls	r2, r3, #2
 800c746:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c74a:	4013      	ands	r3, r2
 800c74c:	687a      	ldr	r2, [r7, #4]
 800c74e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800c750:	0f92      	lsrs	r2, r2, #30
 800c752:	431a      	orrs	r2, r3
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c75c:	0edb      	lsrs	r3, r3, #27
 800c75e:	b2db      	uxtb	r3, r3
 800c760:	f003 0307 	and.w	r3, r3, #7
 800c764:	b2da      	uxtb	r2, r3
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c76e:	0e1b      	lsrs	r3, r3, #24
 800c770:	b2db      	uxtb	r3, r3
 800c772:	f003 0307 	and.w	r3, r3, #7
 800c776:	b2da      	uxtb	r2, r3
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c780:	0d5b      	lsrs	r3, r3, #21
 800c782:	b2db      	uxtb	r3, r3
 800c784:	f003 0307 	and.w	r3, r3, #7
 800c788:	b2da      	uxtb	r2, r3
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c792:	0c9b      	lsrs	r3, r3, #18
 800c794:	b2db      	uxtb	r3, r3
 800c796:	f003 0307 	and.w	r3, r3, #7
 800c79a:	b2da      	uxtb	r2, r3
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c7a4:	0bdb      	lsrs	r3, r3, #15
 800c7a6:	b2db      	uxtb	r3, r3
 800c7a8:	f003 0307 	and.w	r3, r3, #7
 800c7ac:	b2da      	uxtb	r2, r3
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	691b      	ldr	r3, [r3, #16]
 800c7b6:	1c5a      	adds	r2, r3, #1
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	7e1b      	ldrb	r3, [r3, #24]
 800c7c0:	b2db      	uxtb	r3, r3
 800c7c2:	f003 0307 	and.w	r3, r3, #7
 800c7c6:	3302      	adds	r3, #2
 800c7c8:	2201      	movs	r2, #1
 800c7ca:	fa02 f303 	lsl.w	r3, r2, r3
 800c7ce:	687a      	ldr	r2, [r7, #4]
 800c7d0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800c7d2:	fb03 f202 	mul.w	r2, r3, r2
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	7a1b      	ldrb	r3, [r3, #8]
 800c7de:	b2db      	uxtb	r3, r3
 800c7e0:	f003 030f 	and.w	r3, r3, #15
 800c7e4:	2201      	movs	r2, #1
 800c7e6:	409a      	lsls	r2, r3
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c7f0:	687a      	ldr	r2, [r7, #4]
 800c7f2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800c7f4:	0a52      	lsrs	r2, r2, #9
 800c7f6:	fb03 f202 	mul.w	r2, r3, r2
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c804:	655a      	str	r2, [r3, #84]	; 0x54
 800c806:	e031      	b.n	800c86c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c80c:	2b01      	cmp	r3, #1
 800c80e:	d11d      	bne.n	800c84c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c814:	041b      	lsls	r3, r3, #16
 800c816:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c81e:	0c1b      	lsrs	r3, r3, #16
 800c820:	431a      	orrs	r2, r3
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	691b      	ldr	r3, [r3, #16]
 800c82a:	3301      	adds	r3, #1
 800c82c:	029a      	lsls	r2, r3, #10
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c840:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	655a      	str	r2, [r3, #84]	; 0x54
 800c84a:	e00f      	b.n	800c86c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4a58      	ldr	r2, [pc, #352]	; (800c9b4 <HAL_SD_GetCardCSD+0x344>)
 800c852:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c858:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2201      	movs	r2, #1
 800c864:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800c868:	2301      	movs	r3, #1
 800c86a:	e09d      	b.n	800c9a8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c870:	0b9b      	lsrs	r3, r3, #14
 800c872:	b2db      	uxtb	r3, r3
 800c874:	f003 0301 	and.w	r3, r3, #1
 800c878:	b2da      	uxtb	r2, r3
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c882:	09db      	lsrs	r3, r3, #7
 800c884:	b2db      	uxtb	r3, r3
 800c886:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c88a:	b2da      	uxtb	r2, r3
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c894:	b2db      	uxtb	r3, r3
 800c896:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c89a:	b2da      	uxtb	r2, r3
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c8a4:	0fdb      	lsrs	r3, r3, #31
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c8b0:	0f5b      	lsrs	r3, r3, #29
 800c8b2:	b2db      	uxtb	r3, r3
 800c8b4:	f003 0303 	and.w	r3, r3, #3
 800c8b8:	b2da      	uxtb	r2, r3
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c8c2:	0e9b      	lsrs	r3, r3, #26
 800c8c4:	b2db      	uxtb	r3, r3
 800c8c6:	f003 0307 	and.w	r3, r3, #7
 800c8ca:	b2da      	uxtb	r2, r3
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c8d4:	0d9b      	lsrs	r3, r3, #22
 800c8d6:	b2db      	uxtb	r3, r3
 800c8d8:	f003 030f 	and.w	r3, r3, #15
 800c8dc:	b2da      	uxtb	r2, r3
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c8e6:	0d5b      	lsrs	r3, r3, #21
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	f003 0301 	and.w	r3, r3, #1
 800c8ee:	b2da      	uxtb	r2, r3
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c902:	0c1b      	lsrs	r3, r3, #16
 800c904:	b2db      	uxtb	r3, r3
 800c906:	f003 0301 	and.w	r3, r3, #1
 800c90a:	b2da      	uxtb	r2, r3
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c916:	0bdb      	lsrs	r3, r3, #15
 800c918:	b2db      	uxtb	r3, r3
 800c91a:	f003 0301 	and.w	r3, r3, #1
 800c91e:	b2da      	uxtb	r2, r3
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c92a:	0b9b      	lsrs	r3, r3, #14
 800c92c:	b2db      	uxtb	r3, r3
 800c92e:	f003 0301 	and.w	r3, r3, #1
 800c932:	b2da      	uxtb	r2, r3
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c93e:	0b5b      	lsrs	r3, r3, #13
 800c940:	b2db      	uxtb	r3, r3
 800c942:	f003 0301 	and.w	r3, r3, #1
 800c946:	b2da      	uxtb	r2, r3
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c952:	0b1b      	lsrs	r3, r3, #12
 800c954:	b2db      	uxtb	r3, r3
 800c956:	f003 0301 	and.w	r3, r3, #1
 800c95a:	b2da      	uxtb	r2, r3
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c966:	0a9b      	lsrs	r3, r3, #10
 800c968:	b2db      	uxtb	r3, r3
 800c96a:	f003 0303 	and.w	r3, r3, #3
 800c96e:	b2da      	uxtb	r2, r3
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c97a:	0a1b      	lsrs	r3, r3, #8
 800c97c:	b2db      	uxtb	r3, r3
 800c97e:	f003 0303 	and.w	r3, r3, #3
 800c982:	b2da      	uxtb	r2, r3
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c98e:	085b      	lsrs	r3, r3, #1
 800c990:	b2db      	uxtb	r3, r3
 800c992:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c996:	b2da      	uxtb	r2, r3
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	2201      	movs	r2, #1
 800c9a2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800c9a6:	2300      	movs	r3, #0
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	370c      	adds	r7, #12
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b2:	4770      	bx	lr
 800c9b4:	1fe00fff 	.word	0x1fe00fff

0800c9b8 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b094      	sub	sp, #80	; 0x50
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
 800c9c0:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c9ce:	b2db      	uxtb	r3, r3
 800c9d0:	2b03      	cmp	r3, #3
 800c9d2:	d101      	bne.n	800c9d8 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	e0a7      	b.n	800cb28 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800c9d8:	f107 0308 	add.w	r3, r7, #8
 800c9dc:	4619      	mov	r1, r3
 800c9de:	6878      	ldr	r0, [r7, #4]
 800c9e0:	f000 fb62 	bl	800d0a8 <SD_SendSDStatus>
 800c9e4:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800c9e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d011      	beq.n	800ca10 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	4a4f      	ldr	r2, [pc, #316]	; (800cb30 <HAL_SD_GetCardStatus+0x178>)
 800c9f2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c9f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c9fa:	431a      	orrs	r2, r3
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2201      	movs	r2, #1
 800ca04:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800ca0e:	e070      	b.n	800caf2 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	099b      	lsrs	r3, r3, #6
 800ca14:	b2db      	uxtb	r3, r3
 800ca16:	f003 0303 	and.w	r3, r3, #3
 800ca1a:	b2da      	uxtb	r2, r3
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	095b      	lsrs	r3, r3, #5
 800ca24:	b2db      	uxtb	r3, r3
 800ca26:	f003 0301 	and.w	r3, r3, #1
 800ca2a:	b2da      	uxtb	r2, r3
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ca30:	68bb      	ldr	r3, [r7, #8]
 800ca32:	0a1b      	lsrs	r3, r3, #8
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ca3a:	b29a      	uxth	r2, r3
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	0e1b      	lsrs	r3, r3, #24
 800ca40:	b29b      	uxth	r3, r3
 800ca42:	4313      	orrs	r3, r2
 800ca44:	b29a      	uxth	r2, r3
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	061a      	lsls	r2, r3, #24
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	021b      	lsls	r3, r3, #8
 800ca52:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ca56:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	0a1b      	lsrs	r3, r3, #8
 800ca5c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ca60:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	0e1b      	lsrs	r3, r3, #24
 800ca66:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	b2da      	uxtb	r2, r3
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800ca74:	693b      	ldr	r3, [r7, #16]
 800ca76:	0a1b      	lsrs	r3, r3, #8
 800ca78:	b2da      	uxtb	r2, r3
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800ca7e:	693b      	ldr	r3, [r7, #16]
 800ca80:	0d1b      	lsrs	r3, r3, #20
 800ca82:	b2db      	uxtb	r3, r3
 800ca84:	f003 030f 	and.w	r3, r3, #15
 800ca88:	b2da      	uxtb	r2, r3
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ca8e:	693b      	ldr	r3, [r7, #16]
 800ca90:	0c1b      	lsrs	r3, r3, #16
 800ca92:	b29b      	uxth	r3, r3
 800ca94:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ca98:	b29a      	uxth	r2, r3
 800ca9a:	697b      	ldr	r3, [r7, #20]
 800ca9c:	b29b      	uxth	r3, r3
 800ca9e:	b2db      	uxtb	r3, r3
 800caa0:	b29b      	uxth	r3, r3
 800caa2:	4313      	orrs	r3, r2
 800caa4:	b29a      	uxth	r2, r3
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800caaa:	697b      	ldr	r3, [r7, #20]
 800caac:	0a9b      	lsrs	r3, r3, #10
 800caae:	b2db      	uxtb	r3, r3
 800cab0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cab4:	b2da      	uxtb	r2, r3
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	0a1b      	lsrs	r3, r3, #8
 800cabe:	b2db      	uxtb	r3, r3
 800cac0:	f003 0303 	and.w	r3, r3, #3
 800cac4:	b2da      	uxtb	r2, r3
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800caca:	697b      	ldr	r3, [r7, #20]
 800cacc:	091b      	lsrs	r3, r3, #4
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	f003 030f 	and.w	r3, r3, #15
 800cad4:	b2da      	uxtb	r2, r3
 800cad6:	683b      	ldr	r3, [r7, #0]
 800cad8:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	b2db      	uxtb	r3, r3
 800cade:	f003 030f 	and.w	r3, r3, #15
 800cae2:	b2da      	uxtb	r2, r3
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800cae8:	69bb      	ldr	r3, [r7, #24]
 800caea:	0e1b      	lsrs	r3, r3, #24
 800caec:	b2da      	uxtb	r2, r3
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cafa:	4618      	mov	r0, r3
 800cafc:	f002 f8a2 	bl	800ec44 <SDMMC_CmdBlockLength>
 800cb00:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800cb02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d00d      	beq.n	800cb24 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	4a08      	ldr	r2, [pc, #32]	; (800cb30 <HAL_SD_GetCardStatus+0x178>)
 800cb0e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cb14:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2201      	movs	r2, #1
 800cb1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800cb1e:	2301      	movs	r3, #1
 800cb20:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800cb24:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800cb28:	4618      	mov	r0, r3
 800cb2a:	3750      	adds	r7, #80	; 0x50
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}
 800cb30:	1fe00fff 	.word	0x1fe00fff

0800cb34 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b083      	sub	sp, #12
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cb6a:	683b      	ldr	r3, [r7, #0]
 800cb6c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800cb7e:	2300      	movs	r3, #0
}
 800cb80:	4618      	mov	r0, r3
 800cb82:	370c      	adds	r7, #12
 800cb84:	46bd      	mov	sp, r7
 800cb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8a:	4770      	bx	lr

0800cb8c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800cb8c:	b590      	push	{r4, r7, lr}
 800cb8e:	b08d      	sub	sp, #52	; 0x34
 800cb90:	af02      	add	r7, sp, #8
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800cb96:	2300      	movs	r3, #0
 800cb98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2203      	movs	r2, #3
 800cba0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cba8:	2b03      	cmp	r3, #3
 800cbaa:	d02e      	beq.n	800cc0a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cbb2:	d106      	bne.n	800cbc2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cbb8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	635a      	str	r2, [r3, #52]	; 0x34
 800cbc0:	e029      	b.n	800cc16 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cbc8:	d10a      	bne.n	800cbe0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f000 fb64 	bl	800d298 <SD_WideBus_Enable>
 800cbd0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cbd6:	6a3b      	ldr	r3, [r7, #32]
 800cbd8:	431a      	orrs	r2, r3
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	635a      	str	r2, [r3, #52]	; 0x34
 800cbde:	e01a      	b.n	800cc16 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d10a      	bne.n	800cbfc <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800cbe6:	6878      	ldr	r0, [r7, #4]
 800cbe8:	f000 fba1 	bl	800d32e <SD_WideBus_Disable>
 800cbec:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cbf2:	6a3b      	ldr	r3, [r7, #32]
 800cbf4:	431a      	orrs	r2, r3
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	635a      	str	r2, [r3, #52]	; 0x34
 800cbfa:	e00c      	b.n	800cc16 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc00:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	635a      	str	r2, [r3, #52]	; 0x34
 800cc08:	e005      	b.n	800cc16 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc0e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d007      	beq.n	800cc2e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	4a5f      	ldr	r2, [pc, #380]	; (800cda0 <HAL_SD_ConfigWideBusOperation+0x214>)
 800cc24:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800cc26:	2301      	movs	r3, #1
 800cc28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cc2c:	e096      	b.n	800cd5c <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800cc2e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800cc32:	f04f 0100 	mov.w	r1, #0
 800cc36:	f7fd fab1 	bl	800a19c <HAL_RCCEx_GetPeriphCLKFreq>
 800cc3a:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800cc3c:	69fb      	ldr	r3, [r7, #28]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	f000 8083 	beq.w	800cd4a <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	685b      	ldr	r3, [r3, #4]
 800cc48:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	689b      	ldr	r3, [r3, #8]
 800cc4e:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	691b      	ldr	r3, [r3, #16]
 800cc58:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	695a      	ldr	r2, [r3, #20]
 800cc5e:	69fb      	ldr	r3, [r7, #28]
 800cc60:	4950      	ldr	r1, [pc, #320]	; (800cda4 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cc62:	fba1 1303 	umull	r1, r3, r1, r3
 800cc66:	0e1b      	lsrs	r3, r3, #24
 800cc68:	429a      	cmp	r2, r3
 800cc6a:	d303      	bcc.n	800cc74 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	695b      	ldr	r3, [r3, #20]
 800cc70:	61bb      	str	r3, [r7, #24]
 800cc72:	e05a      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cc7c:	d103      	bne.n	800cc86 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	695b      	ldr	r3, [r3, #20]
 800cc82:	61bb      	str	r3, [r7, #24]
 800cc84:	e051      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc8e:	d126      	bne.n	800ccde <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	695b      	ldr	r3, [r3, #20]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d10e      	bne.n	800ccb6 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800cc98:	69fb      	ldr	r3, [r7, #28]
 800cc9a:	4a43      	ldr	r2, [pc, #268]	; (800cda8 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800cc9c:	4293      	cmp	r3, r2
 800cc9e:	d906      	bls.n	800ccae <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800cca0:	69fb      	ldr	r3, [r7, #28]
 800cca2:	4a40      	ldr	r2, [pc, #256]	; (800cda4 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cca4:	fba2 2303 	umull	r2, r3, r2, r3
 800cca8:	0e5b      	lsrs	r3, r3, #25
 800ccaa:	61bb      	str	r3, [r7, #24]
 800ccac:	e03d      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	695b      	ldr	r3, [r3, #20]
 800ccb2:	61bb      	str	r3, [r7, #24]
 800ccb4:	e039      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	695b      	ldr	r3, [r3, #20]
 800ccba:	005b      	lsls	r3, r3, #1
 800ccbc:	69fa      	ldr	r2, [r7, #28]
 800ccbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccc2:	4a39      	ldr	r2, [pc, #228]	; (800cda8 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d906      	bls.n	800ccd6 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ccc8:	69fb      	ldr	r3, [r7, #28]
 800ccca:	4a36      	ldr	r2, [pc, #216]	; (800cda4 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cccc:	fba2 2303 	umull	r2, r3, r2, r3
 800ccd0:	0e5b      	lsrs	r3, r3, #25
 800ccd2:	61bb      	str	r3, [r7, #24]
 800ccd4:	e029      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	695b      	ldr	r3, [r3, #20]
 800ccda:	61bb      	str	r3, [r7, #24]
 800ccdc:	e025      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	695b      	ldr	r3, [r3, #20]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d10e      	bne.n	800cd04 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800cce6:	69fb      	ldr	r3, [r7, #28]
 800cce8:	4a30      	ldr	r2, [pc, #192]	; (800cdac <HAL_SD_ConfigWideBusOperation+0x220>)
 800ccea:	4293      	cmp	r3, r2
 800ccec:	d906      	bls.n	800ccfc <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ccee:	69fb      	ldr	r3, [r7, #28]
 800ccf0:	4a2c      	ldr	r2, [pc, #176]	; (800cda4 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ccf2:	fba2 2303 	umull	r2, r3, r2, r3
 800ccf6:	0e1b      	lsrs	r3, r3, #24
 800ccf8:	61bb      	str	r3, [r7, #24]
 800ccfa:	e016      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	695b      	ldr	r3, [r3, #20]
 800cd00:	61bb      	str	r3, [r7, #24]
 800cd02:	e012      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	695b      	ldr	r3, [r3, #20]
 800cd08:	005b      	lsls	r3, r3, #1
 800cd0a:	69fa      	ldr	r2, [r7, #28]
 800cd0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd10:	4a26      	ldr	r2, [pc, #152]	; (800cdac <HAL_SD_ConfigWideBusOperation+0x220>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d906      	bls.n	800cd24 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800cd16:	69fb      	ldr	r3, [r7, #28]
 800cd18:	4a22      	ldr	r2, [pc, #136]	; (800cda4 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cd1a:	fba2 2303 	umull	r2, r3, r2, r3
 800cd1e:	0e1b      	lsrs	r3, r3, #24
 800cd20:	61bb      	str	r3, [r7, #24]
 800cd22:	e002      	b.n	800cd2a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	695b      	ldr	r3, [r3, #20]
 800cd28:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681c      	ldr	r4, [r3, #0]
 800cd2e:	466a      	mov	r2, sp
 800cd30:	f107 0314 	add.w	r3, r7, #20
 800cd34:	e893 0003 	ldmia.w	r3, {r0, r1}
 800cd38:	e882 0003 	stmia.w	r2, {r0, r1}
 800cd3c:	f107 0308 	add.w	r3, r7, #8
 800cd40:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cd42:	4620      	mov	r0, r4
 800cd44:	f001 fea0 	bl	800ea88 <SDMMC_Init>
 800cd48:	e008      	b.n	800cd5c <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd4e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800cd56:	2301      	movs	r3, #1
 800cd58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cd64:	4618      	mov	r0, r3
 800cd66:	f001 ff6d 	bl	800ec44 <SDMMC_CmdBlockLength>
 800cd6a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cd6c:	6a3b      	ldr	r3, [r7, #32]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d00c      	beq.n	800cd8c <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	4a0a      	ldr	r2, [pc, #40]	; (800cda0 <HAL_SD_ConfigWideBusOperation+0x214>)
 800cd78:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cd7e:	6a3b      	ldr	r3, [r7, #32]
 800cd80:	431a      	orrs	r2, r3
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800cd86:	2301      	movs	r3, #1
 800cd88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2201      	movs	r2, #1
 800cd90:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800cd94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	372c      	adds	r7, #44	; 0x2c
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd90      	pop	{r4, r7, pc}
 800cda0:	1fe00fff 	.word	0x1fe00fff
 800cda4:	55e63b89 	.word	0x55e63b89
 800cda8:	02faf080 	.word	0x02faf080
 800cdac:	017d7840 	.word	0x017d7840

0800cdb0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b086      	sub	sp, #24
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800cdb8:	2300      	movs	r3, #0
 800cdba:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800cdbc:	f107 030c 	add.w	r3, r7, #12
 800cdc0:	4619      	mov	r1, r3
 800cdc2:	6878      	ldr	r0, [r7, #4]
 800cdc4:	f000 fa40 	bl	800d248 <SD_SendStatus>
 800cdc8:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cdca:	697b      	ldr	r3, [r7, #20]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d005      	beq.n	800cddc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cdd4:	697b      	ldr	r3, [r7, #20]
 800cdd6:	431a      	orrs	r2, r3
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	0a5b      	lsrs	r3, r3, #9
 800cde0:	f003 030f 	and.w	r3, r3, #15
 800cde4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800cde6:	693b      	ldr	r3, [r7, #16]
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3718      	adds	r7, #24
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}

0800cdf0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b090      	sub	sp, #64	; 0x40
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800cdfc:	f7f5 fcb2 	bl	8002764 <HAL_GetTick>
 800ce00:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	4618      	mov	r0, r3
 800ce08:	f001 fe97 	bl	800eb3a <SDMMC_GetPowerState>
 800ce0c:	4603      	mov	r3, r0
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d102      	bne.n	800ce18 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ce12:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800ce16:	e0b5      	b.n	800cf84 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce1c:	2b03      	cmp	r3, #3
 800ce1e:	d02e      	beq.n	800ce7e <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	4618      	mov	r0, r3
 800ce26:	f002 f8e2 	bl	800efee <SDMMC_CmdSendCID>
 800ce2a:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800ce2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d001      	beq.n	800ce36 <SD_InitCard+0x46>
    {
      return errorstate;
 800ce32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce34:	e0a6      	b.n	800cf84 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	2100      	movs	r1, #0
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f001 fec2 	bl	800ebc6 <SDMMC_GetResponse>
 800ce42:	4602      	mov	r2, r0
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	2104      	movs	r1, #4
 800ce4e:	4618      	mov	r0, r3
 800ce50:	f001 feb9 	bl	800ebc6 <SDMMC_GetResponse>
 800ce54:	4602      	mov	r2, r0
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	2108      	movs	r1, #8
 800ce60:	4618      	mov	r0, r3
 800ce62:	f001 feb0 	bl	800ebc6 <SDMMC_GetResponse>
 800ce66:	4602      	mov	r2, r0
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	210c      	movs	r1, #12
 800ce72:	4618      	mov	r0, r3
 800ce74:	f001 fea7 	bl	800ebc6 <SDMMC_GetResponse>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce82:	2b03      	cmp	r3, #3
 800ce84:	d01d      	beq.n	800cec2 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800ce86:	e019      	b.n	800cebc <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	f107 020a 	add.w	r2, r7, #10
 800ce90:	4611      	mov	r1, r2
 800ce92:	4618      	mov	r0, r3
 800ce94:	f002 f8ea 	bl	800f06c <SDMMC_CmdSetRelAdd>
 800ce98:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800ce9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d001      	beq.n	800cea4 <SD_InitCard+0xb4>
      {
        return errorstate;
 800cea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cea2:	e06f      	b.n	800cf84 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800cea4:	f7f5 fc5e 	bl	8002764 <HAL_GetTick>
 800cea8:	4602      	mov	r2, r0
 800ceaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ceac:	1ad3      	subs	r3, r2, r3
 800ceae:	f241 3287 	movw	r2, #4999	; 0x1387
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d902      	bls.n	800cebc <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800ceb6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ceba:	e063      	b.n	800cf84 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800cebc:	897b      	ldrh	r3, [r7, #10]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d0e2      	beq.n	800ce88 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cec6:	2b03      	cmp	r3, #3
 800cec8:	d036      	beq.n	800cf38 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ceca:	897b      	ldrh	r3, [r7, #10]
 800cecc:	461a      	mov	r2, r3
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681a      	ldr	r2, [r3, #0]
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ceda:	041b      	lsls	r3, r3, #16
 800cedc:	4619      	mov	r1, r3
 800cede:	4610      	mov	r0, r2
 800cee0:	f002 f8a4 	bl	800f02c <SDMMC_CmdSendCSD>
 800cee4:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800cee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d001      	beq.n	800cef0 <SD_InitCard+0x100>
    {
      return errorstate;
 800ceec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceee:	e049      	b.n	800cf84 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	2100      	movs	r1, #0
 800cef6:	4618      	mov	r0, r3
 800cef8:	f001 fe65 	bl	800ebc6 <SDMMC_GetResponse>
 800cefc:	4602      	mov	r2, r0
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	2104      	movs	r1, #4
 800cf08:	4618      	mov	r0, r3
 800cf0a:	f001 fe5c 	bl	800ebc6 <SDMMC_GetResponse>
 800cf0e:	4602      	mov	r2, r0
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	2108      	movs	r1, #8
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f001 fe53 	bl	800ebc6 <SDMMC_GetResponse>
 800cf20:	4602      	mov	r2, r0
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	210c      	movs	r1, #12
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f001 fe4a 	bl	800ebc6 <SDMMC_GetResponse>
 800cf32:	4602      	mov	r2, r0
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	2104      	movs	r1, #4
 800cf3e:	4618      	mov	r0, r3
 800cf40:	f001 fe41 	bl	800ebc6 <SDMMC_GetResponse>
 800cf44:	4603      	mov	r3, r0
 800cf46:	0d1a      	lsrs	r2, r3, #20
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800cf4c:	f107 030c 	add.w	r3, r7, #12
 800cf50:	4619      	mov	r1, r3
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	f7ff fb8c 	bl	800c670 <HAL_SD_GetCardCSD>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d002      	beq.n	800cf64 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cf5e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800cf62:	e00f      	b.n	800cf84 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681a      	ldr	r2, [r3, #0]
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf6c:	041b      	lsls	r3, r3, #16
 800cf6e:	4619      	mov	r1, r3
 800cf70:	4610      	mov	r0, r2
 800cf72:	f001 ff53 	bl	800ee1c <SDMMC_CmdSelDesel>
 800cf76:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800cf78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d001      	beq.n	800cf82 <SD_InitCard+0x192>
  {
    return errorstate;
 800cf7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf80:	e000      	b.n	800cf84 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800cf82:	2300      	movs	r3, #0
}
 800cf84:	4618      	mov	r0, r3
 800cf86:	3740      	adds	r7, #64	; 0x40
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	bd80      	pop	{r7, pc}

0800cf8c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b086      	sub	sp, #24
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cf94:	2300      	movs	r3, #0
 800cf96:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800cf98:	2300      	movs	r3, #0
 800cf9a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	f001 ff5c 	bl	800ee62 <SDMMC_CmdGoIdleState>
 800cfaa:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d001      	beq.n	800cfb6 <SD_PowerON+0x2a>
  {
    return errorstate;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	e072      	b.n	800d09c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	4618      	mov	r0, r3
 800cfbc:	f001 ff6f 	bl	800ee9e <SDMMC_CmdOperCond>
 800cfc0:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cfc8:	d10d      	bne.n	800cfe6 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	2200      	movs	r2, #0
 800cfce:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f001 ff44 	bl	800ee62 <SDMMC_CmdGoIdleState>
 800cfda:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d004      	beq.n	800cfec <SD_PowerON+0x60>
    {
      return errorstate;
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	e05a      	b.n	800d09c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2201      	movs	r2, #1
 800cfea:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cff0:	2b01      	cmp	r3, #1
 800cff2:	d137      	bne.n	800d064 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2100      	movs	r1, #0
 800cffa:	4618      	mov	r0, r3
 800cffc:	f001 ff6f 	bl	800eede <SDMMC_CmdAppCommand>
 800d000:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d02d      	beq.n	800d064 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d008:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d00c:	e046      	b.n	800d09c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	2100      	movs	r1, #0
 800d014:	4618      	mov	r0, r3
 800d016:	f001 ff62 	bl	800eede <SDMMC_CmdAppCommand>
 800d01a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d001      	beq.n	800d026 <SD_PowerON+0x9a>
    {
      return errorstate;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	e03a      	b.n	800d09c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	491e      	ldr	r1, [pc, #120]	; (800d0a4 <SD_PowerON+0x118>)
 800d02c:	4618      	mov	r0, r3
 800d02e:	f001 ff79 	bl	800ef24 <SDMMC_CmdAppOperCommand>
 800d032:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d002      	beq.n	800d040 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d03a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d03e:	e02d      	b.n	800d09c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	2100      	movs	r1, #0
 800d046:	4618      	mov	r0, r3
 800d048:	f001 fdbd 	bl	800ebc6 <SDMMC_GetResponse>
 800d04c:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	0fdb      	lsrs	r3, r3, #31
 800d052:	2b01      	cmp	r3, #1
 800d054:	d101      	bne.n	800d05a <SD_PowerON+0xce>
 800d056:	2301      	movs	r3, #1
 800d058:	e000      	b.n	800d05c <SD_PowerON+0xd0>
 800d05a:	2300      	movs	r3, #0
 800d05c:	613b      	str	r3, [r7, #16]

    count++;
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	3301      	adds	r3, #1
 800d062:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d06a:	4293      	cmp	r3, r2
 800d06c:	d802      	bhi.n	800d074 <SD_PowerON+0xe8>
 800d06e:	693b      	ldr	r3, [r7, #16]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d0cc      	beq.n	800d00e <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800d074:	68bb      	ldr	r3, [r7, #8]
 800d076:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d902      	bls.n	800d084 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800d07e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d082:	e00b      	b.n	800d09c <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2200      	movs	r2, #0
 800d088:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800d08a:	697b      	ldr	r3, [r7, #20]
 800d08c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d090:	2b00      	cmp	r3, #0
 800d092:	d002      	beq.n	800d09a <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2201      	movs	r2, #1
 800d098:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800d09a:	2300      	movs	r3, #0
}
 800d09c:	4618      	mov	r0, r3
 800d09e:	3718      	adds	r7, #24
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}
 800d0a4:	c1100000 	.word	0xc1100000

0800d0a8 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b08c      	sub	sp, #48	; 0x30
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
 800d0b0:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d0b2:	f7f5 fb57 	bl	8002764 <HAL_GetTick>
 800d0b6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	2100      	movs	r1, #0
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f001 fd7f 	bl	800ebc6 <SDMMC_GetResponse>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d0ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d0d2:	d102      	bne.n	800d0da <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d0d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d0d8:	e0b0      	b.n	800d23c <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	2140      	movs	r1, #64	; 0x40
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f001 fdaf 	bl	800ec44 <SDMMC_CmdBlockLength>
 800d0e6:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d0e8:	6a3b      	ldr	r3, [r7, #32]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d005      	beq.n	800d0fa <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800d0f6:	6a3b      	ldr	r3, [r7, #32]
 800d0f8:	e0a0      	b.n	800d23c <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681a      	ldr	r2, [r3, #0]
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d102:	041b      	lsls	r3, r3, #16
 800d104:	4619      	mov	r1, r3
 800d106:	4610      	mov	r0, r2
 800d108:	f001 fee9 	bl	800eede <SDMMC_CmdAppCommand>
 800d10c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d10e:	6a3b      	ldr	r3, [r7, #32]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d005      	beq.n	800d120 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800d11c:	6a3b      	ldr	r3, [r7, #32]
 800d11e:	e08d      	b.n	800d23c <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d120:	f04f 33ff 	mov.w	r3, #4294967295
 800d124:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800d126:	2340      	movs	r3, #64	; 0x40
 800d128:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800d12a:	2360      	movs	r3, #96	; 0x60
 800d12c:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d12e:	2302      	movs	r3, #2
 800d130:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d132:	2300      	movs	r3, #0
 800d134:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d136:	2301      	movs	r3, #1
 800d138:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	f107 0208 	add.w	r2, r7, #8
 800d142:	4611      	mov	r1, r2
 800d144:	4618      	mov	r0, r3
 800d146:	f001 fd51 	bl	800ebec <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	4618      	mov	r0, r3
 800d150:	f001 ffd1 	bl	800f0f6 <SDMMC_CmdStatusRegister>
 800d154:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d156:	6a3b      	ldr	r3, [r7, #32]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d02b      	beq.n	800d1b4 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800d164:	6a3b      	ldr	r3, [r7, #32]
 800d166:	e069      	b.n	800d23c <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d16e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d172:	2b00      	cmp	r3, #0
 800d174:	d013      	beq.n	800d19e <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800d176:	2300      	movs	r3, #0
 800d178:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d17a:	e00d      	b.n	800d198 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	4618      	mov	r0, r3
 800d182:	f001 fcab 	bl	800eadc <SDMMC_ReadFIFO>
 800d186:	4602      	mov	r2, r0
 800d188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d18a:	601a      	str	r2, [r3, #0]
        pData++;
 800d18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d18e:	3304      	adds	r3, #4
 800d190:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800d192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d194:	3301      	adds	r3, #1
 800d196:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d19a:	2b07      	cmp	r3, #7
 800d19c:	d9ee      	bls.n	800d17c <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d19e:	f7f5 fae1 	bl	8002764 <HAL_GetTick>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a6:	1ad3      	subs	r3, r2, r3
 800d1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ac:	d102      	bne.n	800d1b4 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d1ae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d1b2:	e043      	b.n	800d23c <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1ba:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d0d2      	beq.n	800d168 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1c8:	f003 0308 	and.w	r3, r3, #8
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d001      	beq.n	800d1d4 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d1d0:	2308      	movs	r3, #8
 800d1d2:	e033      	b.n	800d23c <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1da:	f003 0302 	and.w	r3, r3, #2
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d001      	beq.n	800d1e6 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d1e2:	2302      	movs	r3, #2
 800d1e4:	e02a      	b.n	800d23c <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1ec:	f003 0320 	and.w	r3, r3, #32
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d017      	beq.n	800d224 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800d1f4:	2320      	movs	r3, #32
 800d1f6:	e021      	b.n	800d23c <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f001 fc6d 	bl	800eadc <SDMMC_ReadFIFO>
 800d202:	4602      	mov	r2, r0
 800d204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d206:	601a      	str	r2, [r3, #0]
    pData++;
 800d208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d20a:	3304      	adds	r3, #4
 800d20c:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d20e:	f7f5 faa9 	bl	8002764 <HAL_GetTick>
 800d212:	4602      	mov	r2, r0
 800d214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d216:	1ad3      	subs	r3, r2, r3
 800d218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d21c:	d102      	bne.n	800d224 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d21e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d222:	e00b      	b.n	800d23c <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d22a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d1e2      	bne.n	800d1f8 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	4a03      	ldr	r2, [pc, #12]	; (800d244 <SD_SendSDStatus+0x19c>)
 800d238:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800d23a:	2300      	movs	r3, #0
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	3730      	adds	r7, #48	; 0x30
 800d240:	46bd      	mov	sp, r7
 800d242:	bd80      	pop	{r7, pc}
 800d244:	18000f3a 	.word	0x18000f3a

0800d248 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b084      	sub	sp, #16
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
 800d250:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d102      	bne.n	800d25e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800d258:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d25c:	e018      	b.n	800d290 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681a      	ldr	r2, [r3, #0]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d266:	041b      	lsls	r3, r3, #16
 800d268:	4619      	mov	r1, r3
 800d26a:	4610      	mov	r0, r2
 800d26c:	f001 ff20 	bl	800f0b0 <SDMMC_CmdSendStatus>
 800d270:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d001      	beq.n	800d27c <SD_SendStatus+0x34>
  {
    return errorstate;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	e009      	b.n	800d290 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	2100      	movs	r1, #0
 800d282:	4618      	mov	r0, r3
 800d284:	f001 fc9f 	bl	800ebc6 <SDMMC_GetResponse>
 800d288:	4602      	mov	r2, r0
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800d28e:	2300      	movs	r3, #0
}
 800d290:	4618      	mov	r0, r3
 800d292:	3710      	adds	r7, #16
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}

0800d298 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b086      	sub	sp, #24
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	60fb      	str	r3, [r7, #12]
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	2100      	movs	r1, #0
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	f001 fc89 	bl	800ebc6 <SDMMC_GetResponse>
 800d2b4:	4603      	mov	r3, r0
 800d2b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d2ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d2be:	d102      	bne.n	800d2c6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d2c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d2c4:	e02f      	b.n	800d326 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d2c6:	f107 030c 	add.w	r3, r7, #12
 800d2ca:	4619      	mov	r1, r3
 800d2cc:	6878      	ldr	r0, [r7, #4]
 800d2ce:	f000 f879 	bl	800d3c4 <SD_FindSCR>
 800d2d2:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d2d4:	697b      	ldr	r3, [r7, #20]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d001      	beq.n	800d2de <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800d2da:	697b      	ldr	r3, [r7, #20]
 800d2dc:	e023      	b.n	800d326 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d2de:	693b      	ldr	r3, [r7, #16]
 800d2e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d01c      	beq.n	800d322 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681a      	ldr	r2, [r3, #0]
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2f0:	041b      	lsls	r3, r3, #16
 800d2f2:	4619      	mov	r1, r3
 800d2f4:	4610      	mov	r0, r2
 800d2f6:	f001 fdf2 	bl	800eede <SDMMC_CmdAppCommand>
 800d2fa:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d2fc:	697b      	ldr	r3, [r7, #20]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d001      	beq.n	800d306 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	e00f      	b.n	800d326 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	2102      	movs	r1, #2
 800d30c:	4618      	mov	r0, r3
 800d30e:	f001 fe29 	bl	800ef64 <SDMMC_CmdBusWidth>
 800d312:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d314:	697b      	ldr	r3, [r7, #20]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d001      	beq.n	800d31e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	e003      	b.n	800d326 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d31e:	2300      	movs	r3, #0
 800d320:	e001      	b.n	800d326 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d322:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800d326:	4618      	mov	r0, r3
 800d328:	3718      	adds	r7, #24
 800d32a:	46bd      	mov	sp, r7
 800d32c:	bd80      	pop	{r7, pc}

0800d32e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800d32e:	b580      	push	{r7, lr}
 800d330:	b086      	sub	sp, #24
 800d332:	af00      	add	r7, sp, #0
 800d334:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d336:	2300      	movs	r3, #0
 800d338:	60fb      	str	r3, [r7, #12]
 800d33a:	2300      	movs	r3, #0
 800d33c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	2100      	movs	r1, #0
 800d344:	4618      	mov	r0, r3
 800d346:	f001 fc3e 	bl	800ebc6 <SDMMC_GetResponse>
 800d34a:	4603      	mov	r3, r0
 800d34c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d350:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d354:	d102      	bne.n	800d35c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d356:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d35a:	e02f      	b.n	800d3bc <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d35c:	f107 030c 	add.w	r3, r7, #12
 800d360:	4619      	mov	r1, r3
 800d362:	6878      	ldr	r0, [r7, #4]
 800d364:	f000 f82e 	bl	800d3c4 <SD_FindSCR>
 800d368:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d36a:	697b      	ldr	r3, [r7, #20]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d001      	beq.n	800d374 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	e023      	b.n	800d3bc <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d01c      	beq.n	800d3b8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681a      	ldr	r2, [r3, #0]
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d386:	041b      	lsls	r3, r3, #16
 800d388:	4619      	mov	r1, r3
 800d38a:	4610      	mov	r0, r2
 800d38c:	f001 fda7 	bl	800eede <SDMMC_CmdAppCommand>
 800d390:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d392:	697b      	ldr	r3, [r7, #20]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d001      	beq.n	800d39c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800d398:	697b      	ldr	r3, [r7, #20]
 800d39a:	e00f      	b.n	800d3bc <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	2100      	movs	r1, #0
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f001 fdde 	bl	800ef64 <SDMMC_CmdBusWidth>
 800d3a8:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d3aa:	697b      	ldr	r3, [r7, #20]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d001      	beq.n	800d3b4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800d3b0:	697b      	ldr	r3, [r7, #20]
 800d3b2:	e003      	b.n	800d3bc <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	e001      	b.n	800d3bc <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d3b8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3718      	adds	r7, #24
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}

0800d3c4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b08e      	sub	sp, #56	; 0x38
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]
 800d3cc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d3ce:	f7f5 f9c9 	bl	8002764 <HAL_GetTick>
 800d3d2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800d3d8:	2300      	movs	r3, #0
 800d3da:	60bb      	str	r3, [r7, #8]
 800d3dc:	2300      	movs	r3, #0
 800d3de:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800d3e0:	683b      	ldr	r3, [r7, #0]
 800d3e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	2108      	movs	r1, #8
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f001 fc2a 	bl	800ec44 <SDMMC_CmdBlockLength>
 800d3f0:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d3f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d001      	beq.n	800d3fc <SD_FindSCR+0x38>
  {
    return errorstate;
 800d3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3fa:	e0ad      	b.n	800d558 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681a      	ldr	r2, [r3, #0]
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d404:	041b      	lsls	r3, r3, #16
 800d406:	4619      	mov	r1, r3
 800d408:	4610      	mov	r0, r2
 800d40a:	f001 fd68 	bl	800eede <SDMMC_CmdAppCommand>
 800d40e:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d412:	2b00      	cmp	r3, #0
 800d414:	d001      	beq.n	800d41a <SD_FindSCR+0x56>
  {
    return errorstate;
 800d416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d418:	e09e      	b.n	800d558 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d41a:	f04f 33ff 	mov.w	r3, #4294967295
 800d41e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800d420:	2308      	movs	r3, #8
 800d422:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800d424:	2330      	movs	r3, #48	; 0x30
 800d426:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d428:	2302      	movs	r3, #2
 800d42a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d42c:	2300      	movs	r3, #0
 800d42e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d430:	2301      	movs	r3, #1
 800d432:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	f107 0210 	add.w	r2, r7, #16
 800d43c:	4611      	mov	r1, r2
 800d43e:	4618      	mov	r0, r3
 800d440:	f001 fbd4 	bl	800ebec <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	4618      	mov	r0, r3
 800d44a:	f001 fdae 	bl	800efaa <SDMMC_CmdSendSCR>
 800d44e:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d452:	2b00      	cmp	r3, #0
 800d454:	d027      	beq.n	800d4a6 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800d456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d458:	e07e      	b.n	800d558 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d460:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d464:	2b00      	cmp	r3, #0
 800d466:	d113      	bne.n	800d490 <SD_FindSCR+0xcc>
 800d468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d110      	bne.n	800d490 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	4618      	mov	r0, r3
 800d474:	f001 fb32 	bl	800eadc <SDMMC_ReadFIFO>
 800d478:	4603      	mov	r3, r0
 800d47a:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4618      	mov	r0, r3
 800d482:	f001 fb2b 	bl	800eadc <SDMMC_ReadFIFO>
 800d486:	4603      	mov	r3, r0
 800d488:	60fb      	str	r3, [r7, #12]
      index++;
 800d48a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d48c:	3301      	adds	r3, #1
 800d48e:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d490:	f7f5 f968 	bl	8002764 <HAL_GetTick>
 800d494:	4602      	mov	r2, r0
 800d496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d498:	1ad3      	subs	r3, r2, r3
 800d49a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d49e:	d102      	bne.n	800d4a6 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d4a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d4a4:	e058      	b.n	800d558 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d4ac:	f240 532a 	movw	r3, #1322	; 0x52a
 800d4b0:	4013      	ands	r3, r2
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d0d1      	beq.n	800d45a <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4bc:	f003 0308 	and.w	r3, r3, #8
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d005      	beq.n	800d4d0 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	2208      	movs	r2, #8
 800d4ca:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d4cc:	2308      	movs	r3, #8
 800d4ce:	e043      	b.n	800d558 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4d6:	f003 0302 	and.w	r3, r3, #2
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d005      	beq.n	800d4ea <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	2202      	movs	r2, #2
 800d4e4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d4e6:	2302      	movs	r3, #2
 800d4e8:	e036      	b.n	800d558 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4f0:	f003 0320 	and.w	r3, r3, #32
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d005      	beq.n	800d504 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	2220      	movs	r2, #32
 800d4fe:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800d500:	2320      	movs	r3, #32
 800d502:	e029      	b.n	800d558 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	4a15      	ldr	r2, [pc, #84]	; (800d560 <SD_FindSCR+0x19c>)
 800d50a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	061a      	lsls	r2, r3, #24
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	021b      	lsls	r3, r3, #8
 800d514:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d518:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	0a1b      	lsrs	r3, r3, #8
 800d51e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d522:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	0e1b      	lsrs	r3, r3, #24
 800d528:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d52c:	601a      	str	r2, [r3, #0]
    scr++;
 800d52e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d530:	3304      	adds	r3, #4
 800d532:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	061a      	lsls	r2, r3, #24
 800d538:	68bb      	ldr	r3, [r7, #8]
 800d53a:	021b      	lsls	r3, r3, #8
 800d53c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d540:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d542:	68bb      	ldr	r3, [r7, #8]
 800d544:	0a1b      	lsrs	r3, r3, #8
 800d546:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d54a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	0e1b      	lsrs	r3, r3, #24
 800d550:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d554:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800d556:	2300      	movs	r3, #0
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3738      	adds	r7, #56	; 0x38
 800d55c:	46bd      	mov	sp, r7
 800d55e:	bd80      	pop	{r7, pc}
 800d560:	18000f3a 	.word	0x18000f3a

0800d564 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b086      	sub	sp, #24
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d570:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d576:	2b1f      	cmp	r3, #31
 800d578:	d936      	bls.n	800d5e8 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800d57a:	2300      	movs	r3, #0
 800d57c:	617b      	str	r3, [r7, #20]
 800d57e:	e027      	b.n	800d5d0 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	4618      	mov	r0, r3
 800d586:	f001 faa9 	bl	800eadc <SDMMC_ReadFIFO>
 800d58a:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	b2da      	uxtb	r2, r3
 800d590:	693b      	ldr	r3, [r7, #16]
 800d592:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d594:	693b      	ldr	r3, [r7, #16]
 800d596:	3301      	adds	r3, #1
 800d598:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	0a1b      	lsrs	r3, r3, #8
 800d59e:	b2da      	uxtb	r2, r3
 800d5a0:	693b      	ldr	r3, [r7, #16]
 800d5a2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d5a4:	693b      	ldr	r3, [r7, #16]
 800d5a6:	3301      	adds	r3, #1
 800d5a8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	0c1b      	lsrs	r3, r3, #16
 800d5ae:	b2da      	uxtb	r2, r3
 800d5b0:	693b      	ldr	r3, [r7, #16]
 800d5b2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d5b4:	693b      	ldr	r3, [r7, #16]
 800d5b6:	3301      	adds	r3, #1
 800d5b8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	0e1b      	lsrs	r3, r3, #24
 800d5be:	b2da      	uxtb	r2, r3
 800d5c0:	693b      	ldr	r3, [r7, #16]
 800d5c2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d5c4:	693b      	ldr	r3, [r7, #16]
 800d5c6:	3301      	adds	r3, #1
 800d5c8:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800d5ca:	697b      	ldr	r3, [r7, #20]
 800d5cc:	3301      	adds	r3, #1
 800d5ce:	617b      	str	r3, [r7, #20]
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	2b07      	cmp	r3, #7
 800d5d4:	d9d4      	bls.n	800d580 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	693a      	ldr	r2, [r7, #16]
 800d5da:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5e0:	f1a3 0220 	sub.w	r2, r3, #32
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800d5e8:	bf00      	nop
 800d5ea:	3718      	adds	r7, #24
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bd80      	pop	{r7, pc}

0800d5f0 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b086      	sub	sp, #24
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	69db      	ldr	r3, [r3, #28]
 800d5fc:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	6a1b      	ldr	r3, [r3, #32]
 800d602:	2b1f      	cmp	r3, #31
 800d604:	d93a      	bls.n	800d67c <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800d606:	2300      	movs	r3, #0
 800d608:	617b      	str	r3, [r7, #20]
 800d60a:	e02b      	b.n	800d664 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	781b      	ldrb	r3, [r3, #0]
 800d610:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	3301      	adds	r3, #1
 800d616:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800d618:	693b      	ldr	r3, [r7, #16]
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	021a      	lsls	r2, r3, #8
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	4313      	orrs	r3, r2
 800d622:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d624:	693b      	ldr	r3, [r7, #16]
 800d626:	3301      	adds	r3, #1
 800d628:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800d62a:	693b      	ldr	r3, [r7, #16]
 800d62c:	781b      	ldrb	r3, [r3, #0]
 800d62e:	041a      	lsls	r2, r3, #16
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	4313      	orrs	r3, r2
 800d634:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d636:	693b      	ldr	r3, [r7, #16]
 800d638:	3301      	adds	r3, #1
 800d63a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800d63c:	693b      	ldr	r3, [r7, #16]
 800d63e:	781b      	ldrb	r3, [r3, #0]
 800d640:	061a      	lsls	r2, r3, #24
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	4313      	orrs	r3, r2
 800d646:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d648:	693b      	ldr	r3, [r7, #16]
 800d64a:	3301      	adds	r3, #1
 800d64c:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	f107 020c 	add.w	r2, r7, #12
 800d656:	4611      	mov	r1, r2
 800d658:	4618      	mov	r0, r3
 800d65a:	f001 fa4c 	bl	800eaf6 <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800d65e:	697b      	ldr	r3, [r7, #20]
 800d660:	3301      	adds	r3, #1
 800d662:	617b      	str	r3, [r7, #20]
 800d664:	697b      	ldr	r3, [r7, #20]
 800d666:	2b07      	cmp	r3, #7
 800d668:	d9d0      	bls.n	800d60c <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	693a      	ldr	r2, [r7, #16]
 800d66e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	6a1b      	ldr	r3, [r3, #32]
 800d674:	f1a3 0220 	sub.w	r2, r3, #32
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	621a      	str	r2, [r3, #32]
  }
}
 800d67c:	bf00      	nop
 800d67e:	3718      	adds	r7, #24
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}

0800d684 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800d684:	b480      	push	{r7}
 800d686:	b083      	sub	sp, #12
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800d68c:	bf00      	nop
 800d68e:	370c      	adds	r7, #12
 800d690:	46bd      	mov	sp, r7
 800d692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d696:	4770      	bx	lr

0800d698 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800d698:	b480      	push	{r7}
 800d69a:	b083      	sub	sp, #12
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800d6a0:	bf00      	nop
 800d6a2:	370c      	adds	r7, #12
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr

0800d6ac <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800d6ac:	b480      	push	{r7}
 800d6ae:	b083      	sub	sp, #12
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800d6b4:	bf00      	nop
 800d6b6:	370c      	adds	r7, #12
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6be:	4770      	bx	lr

0800d6c0 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b083      	sub	sp, #12
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800d6c8:	bf00      	nop
 800d6ca:	370c      	adds	r7, #12
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d2:	4770      	bx	lr

0800d6d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b082      	sub	sp, #8
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d101      	bne.n	800d6e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	e042      	b.n	800d76c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d106      	bne.n	800d6fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d6f8:	6878      	ldr	r0, [r7, #4]
 800d6fa:	f7f4 fd2f 	bl	800215c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2224      	movs	r2, #36	; 0x24
 800d702:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	681a      	ldr	r2, [r3, #0]
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	f022 0201 	bic.w	r2, r2, #1
 800d714:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f000 f82c 	bl	800d774 <UART_SetConfig>
 800d71c:	4603      	mov	r3, r0
 800d71e:	2b01      	cmp	r3, #1
 800d720:	d101      	bne.n	800d726 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d722:	2301      	movs	r3, #1
 800d724:	e022      	b.n	800d76c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d002      	beq.n	800d734 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d72e:	6878      	ldr	r0, [r7, #4]
 800d730:	f000 fe8c 	bl	800e44c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	685a      	ldr	r2, [r3, #4]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d742:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	689a      	ldr	r2, [r3, #8]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d752:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	681a      	ldr	r2, [r3, #0]
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	f042 0201 	orr.w	r2, r2, #1
 800d762:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f000 ff13 	bl	800e590 <UART_CheckIdleState>
 800d76a:	4603      	mov	r3, r0
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3708      	adds	r7, #8
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d774:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d778:	b092      	sub	sp, #72	; 0x48
 800d77a:	af00      	add	r7, sp, #0
 800d77c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d77e:	2300      	movs	r3, #0
 800d780:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d784:	697b      	ldr	r3, [r7, #20]
 800d786:	689a      	ldr	r2, [r3, #8]
 800d788:	697b      	ldr	r3, [r7, #20]
 800d78a:	691b      	ldr	r3, [r3, #16]
 800d78c:	431a      	orrs	r2, r3
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	695b      	ldr	r3, [r3, #20]
 800d792:	431a      	orrs	r2, r3
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	69db      	ldr	r3, [r3, #28]
 800d798:	4313      	orrs	r3, r2
 800d79a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d79c:	697b      	ldr	r3, [r7, #20]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	681a      	ldr	r2, [r3, #0]
 800d7a2:	4bbe      	ldr	r3, [pc, #760]	; (800da9c <UART_SetConfig+0x328>)
 800d7a4:	4013      	ands	r3, r2
 800d7a6:	697a      	ldr	r2, [r7, #20]
 800d7a8:	6812      	ldr	r2, [r2, #0]
 800d7aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d7ac:	430b      	orrs	r3, r1
 800d7ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d7b0:	697b      	ldr	r3, [r7, #20]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d7ba:	697b      	ldr	r3, [r7, #20]
 800d7bc:	68da      	ldr	r2, [r3, #12]
 800d7be:	697b      	ldr	r3, [r7, #20]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	430a      	orrs	r2, r1
 800d7c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d7c6:	697b      	ldr	r3, [r7, #20]
 800d7c8:	699b      	ldr	r3, [r3, #24]
 800d7ca:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d7cc:	697b      	ldr	r3, [r7, #20]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4ab3      	ldr	r2, [pc, #716]	; (800daa0 <UART_SetConfig+0x32c>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d004      	beq.n	800d7e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	6a1b      	ldr	r3, [r3, #32]
 800d7da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d7dc:	4313      	orrs	r3, r2
 800d7de:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d7e0:	697b      	ldr	r3, [r7, #20]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	689a      	ldr	r2, [r3, #8]
 800d7e6:	4baf      	ldr	r3, [pc, #700]	; (800daa4 <UART_SetConfig+0x330>)
 800d7e8:	4013      	ands	r3, r2
 800d7ea:	697a      	ldr	r2, [r7, #20]
 800d7ec:	6812      	ldr	r2, [r2, #0]
 800d7ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d7f0:	430b      	orrs	r3, r1
 800d7f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7fa:	f023 010f 	bic.w	r1, r3, #15
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d802:	697b      	ldr	r3, [r7, #20]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	430a      	orrs	r2, r1
 800d808:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d80a:	697b      	ldr	r3, [r7, #20]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	4aa6      	ldr	r2, [pc, #664]	; (800daa8 <UART_SetConfig+0x334>)
 800d810:	4293      	cmp	r3, r2
 800d812:	d177      	bne.n	800d904 <UART_SetConfig+0x190>
 800d814:	4ba5      	ldr	r3, [pc, #660]	; (800daac <UART_SetConfig+0x338>)
 800d816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d818:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d81c:	2b28      	cmp	r3, #40	; 0x28
 800d81e:	d86d      	bhi.n	800d8fc <UART_SetConfig+0x188>
 800d820:	a201      	add	r2, pc, #4	; (adr r2, 800d828 <UART_SetConfig+0xb4>)
 800d822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d826:	bf00      	nop
 800d828:	0800d8cd 	.word	0x0800d8cd
 800d82c:	0800d8fd 	.word	0x0800d8fd
 800d830:	0800d8fd 	.word	0x0800d8fd
 800d834:	0800d8fd 	.word	0x0800d8fd
 800d838:	0800d8fd 	.word	0x0800d8fd
 800d83c:	0800d8fd 	.word	0x0800d8fd
 800d840:	0800d8fd 	.word	0x0800d8fd
 800d844:	0800d8fd 	.word	0x0800d8fd
 800d848:	0800d8d5 	.word	0x0800d8d5
 800d84c:	0800d8fd 	.word	0x0800d8fd
 800d850:	0800d8fd 	.word	0x0800d8fd
 800d854:	0800d8fd 	.word	0x0800d8fd
 800d858:	0800d8fd 	.word	0x0800d8fd
 800d85c:	0800d8fd 	.word	0x0800d8fd
 800d860:	0800d8fd 	.word	0x0800d8fd
 800d864:	0800d8fd 	.word	0x0800d8fd
 800d868:	0800d8dd 	.word	0x0800d8dd
 800d86c:	0800d8fd 	.word	0x0800d8fd
 800d870:	0800d8fd 	.word	0x0800d8fd
 800d874:	0800d8fd 	.word	0x0800d8fd
 800d878:	0800d8fd 	.word	0x0800d8fd
 800d87c:	0800d8fd 	.word	0x0800d8fd
 800d880:	0800d8fd 	.word	0x0800d8fd
 800d884:	0800d8fd 	.word	0x0800d8fd
 800d888:	0800d8e5 	.word	0x0800d8e5
 800d88c:	0800d8fd 	.word	0x0800d8fd
 800d890:	0800d8fd 	.word	0x0800d8fd
 800d894:	0800d8fd 	.word	0x0800d8fd
 800d898:	0800d8fd 	.word	0x0800d8fd
 800d89c:	0800d8fd 	.word	0x0800d8fd
 800d8a0:	0800d8fd 	.word	0x0800d8fd
 800d8a4:	0800d8fd 	.word	0x0800d8fd
 800d8a8:	0800d8ed 	.word	0x0800d8ed
 800d8ac:	0800d8fd 	.word	0x0800d8fd
 800d8b0:	0800d8fd 	.word	0x0800d8fd
 800d8b4:	0800d8fd 	.word	0x0800d8fd
 800d8b8:	0800d8fd 	.word	0x0800d8fd
 800d8bc:	0800d8fd 	.word	0x0800d8fd
 800d8c0:	0800d8fd 	.word	0x0800d8fd
 800d8c4:	0800d8fd 	.word	0x0800d8fd
 800d8c8:	0800d8f5 	.word	0x0800d8f5
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8d2:	e326      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d8d4:	2304      	movs	r3, #4
 800d8d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8da:	e322      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d8dc:	2308      	movs	r3, #8
 800d8de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8e2:	e31e      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d8e4:	2310      	movs	r3, #16
 800d8e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8ea:	e31a      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d8ec:	2320      	movs	r3, #32
 800d8ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8f2:	e316      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d8f4:	2340      	movs	r3, #64	; 0x40
 800d8f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8fa:	e312      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d8fc:	2380      	movs	r3, #128	; 0x80
 800d8fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d902:	e30e      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d904:	697b      	ldr	r3, [r7, #20]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	4a69      	ldr	r2, [pc, #420]	; (800dab0 <UART_SetConfig+0x33c>)
 800d90a:	4293      	cmp	r3, r2
 800d90c:	d130      	bne.n	800d970 <UART_SetConfig+0x1fc>
 800d90e:	4b67      	ldr	r3, [pc, #412]	; (800daac <UART_SetConfig+0x338>)
 800d910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d912:	f003 0307 	and.w	r3, r3, #7
 800d916:	2b05      	cmp	r3, #5
 800d918:	d826      	bhi.n	800d968 <UART_SetConfig+0x1f4>
 800d91a:	a201      	add	r2, pc, #4	; (adr r2, 800d920 <UART_SetConfig+0x1ac>)
 800d91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d920:	0800d939 	.word	0x0800d939
 800d924:	0800d941 	.word	0x0800d941
 800d928:	0800d949 	.word	0x0800d949
 800d92c:	0800d951 	.word	0x0800d951
 800d930:	0800d959 	.word	0x0800d959
 800d934:	0800d961 	.word	0x0800d961
 800d938:	2300      	movs	r3, #0
 800d93a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d93e:	e2f0      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d940:	2304      	movs	r3, #4
 800d942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d946:	e2ec      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d948:	2308      	movs	r3, #8
 800d94a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d94e:	e2e8      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d950:	2310      	movs	r3, #16
 800d952:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d956:	e2e4      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d958:	2320      	movs	r3, #32
 800d95a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d95e:	e2e0      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d960:	2340      	movs	r3, #64	; 0x40
 800d962:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d966:	e2dc      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d968:	2380      	movs	r3, #128	; 0x80
 800d96a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d96e:	e2d8      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	4a4f      	ldr	r2, [pc, #316]	; (800dab4 <UART_SetConfig+0x340>)
 800d976:	4293      	cmp	r3, r2
 800d978:	d130      	bne.n	800d9dc <UART_SetConfig+0x268>
 800d97a:	4b4c      	ldr	r3, [pc, #304]	; (800daac <UART_SetConfig+0x338>)
 800d97c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d97e:	f003 0307 	and.w	r3, r3, #7
 800d982:	2b05      	cmp	r3, #5
 800d984:	d826      	bhi.n	800d9d4 <UART_SetConfig+0x260>
 800d986:	a201      	add	r2, pc, #4	; (adr r2, 800d98c <UART_SetConfig+0x218>)
 800d988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d98c:	0800d9a5 	.word	0x0800d9a5
 800d990:	0800d9ad 	.word	0x0800d9ad
 800d994:	0800d9b5 	.word	0x0800d9b5
 800d998:	0800d9bd 	.word	0x0800d9bd
 800d99c:	0800d9c5 	.word	0x0800d9c5
 800d9a0:	0800d9cd 	.word	0x0800d9cd
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9aa:	e2ba      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d9ac:	2304      	movs	r3, #4
 800d9ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9b2:	e2b6      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d9b4:	2308      	movs	r3, #8
 800d9b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9ba:	e2b2      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d9bc:	2310      	movs	r3, #16
 800d9be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9c2:	e2ae      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d9c4:	2320      	movs	r3, #32
 800d9c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9ca:	e2aa      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d9cc:	2340      	movs	r3, #64	; 0x40
 800d9ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9d2:	e2a6      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d9d4:	2380      	movs	r3, #128	; 0x80
 800d9d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9da:	e2a2      	b.n	800df22 <UART_SetConfig+0x7ae>
 800d9dc:	697b      	ldr	r3, [r7, #20]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	4a35      	ldr	r2, [pc, #212]	; (800dab8 <UART_SetConfig+0x344>)
 800d9e2:	4293      	cmp	r3, r2
 800d9e4:	d130      	bne.n	800da48 <UART_SetConfig+0x2d4>
 800d9e6:	4b31      	ldr	r3, [pc, #196]	; (800daac <UART_SetConfig+0x338>)
 800d9e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d9ea:	f003 0307 	and.w	r3, r3, #7
 800d9ee:	2b05      	cmp	r3, #5
 800d9f0:	d826      	bhi.n	800da40 <UART_SetConfig+0x2cc>
 800d9f2:	a201      	add	r2, pc, #4	; (adr r2, 800d9f8 <UART_SetConfig+0x284>)
 800d9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9f8:	0800da11 	.word	0x0800da11
 800d9fc:	0800da19 	.word	0x0800da19
 800da00:	0800da21 	.word	0x0800da21
 800da04:	0800da29 	.word	0x0800da29
 800da08:	0800da31 	.word	0x0800da31
 800da0c:	0800da39 	.word	0x0800da39
 800da10:	2300      	movs	r3, #0
 800da12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da16:	e284      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da18:	2304      	movs	r3, #4
 800da1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da1e:	e280      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da20:	2308      	movs	r3, #8
 800da22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da26:	e27c      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da28:	2310      	movs	r3, #16
 800da2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da2e:	e278      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da30:	2320      	movs	r3, #32
 800da32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da36:	e274      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da38:	2340      	movs	r3, #64	; 0x40
 800da3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da3e:	e270      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da40:	2380      	movs	r3, #128	; 0x80
 800da42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da46:	e26c      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da48:	697b      	ldr	r3, [r7, #20]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	4a1b      	ldr	r2, [pc, #108]	; (800dabc <UART_SetConfig+0x348>)
 800da4e:	4293      	cmp	r3, r2
 800da50:	d142      	bne.n	800dad8 <UART_SetConfig+0x364>
 800da52:	4b16      	ldr	r3, [pc, #88]	; (800daac <UART_SetConfig+0x338>)
 800da54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da56:	f003 0307 	and.w	r3, r3, #7
 800da5a:	2b05      	cmp	r3, #5
 800da5c:	d838      	bhi.n	800dad0 <UART_SetConfig+0x35c>
 800da5e:	a201      	add	r2, pc, #4	; (adr r2, 800da64 <UART_SetConfig+0x2f0>)
 800da60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da64:	0800da7d 	.word	0x0800da7d
 800da68:	0800da85 	.word	0x0800da85
 800da6c:	0800da8d 	.word	0x0800da8d
 800da70:	0800da95 	.word	0x0800da95
 800da74:	0800dac1 	.word	0x0800dac1
 800da78:	0800dac9 	.word	0x0800dac9
 800da7c:	2300      	movs	r3, #0
 800da7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da82:	e24e      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da84:	2304      	movs	r3, #4
 800da86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da8a:	e24a      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da8c:	2308      	movs	r3, #8
 800da8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da92:	e246      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da94:	2310      	movs	r3, #16
 800da96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da9a:	e242      	b.n	800df22 <UART_SetConfig+0x7ae>
 800da9c:	cfff69f3 	.word	0xcfff69f3
 800daa0:	58000c00 	.word	0x58000c00
 800daa4:	11fff4ff 	.word	0x11fff4ff
 800daa8:	40011000 	.word	0x40011000
 800daac:	58024400 	.word	0x58024400
 800dab0:	40004400 	.word	0x40004400
 800dab4:	40004800 	.word	0x40004800
 800dab8:	40004c00 	.word	0x40004c00
 800dabc:	40005000 	.word	0x40005000
 800dac0:	2320      	movs	r3, #32
 800dac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dac6:	e22c      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dac8:	2340      	movs	r3, #64	; 0x40
 800daca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dace:	e228      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dad0:	2380      	movs	r3, #128	; 0x80
 800dad2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dad6:	e224      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dad8:	697b      	ldr	r3, [r7, #20]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	4ab1      	ldr	r2, [pc, #708]	; (800dda4 <UART_SetConfig+0x630>)
 800dade:	4293      	cmp	r3, r2
 800dae0:	d176      	bne.n	800dbd0 <UART_SetConfig+0x45c>
 800dae2:	4bb1      	ldr	r3, [pc, #708]	; (800dda8 <UART_SetConfig+0x634>)
 800dae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dae6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800daea:	2b28      	cmp	r3, #40	; 0x28
 800daec:	d86c      	bhi.n	800dbc8 <UART_SetConfig+0x454>
 800daee:	a201      	add	r2, pc, #4	; (adr r2, 800daf4 <UART_SetConfig+0x380>)
 800daf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daf4:	0800db99 	.word	0x0800db99
 800daf8:	0800dbc9 	.word	0x0800dbc9
 800dafc:	0800dbc9 	.word	0x0800dbc9
 800db00:	0800dbc9 	.word	0x0800dbc9
 800db04:	0800dbc9 	.word	0x0800dbc9
 800db08:	0800dbc9 	.word	0x0800dbc9
 800db0c:	0800dbc9 	.word	0x0800dbc9
 800db10:	0800dbc9 	.word	0x0800dbc9
 800db14:	0800dba1 	.word	0x0800dba1
 800db18:	0800dbc9 	.word	0x0800dbc9
 800db1c:	0800dbc9 	.word	0x0800dbc9
 800db20:	0800dbc9 	.word	0x0800dbc9
 800db24:	0800dbc9 	.word	0x0800dbc9
 800db28:	0800dbc9 	.word	0x0800dbc9
 800db2c:	0800dbc9 	.word	0x0800dbc9
 800db30:	0800dbc9 	.word	0x0800dbc9
 800db34:	0800dba9 	.word	0x0800dba9
 800db38:	0800dbc9 	.word	0x0800dbc9
 800db3c:	0800dbc9 	.word	0x0800dbc9
 800db40:	0800dbc9 	.word	0x0800dbc9
 800db44:	0800dbc9 	.word	0x0800dbc9
 800db48:	0800dbc9 	.word	0x0800dbc9
 800db4c:	0800dbc9 	.word	0x0800dbc9
 800db50:	0800dbc9 	.word	0x0800dbc9
 800db54:	0800dbb1 	.word	0x0800dbb1
 800db58:	0800dbc9 	.word	0x0800dbc9
 800db5c:	0800dbc9 	.word	0x0800dbc9
 800db60:	0800dbc9 	.word	0x0800dbc9
 800db64:	0800dbc9 	.word	0x0800dbc9
 800db68:	0800dbc9 	.word	0x0800dbc9
 800db6c:	0800dbc9 	.word	0x0800dbc9
 800db70:	0800dbc9 	.word	0x0800dbc9
 800db74:	0800dbb9 	.word	0x0800dbb9
 800db78:	0800dbc9 	.word	0x0800dbc9
 800db7c:	0800dbc9 	.word	0x0800dbc9
 800db80:	0800dbc9 	.word	0x0800dbc9
 800db84:	0800dbc9 	.word	0x0800dbc9
 800db88:	0800dbc9 	.word	0x0800dbc9
 800db8c:	0800dbc9 	.word	0x0800dbc9
 800db90:	0800dbc9 	.word	0x0800dbc9
 800db94:	0800dbc1 	.word	0x0800dbc1
 800db98:	2301      	movs	r3, #1
 800db9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db9e:	e1c0      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dba0:	2304      	movs	r3, #4
 800dba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dba6:	e1bc      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dba8:	2308      	movs	r3, #8
 800dbaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbae:	e1b8      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dbb0:	2310      	movs	r3, #16
 800dbb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbb6:	e1b4      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dbb8:	2320      	movs	r3, #32
 800dbba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbbe:	e1b0      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dbc0:	2340      	movs	r3, #64	; 0x40
 800dbc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbc6:	e1ac      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dbc8:	2380      	movs	r3, #128	; 0x80
 800dbca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbce:	e1a8      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dbd0:	697b      	ldr	r3, [r7, #20]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4a75      	ldr	r2, [pc, #468]	; (800ddac <UART_SetConfig+0x638>)
 800dbd6:	4293      	cmp	r3, r2
 800dbd8:	d130      	bne.n	800dc3c <UART_SetConfig+0x4c8>
 800dbda:	4b73      	ldr	r3, [pc, #460]	; (800dda8 <UART_SetConfig+0x634>)
 800dbdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dbde:	f003 0307 	and.w	r3, r3, #7
 800dbe2:	2b05      	cmp	r3, #5
 800dbe4:	d826      	bhi.n	800dc34 <UART_SetConfig+0x4c0>
 800dbe6:	a201      	add	r2, pc, #4	; (adr r2, 800dbec <UART_SetConfig+0x478>)
 800dbe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbec:	0800dc05 	.word	0x0800dc05
 800dbf0:	0800dc0d 	.word	0x0800dc0d
 800dbf4:	0800dc15 	.word	0x0800dc15
 800dbf8:	0800dc1d 	.word	0x0800dc1d
 800dbfc:	0800dc25 	.word	0x0800dc25
 800dc00:	0800dc2d 	.word	0x0800dc2d
 800dc04:	2300      	movs	r3, #0
 800dc06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc0a:	e18a      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc0c:	2304      	movs	r3, #4
 800dc0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc12:	e186      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc14:	2308      	movs	r3, #8
 800dc16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc1a:	e182      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc1c:	2310      	movs	r3, #16
 800dc1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc22:	e17e      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc24:	2320      	movs	r3, #32
 800dc26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc2a:	e17a      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc2c:	2340      	movs	r3, #64	; 0x40
 800dc2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc32:	e176      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc34:	2380      	movs	r3, #128	; 0x80
 800dc36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc3a:	e172      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc3c:	697b      	ldr	r3, [r7, #20]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	4a5b      	ldr	r2, [pc, #364]	; (800ddb0 <UART_SetConfig+0x63c>)
 800dc42:	4293      	cmp	r3, r2
 800dc44:	d130      	bne.n	800dca8 <UART_SetConfig+0x534>
 800dc46:	4b58      	ldr	r3, [pc, #352]	; (800dda8 <UART_SetConfig+0x634>)
 800dc48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dc4a:	f003 0307 	and.w	r3, r3, #7
 800dc4e:	2b05      	cmp	r3, #5
 800dc50:	d826      	bhi.n	800dca0 <UART_SetConfig+0x52c>
 800dc52:	a201      	add	r2, pc, #4	; (adr r2, 800dc58 <UART_SetConfig+0x4e4>)
 800dc54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc58:	0800dc71 	.word	0x0800dc71
 800dc5c:	0800dc79 	.word	0x0800dc79
 800dc60:	0800dc81 	.word	0x0800dc81
 800dc64:	0800dc89 	.word	0x0800dc89
 800dc68:	0800dc91 	.word	0x0800dc91
 800dc6c:	0800dc99 	.word	0x0800dc99
 800dc70:	2300      	movs	r3, #0
 800dc72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc76:	e154      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc78:	2304      	movs	r3, #4
 800dc7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc7e:	e150      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc80:	2308      	movs	r3, #8
 800dc82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc86:	e14c      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc88:	2310      	movs	r3, #16
 800dc8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc8e:	e148      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc90:	2320      	movs	r3, #32
 800dc92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc96:	e144      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dc98:	2340      	movs	r3, #64	; 0x40
 800dc9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc9e:	e140      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dca0:	2380      	movs	r3, #128	; 0x80
 800dca2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dca6:	e13c      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dca8:	697b      	ldr	r3, [r7, #20]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	4a41      	ldr	r2, [pc, #260]	; (800ddb4 <UART_SetConfig+0x640>)
 800dcae:	4293      	cmp	r3, r2
 800dcb0:	f040 8082 	bne.w	800ddb8 <UART_SetConfig+0x644>
 800dcb4:	4b3c      	ldr	r3, [pc, #240]	; (800dda8 <UART_SetConfig+0x634>)
 800dcb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dcb8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dcbc:	2b28      	cmp	r3, #40	; 0x28
 800dcbe:	d86d      	bhi.n	800dd9c <UART_SetConfig+0x628>
 800dcc0:	a201      	add	r2, pc, #4	; (adr r2, 800dcc8 <UART_SetConfig+0x554>)
 800dcc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcc6:	bf00      	nop
 800dcc8:	0800dd6d 	.word	0x0800dd6d
 800dccc:	0800dd9d 	.word	0x0800dd9d
 800dcd0:	0800dd9d 	.word	0x0800dd9d
 800dcd4:	0800dd9d 	.word	0x0800dd9d
 800dcd8:	0800dd9d 	.word	0x0800dd9d
 800dcdc:	0800dd9d 	.word	0x0800dd9d
 800dce0:	0800dd9d 	.word	0x0800dd9d
 800dce4:	0800dd9d 	.word	0x0800dd9d
 800dce8:	0800dd75 	.word	0x0800dd75
 800dcec:	0800dd9d 	.word	0x0800dd9d
 800dcf0:	0800dd9d 	.word	0x0800dd9d
 800dcf4:	0800dd9d 	.word	0x0800dd9d
 800dcf8:	0800dd9d 	.word	0x0800dd9d
 800dcfc:	0800dd9d 	.word	0x0800dd9d
 800dd00:	0800dd9d 	.word	0x0800dd9d
 800dd04:	0800dd9d 	.word	0x0800dd9d
 800dd08:	0800dd7d 	.word	0x0800dd7d
 800dd0c:	0800dd9d 	.word	0x0800dd9d
 800dd10:	0800dd9d 	.word	0x0800dd9d
 800dd14:	0800dd9d 	.word	0x0800dd9d
 800dd18:	0800dd9d 	.word	0x0800dd9d
 800dd1c:	0800dd9d 	.word	0x0800dd9d
 800dd20:	0800dd9d 	.word	0x0800dd9d
 800dd24:	0800dd9d 	.word	0x0800dd9d
 800dd28:	0800dd85 	.word	0x0800dd85
 800dd2c:	0800dd9d 	.word	0x0800dd9d
 800dd30:	0800dd9d 	.word	0x0800dd9d
 800dd34:	0800dd9d 	.word	0x0800dd9d
 800dd38:	0800dd9d 	.word	0x0800dd9d
 800dd3c:	0800dd9d 	.word	0x0800dd9d
 800dd40:	0800dd9d 	.word	0x0800dd9d
 800dd44:	0800dd9d 	.word	0x0800dd9d
 800dd48:	0800dd8d 	.word	0x0800dd8d
 800dd4c:	0800dd9d 	.word	0x0800dd9d
 800dd50:	0800dd9d 	.word	0x0800dd9d
 800dd54:	0800dd9d 	.word	0x0800dd9d
 800dd58:	0800dd9d 	.word	0x0800dd9d
 800dd5c:	0800dd9d 	.word	0x0800dd9d
 800dd60:	0800dd9d 	.word	0x0800dd9d
 800dd64:	0800dd9d 	.word	0x0800dd9d
 800dd68:	0800dd95 	.word	0x0800dd95
 800dd6c:	2301      	movs	r3, #1
 800dd6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd72:	e0d6      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dd74:	2304      	movs	r3, #4
 800dd76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd7a:	e0d2      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dd7c:	2308      	movs	r3, #8
 800dd7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd82:	e0ce      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dd84:	2310      	movs	r3, #16
 800dd86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd8a:	e0ca      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dd8c:	2320      	movs	r3, #32
 800dd8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd92:	e0c6      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dd94:	2340      	movs	r3, #64	; 0x40
 800dd96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd9a:	e0c2      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dd9c:	2380      	movs	r3, #128	; 0x80
 800dd9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dda2:	e0be      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dda4:	40011400 	.word	0x40011400
 800dda8:	58024400 	.word	0x58024400
 800ddac:	40007800 	.word	0x40007800
 800ddb0:	40007c00 	.word	0x40007c00
 800ddb4:	40011800 	.word	0x40011800
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	4aad      	ldr	r2, [pc, #692]	; (800e074 <UART_SetConfig+0x900>)
 800ddbe:	4293      	cmp	r3, r2
 800ddc0:	d176      	bne.n	800deb0 <UART_SetConfig+0x73c>
 800ddc2:	4bad      	ldr	r3, [pc, #692]	; (800e078 <UART_SetConfig+0x904>)
 800ddc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ddc6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ddca:	2b28      	cmp	r3, #40	; 0x28
 800ddcc:	d86c      	bhi.n	800dea8 <UART_SetConfig+0x734>
 800ddce:	a201      	add	r2, pc, #4	; (adr r2, 800ddd4 <UART_SetConfig+0x660>)
 800ddd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddd4:	0800de79 	.word	0x0800de79
 800ddd8:	0800dea9 	.word	0x0800dea9
 800dddc:	0800dea9 	.word	0x0800dea9
 800dde0:	0800dea9 	.word	0x0800dea9
 800dde4:	0800dea9 	.word	0x0800dea9
 800dde8:	0800dea9 	.word	0x0800dea9
 800ddec:	0800dea9 	.word	0x0800dea9
 800ddf0:	0800dea9 	.word	0x0800dea9
 800ddf4:	0800de81 	.word	0x0800de81
 800ddf8:	0800dea9 	.word	0x0800dea9
 800ddfc:	0800dea9 	.word	0x0800dea9
 800de00:	0800dea9 	.word	0x0800dea9
 800de04:	0800dea9 	.word	0x0800dea9
 800de08:	0800dea9 	.word	0x0800dea9
 800de0c:	0800dea9 	.word	0x0800dea9
 800de10:	0800dea9 	.word	0x0800dea9
 800de14:	0800de89 	.word	0x0800de89
 800de18:	0800dea9 	.word	0x0800dea9
 800de1c:	0800dea9 	.word	0x0800dea9
 800de20:	0800dea9 	.word	0x0800dea9
 800de24:	0800dea9 	.word	0x0800dea9
 800de28:	0800dea9 	.word	0x0800dea9
 800de2c:	0800dea9 	.word	0x0800dea9
 800de30:	0800dea9 	.word	0x0800dea9
 800de34:	0800de91 	.word	0x0800de91
 800de38:	0800dea9 	.word	0x0800dea9
 800de3c:	0800dea9 	.word	0x0800dea9
 800de40:	0800dea9 	.word	0x0800dea9
 800de44:	0800dea9 	.word	0x0800dea9
 800de48:	0800dea9 	.word	0x0800dea9
 800de4c:	0800dea9 	.word	0x0800dea9
 800de50:	0800dea9 	.word	0x0800dea9
 800de54:	0800de99 	.word	0x0800de99
 800de58:	0800dea9 	.word	0x0800dea9
 800de5c:	0800dea9 	.word	0x0800dea9
 800de60:	0800dea9 	.word	0x0800dea9
 800de64:	0800dea9 	.word	0x0800dea9
 800de68:	0800dea9 	.word	0x0800dea9
 800de6c:	0800dea9 	.word	0x0800dea9
 800de70:	0800dea9 	.word	0x0800dea9
 800de74:	0800dea1 	.word	0x0800dea1
 800de78:	2301      	movs	r3, #1
 800de7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800de7e:	e050      	b.n	800df22 <UART_SetConfig+0x7ae>
 800de80:	2304      	movs	r3, #4
 800de82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800de86:	e04c      	b.n	800df22 <UART_SetConfig+0x7ae>
 800de88:	2308      	movs	r3, #8
 800de8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800de8e:	e048      	b.n	800df22 <UART_SetConfig+0x7ae>
 800de90:	2310      	movs	r3, #16
 800de92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800de96:	e044      	b.n	800df22 <UART_SetConfig+0x7ae>
 800de98:	2320      	movs	r3, #32
 800de9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800de9e:	e040      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dea0:	2340      	movs	r3, #64	; 0x40
 800dea2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dea6:	e03c      	b.n	800df22 <UART_SetConfig+0x7ae>
 800dea8:	2380      	movs	r3, #128	; 0x80
 800deaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800deae:	e038      	b.n	800df22 <UART_SetConfig+0x7ae>
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	4a71      	ldr	r2, [pc, #452]	; (800e07c <UART_SetConfig+0x908>)
 800deb6:	4293      	cmp	r3, r2
 800deb8:	d130      	bne.n	800df1c <UART_SetConfig+0x7a8>
 800deba:	4b6f      	ldr	r3, [pc, #444]	; (800e078 <UART_SetConfig+0x904>)
 800debc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800debe:	f003 0307 	and.w	r3, r3, #7
 800dec2:	2b05      	cmp	r3, #5
 800dec4:	d826      	bhi.n	800df14 <UART_SetConfig+0x7a0>
 800dec6:	a201      	add	r2, pc, #4	; (adr r2, 800decc <UART_SetConfig+0x758>)
 800dec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800decc:	0800dee5 	.word	0x0800dee5
 800ded0:	0800deed 	.word	0x0800deed
 800ded4:	0800def5 	.word	0x0800def5
 800ded8:	0800defd 	.word	0x0800defd
 800dedc:	0800df05 	.word	0x0800df05
 800dee0:	0800df0d 	.word	0x0800df0d
 800dee4:	2302      	movs	r3, #2
 800dee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800deea:	e01a      	b.n	800df22 <UART_SetConfig+0x7ae>
 800deec:	2304      	movs	r3, #4
 800deee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800def2:	e016      	b.n	800df22 <UART_SetConfig+0x7ae>
 800def4:	2308      	movs	r3, #8
 800def6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800defa:	e012      	b.n	800df22 <UART_SetConfig+0x7ae>
 800defc:	2310      	movs	r3, #16
 800defe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df02:	e00e      	b.n	800df22 <UART_SetConfig+0x7ae>
 800df04:	2320      	movs	r3, #32
 800df06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df0a:	e00a      	b.n	800df22 <UART_SetConfig+0x7ae>
 800df0c:	2340      	movs	r3, #64	; 0x40
 800df0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df12:	e006      	b.n	800df22 <UART_SetConfig+0x7ae>
 800df14:	2380      	movs	r3, #128	; 0x80
 800df16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df1a:	e002      	b.n	800df22 <UART_SetConfig+0x7ae>
 800df1c:	2380      	movs	r3, #128	; 0x80
 800df1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800df22:	697b      	ldr	r3, [r7, #20]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	4a55      	ldr	r2, [pc, #340]	; (800e07c <UART_SetConfig+0x908>)
 800df28:	4293      	cmp	r3, r2
 800df2a:	f040 80f8 	bne.w	800e11e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800df2e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800df32:	2b20      	cmp	r3, #32
 800df34:	dc46      	bgt.n	800dfc4 <UART_SetConfig+0x850>
 800df36:	2b02      	cmp	r3, #2
 800df38:	db75      	blt.n	800e026 <UART_SetConfig+0x8b2>
 800df3a:	3b02      	subs	r3, #2
 800df3c:	2b1e      	cmp	r3, #30
 800df3e:	d872      	bhi.n	800e026 <UART_SetConfig+0x8b2>
 800df40:	a201      	add	r2, pc, #4	; (adr r2, 800df48 <UART_SetConfig+0x7d4>)
 800df42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df46:	bf00      	nop
 800df48:	0800dfcb 	.word	0x0800dfcb
 800df4c:	0800e027 	.word	0x0800e027
 800df50:	0800dfd3 	.word	0x0800dfd3
 800df54:	0800e027 	.word	0x0800e027
 800df58:	0800e027 	.word	0x0800e027
 800df5c:	0800e027 	.word	0x0800e027
 800df60:	0800dfe3 	.word	0x0800dfe3
 800df64:	0800e027 	.word	0x0800e027
 800df68:	0800e027 	.word	0x0800e027
 800df6c:	0800e027 	.word	0x0800e027
 800df70:	0800e027 	.word	0x0800e027
 800df74:	0800e027 	.word	0x0800e027
 800df78:	0800e027 	.word	0x0800e027
 800df7c:	0800e027 	.word	0x0800e027
 800df80:	0800dff3 	.word	0x0800dff3
 800df84:	0800e027 	.word	0x0800e027
 800df88:	0800e027 	.word	0x0800e027
 800df8c:	0800e027 	.word	0x0800e027
 800df90:	0800e027 	.word	0x0800e027
 800df94:	0800e027 	.word	0x0800e027
 800df98:	0800e027 	.word	0x0800e027
 800df9c:	0800e027 	.word	0x0800e027
 800dfa0:	0800e027 	.word	0x0800e027
 800dfa4:	0800e027 	.word	0x0800e027
 800dfa8:	0800e027 	.word	0x0800e027
 800dfac:	0800e027 	.word	0x0800e027
 800dfb0:	0800e027 	.word	0x0800e027
 800dfb4:	0800e027 	.word	0x0800e027
 800dfb8:	0800e027 	.word	0x0800e027
 800dfbc:	0800e027 	.word	0x0800e027
 800dfc0:	0800e019 	.word	0x0800e019
 800dfc4:	2b40      	cmp	r3, #64	; 0x40
 800dfc6:	d02a      	beq.n	800e01e <UART_SetConfig+0x8aa>
 800dfc8:	e02d      	b.n	800e026 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800dfca:	f7fc fdb9 	bl	800ab40 <HAL_RCCEx_GetD3PCLK1Freq>
 800dfce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800dfd0:	e02f      	b.n	800e032 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dfd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	f7fc fdc8 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dfdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dfe0:	e027      	b.n	800e032 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dfe2:	f107 0318 	add.w	r3, r7, #24
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	f7fc ff14 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dfec:	69fb      	ldr	r3, [r7, #28]
 800dfee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dff0:	e01f      	b.n	800e032 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dff2:	4b21      	ldr	r3, [pc, #132]	; (800e078 <UART_SetConfig+0x904>)
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	f003 0320 	and.w	r3, r3, #32
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d009      	beq.n	800e012 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dffe:	4b1e      	ldr	r3, [pc, #120]	; (800e078 <UART_SetConfig+0x904>)
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	08db      	lsrs	r3, r3, #3
 800e004:	f003 0303 	and.w	r3, r3, #3
 800e008:	4a1d      	ldr	r2, [pc, #116]	; (800e080 <UART_SetConfig+0x90c>)
 800e00a:	fa22 f303 	lsr.w	r3, r2, r3
 800e00e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e010:	e00f      	b.n	800e032 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800e012:	4b1b      	ldr	r3, [pc, #108]	; (800e080 <UART_SetConfig+0x90c>)
 800e014:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e016:	e00c      	b.n	800e032 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e018:	4b1a      	ldr	r3, [pc, #104]	; (800e084 <UART_SetConfig+0x910>)
 800e01a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e01c:	e009      	b.n	800e032 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e01e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e022:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e024:	e005      	b.n	800e032 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800e026:	2300      	movs	r3, #0
 800e028:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e02a:	2301      	movs	r3, #1
 800e02c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e030:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e034:	2b00      	cmp	r3, #0
 800e036:	f000 81ee 	beq.w	800e416 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e03a:	697b      	ldr	r3, [r7, #20]
 800e03c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e03e:	4a12      	ldr	r2, [pc, #72]	; (800e088 <UART_SetConfig+0x914>)
 800e040:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e044:	461a      	mov	r2, r3
 800e046:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e048:	fbb3 f3f2 	udiv	r3, r3, r2
 800e04c:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e04e:	697b      	ldr	r3, [r7, #20]
 800e050:	685a      	ldr	r2, [r3, #4]
 800e052:	4613      	mov	r3, r2
 800e054:	005b      	lsls	r3, r3, #1
 800e056:	4413      	add	r3, r2
 800e058:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d305      	bcc.n	800e06a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e05e:	697b      	ldr	r3, [r7, #20]
 800e060:	685b      	ldr	r3, [r3, #4]
 800e062:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e064:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e066:	429a      	cmp	r2, r3
 800e068:	d910      	bls.n	800e08c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800e06a:	2301      	movs	r3, #1
 800e06c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e070:	e1d1      	b.n	800e416 <UART_SetConfig+0xca2>
 800e072:	bf00      	nop
 800e074:	40011c00 	.word	0x40011c00
 800e078:	58024400 	.word	0x58024400
 800e07c:	58000c00 	.word	0x58000c00
 800e080:	03d09000 	.word	0x03d09000
 800e084:	003d0900 	.word	0x003d0900
 800e088:	0801a814 	.word	0x0801a814
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e08c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e08e:	2200      	movs	r2, #0
 800e090:	60bb      	str	r3, [r7, #8]
 800e092:	60fa      	str	r2, [r7, #12]
 800e094:	697b      	ldr	r3, [r7, #20]
 800e096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e098:	4ac0      	ldr	r2, [pc, #768]	; (800e39c <UART_SetConfig+0xc28>)
 800e09a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e09e:	b29b      	uxth	r3, r3
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	603b      	str	r3, [r7, #0]
 800e0a4:	607a      	str	r2, [r7, #4]
 800e0a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e0aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e0ae:	f7f2 fba3 	bl	80007f8 <__aeabi_uldivmod>
 800e0b2:	4602      	mov	r2, r0
 800e0b4:	460b      	mov	r3, r1
 800e0b6:	4610      	mov	r0, r2
 800e0b8:	4619      	mov	r1, r3
 800e0ba:	f04f 0200 	mov.w	r2, #0
 800e0be:	f04f 0300 	mov.w	r3, #0
 800e0c2:	020b      	lsls	r3, r1, #8
 800e0c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e0c8:	0202      	lsls	r2, r0, #8
 800e0ca:	6979      	ldr	r1, [r7, #20]
 800e0cc:	6849      	ldr	r1, [r1, #4]
 800e0ce:	0849      	lsrs	r1, r1, #1
 800e0d0:	2000      	movs	r0, #0
 800e0d2:	460c      	mov	r4, r1
 800e0d4:	4605      	mov	r5, r0
 800e0d6:	eb12 0804 	adds.w	r8, r2, r4
 800e0da:	eb43 0905 	adc.w	r9, r3, r5
 800e0de:	697b      	ldr	r3, [r7, #20]
 800e0e0:	685b      	ldr	r3, [r3, #4]
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	469a      	mov	sl, r3
 800e0e6:	4693      	mov	fp, r2
 800e0e8:	4652      	mov	r2, sl
 800e0ea:	465b      	mov	r3, fp
 800e0ec:	4640      	mov	r0, r8
 800e0ee:	4649      	mov	r1, r9
 800e0f0:	f7f2 fb82 	bl	80007f8 <__aeabi_uldivmod>
 800e0f4:	4602      	mov	r2, r0
 800e0f6:	460b      	mov	r3, r1
 800e0f8:	4613      	mov	r3, r2
 800e0fa:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e0fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e102:	d308      	bcc.n	800e116 <UART_SetConfig+0x9a2>
 800e104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e106:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e10a:	d204      	bcs.n	800e116 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800e10c:	697b      	ldr	r3, [r7, #20]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e112:	60da      	str	r2, [r3, #12]
 800e114:	e17f      	b.n	800e416 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800e116:	2301      	movs	r3, #1
 800e118:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e11c:	e17b      	b.n	800e416 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e11e:	697b      	ldr	r3, [r7, #20]
 800e120:	69db      	ldr	r3, [r3, #28]
 800e122:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e126:	f040 80bd 	bne.w	800e2a4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800e12a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e12e:	2b20      	cmp	r3, #32
 800e130:	dc48      	bgt.n	800e1c4 <UART_SetConfig+0xa50>
 800e132:	2b00      	cmp	r3, #0
 800e134:	db7b      	blt.n	800e22e <UART_SetConfig+0xaba>
 800e136:	2b20      	cmp	r3, #32
 800e138:	d879      	bhi.n	800e22e <UART_SetConfig+0xaba>
 800e13a:	a201      	add	r2, pc, #4	; (adr r2, 800e140 <UART_SetConfig+0x9cc>)
 800e13c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e140:	0800e1cb 	.word	0x0800e1cb
 800e144:	0800e1d3 	.word	0x0800e1d3
 800e148:	0800e22f 	.word	0x0800e22f
 800e14c:	0800e22f 	.word	0x0800e22f
 800e150:	0800e1db 	.word	0x0800e1db
 800e154:	0800e22f 	.word	0x0800e22f
 800e158:	0800e22f 	.word	0x0800e22f
 800e15c:	0800e22f 	.word	0x0800e22f
 800e160:	0800e1eb 	.word	0x0800e1eb
 800e164:	0800e22f 	.word	0x0800e22f
 800e168:	0800e22f 	.word	0x0800e22f
 800e16c:	0800e22f 	.word	0x0800e22f
 800e170:	0800e22f 	.word	0x0800e22f
 800e174:	0800e22f 	.word	0x0800e22f
 800e178:	0800e22f 	.word	0x0800e22f
 800e17c:	0800e22f 	.word	0x0800e22f
 800e180:	0800e1fb 	.word	0x0800e1fb
 800e184:	0800e22f 	.word	0x0800e22f
 800e188:	0800e22f 	.word	0x0800e22f
 800e18c:	0800e22f 	.word	0x0800e22f
 800e190:	0800e22f 	.word	0x0800e22f
 800e194:	0800e22f 	.word	0x0800e22f
 800e198:	0800e22f 	.word	0x0800e22f
 800e19c:	0800e22f 	.word	0x0800e22f
 800e1a0:	0800e22f 	.word	0x0800e22f
 800e1a4:	0800e22f 	.word	0x0800e22f
 800e1a8:	0800e22f 	.word	0x0800e22f
 800e1ac:	0800e22f 	.word	0x0800e22f
 800e1b0:	0800e22f 	.word	0x0800e22f
 800e1b4:	0800e22f 	.word	0x0800e22f
 800e1b8:	0800e22f 	.word	0x0800e22f
 800e1bc:	0800e22f 	.word	0x0800e22f
 800e1c0:	0800e221 	.word	0x0800e221
 800e1c4:	2b40      	cmp	r3, #64	; 0x40
 800e1c6:	d02e      	beq.n	800e226 <UART_SetConfig+0xab2>
 800e1c8:	e031      	b.n	800e22e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e1ca:	f7fa fe1b 	bl	8008e04 <HAL_RCC_GetPCLK1Freq>
 800e1ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e1d0:	e033      	b.n	800e23a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e1d2:	f7fa fe2d 	bl	8008e30 <HAL_RCC_GetPCLK2Freq>
 800e1d6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e1d8:	e02f      	b.n	800e23a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e1da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f7fc fcc4 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e1e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e1e8:	e027      	b.n	800e23a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e1ea:	f107 0318 	add.w	r3, r7, #24
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f7fc fe10 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e1f4:	69fb      	ldr	r3, [r7, #28]
 800e1f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e1f8:	e01f      	b.n	800e23a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e1fa:	4b69      	ldr	r3, [pc, #420]	; (800e3a0 <UART_SetConfig+0xc2c>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	f003 0320 	and.w	r3, r3, #32
 800e202:	2b00      	cmp	r3, #0
 800e204:	d009      	beq.n	800e21a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e206:	4b66      	ldr	r3, [pc, #408]	; (800e3a0 <UART_SetConfig+0xc2c>)
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	08db      	lsrs	r3, r3, #3
 800e20c:	f003 0303 	and.w	r3, r3, #3
 800e210:	4a64      	ldr	r2, [pc, #400]	; (800e3a4 <UART_SetConfig+0xc30>)
 800e212:	fa22 f303 	lsr.w	r3, r2, r3
 800e216:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e218:	e00f      	b.n	800e23a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800e21a:	4b62      	ldr	r3, [pc, #392]	; (800e3a4 <UART_SetConfig+0xc30>)
 800e21c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e21e:	e00c      	b.n	800e23a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e220:	4b61      	ldr	r3, [pc, #388]	; (800e3a8 <UART_SetConfig+0xc34>)
 800e222:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e224:	e009      	b.n	800e23a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e22a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e22c:	e005      	b.n	800e23a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800e22e:	2300      	movs	r3, #0
 800e230:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e232:	2301      	movs	r3, #1
 800e234:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e238:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e23a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	f000 80ea 	beq.w	800e416 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e246:	4a55      	ldr	r2, [pc, #340]	; (800e39c <UART_SetConfig+0xc28>)
 800e248:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e24c:	461a      	mov	r2, r3
 800e24e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e250:	fbb3 f3f2 	udiv	r3, r3, r2
 800e254:	005a      	lsls	r2, r3, #1
 800e256:	697b      	ldr	r3, [r7, #20]
 800e258:	685b      	ldr	r3, [r3, #4]
 800e25a:	085b      	lsrs	r3, r3, #1
 800e25c:	441a      	add	r2, r3
 800e25e:	697b      	ldr	r3, [r7, #20]
 800e260:	685b      	ldr	r3, [r3, #4]
 800e262:	fbb2 f3f3 	udiv	r3, r2, r3
 800e266:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e26a:	2b0f      	cmp	r3, #15
 800e26c:	d916      	bls.n	800e29c <UART_SetConfig+0xb28>
 800e26e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e274:	d212      	bcs.n	800e29c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e278:	b29b      	uxth	r3, r3
 800e27a:	f023 030f 	bic.w	r3, r3, #15
 800e27e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e282:	085b      	lsrs	r3, r3, #1
 800e284:	b29b      	uxth	r3, r3
 800e286:	f003 0307 	and.w	r3, r3, #7
 800e28a:	b29a      	uxth	r2, r3
 800e28c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e28e:	4313      	orrs	r3, r2
 800e290:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800e292:	697b      	ldr	r3, [r7, #20]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e298:	60da      	str	r2, [r3, #12]
 800e29a:	e0bc      	b.n	800e416 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800e29c:	2301      	movs	r3, #1
 800e29e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e2a2:	e0b8      	b.n	800e416 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e2a4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e2a8:	2b20      	cmp	r3, #32
 800e2aa:	dc4b      	bgt.n	800e344 <UART_SetConfig+0xbd0>
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	f2c0 8087 	blt.w	800e3c0 <UART_SetConfig+0xc4c>
 800e2b2:	2b20      	cmp	r3, #32
 800e2b4:	f200 8084 	bhi.w	800e3c0 <UART_SetConfig+0xc4c>
 800e2b8:	a201      	add	r2, pc, #4	; (adr r2, 800e2c0 <UART_SetConfig+0xb4c>)
 800e2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2be:	bf00      	nop
 800e2c0:	0800e34b 	.word	0x0800e34b
 800e2c4:	0800e353 	.word	0x0800e353
 800e2c8:	0800e3c1 	.word	0x0800e3c1
 800e2cc:	0800e3c1 	.word	0x0800e3c1
 800e2d0:	0800e35b 	.word	0x0800e35b
 800e2d4:	0800e3c1 	.word	0x0800e3c1
 800e2d8:	0800e3c1 	.word	0x0800e3c1
 800e2dc:	0800e3c1 	.word	0x0800e3c1
 800e2e0:	0800e36b 	.word	0x0800e36b
 800e2e4:	0800e3c1 	.word	0x0800e3c1
 800e2e8:	0800e3c1 	.word	0x0800e3c1
 800e2ec:	0800e3c1 	.word	0x0800e3c1
 800e2f0:	0800e3c1 	.word	0x0800e3c1
 800e2f4:	0800e3c1 	.word	0x0800e3c1
 800e2f8:	0800e3c1 	.word	0x0800e3c1
 800e2fc:	0800e3c1 	.word	0x0800e3c1
 800e300:	0800e37b 	.word	0x0800e37b
 800e304:	0800e3c1 	.word	0x0800e3c1
 800e308:	0800e3c1 	.word	0x0800e3c1
 800e30c:	0800e3c1 	.word	0x0800e3c1
 800e310:	0800e3c1 	.word	0x0800e3c1
 800e314:	0800e3c1 	.word	0x0800e3c1
 800e318:	0800e3c1 	.word	0x0800e3c1
 800e31c:	0800e3c1 	.word	0x0800e3c1
 800e320:	0800e3c1 	.word	0x0800e3c1
 800e324:	0800e3c1 	.word	0x0800e3c1
 800e328:	0800e3c1 	.word	0x0800e3c1
 800e32c:	0800e3c1 	.word	0x0800e3c1
 800e330:	0800e3c1 	.word	0x0800e3c1
 800e334:	0800e3c1 	.word	0x0800e3c1
 800e338:	0800e3c1 	.word	0x0800e3c1
 800e33c:	0800e3c1 	.word	0x0800e3c1
 800e340:	0800e3b3 	.word	0x0800e3b3
 800e344:	2b40      	cmp	r3, #64	; 0x40
 800e346:	d037      	beq.n	800e3b8 <UART_SetConfig+0xc44>
 800e348:	e03a      	b.n	800e3c0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e34a:	f7fa fd5b 	bl	8008e04 <HAL_RCC_GetPCLK1Freq>
 800e34e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e350:	e03c      	b.n	800e3cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e352:	f7fa fd6d 	bl	8008e30 <HAL_RCC_GetPCLK2Freq>
 800e356:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e358:	e038      	b.n	800e3cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e35a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e35e:	4618      	mov	r0, r3
 800e360:	f7fc fc04 	bl	800ab6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e366:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e368:	e030      	b.n	800e3cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e36a:	f107 0318 	add.w	r3, r7, #24
 800e36e:	4618      	mov	r0, r3
 800e370:	f7fc fd50 	bl	800ae14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e374:	69fb      	ldr	r3, [r7, #28]
 800e376:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e378:	e028      	b.n	800e3cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e37a:	4b09      	ldr	r3, [pc, #36]	; (800e3a0 <UART_SetConfig+0xc2c>)
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	f003 0320 	and.w	r3, r3, #32
 800e382:	2b00      	cmp	r3, #0
 800e384:	d012      	beq.n	800e3ac <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e386:	4b06      	ldr	r3, [pc, #24]	; (800e3a0 <UART_SetConfig+0xc2c>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	08db      	lsrs	r3, r3, #3
 800e38c:	f003 0303 	and.w	r3, r3, #3
 800e390:	4a04      	ldr	r2, [pc, #16]	; (800e3a4 <UART_SetConfig+0xc30>)
 800e392:	fa22 f303 	lsr.w	r3, r2, r3
 800e396:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e398:	e018      	b.n	800e3cc <UART_SetConfig+0xc58>
 800e39a:	bf00      	nop
 800e39c:	0801a814 	.word	0x0801a814
 800e3a0:	58024400 	.word	0x58024400
 800e3a4:	03d09000 	.word	0x03d09000
 800e3a8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800e3ac:	4b24      	ldr	r3, [pc, #144]	; (800e440 <UART_SetConfig+0xccc>)
 800e3ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e3b0:	e00c      	b.n	800e3cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e3b2:	4b24      	ldr	r3, [pc, #144]	; (800e444 <UART_SetConfig+0xcd0>)
 800e3b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e3b6:	e009      	b.n	800e3cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e3b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e3bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e3be:	e005      	b.n	800e3cc <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e3ca:	bf00      	nop
    }

    if (pclk != 0U)
 800e3cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d021      	beq.n	800e416 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e3d2:	697b      	ldr	r3, [r7, #20]
 800e3d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3d6:	4a1c      	ldr	r2, [pc, #112]	; (800e448 <UART_SetConfig+0xcd4>)
 800e3d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e3dc:	461a      	mov	r2, r3
 800e3de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e3e0:	fbb3 f2f2 	udiv	r2, r3, r2
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	685b      	ldr	r3, [r3, #4]
 800e3e8:	085b      	lsrs	r3, r3, #1
 800e3ea:	441a      	add	r2, r3
 800e3ec:	697b      	ldr	r3, [r7, #20]
 800e3ee:	685b      	ldr	r3, [r3, #4]
 800e3f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3f4:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e3f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3f8:	2b0f      	cmp	r3, #15
 800e3fa:	d909      	bls.n	800e410 <UART_SetConfig+0xc9c>
 800e3fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e402:	d205      	bcs.n	800e410 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e406:	b29a      	uxth	r2, r3
 800e408:	697b      	ldr	r3, [r7, #20]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	60da      	str	r2, [r3, #12]
 800e40e:	e002      	b.n	800e416 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800e410:	2301      	movs	r3, #1
 800e412:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e416:	697b      	ldr	r3, [r7, #20]
 800e418:	2201      	movs	r2, #1
 800e41a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e41e:	697b      	ldr	r3, [r7, #20]
 800e420:	2201      	movs	r2, #1
 800e422:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e426:	697b      	ldr	r3, [r7, #20]
 800e428:	2200      	movs	r2, #0
 800e42a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	2200      	movs	r2, #0
 800e430:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800e432:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800e436:	4618      	mov	r0, r3
 800e438:	3748      	adds	r7, #72	; 0x48
 800e43a:	46bd      	mov	sp, r7
 800e43c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e440:	03d09000 	.word	0x03d09000
 800e444:	003d0900 	.word	0x003d0900
 800e448:	0801a814 	.word	0x0801a814

0800e44c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e44c:	b480      	push	{r7}
 800e44e:	b083      	sub	sp, #12
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e458:	f003 0301 	and.w	r3, r3, #1
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d00a      	beq.n	800e476 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	685b      	ldr	r3, [r3, #4]
 800e466:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	430a      	orrs	r2, r1
 800e474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e47a:	f003 0302 	and.w	r3, r3, #2
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d00a      	beq.n	800e498 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	685b      	ldr	r3, [r3, #4]
 800e488:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	430a      	orrs	r2, r1
 800e496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e49c:	f003 0304 	and.w	r3, r3, #4
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d00a      	beq.n	800e4ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	685b      	ldr	r3, [r3, #4]
 800e4aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	430a      	orrs	r2, r1
 800e4b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4be:	f003 0308 	and.w	r3, r3, #8
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d00a      	beq.n	800e4dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	685b      	ldr	r3, [r3, #4]
 800e4cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	430a      	orrs	r2, r1
 800e4da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4e0:	f003 0310 	and.w	r3, r3, #16
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d00a      	beq.n	800e4fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	689b      	ldr	r3, [r3, #8]
 800e4ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	430a      	orrs	r2, r1
 800e4fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e502:	f003 0320 	and.w	r3, r3, #32
 800e506:	2b00      	cmp	r3, #0
 800e508:	d00a      	beq.n	800e520 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	689b      	ldr	r3, [r3, #8]
 800e510:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	430a      	orrs	r2, r1
 800e51e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d01a      	beq.n	800e562 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	685b      	ldr	r3, [r3, #4]
 800e532:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	430a      	orrs	r2, r1
 800e540:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e546:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e54a:	d10a      	bne.n	800e562 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	430a      	orrs	r2, r1
 800e560:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d00a      	beq.n	800e584 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	685b      	ldr	r3, [r3, #4]
 800e574:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	430a      	orrs	r2, r1
 800e582:	605a      	str	r2, [r3, #4]
  }
}
 800e584:	bf00      	nop
 800e586:	370c      	adds	r7, #12
 800e588:	46bd      	mov	sp, r7
 800e58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58e:	4770      	bx	lr

0800e590 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b098      	sub	sp, #96	; 0x60
 800e594:	af02      	add	r7, sp, #8
 800e596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	2200      	movs	r2, #0
 800e59c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e5a0:	f7f4 f8e0 	bl	8002764 <HAL_GetTick>
 800e5a4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	f003 0308 	and.w	r3, r3, #8
 800e5b0:	2b08      	cmp	r3, #8
 800e5b2:	d12f      	bne.n	800e614 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e5b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e5b8:	9300      	str	r3, [sp, #0]
 800e5ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5bc:	2200      	movs	r2, #0
 800e5be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e5c2:	6878      	ldr	r0, [r7, #4]
 800e5c4:	f000 f88e 	bl	800e6e4 <UART_WaitOnFlagUntilTimeout>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d022      	beq.n	800e614 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5d6:	e853 3f00 	ldrex	r3, [r3]
 800e5da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e5dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e5e2:	653b      	str	r3, [r7, #80]	; 0x50
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	461a      	mov	r2, r3
 800e5ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e5ec:	647b      	str	r3, [r7, #68]	; 0x44
 800e5ee:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e5f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e5f4:	e841 2300 	strex	r3, r2, [r1]
 800e5f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e5fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d1e6      	bne.n	800e5ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	2220      	movs	r2, #32
 800e604:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	2200      	movs	r2, #0
 800e60c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e610:	2303      	movs	r3, #3
 800e612:	e063      	b.n	800e6dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	f003 0304 	and.w	r3, r3, #4
 800e61e:	2b04      	cmp	r3, #4
 800e620:	d149      	bne.n	800e6b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e622:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e626:	9300      	str	r3, [sp, #0]
 800e628:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e62a:	2200      	movs	r2, #0
 800e62c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f000 f857 	bl	800e6e4 <UART_WaitOnFlagUntilTimeout>
 800e636:	4603      	mov	r3, r0
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d03c      	beq.n	800e6b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e644:	e853 3f00 	ldrex	r3, [r3]
 800e648:	623b      	str	r3, [r7, #32]
   return(result);
 800e64a:	6a3b      	ldr	r3, [r7, #32]
 800e64c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e650:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	461a      	mov	r2, r3
 800e658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e65a:	633b      	str	r3, [r7, #48]	; 0x30
 800e65c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e65e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e662:	e841 2300 	strex	r3, r2, [r1]
 800e666:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d1e6      	bne.n	800e63c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	3308      	adds	r3, #8
 800e674:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e676:	693b      	ldr	r3, [r7, #16]
 800e678:	e853 3f00 	ldrex	r3, [r3]
 800e67c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	f023 0301 	bic.w	r3, r3, #1
 800e684:	64bb      	str	r3, [r7, #72]	; 0x48
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	3308      	adds	r3, #8
 800e68c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e68e:	61fa      	str	r2, [r7, #28]
 800e690:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e692:	69b9      	ldr	r1, [r7, #24]
 800e694:	69fa      	ldr	r2, [r7, #28]
 800e696:	e841 2300 	strex	r3, r2, [r1]
 800e69a:	617b      	str	r3, [r7, #20]
   return(result);
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d1e5      	bne.n	800e66e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	2220      	movs	r2, #32
 800e6a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2200      	movs	r2, #0
 800e6ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e6b2:	2303      	movs	r3, #3
 800e6b4:	e012      	b.n	800e6dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	2220      	movs	r2, #32
 800e6ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	2220      	movs	r2, #32
 800e6c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e6da:	2300      	movs	r3, #0
}
 800e6dc:	4618      	mov	r0, r3
 800e6de:	3758      	adds	r7, #88	; 0x58
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	bd80      	pop	{r7, pc}

0800e6e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b084      	sub	sp, #16
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	60f8      	str	r0, [r7, #12]
 800e6ec:	60b9      	str	r1, [r7, #8]
 800e6ee:	603b      	str	r3, [r7, #0]
 800e6f0:	4613      	mov	r3, r2
 800e6f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e6f4:	e049      	b.n	800e78a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e6f6:	69bb      	ldr	r3, [r7, #24]
 800e6f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6fc:	d045      	beq.n	800e78a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e6fe:	f7f4 f831 	bl	8002764 <HAL_GetTick>
 800e702:	4602      	mov	r2, r0
 800e704:	683b      	ldr	r3, [r7, #0]
 800e706:	1ad3      	subs	r3, r2, r3
 800e708:	69ba      	ldr	r2, [r7, #24]
 800e70a:	429a      	cmp	r2, r3
 800e70c:	d302      	bcc.n	800e714 <UART_WaitOnFlagUntilTimeout+0x30>
 800e70e:	69bb      	ldr	r3, [r7, #24]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d101      	bne.n	800e718 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e714:	2303      	movs	r3, #3
 800e716:	e048      	b.n	800e7aa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f003 0304 	and.w	r3, r3, #4
 800e722:	2b00      	cmp	r3, #0
 800e724:	d031      	beq.n	800e78a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	69db      	ldr	r3, [r3, #28]
 800e72c:	f003 0308 	and.w	r3, r3, #8
 800e730:	2b08      	cmp	r3, #8
 800e732:	d110      	bne.n	800e756 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	2208      	movs	r2, #8
 800e73a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800e73c:	68f8      	ldr	r0, [r7, #12]
 800e73e:	f000 f839 	bl	800e7b4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	2208      	movs	r2, #8
 800e746:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	2200      	movs	r2, #0
 800e74e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800e752:	2301      	movs	r3, #1
 800e754:	e029      	b.n	800e7aa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	69db      	ldr	r3, [r3, #28]
 800e75c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e760:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e764:	d111      	bne.n	800e78a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e76e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e770:	68f8      	ldr	r0, [r7, #12]
 800e772:	f000 f81f 	bl	800e7b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	2220      	movs	r2, #32
 800e77a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	2200      	movs	r2, #0
 800e782:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800e786:	2303      	movs	r3, #3
 800e788:	e00f      	b.n	800e7aa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	69da      	ldr	r2, [r3, #28]
 800e790:	68bb      	ldr	r3, [r7, #8]
 800e792:	4013      	ands	r3, r2
 800e794:	68ba      	ldr	r2, [r7, #8]
 800e796:	429a      	cmp	r2, r3
 800e798:	bf0c      	ite	eq
 800e79a:	2301      	moveq	r3, #1
 800e79c:	2300      	movne	r3, #0
 800e79e:	b2db      	uxtb	r3, r3
 800e7a0:	461a      	mov	r2, r3
 800e7a2:	79fb      	ldrb	r3, [r7, #7]
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	d0a6      	beq.n	800e6f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e7a8:	2300      	movs	r3, #0
}
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	3710      	adds	r7, #16
 800e7ae:	46bd      	mov	sp, r7
 800e7b0:	bd80      	pop	{r7, pc}
	...

0800e7b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b095      	sub	sp, #84	; 0x54
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7c4:	e853 3f00 	ldrex	r3, [r3]
 800e7c8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e7d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e7da:	643b      	str	r3, [r7, #64]	; 0x40
 800e7dc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e7e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e7e2:	e841 2300 	strex	r3, r2, [r1]
 800e7e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e7e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d1e6      	bne.n	800e7bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	3308      	adds	r3, #8
 800e7f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7f6:	6a3b      	ldr	r3, [r7, #32]
 800e7f8:	e853 3f00 	ldrex	r3, [r3]
 800e7fc:	61fb      	str	r3, [r7, #28]
   return(result);
 800e7fe:	69fa      	ldr	r2, [r7, #28]
 800e800:	4b1e      	ldr	r3, [pc, #120]	; (800e87c <UART_EndRxTransfer+0xc8>)
 800e802:	4013      	ands	r3, r2
 800e804:	64bb      	str	r3, [r7, #72]	; 0x48
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	3308      	adds	r3, #8
 800e80c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e80e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e810:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e812:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e814:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e816:	e841 2300 	strex	r3, r2, [r1]
 800e81a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e81c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d1e5      	bne.n	800e7ee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e826:	2b01      	cmp	r3, #1
 800e828:	d118      	bne.n	800e85c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	e853 3f00 	ldrex	r3, [r3]
 800e836:	60bb      	str	r3, [r7, #8]
   return(result);
 800e838:	68bb      	ldr	r3, [r7, #8]
 800e83a:	f023 0310 	bic.w	r3, r3, #16
 800e83e:	647b      	str	r3, [r7, #68]	; 0x44
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	461a      	mov	r2, r3
 800e846:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e848:	61bb      	str	r3, [r7, #24]
 800e84a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e84c:	6979      	ldr	r1, [r7, #20]
 800e84e:	69ba      	ldr	r2, [r7, #24]
 800e850:	e841 2300 	strex	r3, r2, [r1]
 800e854:	613b      	str	r3, [r7, #16]
   return(result);
 800e856:	693b      	ldr	r3, [r7, #16]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d1e6      	bne.n	800e82a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	2220      	movs	r2, #32
 800e860:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2200      	movs	r2, #0
 800e868:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	2200      	movs	r2, #0
 800e86e:	675a      	str	r2, [r3, #116]	; 0x74
}
 800e870:	bf00      	nop
 800e872:	3754      	adds	r7, #84	; 0x54
 800e874:	46bd      	mov	sp, r7
 800e876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87a:	4770      	bx	lr
 800e87c:	effffffe 	.word	0xeffffffe

0800e880 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e880:	b480      	push	{r7}
 800e882:	b085      	sub	sp, #20
 800e884:	af00      	add	r7, sp, #0
 800e886:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e88e:	2b01      	cmp	r3, #1
 800e890:	d101      	bne.n	800e896 <HAL_UARTEx_DisableFifoMode+0x16>
 800e892:	2302      	movs	r3, #2
 800e894:	e027      	b.n	800e8e6 <HAL_UARTEx_DisableFifoMode+0x66>
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	2201      	movs	r2, #1
 800e89a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	2224      	movs	r2, #36	; 0x24
 800e8a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	681a      	ldr	r2, [r3, #0]
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	f022 0201 	bic.w	r2, r2, #1
 800e8bc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800e8c4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2200      	movs	r2, #0
 800e8ca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	68fa      	ldr	r2, [r7, #12]
 800e8d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2220      	movs	r2, #32
 800e8d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	2200      	movs	r2, #0
 800e8e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e8e4:	2300      	movs	r3, #0
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3714      	adds	r7, #20
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f0:	4770      	bx	lr

0800e8f2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e8f2:	b580      	push	{r7, lr}
 800e8f4:	b084      	sub	sp, #16
 800e8f6:	af00      	add	r7, sp, #0
 800e8f8:	6078      	str	r0, [r7, #4]
 800e8fa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e902:	2b01      	cmp	r3, #1
 800e904:	d101      	bne.n	800e90a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e906:	2302      	movs	r3, #2
 800e908:	e02d      	b.n	800e966 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	2201      	movs	r2, #1
 800e90e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	2224      	movs	r2, #36	; 0x24
 800e916:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	681a      	ldr	r2, [r3, #0]
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	f022 0201 	bic.w	r2, r2, #1
 800e930:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	689b      	ldr	r3, [r3, #8]
 800e938:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	683a      	ldr	r2, [r7, #0]
 800e942:	430a      	orrs	r2, r1
 800e944:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e946:	6878      	ldr	r0, [r7, #4]
 800e948:	f000 f850 	bl	800e9ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	68fa      	ldr	r2, [r7, #12]
 800e952:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	2220      	movs	r2, #32
 800e958:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2200      	movs	r2, #0
 800e960:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e964:	2300      	movs	r3, #0
}
 800e966:	4618      	mov	r0, r3
 800e968:	3710      	adds	r7, #16
 800e96a:	46bd      	mov	sp, r7
 800e96c:	bd80      	pop	{r7, pc}

0800e96e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e96e:	b580      	push	{r7, lr}
 800e970:	b084      	sub	sp, #16
 800e972:	af00      	add	r7, sp, #0
 800e974:	6078      	str	r0, [r7, #4]
 800e976:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e97e:	2b01      	cmp	r3, #1
 800e980:	d101      	bne.n	800e986 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e982:	2302      	movs	r3, #2
 800e984:	e02d      	b.n	800e9e2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	2201      	movs	r2, #1
 800e98a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	2224      	movs	r2, #36	; 0x24
 800e992:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	681a      	ldr	r2, [r3, #0]
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	f022 0201 	bic.w	r2, r2, #1
 800e9ac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	689b      	ldr	r3, [r3, #8]
 800e9b4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	683a      	ldr	r2, [r7, #0]
 800e9be:	430a      	orrs	r2, r1
 800e9c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f000 f812 	bl	800e9ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	68fa      	ldr	r2, [r7, #12]
 800e9ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2220      	movs	r2, #32
 800e9d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2200      	movs	r2, #0
 800e9dc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e9e0:	2300      	movs	r3, #0
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3710      	adds	r7, #16
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
	...

0800e9ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b085      	sub	sp, #20
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d108      	bne.n	800ea0e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	2201      	movs	r2, #1
 800ea00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	2201      	movs	r2, #1
 800ea08:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ea0c:	e031      	b.n	800ea72 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ea0e:	2310      	movs	r3, #16
 800ea10:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ea12:	2310      	movs	r3, #16
 800ea14:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	689b      	ldr	r3, [r3, #8]
 800ea1c:	0e5b      	lsrs	r3, r3, #25
 800ea1e:	b2db      	uxtb	r3, r3
 800ea20:	f003 0307 	and.w	r3, r3, #7
 800ea24:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	689b      	ldr	r3, [r3, #8]
 800ea2c:	0f5b      	lsrs	r3, r3, #29
 800ea2e:	b2db      	uxtb	r3, r3
 800ea30:	f003 0307 	and.w	r3, r3, #7
 800ea34:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea36:	7bbb      	ldrb	r3, [r7, #14]
 800ea38:	7b3a      	ldrb	r2, [r7, #12]
 800ea3a:	4911      	ldr	r1, [pc, #68]	; (800ea80 <UARTEx_SetNbDataToProcess+0x94>)
 800ea3c:	5c8a      	ldrb	r2, [r1, r2]
 800ea3e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ea42:	7b3a      	ldrb	r2, [r7, #12]
 800ea44:	490f      	ldr	r1, [pc, #60]	; (800ea84 <UARTEx_SetNbDataToProcess+0x98>)
 800ea46:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea48:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea4c:	b29a      	uxth	r2, r3
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea54:	7bfb      	ldrb	r3, [r7, #15]
 800ea56:	7b7a      	ldrb	r2, [r7, #13]
 800ea58:	4909      	ldr	r1, [pc, #36]	; (800ea80 <UARTEx_SetNbDataToProcess+0x94>)
 800ea5a:	5c8a      	ldrb	r2, [r1, r2]
 800ea5c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ea60:	7b7a      	ldrb	r2, [r7, #13]
 800ea62:	4908      	ldr	r1, [pc, #32]	; (800ea84 <UARTEx_SetNbDataToProcess+0x98>)
 800ea64:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea66:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea6a:	b29a      	uxth	r2, r3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ea72:	bf00      	nop
 800ea74:	3714      	adds	r7, #20
 800ea76:	46bd      	mov	sp, r7
 800ea78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7c:	4770      	bx	lr
 800ea7e:	bf00      	nop
 800ea80:	0801a82c 	.word	0x0801a82c
 800ea84:	0801a834 	.word	0x0801a834

0800ea88 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800ea88:	b084      	sub	sp, #16
 800ea8a:	b480      	push	{r7}
 800ea8c:	b085      	sub	sp, #20
 800ea8e:	af00      	add	r7, sp, #0
 800ea90:	6078      	str	r0, [r7, #4]
 800ea92:	f107 001c 	add.w	r0, r7, #28
 800ea96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800ea9e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800eaa0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800eaa2:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800eaa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 800eaa6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800eaa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 800eaaa:	431a      	orrs	r2, r3
             Init.ClockDiv
 800eaac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 800eaae:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800eab0:	68fa      	ldr	r2, [r7, #12]
 800eab2:	4313      	orrs	r3, r2
 800eab4:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	685a      	ldr	r2, [r3, #4]
 800eaba:	4b07      	ldr	r3, [pc, #28]	; (800ead8 <SDMMC_Init+0x50>)
 800eabc:	4013      	ands	r3, r2
 800eabe:	68fa      	ldr	r2, [r7, #12]
 800eac0:	431a      	orrs	r2, r3
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800eac6:	2300      	movs	r3, #0
}
 800eac8:	4618      	mov	r0, r3
 800eaca:	3714      	adds	r7, #20
 800eacc:	46bd      	mov	sp, r7
 800eace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead2:	b004      	add	sp, #16
 800ead4:	4770      	bx	lr
 800ead6:	bf00      	nop
 800ead8:	ffc02c00 	.word	0xffc02c00

0800eadc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800eadc:	b480      	push	{r7}
 800eade:	b083      	sub	sp, #12
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800eaea:	4618      	mov	r0, r3
 800eaec:	370c      	adds	r7, #12
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf4:	4770      	bx	lr

0800eaf6 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800eaf6:	b480      	push	{r7}
 800eaf8:	b083      	sub	sp, #12
 800eafa:	af00      	add	r7, sp, #0
 800eafc:	6078      	str	r0, [r7, #4]
 800eafe:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	681a      	ldr	r2, [r3, #0]
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800eb0a:	2300      	movs	r3, #0
}
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	370c      	adds	r7, #12
 800eb10:	46bd      	mov	sp, r7
 800eb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb16:	4770      	bx	lr

0800eb18 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b083      	sub	sp, #12
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	f043 0203 	orr.w	r2, r3, #3
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800eb2c:	2300      	movs	r3, #0
}
 800eb2e:	4618      	mov	r0, r3
 800eb30:	370c      	adds	r7, #12
 800eb32:	46bd      	mov	sp, r7
 800eb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb38:	4770      	bx	lr

0800eb3a <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800eb3a:	b480      	push	{r7}
 800eb3c:	b083      	sub	sp, #12
 800eb3e:	af00      	add	r7, sp, #0
 800eb40:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	f003 0303 	and.w	r3, r3, #3
}
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	370c      	adds	r7, #12
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb54:	4770      	bx	lr
	...

0800eb58 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800eb58:	b480      	push	{r7}
 800eb5a:	b085      	sub	sp, #20
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
 800eb60:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800eb62:	2300      	movs	r3, #0
 800eb64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800eb66:	683b      	ldr	r3, [r7, #0]
 800eb68:	681a      	ldr	r2, [r3, #0]
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800eb6e:	683b      	ldr	r3, [r7, #0]
 800eb70:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800eb76:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800eb7c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800eb7e:	683b      	ldr	r3, [r7, #0]
 800eb80:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800eb82:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800eb84:	68fa      	ldr	r2, [r7, #12]
 800eb86:	4313      	orrs	r3, r2
 800eb88:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	68da      	ldr	r2, [r3, #12]
 800eb8e:	4b06      	ldr	r3, [pc, #24]	; (800eba8 <SDMMC_SendCommand+0x50>)
 800eb90:	4013      	ands	r3, r2
 800eb92:	68fa      	ldr	r2, [r7, #12]
 800eb94:	431a      	orrs	r2, r3
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800eb9a:	2300      	movs	r3, #0
}
 800eb9c:	4618      	mov	r0, r3
 800eb9e:	3714      	adds	r7, #20
 800eba0:	46bd      	mov	sp, r7
 800eba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba6:	4770      	bx	lr
 800eba8:	fffee0c0 	.word	0xfffee0c0

0800ebac <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800ebac:	b480      	push	{r7}
 800ebae:	b083      	sub	sp, #12
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	691b      	ldr	r3, [r3, #16]
 800ebb8:	b2db      	uxtb	r3, r3
}
 800ebba:	4618      	mov	r0, r3
 800ebbc:	370c      	adds	r7, #12
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc4:	4770      	bx	lr

0800ebc6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800ebc6:	b480      	push	{r7}
 800ebc8:	b085      	sub	sp, #20
 800ebca:	af00      	add	r7, sp, #0
 800ebcc:	6078      	str	r0, [r7, #4]
 800ebce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	3314      	adds	r3, #20
 800ebd4:	461a      	mov	r2, r3
 800ebd6:	683b      	ldr	r3, [r7, #0]
 800ebd8:	4413      	add	r3, r2
 800ebda:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	681b      	ldr	r3, [r3, #0]
}
 800ebe0:	4618      	mov	r0, r3
 800ebe2:	3714      	adds	r7, #20
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebea:	4770      	bx	lr

0800ebec <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800ebec:	b480      	push	{r7}
 800ebee:	b085      	sub	sp, #20
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
 800ebf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	681a      	ldr	r2, [r3, #0]
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	685a      	ldr	r2, [r3, #4]
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800ec12:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800ec18:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ec1a:	683b      	ldr	r3, [r7, #0]
 800ec1c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800ec1e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800ec20:	68fa      	ldr	r2, [r7, #12]
 800ec22:	4313      	orrs	r3, r2
 800ec24:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec2a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	431a      	orrs	r2, r3
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ec36:	2300      	movs	r3, #0

}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3714      	adds	r7, #20
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec42:	4770      	bx	lr

0800ec44 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b088      	sub	sp, #32
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
 800ec4c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ec52:	2310      	movs	r3, #16
 800ec54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ec56:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ec5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ec60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ec64:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ec66:	f107 0308 	add.w	r3, r7, #8
 800ec6a:	4619      	mov	r1, r3
 800ec6c:	6878      	ldr	r0, [r7, #4]
 800ec6e:	f7ff ff73 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800ec72:	f241 3288 	movw	r2, #5000	; 0x1388
 800ec76:	2110      	movs	r1, #16
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f000 fa5f 	bl	800f13c <SDMMC_GetCmdResp1>
 800ec7e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ec80:	69fb      	ldr	r3, [r7, #28]
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3720      	adds	r7, #32
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}

0800ec8a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ec8a:	b580      	push	{r7, lr}
 800ec8c:	b088      	sub	sp, #32
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	6078      	str	r0, [r7, #4]
 800ec92:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ec98:	2311      	movs	r3, #17
 800ec9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ec9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800eca0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eca2:	2300      	movs	r3, #0
 800eca4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eca6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ecaa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ecac:	f107 0308 	add.w	r3, r7, #8
 800ecb0:	4619      	mov	r1, r3
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f7ff ff50 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ecb8:	f241 3288 	movw	r2, #5000	; 0x1388
 800ecbc:	2111      	movs	r1, #17
 800ecbe:	6878      	ldr	r0, [r7, #4]
 800ecc0:	f000 fa3c 	bl	800f13c <SDMMC_GetCmdResp1>
 800ecc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ecc6:	69fb      	ldr	r3, [r7, #28]
}
 800ecc8:	4618      	mov	r0, r3
 800ecca:	3720      	adds	r7, #32
 800eccc:	46bd      	mov	sp, r7
 800ecce:	bd80      	pop	{r7, pc}

0800ecd0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b088      	sub	sp, #32
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
 800ecd8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ecde:	2312      	movs	r3, #18
 800ece0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ece2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ece6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ece8:	2300      	movs	r3, #0
 800ecea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ecec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ecf0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ecf2:	f107 0308 	add.w	r3, r7, #8
 800ecf6:	4619      	mov	r1, r3
 800ecf8:	6878      	ldr	r0, [r7, #4]
 800ecfa:	f7ff ff2d 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ecfe:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed02:	2112      	movs	r1, #18
 800ed04:	6878      	ldr	r0, [r7, #4]
 800ed06:	f000 fa19 	bl	800f13c <SDMMC_GetCmdResp1>
 800ed0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed0c:	69fb      	ldr	r3, [r7, #28]
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3720      	adds	r7, #32
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}

0800ed16 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800ed16:	b580      	push	{r7, lr}
 800ed18:	b088      	sub	sp, #32
 800ed1a:	af00      	add	r7, sp, #0
 800ed1c:	6078      	str	r0, [r7, #4]
 800ed1e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ed24:	2318      	movs	r3, #24
 800ed26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ed28:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ed2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ed2e:	2300      	movs	r3, #0
 800ed30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ed32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ed36:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ed38:	f107 0308 	add.w	r3, r7, #8
 800ed3c:	4619      	mov	r1, r3
 800ed3e:	6878      	ldr	r0, [r7, #4]
 800ed40:	f7ff ff0a 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ed44:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed48:	2118      	movs	r1, #24
 800ed4a:	6878      	ldr	r0, [r7, #4]
 800ed4c:	f000 f9f6 	bl	800f13c <SDMMC_GetCmdResp1>
 800ed50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed52:	69fb      	ldr	r3, [r7, #28]
}
 800ed54:	4618      	mov	r0, r3
 800ed56:	3720      	adds	r7, #32
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	bd80      	pop	{r7, pc}

0800ed5c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b088      	sub	sp, #32
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	6078      	str	r0, [r7, #4]
 800ed64:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ed6a:	2319      	movs	r3, #25
 800ed6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ed6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ed72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ed74:	2300      	movs	r3, #0
 800ed76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ed78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ed7c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ed7e:	f107 0308 	add.w	r3, r7, #8
 800ed82:	4619      	mov	r1, r3
 800ed84:	6878      	ldr	r0, [r7, #4]
 800ed86:	f7ff fee7 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ed8a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed8e:	2119      	movs	r1, #25
 800ed90:	6878      	ldr	r0, [r7, #4]
 800ed92:	f000 f9d3 	bl	800f13c <SDMMC_GetCmdResp1>
 800ed96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed98:	69fb      	ldr	r3, [r7, #28]
}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	3720      	adds	r7, #32
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}
	...

0800eda4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	b088      	sub	sp, #32
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800edac:	2300      	movs	r3, #0
 800edae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800edb0:	230c      	movs	r3, #12
 800edb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800edb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800edb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800edba:	2300      	movs	r3, #0
 800edbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800edbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800edc2:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	68db      	ldr	r3, [r3, #12]
 800edc8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	68db      	ldr	r3, [r3, #12]
 800edd4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eddc:	f107 0308 	add.w	r3, r7, #8
 800ede0:	4619      	mov	r1, r3
 800ede2:	6878      	ldr	r0, [r7, #4]
 800ede4:	f7ff feb8 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800ede8:	4a0b      	ldr	r2, [pc, #44]	; (800ee18 <SDMMC_CmdStopTransfer+0x74>)
 800edea:	210c      	movs	r1, #12
 800edec:	6878      	ldr	r0, [r7, #4]
 800edee:	f000 f9a5 	bl	800f13c <SDMMC_GetCmdResp1>
 800edf2:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	68db      	ldr	r3, [r3, #12]
 800edf8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800ee00:	69fb      	ldr	r3, [r7, #28]
 800ee02:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ee06:	d101      	bne.n	800ee0c <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800ee08:	2300      	movs	r3, #0
 800ee0a:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800ee0c:	69fb      	ldr	r3, [r7, #28]
}
 800ee0e:	4618      	mov	r0, r3
 800ee10:	3720      	adds	r7, #32
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bd80      	pop	{r7, pc}
 800ee16:	bf00      	nop
 800ee18:	05f5e100 	.word	0x05f5e100

0800ee1c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b088      	sub	sp, #32
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
 800ee24:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ee2a:	2307      	movs	r3, #7
 800ee2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ee2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ee32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ee34:	2300      	movs	r3, #0
 800ee36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ee38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ee3c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ee3e:	f107 0308 	add.w	r3, r7, #8
 800ee42:	4619      	mov	r1, r3
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	f7ff fe87 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800ee4a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ee4e:	2107      	movs	r1, #7
 800ee50:	6878      	ldr	r0, [r7, #4]
 800ee52:	f000 f973 	bl	800f13c <SDMMC_GetCmdResp1>
 800ee56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ee58:	69fb      	ldr	r3, [r7, #28]
}
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	3720      	adds	r7, #32
 800ee5e:	46bd      	mov	sp, r7
 800ee60:	bd80      	pop	{r7, pc}

0800ee62 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800ee62:	b580      	push	{r7, lr}
 800ee64:	b088      	sub	sp, #32
 800ee66:	af00      	add	r7, sp, #0
 800ee68:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ee6e:	2300      	movs	r3, #0
 800ee70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800ee72:	2300      	movs	r3, #0
 800ee74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ee76:	2300      	movs	r3, #0
 800ee78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ee7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ee7e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ee80:	f107 0308 	add.w	r3, r7, #8
 800ee84:	4619      	mov	r1, r3
 800ee86:	6878      	ldr	r0, [r7, #4]
 800ee88:	f7ff fe66 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800ee8c:	6878      	ldr	r0, [r7, #4]
 800ee8e:	f000 fb97 	bl	800f5c0 <SDMMC_GetCmdError>
 800ee92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ee94:	69fb      	ldr	r3, [r7, #28]
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	3720      	adds	r7, #32
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}

0800ee9e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800ee9e:	b580      	push	{r7, lr}
 800eea0:	b088      	sub	sp, #32
 800eea2:	af00      	add	r7, sp, #0
 800eea4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800eea6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800eeaa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800eeac:	2308      	movs	r3, #8
 800eeae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800eeb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800eeb4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eeba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800eebe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eec0:	f107 0308 	add.w	r3, r7, #8
 800eec4:	4619      	mov	r1, r3
 800eec6:	6878      	ldr	r0, [r7, #4]
 800eec8:	f7ff fe46 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800eecc:	6878      	ldr	r0, [r7, #4]
 800eece:	f000 fb29 	bl	800f524 <SDMMC_GetCmdResp7>
 800eed2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eed4:	69fb      	ldr	r3, [r7, #28]
}
 800eed6:	4618      	mov	r0, r3
 800eed8:	3720      	adds	r7, #32
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd80      	pop	{r7, pc}

0800eede <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800eede:	b580      	push	{r7, lr}
 800eee0:	b088      	sub	sp, #32
 800eee2:	af00      	add	r7, sp, #0
 800eee4:	6078      	str	r0, [r7, #4]
 800eee6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800eeec:	2337      	movs	r3, #55	; 0x37
 800eeee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800eef0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800eef4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eef6:	2300      	movs	r3, #0
 800eef8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eefa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800eefe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ef00:	f107 0308 	add.w	r3, r7, #8
 800ef04:	4619      	mov	r1, r3
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f7ff fe26 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800ef0c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ef10:	2137      	movs	r1, #55	; 0x37
 800ef12:	6878      	ldr	r0, [r7, #4]
 800ef14:	f000 f912 	bl	800f13c <SDMMC_GetCmdResp1>
 800ef18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ef1a:	69fb      	ldr	r3, [r7, #28]
}
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	3720      	adds	r7, #32
 800ef20:	46bd      	mov	sp, r7
 800ef22:	bd80      	pop	{r7, pc}

0800ef24 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ef24:	b580      	push	{r7, lr}
 800ef26:	b088      	sub	sp, #32
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]
 800ef2c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ef32:	2329      	movs	r3, #41	; 0x29
 800ef34:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ef36:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ef3a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ef40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ef44:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ef46:	f107 0308 	add.w	r3, r7, #8
 800ef4a:	4619      	mov	r1, r3
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f7ff fe03 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800ef52:	6878      	ldr	r0, [r7, #4]
 800ef54:	f000 fa2e 	bl	800f3b4 <SDMMC_GetCmdResp3>
 800ef58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ef5a:	69fb      	ldr	r3, [r7, #28]
}
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	3720      	adds	r7, #32
 800ef60:	46bd      	mov	sp, r7
 800ef62:	bd80      	pop	{r7, pc}

0800ef64 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b088      	sub	sp, #32
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
 800ef6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ef72:	2306      	movs	r3, #6
 800ef74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ef76:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ef7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ef80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ef84:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ef86:	f107 0308 	add.w	r3, r7, #8
 800ef8a:	4619      	mov	r1, r3
 800ef8c:	6878      	ldr	r0, [r7, #4]
 800ef8e:	f7ff fde3 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800ef92:	f241 3288 	movw	r2, #5000	; 0x1388
 800ef96:	2106      	movs	r1, #6
 800ef98:	6878      	ldr	r0, [r7, #4]
 800ef9a:	f000 f8cf 	bl	800f13c <SDMMC_GetCmdResp1>
 800ef9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800efa0:	69fb      	ldr	r3, [r7, #28]
}
 800efa2:	4618      	mov	r0, r3
 800efa4:	3720      	adds	r7, #32
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bd80      	pop	{r7, pc}

0800efaa <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800efaa:	b580      	push	{r7, lr}
 800efac:	b088      	sub	sp, #32
 800efae:	af00      	add	r7, sp, #0
 800efb0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800efb2:	2300      	movs	r3, #0
 800efb4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800efb6:	2333      	movs	r3, #51	; 0x33
 800efb8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800efba:	f44f 7380 	mov.w	r3, #256	; 0x100
 800efbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800efc0:	2300      	movs	r3, #0
 800efc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800efc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800efc8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800efca:	f107 0308 	add.w	r3, r7, #8
 800efce:	4619      	mov	r1, r3
 800efd0:	6878      	ldr	r0, [r7, #4]
 800efd2:	f7ff fdc1 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800efd6:	f241 3288 	movw	r2, #5000	; 0x1388
 800efda:	2133      	movs	r1, #51	; 0x33
 800efdc:	6878      	ldr	r0, [r7, #4]
 800efde:	f000 f8ad 	bl	800f13c <SDMMC_GetCmdResp1>
 800efe2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800efe4:	69fb      	ldr	r3, [r7, #28]
}
 800efe6:	4618      	mov	r0, r3
 800efe8:	3720      	adds	r7, #32
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}

0800efee <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800efee:	b580      	push	{r7, lr}
 800eff0:	b088      	sub	sp, #32
 800eff2:	af00      	add	r7, sp, #0
 800eff4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800eff6:	2300      	movs	r3, #0
 800eff8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800effa:	2302      	movs	r3, #2
 800effc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800effe:	f44f 7340 	mov.w	r3, #768	; 0x300
 800f002:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f004:	2300      	movs	r3, #0
 800f006:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f008:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f00c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f00e:	f107 0308 	add.w	r3, r7, #8
 800f012:	4619      	mov	r1, r3
 800f014:	6878      	ldr	r0, [r7, #4]
 800f016:	f7ff fd9f 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800f01a:	6878      	ldr	r0, [r7, #4]
 800f01c:	f000 f980 	bl	800f320 <SDMMC_GetCmdResp2>
 800f020:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f022:	69fb      	ldr	r3, [r7, #28]
}
 800f024:	4618      	mov	r0, r3
 800f026:	3720      	adds	r7, #32
 800f028:	46bd      	mov	sp, r7
 800f02a:	bd80      	pop	{r7, pc}

0800f02c <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800f02c:	b580      	push	{r7, lr}
 800f02e:	b088      	sub	sp, #32
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
 800f034:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800f03a:	2309      	movs	r3, #9
 800f03c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800f03e:	f44f 7340 	mov.w	r3, #768	; 0x300
 800f042:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f044:	2300      	movs	r3, #0
 800f046:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f048:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f04c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f04e:	f107 0308 	add.w	r3, r7, #8
 800f052:	4619      	mov	r1, r3
 800f054:	6878      	ldr	r0, [r7, #4]
 800f056:	f7ff fd7f 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800f05a:	6878      	ldr	r0, [r7, #4]
 800f05c:	f000 f960 	bl	800f320 <SDMMC_GetCmdResp2>
 800f060:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f062:	69fb      	ldr	r3, [r7, #28]
}
 800f064:	4618      	mov	r0, r3
 800f066:	3720      	adds	r7, #32
 800f068:	46bd      	mov	sp, r7
 800f06a:	bd80      	pop	{r7, pc}

0800f06c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800f06c:	b580      	push	{r7, lr}
 800f06e:	b088      	sub	sp, #32
 800f070:	af00      	add	r7, sp, #0
 800f072:	6078      	str	r0, [r7, #4]
 800f074:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800f076:	2300      	movs	r3, #0
 800f078:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800f07a:	2303      	movs	r3, #3
 800f07c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f07e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f082:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f084:	2300      	movs	r3, #0
 800f086:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f088:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f08c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f08e:	f107 0308 	add.w	r3, r7, #8
 800f092:	4619      	mov	r1, r3
 800f094:	6878      	ldr	r0, [r7, #4]
 800f096:	f7ff fd5f 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800f09a:	683a      	ldr	r2, [r7, #0]
 800f09c:	2103      	movs	r1, #3
 800f09e:	6878      	ldr	r0, [r7, #4]
 800f0a0:	f000 f9c8 	bl	800f434 <SDMMC_GetCmdResp6>
 800f0a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f0a6:	69fb      	ldr	r3, [r7, #28]
}
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	3720      	adds	r7, #32
 800f0ac:	46bd      	mov	sp, r7
 800f0ae:	bd80      	pop	{r7, pc}

0800f0b0 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800f0b0:	b580      	push	{r7, lr}
 800f0b2:	b088      	sub	sp, #32
 800f0b4:	af00      	add	r7, sp, #0
 800f0b6:	6078      	str	r0, [r7, #4]
 800f0b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800f0be:	230d      	movs	r3, #13
 800f0c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f0c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f0c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f0cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f0d0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f0d2:	f107 0308 	add.w	r3, r7, #8
 800f0d6:	4619      	mov	r1, r3
 800f0d8:	6878      	ldr	r0, [r7, #4]
 800f0da:	f7ff fd3d 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800f0de:	f241 3288 	movw	r2, #5000	; 0x1388
 800f0e2:	210d      	movs	r1, #13
 800f0e4:	6878      	ldr	r0, [r7, #4]
 800f0e6:	f000 f829 	bl	800f13c <SDMMC_GetCmdResp1>
 800f0ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f0ec:	69fb      	ldr	r3, [r7, #28]
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3720      	adds	r7, #32
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}

0800f0f6 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800f0f6:	b580      	push	{r7, lr}
 800f0f8:	b088      	sub	sp, #32
 800f0fa:	af00      	add	r7, sp, #0
 800f0fc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800f0fe:	2300      	movs	r3, #0
 800f100:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800f102:	230d      	movs	r3, #13
 800f104:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f106:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f10a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f10c:	2300      	movs	r3, #0
 800f10e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f110:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f114:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f116:	f107 0308 	add.w	r3, r7, #8
 800f11a:	4619      	mov	r1, r3
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f7ff fd1b 	bl	800eb58 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800f122:	f241 3288 	movw	r2, #5000	; 0x1388
 800f126:	210d      	movs	r1, #13
 800f128:	6878      	ldr	r0, [r7, #4]
 800f12a:	f000 f807 	bl	800f13c <SDMMC_GetCmdResp1>
 800f12e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f130:	69fb      	ldr	r3, [r7, #28]
}
 800f132:	4618      	mov	r0, r3
 800f134:	3720      	adds	r7, #32
 800f136:	46bd      	mov	sp, r7
 800f138:	bd80      	pop	{r7, pc}
	...

0800f13c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b088      	sub	sp, #32
 800f140:	af00      	add	r7, sp, #0
 800f142:	60f8      	str	r0, [r7, #12]
 800f144:	460b      	mov	r3, r1
 800f146:	607a      	str	r2, [r7, #4]
 800f148:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800f14a:	4b70      	ldr	r3, [pc, #448]	; (800f30c <SDMMC_GetCmdResp1+0x1d0>)
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	4a70      	ldr	r2, [pc, #448]	; (800f310 <SDMMC_GetCmdResp1+0x1d4>)
 800f150:	fba2 2303 	umull	r2, r3, r2, r3
 800f154:	0a5a      	lsrs	r2, r3, #9
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	fb02 f303 	mul.w	r3, r2, r3
 800f15c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800f15e:	69fb      	ldr	r3, [r7, #28]
 800f160:	1e5a      	subs	r2, r3, #1
 800f162:	61fa      	str	r2, [r7, #28]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d102      	bne.n	800f16e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f168:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f16c:	e0c9      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f172:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800f174:	69ba      	ldr	r2, [r7, #24]
 800f176:	4b67      	ldr	r3, [pc, #412]	; (800f314 <SDMMC_GetCmdResp1+0x1d8>)
 800f178:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d0ef      	beq.n	800f15e <SDMMC_GetCmdResp1+0x22>
 800f17e:	69bb      	ldr	r3, [r7, #24]
 800f180:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f184:	2b00      	cmp	r3, #0
 800f186:	d1ea      	bne.n	800f15e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f18c:	f003 0304 	and.w	r3, r3, #4
 800f190:	2b00      	cmp	r3, #0
 800f192:	d004      	beq.n	800f19e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	2204      	movs	r2, #4
 800f198:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f19a:	2304      	movs	r3, #4
 800f19c:	e0b1      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1a2:	f003 0301 	and.w	r3, r3, #1
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d004      	beq.n	800f1b4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	2201      	movs	r2, #1
 800f1ae:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f1b0:	2301      	movs	r3, #1
 800f1b2:	e0a6      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	4a58      	ldr	r2, [pc, #352]	; (800f318 <SDMMC_GetCmdResp1+0x1dc>)
 800f1b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800f1ba:	68f8      	ldr	r0, [r7, #12]
 800f1bc:	f7ff fcf6 	bl	800ebac <SDMMC_GetCommandResponse>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	461a      	mov	r2, r3
 800f1c4:	7afb      	ldrb	r3, [r7, #11]
 800f1c6:	4293      	cmp	r3, r2
 800f1c8:	d001      	beq.n	800f1ce <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f1ca:	2301      	movs	r3, #1
 800f1cc:	e099      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800f1ce:	2100      	movs	r1, #0
 800f1d0:	68f8      	ldr	r0, [r7, #12]
 800f1d2:	f7ff fcf8 	bl	800ebc6 <SDMMC_GetResponse>
 800f1d6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800f1d8:	697a      	ldr	r2, [r7, #20]
 800f1da:	4b50      	ldr	r3, [pc, #320]	; (800f31c <SDMMC_GetCmdResp1+0x1e0>)
 800f1dc:	4013      	ands	r3, r2
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d101      	bne.n	800f1e6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	e08d      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800f1e6:	697b      	ldr	r3, [r7, #20]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	da02      	bge.n	800f1f2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800f1ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f1f0:	e087      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800f1f2:	697b      	ldr	r3, [r7, #20]
 800f1f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d001      	beq.n	800f200 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800f1fc:	2340      	movs	r3, #64	; 0x40
 800f1fe:	e080      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800f200:	697b      	ldr	r3, [r7, #20]
 800f202:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f206:	2b00      	cmp	r3, #0
 800f208:	d001      	beq.n	800f20e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800f20a:	2380      	movs	r3, #128	; 0x80
 800f20c:	e079      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800f20e:	697b      	ldr	r3, [r7, #20]
 800f210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f214:	2b00      	cmp	r3, #0
 800f216:	d002      	beq.n	800f21e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800f218:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f21c:	e071      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800f21e:	697b      	ldr	r3, [r7, #20]
 800f220:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f224:	2b00      	cmp	r3, #0
 800f226:	d002      	beq.n	800f22e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800f228:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f22c:	e069      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800f22e:	697b      	ldr	r3, [r7, #20]
 800f230:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f234:	2b00      	cmp	r3, #0
 800f236:	d002      	beq.n	800f23e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800f238:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f23c:	e061      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800f23e:	697b      	ldr	r3, [r7, #20]
 800f240:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f244:	2b00      	cmp	r3, #0
 800f246:	d002      	beq.n	800f24e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800f248:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f24c:	e059      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800f24e:	697b      	ldr	r3, [r7, #20]
 800f250:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f254:	2b00      	cmp	r3, #0
 800f256:	d002      	beq.n	800f25e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f25c:	e051      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800f25e:	697b      	ldr	r3, [r7, #20]
 800f260:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f264:	2b00      	cmp	r3, #0
 800f266:	d002      	beq.n	800f26e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f268:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f26c:	e049      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f274:	2b00      	cmp	r3, #0
 800f276:	d002      	beq.n	800f27e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800f278:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f27c:	e041      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800f27e:	697b      	ldr	r3, [r7, #20]
 800f280:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f284:	2b00      	cmp	r3, #0
 800f286:	d002      	beq.n	800f28e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800f288:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f28c:	e039      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800f28e:	697b      	ldr	r3, [r7, #20]
 800f290:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f294:	2b00      	cmp	r3, #0
 800f296:	d002      	beq.n	800f29e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800f298:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800f29c:	e031      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d002      	beq.n	800f2ae <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800f2a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f2ac:	e029      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800f2ae:	697b      	ldr	r3, [r7, #20]
 800f2b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d002      	beq.n	800f2be <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800f2b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f2bc:	e021      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d002      	beq.n	800f2ce <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800f2c8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800f2cc:	e019      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800f2ce:	697b      	ldr	r3, [r7, #20]
 800f2d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d002      	beq.n	800f2de <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800f2d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800f2dc:	e011      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800f2de:	697b      	ldr	r3, [r7, #20]
 800f2e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d002      	beq.n	800f2ee <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800f2e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f2ec:	e009      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800f2ee:	697b      	ldr	r3, [r7, #20]
 800f2f0:	f003 0308 	and.w	r3, r3, #8
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d002      	beq.n	800f2fe <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800f2f8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800f2fc:	e001      	b.n	800f302 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f2fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f302:	4618      	mov	r0, r3
 800f304:	3720      	adds	r7, #32
 800f306:	46bd      	mov	sp, r7
 800f308:	bd80      	pop	{r7, pc}
 800f30a:	bf00      	nop
 800f30c:	24000004 	.word	0x24000004
 800f310:	10624dd3 	.word	0x10624dd3
 800f314:	00200045 	.word	0x00200045
 800f318:	002000c5 	.word	0x002000c5
 800f31c:	fdffe008 	.word	0xfdffe008

0800f320 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800f320:	b480      	push	{r7}
 800f322:	b085      	sub	sp, #20
 800f324:	af00      	add	r7, sp, #0
 800f326:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800f328:	4b1f      	ldr	r3, [pc, #124]	; (800f3a8 <SDMMC_GetCmdResp2+0x88>)
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	4a1f      	ldr	r2, [pc, #124]	; (800f3ac <SDMMC_GetCmdResp2+0x8c>)
 800f32e:	fba2 2303 	umull	r2, r3, r2, r3
 800f332:	0a5b      	lsrs	r3, r3, #9
 800f334:	f241 3288 	movw	r2, #5000	; 0x1388
 800f338:	fb02 f303 	mul.w	r3, r2, r3
 800f33c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	1e5a      	subs	r2, r3, #1
 800f342:	60fa      	str	r2, [r7, #12]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d102      	bne.n	800f34e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f348:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f34c:	e026      	b.n	800f39c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f352:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d0ef      	beq.n	800f33e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f364:	2b00      	cmp	r3, #0
 800f366:	d1ea      	bne.n	800f33e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f36c:	f003 0304 	and.w	r3, r3, #4
 800f370:	2b00      	cmp	r3, #0
 800f372:	d004      	beq.n	800f37e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	2204      	movs	r2, #4
 800f378:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f37a:	2304      	movs	r3, #4
 800f37c:	e00e      	b.n	800f39c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f382:	f003 0301 	and.w	r3, r3, #1
 800f386:	2b00      	cmp	r3, #0
 800f388:	d004      	beq.n	800f394 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	2201      	movs	r2, #1
 800f38e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f390:	2301      	movs	r3, #1
 800f392:	e003      	b.n	800f39c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	4a06      	ldr	r2, [pc, #24]	; (800f3b0 <SDMMC_GetCmdResp2+0x90>)
 800f398:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f39a:	2300      	movs	r3, #0
}
 800f39c:	4618      	mov	r0, r3
 800f39e:	3714      	adds	r7, #20
 800f3a0:	46bd      	mov	sp, r7
 800f3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a6:	4770      	bx	lr
 800f3a8:	24000004 	.word	0x24000004
 800f3ac:	10624dd3 	.word	0x10624dd3
 800f3b0:	002000c5 	.word	0x002000c5

0800f3b4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800f3b4:	b480      	push	{r7}
 800f3b6:	b085      	sub	sp, #20
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800f3bc:	4b1a      	ldr	r3, [pc, #104]	; (800f428 <SDMMC_GetCmdResp3+0x74>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	4a1a      	ldr	r2, [pc, #104]	; (800f42c <SDMMC_GetCmdResp3+0x78>)
 800f3c2:	fba2 2303 	umull	r2, r3, r2, r3
 800f3c6:	0a5b      	lsrs	r3, r3, #9
 800f3c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800f3cc:	fb02 f303 	mul.w	r3, r2, r3
 800f3d0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	1e5a      	subs	r2, r3, #1
 800f3d6:	60fa      	str	r2, [r7, #12]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d102      	bne.n	800f3e2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f3dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f3e0:	e01b      	b.n	800f41a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f3e6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f3e8:	68bb      	ldr	r3, [r7, #8]
 800f3ea:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d0ef      	beq.n	800f3d2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800f3f2:	68bb      	ldr	r3, [r7, #8]
 800f3f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d1ea      	bne.n	800f3d2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f400:	f003 0304 	and.w	r3, r3, #4
 800f404:	2b00      	cmp	r3, #0
 800f406:	d004      	beq.n	800f412 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2204      	movs	r2, #4
 800f40c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f40e:	2304      	movs	r3, #4
 800f410:	e003      	b.n	800f41a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	4a06      	ldr	r2, [pc, #24]	; (800f430 <SDMMC_GetCmdResp3+0x7c>)
 800f416:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f418:	2300      	movs	r3, #0
}
 800f41a:	4618      	mov	r0, r3
 800f41c:	3714      	adds	r7, #20
 800f41e:	46bd      	mov	sp, r7
 800f420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f424:	4770      	bx	lr
 800f426:	bf00      	nop
 800f428:	24000004 	.word	0x24000004
 800f42c:	10624dd3 	.word	0x10624dd3
 800f430:	002000c5 	.word	0x002000c5

0800f434 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b088      	sub	sp, #32
 800f438:	af00      	add	r7, sp, #0
 800f43a:	60f8      	str	r0, [r7, #12]
 800f43c:	460b      	mov	r3, r1
 800f43e:	607a      	str	r2, [r7, #4]
 800f440:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800f442:	4b35      	ldr	r3, [pc, #212]	; (800f518 <SDMMC_GetCmdResp6+0xe4>)
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	4a35      	ldr	r2, [pc, #212]	; (800f51c <SDMMC_GetCmdResp6+0xe8>)
 800f448:	fba2 2303 	umull	r2, r3, r2, r3
 800f44c:	0a5b      	lsrs	r3, r3, #9
 800f44e:	f241 3288 	movw	r2, #5000	; 0x1388
 800f452:	fb02 f303 	mul.w	r3, r2, r3
 800f456:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800f458:	69fb      	ldr	r3, [r7, #28]
 800f45a:	1e5a      	subs	r2, r3, #1
 800f45c:	61fa      	str	r2, [r7, #28]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d102      	bne.n	800f468 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f462:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f466:	e052      	b.n	800f50e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f46c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f46e:	69bb      	ldr	r3, [r7, #24]
 800f470:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800f474:	2b00      	cmp	r3, #0
 800f476:	d0ef      	beq.n	800f458 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800f478:	69bb      	ldr	r3, [r7, #24]
 800f47a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d1ea      	bne.n	800f458 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f486:	f003 0304 	and.w	r3, r3, #4
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d004      	beq.n	800f498 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	2204      	movs	r2, #4
 800f492:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f494:	2304      	movs	r3, #4
 800f496:	e03a      	b.n	800f50e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f49c:	f003 0301 	and.w	r3, r3, #1
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d004      	beq.n	800f4ae <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	2201      	movs	r2, #1
 800f4a8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	e02f      	b.n	800f50e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800f4ae:	68f8      	ldr	r0, [r7, #12]
 800f4b0:	f7ff fb7c 	bl	800ebac <SDMMC_GetCommandResponse>
 800f4b4:	4603      	mov	r3, r0
 800f4b6:	461a      	mov	r2, r3
 800f4b8:	7afb      	ldrb	r3, [r7, #11]
 800f4ba:	4293      	cmp	r3, r2
 800f4bc:	d001      	beq.n	800f4c2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f4be:	2301      	movs	r3, #1
 800f4c0:	e025      	b.n	800f50e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	4a16      	ldr	r2, [pc, #88]	; (800f520 <SDMMC_GetCmdResp6+0xec>)
 800f4c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800f4c8:	2100      	movs	r1, #0
 800f4ca:	68f8      	ldr	r0, [r7, #12]
 800f4cc:	f7ff fb7b 	bl	800ebc6 <SDMMC_GetResponse>
 800f4d0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800f4d2:	697b      	ldr	r3, [r7, #20]
 800f4d4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d106      	bne.n	800f4ea <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800f4dc:	697b      	ldr	r3, [r7, #20]
 800f4de:	0c1b      	lsrs	r3, r3, #16
 800f4e0:	b29a      	uxth	r2, r3
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	e011      	b.n	800f50e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800f4ea:	697b      	ldr	r3, [r7, #20]
 800f4ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d002      	beq.n	800f4fa <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f4f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f4f8:	e009      	b.n	800f50e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800f4fa:	697b      	ldr	r3, [r7, #20]
 800f4fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f500:	2b00      	cmp	r3, #0
 800f502:	d002      	beq.n	800f50a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f504:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f508:	e001      	b.n	800f50e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f50a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f50e:	4618      	mov	r0, r3
 800f510:	3720      	adds	r7, #32
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
 800f516:	bf00      	nop
 800f518:	24000004 	.word	0x24000004
 800f51c:	10624dd3 	.word	0x10624dd3
 800f520:	002000c5 	.word	0x002000c5

0800f524 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800f524:	b480      	push	{r7}
 800f526:	b085      	sub	sp, #20
 800f528:	af00      	add	r7, sp, #0
 800f52a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800f52c:	4b22      	ldr	r3, [pc, #136]	; (800f5b8 <SDMMC_GetCmdResp7+0x94>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	4a22      	ldr	r2, [pc, #136]	; (800f5bc <SDMMC_GetCmdResp7+0x98>)
 800f532:	fba2 2303 	umull	r2, r3, r2, r3
 800f536:	0a5b      	lsrs	r3, r3, #9
 800f538:	f241 3288 	movw	r2, #5000	; 0x1388
 800f53c:	fb02 f303 	mul.w	r3, r2, r3
 800f540:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	1e5a      	subs	r2, r3, #1
 800f546:	60fa      	str	r2, [r7, #12]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d102      	bne.n	800f552 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f54c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f550:	e02c      	b.n	800f5ac <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f556:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f558:	68bb      	ldr	r3, [r7, #8]
 800f55a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d0ef      	beq.n	800f542 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800f562:	68bb      	ldr	r3, [r7, #8]
 800f564:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d1ea      	bne.n	800f542 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f570:	f003 0304 	and.w	r3, r3, #4
 800f574:	2b00      	cmp	r3, #0
 800f576:	d004      	beq.n	800f582 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	2204      	movs	r2, #4
 800f57c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f57e:	2304      	movs	r3, #4
 800f580:	e014      	b.n	800f5ac <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f586:	f003 0301 	and.w	r3, r3, #1
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d004      	beq.n	800f598 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2201      	movs	r2, #1
 800f592:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f594:	2301      	movs	r3, #1
 800f596:	e009      	b.n	800f5ac <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f59c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d002      	beq.n	800f5aa <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	2240      	movs	r2, #64	; 0x40
 800f5a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f5aa:	2300      	movs	r3, #0

}
 800f5ac:	4618      	mov	r0, r3
 800f5ae:	3714      	adds	r7, #20
 800f5b0:	46bd      	mov	sp, r7
 800f5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b6:	4770      	bx	lr
 800f5b8:	24000004 	.word	0x24000004
 800f5bc:	10624dd3 	.word	0x10624dd3

0800f5c0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800f5c0:	b480      	push	{r7}
 800f5c2:	b085      	sub	sp, #20
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800f5c8:	4b11      	ldr	r3, [pc, #68]	; (800f610 <SDMMC_GetCmdError+0x50>)
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	4a11      	ldr	r2, [pc, #68]	; (800f614 <SDMMC_GetCmdError+0x54>)
 800f5ce:	fba2 2303 	umull	r2, r3, r2, r3
 800f5d2:	0a5b      	lsrs	r3, r3, #9
 800f5d4:	f241 3288 	movw	r2, #5000	; 0x1388
 800f5d8:	fb02 f303 	mul.w	r3, r2, r3
 800f5dc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	1e5a      	subs	r2, r3, #1
 800f5e2:	60fa      	str	r2, [r7, #12]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d102      	bne.n	800f5ee <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f5e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f5ec:	e009      	b.n	800f602 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d0f1      	beq.n	800f5de <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	4a06      	ldr	r2, [pc, #24]	; (800f618 <SDMMC_GetCmdError+0x58>)
 800f5fe:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800f600:	2300      	movs	r3, #0
}
 800f602:	4618      	mov	r0, r3
 800f604:	3714      	adds	r7, #20
 800f606:	46bd      	mov	sp, r7
 800f608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60c:	4770      	bx	lr
 800f60e:	bf00      	nop
 800f610:	24000004 	.word	0x24000004
 800f614:	10624dd3 	.word	0x10624dd3
 800f618:	002000c5 	.word	0x002000c5

0800f61c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f61c:	b084      	sub	sp, #16
 800f61e:	b580      	push	{r7, lr}
 800f620:	b084      	sub	sp, #16
 800f622:	af00      	add	r7, sp, #0
 800f624:	6078      	str	r0, [r7, #4]
 800f626:	f107 001c 	add.w	r0, r7, #28
 800f62a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f630:	2b01      	cmp	r3, #1
 800f632:	d120      	bne.n	800f676 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f638:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	68da      	ldr	r2, [r3, #12]
 800f644:	4b2a      	ldr	r3, [pc, #168]	; (800f6f0 <USB_CoreInit+0xd4>)
 800f646:	4013      	ands	r3, r2
 800f648:	687a      	ldr	r2, [r7, #4]
 800f64a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	68db      	ldr	r3, [r3, #12]
 800f650:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f65a:	2b01      	cmp	r3, #1
 800f65c:	d105      	bne.n	800f66a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	68db      	ldr	r3, [r3, #12]
 800f662:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f66a:	6878      	ldr	r0, [r7, #4]
 800f66c:	f000 faac 	bl	800fbc8 <USB_CoreReset>
 800f670:	4603      	mov	r3, r0
 800f672:	73fb      	strb	r3, [r7, #15]
 800f674:	e01a      	b.n	800f6ac <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	68db      	ldr	r3, [r3, #12]
 800f67a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f682:	6878      	ldr	r0, [r7, #4]
 800f684:	f000 faa0 	bl	800fbc8 <USB_CoreReset>
 800f688:	4603      	mov	r3, r0
 800f68a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f68c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d106      	bne.n	800f6a0 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f696:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	639a      	str	r2, [r3, #56]	; 0x38
 800f69e:	e005      	b.n	800f6ac <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f6ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6ae:	2b01      	cmp	r3, #1
 800f6b0:	d116      	bne.n	800f6e0 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f6b6:	b29a      	uxth	r2, r3
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f6c0:	4b0c      	ldr	r3, [pc, #48]	; (800f6f4 <USB_CoreInit+0xd8>)
 800f6c2:	4313      	orrs	r3, r2
 800f6c4:	687a      	ldr	r2, [r7, #4]
 800f6c6:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	689b      	ldr	r3, [r3, #8]
 800f6cc:	f043 0206 	orr.w	r2, r3, #6
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	689b      	ldr	r3, [r3, #8]
 800f6d8:	f043 0220 	orr.w	r2, r3, #32
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f6e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	3710      	adds	r7, #16
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f6ec:	b004      	add	sp, #16
 800f6ee:	4770      	bx	lr
 800f6f0:	ffbdffbf 	.word	0xffbdffbf
 800f6f4:	03ee0000 	.word	0x03ee0000

0800f6f8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f6f8:	b480      	push	{r7}
 800f6fa:	b083      	sub	sp, #12
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	689b      	ldr	r3, [r3, #8]
 800f704:	f023 0201 	bic.w	r2, r3, #1
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f70c:	2300      	movs	r3, #0
}
 800f70e:	4618      	mov	r0, r3
 800f710:	370c      	adds	r7, #12
 800f712:	46bd      	mov	sp, r7
 800f714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f718:	4770      	bx	lr

0800f71a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f71a:	b580      	push	{r7, lr}
 800f71c:	b084      	sub	sp, #16
 800f71e:	af00      	add	r7, sp, #0
 800f720:	6078      	str	r0, [r7, #4]
 800f722:	460b      	mov	r3, r1
 800f724:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f726:	2300      	movs	r3, #0
 800f728:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	68db      	ldr	r3, [r3, #12]
 800f72e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f736:	78fb      	ldrb	r3, [r7, #3]
 800f738:	2b01      	cmp	r3, #1
 800f73a:	d115      	bne.n	800f768 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	68db      	ldr	r3, [r3, #12]
 800f740:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f748:	2001      	movs	r0, #1
 800f74a:	f7f3 f817 	bl	800277c <HAL_Delay>
      ms++;
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	3301      	adds	r3, #1
 800f752:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f754:	6878      	ldr	r0, [r7, #4]
 800f756:	f000 fa29 	bl	800fbac <USB_GetMode>
 800f75a:	4603      	mov	r3, r0
 800f75c:	2b01      	cmp	r3, #1
 800f75e:	d01e      	beq.n	800f79e <USB_SetCurrentMode+0x84>
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	2b31      	cmp	r3, #49	; 0x31
 800f764:	d9f0      	bls.n	800f748 <USB_SetCurrentMode+0x2e>
 800f766:	e01a      	b.n	800f79e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f768:	78fb      	ldrb	r3, [r7, #3]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d115      	bne.n	800f79a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	68db      	ldr	r3, [r3, #12]
 800f772:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f77a:	2001      	movs	r0, #1
 800f77c:	f7f2 fffe 	bl	800277c <HAL_Delay>
      ms++;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	3301      	adds	r3, #1
 800f784:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	f000 fa10 	bl	800fbac <USB_GetMode>
 800f78c:	4603      	mov	r3, r0
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d005      	beq.n	800f79e <USB_SetCurrentMode+0x84>
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	2b31      	cmp	r3, #49	; 0x31
 800f796:	d9f0      	bls.n	800f77a <USB_SetCurrentMode+0x60>
 800f798:	e001      	b.n	800f79e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f79a:	2301      	movs	r3, #1
 800f79c:	e005      	b.n	800f7aa <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	2b32      	cmp	r3, #50	; 0x32
 800f7a2:	d101      	bne.n	800f7a8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f7a4:	2301      	movs	r3, #1
 800f7a6:	e000      	b.n	800f7aa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f7a8:	2300      	movs	r3, #0
}
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	3710      	adds	r7, #16
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	bd80      	pop	{r7, pc}
	...

0800f7b4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f7b4:	b084      	sub	sp, #16
 800f7b6:	b580      	push	{r7, lr}
 800f7b8:	b086      	sub	sp, #24
 800f7ba:	af00      	add	r7, sp, #0
 800f7bc:	6078      	str	r0, [r7, #4]
 800f7be:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f7c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	613b      	str	r3, [r7, #16]
 800f7d2:	e009      	b.n	800f7e8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f7d4:	687a      	ldr	r2, [r7, #4]
 800f7d6:	693b      	ldr	r3, [r7, #16]
 800f7d8:	3340      	adds	r3, #64	; 0x40
 800f7da:	009b      	lsls	r3, r3, #2
 800f7dc:	4413      	add	r3, r2
 800f7de:	2200      	movs	r2, #0
 800f7e0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f7e2:	693b      	ldr	r3, [r7, #16]
 800f7e4:	3301      	adds	r3, #1
 800f7e6:	613b      	str	r3, [r7, #16]
 800f7e8:	693b      	ldr	r3, [r7, #16]
 800f7ea:	2b0e      	cmp	r3, #14
 800f7ec:	d9f2      	bls.n	800f7d4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f7ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d11c      	bne.n	800f82e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f7fa:	685b      	ldr	r3, [r3, #4]
 800f7fc:	68fa      	ldr	r2, [r7, #12]
 800f7fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f802:	f043 0302 	orr.w	r3, r3, #2
 800f806:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f80c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	601a      	str	r2, [r3, #0]
 800f82c:	e005      	b.n	800f83a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f832:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f840:	461a      	mov	r2, r3
 800f842:	2300      	movs	r3, #0
 800f844:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f84c:	4619      	mov	r1, r3
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f854:	461a      	mov	r2, r3
 800f856:	680b      	ldr	r3, [r1, #0]
 800f858:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f85a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f85c:	2b01      	cmp	r3, #1
 800f85e:	d10c      	bne.n	800f87a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f862:	2b00      	cmp	r3, #0
 800f864:	d104      	bne.n	800f870 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f866:	2100      	movs	r1, #0
 800f868:	6878      	ldr	r0, [r7, #4]
 800f86a:	f000 f965 	bl	800fb38 <USB_SetDevSpeed>
 800f86e:	e008      	b.n	800f882 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f870:	2101      	movs	r1, #1
 800f872:	6878      	ldr	r0, [r7, #4]
 800f874:	f000 f960 	bl	800fb38 <USB_SetDevSpeed>
 800f878:	e003      	b.n	800f882 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f87a:	2103      	movs	r1, #3
 800f87c:	6878      	ldr	r0, [r7, #4]
 800f87e:	f000 f95b 	bl	800fb38 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f882:	2110      	movs	r1, #16
 800f884:	6878      	ldr	r0, [r7, #4]
 800f886:	f000 f8f3 	bl	800fa70 <USB_FlushTxFifo>
 800f88a:	4603      	mov	r3, r0
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d001      	beq.n	800f894 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800f890:	2301      	movs	r3, #1
 800f892:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f894:	6878      	ldr	r0, [r7, #4]
 800f896:	f000 f91f 	bl	800fad8 <USB_FlushRxFifo>
 800f89a:	4603      	mov	r3, r0
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d001      	beq.n	800f8a4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800f8a0:	2301      	movs	r3, #1
 800f8a2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f8aa:	461a      	mov	r2, r3
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f8b6:	461a      	mov	r2, r3
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f8c2:	461a      	mov	r2, r3
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	613b      	str	r3, [r7, #16]
 800f8cc:	e043      	b.n	800f956 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f8ce:	693b      	ldr	r3, [r7, #16]
 800f8d0:	015a      	lsls	r2, r3, #5
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	4413      	add	r3, r2
 800f8d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f8e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f8e4:	d118      	bne.n	800f918 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d10a      	bne.n	800f902 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f8ec:	693b      	ldr	r3, [r7, #16]
 800f8ee:	015a      	lsls	r2, r3, #5
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	4413      	add	r3, r2
 800f8f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8f8:	461a      	mov	r2, r3
 800f8fa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f8fe:	6013      	str	r3, [r2, #0]
 800f900:	e013      	b.n	800f92a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f902:	693b      	ldr	r3, [r7, #16]
 800f904:	015a      	lsls	r2, r3, #5
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	4413      	add	r3, r2
 800f90a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f90e:	461a      	mov	r2, r3
 800f910:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f914:	6013      	str	r3, [r2, #0]
 800f916:	e008      	b.n	800f92a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f918:	693b      	ldr	r3, [r7, #16]
 800f91a:	015a      	lsls	r2, r3, #5
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	4413      	add	r3, r2
 800f920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f924:	461a      	mov	r2, r3
 800f926:	2300      	movs	r3, #0
 800f928:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f92a:	693b      	ldr	r3, [r7, #16]
 800f92c:	015a      	lsls	r2, r3, #5
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	4413      	add	r3, r2
 800f932:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f936:	461a      	mov	r2, r3
 800f938:	2300      	movs	r3, #0
 800f93a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f93c:	693b      	ldr	r3, [r7, #16]
 800f93e:	015a      	lsls	r2, r3, #5
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	4413      	add	r3, r2
 800f944:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f948:	461a      	mov	r2, r3
 800f94a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f94e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f950:	693b      	ldr	r3, [r7, #16]
 800f952:	3301      	adds	r3, #1
 800f954:	613b      	str	r3, [r7, #16]
 800f956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f958:	693a      	ldr	r2, [r7, #16]
 800f95a:	429a      	cmp	r2, r3
 800f95c:	d3b7      	bcc.n	800f8ce <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f95e:	2300      	movs	r3, #0
 800f960:	613b      	str	r3, [r7, #16]
 800f962:	e043      	b.n	800f9ec <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f964:	693b      	ldr	r3, [r7, #16]
 800f966:	015a      	lsls	r2, r3, #5
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	4413      	add	r3, r2
 800f96c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f976:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f97a:	d118      	bne.n	800f9ae <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800f97c:	693b      	ldr	r3, [r7, #16]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d10a      	bne.n	800f998 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f982:	693b      	ldr	r3, [r7, #16]
 800f984:	015a      	lsls	r2, r3, #5
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	4413      	add	r3, r2
 800f98a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f98e:	461a      	mov	r2, r3
 800f990:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f994:	6013      	str	r3, [r2, #0]
 800f996:	e013      	b.n	800f9c0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f998:	693b      	ldr	r3, [r7, #16]
 800f99a:	015a      	lsls	r2, r3, #5
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	4413      	add	r3, r2
 800f9a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9a4:	461a      	mov	r2, r3
 800f9a6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f9aa:	6013      	str	r3, [r2, #0]
 800f9ac:	e008      	b.n	800f9c0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f9ae:	693b      	ldr	r3, [r7, #16]
 800f9b0:	015a      	lsls	r2, r3, #5
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	4413      	add	r3, r2
 800f9b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9ba:	461a      	mov	r2, r3
 800f9bc:	2300      	movs	r3, #0
 800f9be:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f9c0:	693b      	ldr	r3, [r7, #16]
 800f9c2:	015a      	lsls	r2, r3, #5
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	4413      	add	r3, r2
 800f9c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9cc:	461a      	mov	r2, r3
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f9d2:	693b      	ldr	r3, [r7, #16]
 800f9d4:	015a      	lsls	r2, r3, #5
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	4413      	add	r3, r2
 800f9da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9de:	461a      	mov	r2, r3
 800f9e0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f9e4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f9e6:	693b      	ldr	r3, [r7, #16]
 800f9e8:	3301      	adds	r3, #1
 800f9ea:	613b      	str	r3, [r7, #16]
 800f9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9ee:	693a      	ldr	r2, [r7, #16]
 800f9f0:	429a      	cmp	r2, r3
 800f9f2:	d3b7      	bcc.n	800f964 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9fa:	691b      	ldr	r3, [r3, #16]
 800f9fc:	68fa      	ldr	r2, [r7, #12]
 800f9fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fa02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fa06:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800fa14:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800fa16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d105      	bne.n	800fa28 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	699b      	ldr	r3, [r3, #24]
 800fa20:	f043 0210 	orr.w	r2, r3, #16
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	699a      	ldr	r2, [r3, #24]
 800fa2c:	4b0e      	ldr	r3, [pc, #56]	; (800fa68 <USB_DevInit+0x2b4>)
 800fa2e:	4313      	orrs	r3, r2
 800fa30:	687a      	ldr	r2, [r7, #4]
 800fa32:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800fa34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d005      	beq.n	800fa46 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	699b      	ldr	r3, [r3, #24]
 800fa3e:	f043 0208 	orr.w	r2, r3, #8
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800fa46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fa48:	2b01      	cmp	r3, #1
 800fa4a:	d105      	bne.n	800fa58 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	699a      	ldr	r2, [r3, #24]
 800fa50:	4b06      	ldr	r3, [pc, #24]	; (800fa6c <USB_DevInit+0x2b8>)
 800fa52:	4313      	orrs	r3, r2
 800fa54:	687a      	ldr	r2, [r7, #4]
 800fa56:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800fa58:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	3718      	adds	r7, #24
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fa64:	b004      	add	sp, #16
 800fa66:	4770      	bx	lr
 800fa68:	803c3800 	.word	0x803c3800
 800fa6c:	40000004 	.word	0x40000004

0800fa70 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800fa70:	b480      	push	{r7}
 800fa72:	b085      	sub	sp, #20
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
 800fa78:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	3301      	adds	r3, #1
 800fa82:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	4a13      	ldr	r2, [pc, #76]	; (800fad4 <USB_FlushTxFifo+0x64>)
 800fa88:	4293      	cmp	r3, r2
 800fa8a:	d901      	bls.n	800fa90 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800fa8c:	2303      	movs	r3, #3
 800fa8e:	e01b      	b.n	800fac8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	691b      	ldr	r3, [r3, #16]
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	daf2      	bge.n	800fa7e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800fa98:	2300      	movs	r3, #0
 800fa9a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800fa9c:	683b      	ldr	r3, [r7, #0]
 800fa9e:	019b      	lsls	r3, r3, #6
 800faa0:	f043 0220 	orr.w	r2, r3, #32
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	3301      	adds	r3, #1
 800faac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	4a08      	ldr	r2, [pc, #32]	; (800fad4 <USB_FlushTxFifo+0x64>)
 800fab2:	4293      	cmp	r3, r2
 800fab4:	d901      	bls.n	800faba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800fab6:	2303      	movs	r3, #3
 800fab8:	e006      	b.n	800fac8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	691b      	ldr	r3, [r3, #16]
 800fabe:	f003 0320 	and.w	r3, r3, #32
 800fac2:	2b20      	cmp	r3, #32
 800fac4:	d0f0      	beq.n	800faa8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800fac6:	2300      	movs	r3, #0
}
 800fac8:	4618      	mov	r0, r3
 800faca:	3714      	adds	r7, #20
 800facc:	46bd      	mov	sp, r7
 800face:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad2:	4770      	bx	lr
 800fad4:	00030d40 	.word	0x00030d40

0800fad8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800fad8:	b480      	push	{r7}
 800fada:	b085      	sub	sp, #20
 800fadc:	af00      	add	r7, sp, #0
 800fade:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fae0:	2300      	movs	r3, #0
 800fae2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	3301      	adds	r3, #1
 800fae8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	4a11      	ldr	r2, [pc, #68]	; (800fb34 <USB_FlushRxFifo+0x5c>)
 800faee:	4293      	cmp	r3, r2
 800faf0:	d901      	bls.n	800faf6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800faf2:	2303      	movs	r3, #3
 800faf4:	e018      	b.n	800fb28 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	691b      	ldr	r3, [r3, #16]
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	daf2      	bge.n	800fae4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800fafe:	2300      	movs	r3, #0
 800fb00:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	2210      	movs	r2, #16
 800fb06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	3301      	adds	r3, #1
 800fb0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	4a08      	ldr	r2, [pc, #32]	; (800fb34 <USB_FlushRxFifo+0x5c>)
 800fb12:	4293      	cmp	r3, r2
 800fb14:	d901      	bls.n	800fb1a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800fb16:	2303      	movs	r3, #3
 800fb18:	e006      	b.n	800fb28 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	691b      	ldr	r3, [r3, #16]
 800fb1e:	f003 0310 	and.w	r3, r3, #16
 800fb22:	2b10      	cmp	r3, #16
 800fb24:	d0f0      	beq.n	800fb08 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800fb26:	2300      	movs	r3, #0
}
 800fb28:	4618      	mov	r0, r3
 800fb2a:	3714      	adds	r7, #20
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb32:	4770      	bx	lr
 800fb34:	00030d40 	.word	0x00030d40

0800fb38 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800fb38:	b480      	push	{r7}
 800fb3a:	b085      	sub	sp, #20
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	6078      	str	r0, [r7, #4]
 800fb40:	460b      	mov	r3, r1
 800fb42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb4e:	681a      	ldr	r2, [r3, #0]
 800fb50:	78fb      	ldrb	r3, [r7, #3]
 800fb52:	68f9      	ldr	r1, [r7, #12]
 800fb54:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb58:	4313      	orrs	r3, r2
 800fb5a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800fb5c:	2300      	movs	r3, #0
}
 800fb5e:	4618      	mov	r0, r3
 800fb60:	3714      	adds	r7, #20
 800fb62:	46bd      	mov	sp, r7
 800fb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb68:	4770      	bx	lr

0800fb6a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800fb6a:	b480      	push	{r7}
 800fb6c:	b085      	sub	sp, #20
 800fb6e:	af00      	add	r7, sp, #0
 800fb70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	68fa      	ldr	r2, [r7, #12]
 800fb80:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fb84:	f023 0303 	bic.w	r3, r3, #3
 800fb88:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb90:	685b      	ldr	r3, [r3, #4]
 800fb92:	68fa      	ldr	r2, [r7, #12]
 800fb94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb98:	f043 0302 	orr.w	r3, r3, #2
 800fb9c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fb9e:	2300      	movs	r3, #0
}
 800fba0:	4618      	mov	r0, r3
 800fba2:	3714      	adds	r7, #20
 800fba4:	46bd      	mov	sp, r7
 800fba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbaa:	4770      	bx	lr

0800fbac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800fbac:	b480      	push	{r7}
 800fbae:	b083      	sub	sp, #12
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	695b      	ldr	r3, [r3, #20]
 800fbb8:	f003 0301 	and.w	r3, r3, #1
}
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	370c      	adds	r7, #12
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc6:	4770      	bx	lr

0800fbc8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800fbc8:	b480      	push	{r7}
 800fbca:	b085      	sub	sp, #20
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	3301      	adds	r3, #1
 800fbd8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	4a13      	ldr	r2, [pc, #76]	; (800fc2c <USB_CoreReset+0x64>)
 800fbde:	4293      	cmp	r3, r2
 800fbe0:	d901      	bls.n	800fbe6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800fbe2:	2303      	movs	r3, #3
 800fbe4:	e01b      	b.n	800fc1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	691b      	ldr	r3, [r3, #16]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	daf2      	bge.n	800fbd4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800fbee:	2300      	movs	r3, #0
 800fbf0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	691b      	ldr	r3, [r3, #16]
 800fbf6:	f043 0201 	orr.w	r2, r3, #1
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	3301      	adds	r3, #1
 800fc02:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	4a09      	ldr	r2, [pc, #36]	; (800fc2c <USB_CoreReset+0x64>)
 800fc08:	4293      	cmp	r3, r2
 800fc0a:	d901      	bls.n	800fc10 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800fc0c:	2303      	movs	r3, #3
 800fc0e:	e006      	b.n	800fc1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	691b      	ldr	r3, [r3, #16]
 800fc14:	f003 0301 	and.w	r3, r3, #1
 800fc18:	2b01      	cmp	r3, #1
 800fc1a:	d0f0      	beq.n	800fbfe <USB_CoreReset+0x36>

  return HAL_OK;
 800fc1c:	2300      	movs	r3, #0
}
 800fc1e:	4618      	mov	r0, r3
 800fc20:	3714      	adds	r7, #20
 800fc22:	46bd      	mov	sp, r7
 800fc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc28:	4770      	bx	lr
 800fc2a:	bf00      	nop
 800fc2c:	00030d40 	.word	0x00030d40

0800fc30 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800fc34:	4904      	ldr	r1, [pc, #16]	; (800fc48 <MX_FATFS_Init+0x18>)
 800fc36:	4805      	ldr	r0, [pc, #20]	; (800fc4c <MX_FATFS_Init+0x1c>)
 800fc38:	f003 fe14 	bl	8013864 <FATFS_LinkDriver>
 800fc3c:	4603      	mov	r3, r0
 800fc3e:	461a      	mov	r2, r3
 800fc40:	4b03      	ldr	r3, [pc, #12]	; (800fc50 <MX_FATFS_Init+0x20>)
 800fc42:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800fc44:	bf00      	nop
 800fc46:	bd80      	pop	{r7, pc}
 800fc48:	2403110c 	.word	0x2403110c
 800fc4c:	0801a83c 	.word	0x0801a83c
 800fc50:	24031108 	.word	0x24031108

0800fc54 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800fc54:	b480      	push	{r7}
 800fc56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800fc58:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800fc5a:	4618      	mov	r0, r3
 800fc5c:	46bd      	mov	sp, r7
 800fc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc62:	4770      	bx	lr

0800fc64 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b082      	sub	sp, #8
 800fc68:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800fc6e:	f000 f885 	bl	800fd7c <BSP_SD_IsDetected>
 800fc72:	4603      	mov	r3, r0
 800fc74:	2b01      	cmp	r3, #1
 800fc76:	d001      	beq.n	800fc7c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800fc78:	2302      	movs	r3, #2
 800fc7a:	e012      	b.n	800fca2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800fc7c:	480b      	ldr	r0, [pc, #44]	; (800fcac <BSP_SD_Init+0x48>)
 800fc7e:	f7fc f8c5 	bl	800be0c <HAL_SD_Init>
 800fc82:	4603      	mov	r3, r0
 800fc84:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800fc86:	79fb      	ldrb	r3, [r7, #7]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d109      	bne.n	800fca0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800fc8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800fc90:	4806      	ldr	r0, [pc, #24]	; (800fcac <BSP_SD_Init+0x48>)
 800fc92:	f7fc ff7b 	bl	800cb8c <HAL_SD_ConfigWideBusOperation>
 800fc96:	4603      	mov	r3, r0
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d001      	beq.n	800fca0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800fc9c:	2301      	movs	r3, #1
 800fc9e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800fca0:	79fb      	ldrb	r3, [r7, #7]
}
 800fca2:	4618      	mov	r0, r3
 800fca4:	3708      	adds	r7, #8
 800fca6:	46bd      	mov	sp, r7
 800fca8:	bd80      	pop	{r7, pc}
 800fcaa:	bf00      	nop
 800fcac:	24000410 	.word	0x24000410

0800fcb0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800fcb0:	b580      	push	{r7, lr}
 800fcb2:	b086      	sub	sp, #24
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	60f8      	str	r0, [r7, #12]
 800fcb8:	60b9      	str	r1, [r7, #8]
 800fcba:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	68ba      	ldr	r2, [r7, #8]
 800fcc4:	68f9      	ldr	r1, [r7, #12]
 800fcc6:	4806      	ldr	r0, [pc, #24]	; (800fce0 <BSP_SD_ReadBlocks_DMA+0x30>)
 800fcc8:	f7fc f9c0 	bl	800c04c <HAL_SD_ReadBlocks_DMA>
 800fccc:	4603      	mov	r3, r0
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d001      	beq.n	800fcd6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800fcd2:	2301      	movs	r3, #1
 800fcd4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800fcd6:	7dfb      	ldrb	r3, [r7, #23]
}
 800fcd8:	4618      	mov	r0, r3
 800fcda:	3718      	adds	r7, #24
 800fcdc:	46bd      	mov	sp, r7
 800fcde:	bd80      	pop	{r7, pc}
 800fce0:	24000410 	.word	0x24000410

0800fce4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b086      	sub	sp, #24
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	60f8      	str	r0, [r7, #12]
 800fcec:	60b9      	str	r1, [r7, #8]
 800fcee:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800fcf0:	2300      	movs	r3, #0
 800fcf2:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	68ba      	ldr	r2, [r7, #8]
 800fcf8:	68f9      	ldr	r1, [r7, #12]
 800fcfa:	4806      	ldr	r0, [pc, #24]	; (800fd14 <BSP_SD_WriteBlocks_DMA+0x30>)
 800fcfc:	f7fc fa4e 	bl	800c19c <HAL_SD_WriteBlocks_DMA>
 800fd00:	4603      	mov	r3, r0
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d001      	beq.n	800fd0a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800fd06:	2301      	movs	r3, #1
 800fd08:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800fd0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	3718      	adds	r7, #24
 800fd10:	46bd      	mov	sp, r7
 800fd12:	bd80      	pop	{r7, pc}
 800fd14:	24000410 	.word	0x24000410

0800fd18 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800fd18:	b580      	push	{r7, lr}
 800fd1a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800fd1c:	4805      	ldr	r0, [pc, #20]	; (800fd34 <BSP_SD_GetCardState+0x1c>)
 800fd1e:	f7fd f847 	bl	800cdb0 <HAL_SD_GetCardState>
 800fd22:	4603      	mov	r3, r0
 800fd24:	2b04      	cmp	r3, #4
 800fd26:	bf14      	ite	ne
 800fd28:	2301      	movne	r3, #1
 800fd2a:	2300      	moveq	r3, #0
 800fd2c:	b2db      	uxtb	r3, r3
}
 800fd2e:	4618      	mov	r0, r3
 800fd30:	bd80      	pop	{r7, pc}
 800fd32:	bf00      	nop
 800fd34:	24000410 	.word	0x24000410

0800fd38 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800fd38:	b580      	push	{r7, lr}
 800fd3a:	b082      	sub	sp, #8
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800fd40:	6879      	ldr	r1, [r7, #4]
 800fd42:	4803      	ldr	r0, [pc, #12]	; (800fd50 <BSP_SD_GetCardInfo+0x18>)
 800fd44:	f7fc fef6 	bl	800cb34 <HAL_SD_GetCardInfo>
}
 800fd48:	bf00      	nop
 800fd4a:	3708      	adds	r7, #8
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	bd80      	pop	{r7, pc}
 800fd50:	24000410 	.word	0x24000410

0800fd54 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b082      	sub	sp, #8
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800fd5c:	f000 f9a0 	bl	80100a0 <BSP_SD_WriteCpltCallback>
}
 800fd60:	bf00      	nop
 800fd62:	3708      	adds	r7, #8
 800fd64:	46bd      	mov	sp, r7
 800fd66:	bd80      	pop	{r7, pc}

0800fd68 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	b082      	sub	sp, #8
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800fd70:	f000 f9a2 	bl	80100b8 <BSP_SD_ReadCpltCallback>
}
 800fd74:	bf00      	nop
 800fd76:	3708      	adds	r7, #8
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bd80      	pop	{r7, pc}

0800fd7c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800fd7c:	b580      	push	{r7, lr}
 800fd7e:	b082      	sub	sp, #8
 800fd80:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800fd82:	2301      	movs	r3, #1
 800fd84:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800fd86:	f000 f80b 	bl	800fda0 <BSP_PlatformIsDetected>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d101      	bne.n	800fd94 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800fd90:	2300      	movs	r3, #0
 800fd92:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800fd94:	79fb      	ldrb	r3, [r7, #7]
 800fd96:	b2db      	uxtb	r3, r3
}
 800fd98:	4618      	mov	r0, r3
 800fd9a:	3708      	adds	r7, #8
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	bd80      	pop	{r7, pc}

0800fda0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b082      	sub	sp, #8
 800fda4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800fda6:	2301      	movs	r3, #1
 800fda8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800fdaa:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fdae:	4806      	ldr	r0, [pc, #24]	; (800fdc8 <BSP_PlatformIsDetected+0x28>)
 800fdb0:	f7f7 fe1c 	bl	80079ec <HAL_GPIO_ReadPin>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d001      	beq.n	800fdbe <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800fdba:	2300      	movs	r3, #0
 800fdbc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800fdbe:	79fb      	ldrb	r3, [r7, #7]
}
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	3708      	adds	r7, #8
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	bd80      	pop	{r7, pc}
 800fdc8:	58021800 	.word	0x58021800

0800fdcc <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b084      	sub	sp, #16
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800fdd4:	f7f2 fcc6 	bl	8002764 <HAL_GetTick>
 800fdd8:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800fdda:	e006      	b.n	800fdea <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800fddc:	f7ff ff9c 	bl	800fd18 <BSP_SD_GetCardState>
 800fde0:	4603      	mov	r3, r0
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d101      	bne.n	800fdea <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800fde6:	2300      	movs	r3, #0
 800fde8:	e009      	b.n	800fdfe <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800fdea:	f7f2 fcbb 	bl	8002764 <HAL_GetTick>
 800fdee:	4602      	mov	r2, r0
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	1ad3      	subs	r3, r2, r3
 800fdf4:	687a      	ldr	r2, [r7, #4]
 800fdf6:	429a      	cmp	r2, r3
 800fdf8:	d8f0      	bhi.n	800fddc <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800fdfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 800fdfe:	4618      	mov	r0, r3
 800fe00:	3710      	adds	r7, #16
 800fe02:	46bd      	mov	sp, r7
 800fe04:	bd80      	pop	{r7, pc}
	...

0800fe08 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800fe08:	b580      	push	{r7, lr}
 800fe0a:	b082      	sub	sp, #8
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	4603      	mov	r3, r0
 800fe10:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800fe12:	4b0b      	ldr	r3, [pc, #44]	; (800fe40 <SD_CheckStatus+0x38>)
 800fe14:	2201      	movs	r2, #1
 800fe16:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800fe18:	f7ff ff7e 	bl	800fd18 <BSP_SD_GetCardState>
 800fe1c:	4603      	mov	r3, r0
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d107      	bne.n	800fe32 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800fe22:	4b07      	ldr	r3, [pc, #28]	; (800fe40 <SD_CheckStatus+0x38>)
 800fe24:	781b      	ldrb	r3, [r3, #0]
 800fe26:	b2db      	uxtb	r3, r3
 800fe28:	f023 0301 	bic.w	r3, r3, #1
 800fe2c:	b2da      	uxtb	r2, r3
 800fe2e:	4b04      	ldr	r3, [pc, #16]	; (800fe40 <SD_CheckStatus+0x38>)
 800fe30:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800fe32:	4b03      	ldr	r3, [pc, #12]	; (800fe40 <SD_CheckStatus+0x38>)
 800fe34:	781b      	ldrb	r3, [r3, #0]
 800fe36:	b2db      	uxtb	r3, r3
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	3708      	adds	r7, #8
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	bd80      	pop	{r7, pc}
 800fe40:	24000011 	.word	0x24000011

0800fe44 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b082      	sub	sp, #8
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800fe4e:	f7ff ff09 	bl	800fc64 <BSP_SD_Init>
 800fe52:	4603      	mov	r3, r0
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d107      	bne.n	800fe68 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800fe58:	79fb      	ldrb	r3, [r7, #7]
 800fe5a:	4618      	mov	r0, r3
 800fe5c:	f7ff ffd4 	bl	800fe08 <SD_CheckStatus>
 800fe60:	4603      	mov	r3, r0
 800fe62:	461a      	mov	r2, r3
 800fe64:	4b04      	ldr	r3, [pc, #16]	; (800fe78 <SD_initialize+0x34>)
 800fe66:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800fe68:	4b03      	ldr	r3, [pc, #12]	; (800fe78 <SD_initialize+0x34>)
 800fe6a:	781b      	ldrb	r3, [r3, #0]
 800fe6c:	b2db      	uxtb	r3, r3
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop
 800fe78:	24000011 	.word	0x24000011

0800fe7c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b082      	sub	sp, #8
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	4603      	mov	r3, r0
 800fe84:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800fe86:	79fb      	ldrb	r3, [r7, #7]
 800fe88:	4618      	mov	r0, r3
 800fe8a:	f7ff ffbd 	bl	800fe08 <SD_CheckStatus>
 800fe8e:	4603      	mov	r3, r0
}
 800fe90:	4618      	mov	r0, r3
 800fe92:	3708      	adds	r7, #8
 800fe94:	46bd      	mov	sp, r7
 800fe96:	bd80      	pop	{r7, pc}

0800fe98 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b086      	sub	sp, #24
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	60b9      	str	r1, [r7, #8]
 800fea0:	607a      	str	r2, [r7, #4]
 800fea2:	603b      	str	r3, [r7, #0]
 800fea4:	4603      	mov	r3, r0
 800fea6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800fea8:	2301      	movs	r3, #1
 800feaa:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800feac:	f247 5030 	movw	r0, #30000	; 0x7530
 800feb0:	f7ff ff8c 	bl	800fdcc <SD_CheckStatusWithTimeout>
 800feb4:	4603      	mov	r3, r0
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	da01      	bge.n	800febe <SD_read+0x26>
  {
    return res;
 800feba:	7dfb      	ldrb	r3, [r7, #23]
 800febc:	e03b      	b.n	800ff36 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800febe:	683a      	ldr	r2, [r7, #0]
 800fec0:	6879      	ldr	r1, [r7, #4]
 800fec2:	68b8      	ldr	r0, [r7, #8]
 800fec4:	f7ff fef4 	bl	800fcb0 <BSP_SD_ReadBlocks_DMA>
 800fec8:	4603      	mov	r3, r0
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d132      	bne.n	800ff34 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800fece:	4b1c      	ldr	r3, [pc, #112]	; (800ff40 <SD_read+0xa8>)
 800fed0:	2200      	movs	r2, #0
 800fed2:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800fed4:	f7f2 fc46 	bl	8002764 <HAL_GetTick>
 800fed8:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800feda:	bf00      	nop
 800fedc:	4b18      	ldr	r3, [pc, #96]	; (800ff40 <SD_read+0xa8>)
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d108      	bne.n	800fef6 <SD_read+0x5e>
 800fee4:	f7f2 fc3e 	bl	8002764 <HAL_GetTick>
 800fee8:	4602      	mov	r2, r0
 800feea:	693b      	ldr	r3, [r7, #16]
 800feec:	1ad3      	subs	r3, r2, r3
 800feee:	f247 522f 	movw	r2, #29999	; 0x752f
 800fef2:	4293      	cmp	r3, r2
 800fef4:	d9f2      	bls.n	800fedc <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800fef6:	4b12      	ldr	r3, [pc, #72]	; (800ff40 <SD_read+0xa8>)
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d102      	bne.n	800ff04 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800fefe:	2301      	movs	r3, #1
 800ff00:	75fb      	strb	r3, [r7, #23]
 800ff02:	e017      	b.n	800ff34 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800ff04:	4b0e      	ldr	r3, [pc, #56]	; (800ff40 <SD_read+0xa8>)
 800ff06:	2200      	movs	r2, #0
 800ff08:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ff0a:	f7f2 fc2b 	bl	8002764 <HAL_GetTick>
 800ff0e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ff10:	e007      	b.n	800ff22 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ff12:	f7ff ff01 	bl	800fd18 <BSP_SD_GetCardState>
 800ff16:	4603      	mov	r3, r0
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d102      	bne.n	800ff22 <SD_read+0x8a>
          {
            res = RES_OK;
 800ff1c:	2300      	movs	r3, #0
 800ff1e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800ff20:	e008      	b.n	800ff34 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ff22:	f7f2 fc1f 	bl	8002764 <HAL_GetTick>
 800ff26:	4602      	mov	r2, r0
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	1ad3      	subs	r3, r2, r3
 800ff2c:	f247 522f 	movw	r2, #29999	; 0x752f
 800ff30:	4293      	cmp	r3, r2
 800ff32:	d9ee      	bls.n	800ff12 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800ff34:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff36:	4618      	mov	r0, r3
 800ff38:	3718      	adds	r7, #24
 800ff3a:	46bd      	mov	sp, r7
 800ff3c:	bd80      	pop	{r7, pc}
 800ff3e:	bf00      	nop
 800ff40:	24031348 	.word	0x24031348

0800ff44 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ff44:	b580      	push	{r7, lr}
 800ff46:	b086      	sub	sp, #24
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	60b9      	str	r1, [r7, #8]
 800ff4c:	607a      	str	r2, [r7, #4]
 800ff4e:	603b      	str	r3, [r7, #0]
 800ff50:	4603      	mov	r3, r0
 800ff52:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ff54:	2301      	movs	r3, #1
 800ff56:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800ff58:	4b24      	ldr	r3, [pc, #144]	; (800ffec <SD_write+0xa8>)
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ff5e:	f247 5030 	movw	r0, #30000	; 0x7530
 800ff62:	f7ff ff33 	bl	800fdcc <SD_CheckStatusWithTimeout>
 800ff66:	4603      	mov	r3, r0
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	da01      	bge.n	800ff70 <SD_write+0x2c>
  {
    return res;
 800ff6c:	7dfb      	ldrb	r3, [r7, #23]
 800ff6e:	e038      	b.n	800ffe2 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ff70:	683a      	ldr	r2, [r7, #0]
 800ff72:	6879      	ldr	r1, [r7, #4]
 800ff74:	68b8      	ldr	r0, [r7, #8]
 800ff76:	f7ff feb5 	bl	800fce4 <BSP_SD_WriteBlocks_DMA>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d12f      	bne.n	800ffe0 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800ff80:	f7f2 fbf0 	bl	8002764 <HAL_GetTick>
 800ff84:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ff86:	bf00      	nop
 800ff88:	4b18      	ldr	r3, [pc, #96]	; (800ffec <SD_write+0xa8>)
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d108      	bne.n	800ffa2 <SD_write+0x5e>
 800ff90:	f7f2 fbe8 	bl	8002764 <HAL_GetTick>
 800ff94:	4602      	mov	r2, r0
 800ff96:	693b      	ldr	r3, [r7, #16]
 800ff98:	1ad3      	subs	r3, r2, r3
 800ff9a:	f247 522f 	movw	r2, #29999	; 0x752f
 800ff9e:	4293      	cmp	r3, r2
 800ffa0:	d9f2      	bls.n	800ff88 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800ffa2:	4b12      	ldr	r3, [pc, #72]	; (800ffec <SD_write+0xa8>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d102      	bne.n	800ffb0 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800ffaa:	2301      	movs	r3, #1
 800ffac:	75fb      	strb	r3, [r7, #23]
 800ffae:	e017      	b.n	800ffe0 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800ffb0:	4b0e      	ldr	r3, [pc, #56]	; (800ffec <SD_write+0xa8>)
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ffb6:	f7f2 fbd5 	bl	8002764 <HAL_GetTick>
 800ffba:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ffbc:	e007      	b.n	800ffce <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ffbe:	f7ff feab 	bl	800fd18 <BSP_SD_GetCardState>
 800ffc2:	4603      	mov	r3, r0
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d102      	bne.n	800ffce <SD_write+0x8a>
          {
            res = RES_OK;
 800ffc8:	2300      	movs	r3, #0
 800ffca:	75fb      	strb	r3, [r7, #23]
            break;
 800ffcc:	e008      	b.n	800ffe0 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ffce:	f7f2 fbc9 	bl	8002764 <HAL_GetTick>
 800ffd2:	4602      	mov	r2, r0
 800ffd4:	693b      	ldr	r3, [r7, #16]
 800ffd6:	1ad3      	subs	r3, r2, r3
 800ffd8:	f247 522f 	movw	r2, #29999	; 0x752f
 800ffdc:	4293      	cmp	r3, r2
 800ffde:	d9ee      	bls.n	800ffbe <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800ffe0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	3718      	adds	r7, #24
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}
 800ffea:	bf00      	nop
 800ffec:	24031344 	.word	0x24031344

0800fff0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b08c      	sub	sp, #48	; 0x30
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	4603      	mov	r3, r0
 800fff8:	603a      	str	r2, [r7, #0]
 800fffa:	71fb      	strb	r3, [r7, #7]
 800fffc:	460b      	mov	r3, r1
 800fffe:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8010000:	2301      	movs	r3, #1
 8010002:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010006:	4b25      	ldr	r3, [pc, #148]	; (801009c <SD_ioctl+0xac>)
 8010008:	781b      	ldrb	r3, [r3, #0]
 801000a:	b2db      	uxtb	r3, r3
 801000c:	f003 0301 	and.w	r3, r3, #1
 8010010:	2b00      	cmp	r3, #0
 8010012:	d001      	beq.n	8010018 <SD_ioctl+0x28>
 8010014:	2303      	movs	r3, #3
 8010016:	e03c      	b.n	8010092 <SD_ioctl+0xa2>

  switch (cmd)
 8010018:	79bb      	ldrb	r3, [r7, #6]
 801001a:	2b03      	cmp	r3, #3
 801001c:	d834      	bhi.n	8010088 <SD_ioctl+0x98>
 801001e:	a201      	add	r2, pc, #4	; (adr r2, 8010024 <SD_ioctl+0x34>)
 8010020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010024:	08010035 	.word	0x08010035
 8010028:	0801003d 	.word	0x0801003d
 801002c:	08010055 	.word	0x08010055
 8010030:	0801006f 	.word	0x0801006f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010034:	2300      	movs	r3, #0
 8010036:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801003a:	e028      	b.n	801008e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 801003c:	f107 0308 	add.w	r3, r7, #8
 8010040:	4618      	mov	r0, r3
 8010042:	f7ff fe79 	bl	800fd38 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010046:	6a3a      	ldr	r2, [r7, #32]
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801004c:	2300      	movs	r3, #0
 801004e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010052:	e01c      	b.n	801008e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010054:	f107 0308 	add.w	r3, r7, #8
 8010058:	4618      	mov	r0, r3
 801005a:	f7ff fe6d 	bl	800fd38 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801005e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010060:	b29a      	uxth	r2, r3
 8010062:	683b      	ldr	r3, [r7, #0]
 8010064:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010066:	2300      	movs	r3, #0
 8010068:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801006c:	e00f      	b.n	801008e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801006e:	f107 0308 	add.w	r3, r7, #8
 8010072:	4618      	mov	r0, r3
 8010074:	f7ff fe60 	bl	800fd38 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801007a:	0a5a      	lsrs	r2, r3, #9
 801007c:	683b      	ldr	r3, [r7, #0]
 801007e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010080:	2300      	movs	r3, #0
 8010082:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010086:	e002      	b.n	801008e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8010088:	2304      	movs	r3, #4
 801008a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 801008e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010092:	4618      	mov	r0, r3
 8010094:	3730      	adds	r7, #48	; 0x30
 8010096:	46bd      	mov	sp, r7
 8010098:	bd80      	pop	{r7, pc}
 801009a:	bf00      	nop
 801009c:	24000011 	.word	0x24000011

080100a0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80100a0:	b480      	push	{r7}
 80100a2:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80100a4:	4b03      	ldr	r3, [pc, #12]	; (80100b4 <BSP_SD_WriteCpltCallback+0x14>)
 80100a6:	2201      	movs	r2, #1
 80100a8:	601a      	str	r2, [r3, #0]
}
 80100aa:	bf00      	nop
 80100ac:	46bd      	mov	sp, r7
 80100ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b2:	4770      	bx	lr
 80100b4:	24031344 	.word	0x24031344

080100b8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80100b8:	b480      	push	{r7}
 80100ba:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80100bc:	4b03      	ldr	r3, [pc, #12]	; (80100cc <BSP_SD_ReadCpltCallback+0x14>)
 80100be:	2201      	movs	r2, #1
 80100c0:	601a      	str	r2, [r3, #0]
}
 80100c2:	bf00      	nop
 80100c4:	46bd      	mov	sp, r7
 80100c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ca:	4770      	bx	lr
 80100cc:	24031348 	.word	0x24031348

080100d0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b084      	sub	sp, #16
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	4603      	mov	r3, r0
 80100d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80100da:	79fb      	ldrb	r3, [r7, #7]
 80100dc:	4a08      	ldr	r2, [pc, #32]	; (8010100 <disk_status+0x30>)
 80100de:	009b      	lsls	r3, r3, #2
 80100e0:	4413      	add	r3, r2
 80100e2:	685b      	ldr	r3, [r3, #4]
 80100e4:	685b      	ldr	r3, [r3, #4]
 80100e6:	79fa      	ldrb	r2, [r7, #7]
 80100e8:	4905      	ldr	r1, [pc, #20]	; (8010100 <disk_status+0x30>)
 80100ea:	440a      	add	r2, r1
 80100ec:	7a12      	ldrb	r2, [r2, #8]
 80100ee:	4610      	mov	r0, r2
 80100f0:	4798      	blx	r3
 80100f2:	4603      	mov	r3, r0
 80100f4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80100f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80100f8:	4618      	mov	r0, r3
 80100fa:	3710      	adds	r7, #16
 80100fc:	46bd      	mov	sp, r7
 80100fe:	bd80      	pop	{r7, pc}
 8010100:	24031374 	.word	0x24031374

08010104 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b084      	sub	sp, #16
 8010108:	af00      	add	r7, sp, #0
 801010a:	4603      	mov	r3, r0
 801010c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801010e:	2300      	movs	r3, #0
 8010110:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8010112:	79fb      	ldrb	r3, [r7, #7]
 8010114:	4a0d      	ldr	r2, [pc, #52]	; (801014c <disk_initialize+0x48>)
 8010116:	5cd3      	ldrb	r3, [r2, r3]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d111      	bne.n	8010140 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 801011c:	79fb      	ldrb	r3, [r7, #7]
 801011e:	4a0b      	ldr	r2, [pc, #44]	; (801014c <disk_initialize+0x48>)
 8010120:	2101      	movs	r1, #1
 8010122:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8010124:	79fb      	ldrb	r3, [r7, #7]
 8010126:	4a09      	ldr	r2, [pc, #36]	; (801014c <disk_initialize+0x48>)
 8010128:	009b      	lsls	r3, r3, #2
 801012a:	4413      	add	r3, r2
 801012c:	685b      	ldr	r3, [r3, #4]
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	79fa      	ldrb	r2, [r7, #7]
 8010132:	4906      	ldr	r1, [pc, #24]	; (801014c <disk_initialize+0x48>)
 8010134:	440a      	add	r2, r1
 8010136:	7a12      	ldrb	r2, [r2, #8]
 8010138:	4610      	mov	r0, r2
 801013a:	4798      	blx	r3
 801013c:	4603      	mov	r3, r0
 801013e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8010140:	7bfb      	ldrb	r3, [r7, #15]
}
 8010142:	4618      	mov	r0, r3
 8010144:	3710      	adds	r7, #16
 8010146:	46bd      	mov	sp, r7
 8010148:	bd80      	pop	{r7, pc}
 801014a:	bf00      	nop
 801014c:	24031374 	.word	0x24031374

08010150 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8010150:	b590      	push	{r4, r7, lr}
 8010152:	b087      	sub	sp, #28
 8010154:	af00      	add	r7, sp, #0
 8010156:	60b9      	str	r1, [r7, #8]
 8010158:	607a      	str	r2, [r7, #4]
 801015a:	603b      	str	r3, [r7, #0]
 801015c:	4603      	mov	r3, r0
 801015e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8010160:	7bfb      	ldrb	r3, [r7, #15]
 8010162:	4a0a      	ldr	r2, [pc, #40]	; (801018c <disk_read+0x3c>)
 8010164:	009b      	lsls	r3, r3, #2
 8010166:	4413      	add	r3, r2
 8010168:	685b      	ldr	r3, [r3, #4]
 801016a:	689c      	ldr	r4, [r3, #8]
 801016c:	7bfb      	ldrb	r3, [r7, #15]
 801016e:	4a07      	ldr	r2, [pc, #28]	; (801018c <disk_read+0x3c>)
 8010170:	4413      	add	r3, r2
 8010172:	7a18      	ldrb	r0, [r3, #8]
 8010174:	683b      	ldr	r3, [r7, #0]
 8010176:	687a      	ldr	r2, [r7, #4]
 8010178:	68b9      	ldr	r1, [r7, #8]
 801017a:	47a0      	blx	r4
 801017c:	4603      	mov	r3, r0
 801017e:	75fb      	strb	r3, [r7, #23]
  return res;
 8010180:	7dfb      	ldrb	r3, [r7, #23]
}
 8010182:	4618      	mov	r0, r3
 8010184:	371c      	adds	r7, #28
 8010186:	46bd      	mov	sp, r7
 8010188:	bd90      	pop	{r4, r7, pc}
 801018a:	bf00      	nop
 801018c:	24031374 	.word	0x24031374

08010190 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8010190:	b590      	push	{r4, r7, lr}
 8010192:	b087      	sub	sp, #28
 8010194:	af00      	add	r7, sp, #0
 8010196:	60b9      	str	r1, [r7, #8]
 8010198:	607a      	str	r2, [r7, #4]
 801019a:	603b      	str	r3, [r7, #0]
 801019c:	4603      	mov	r3, r0
 801019e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80101a0:	7bfb      	ldrb	r3, [r7, #15]
 80101a2:	4a0a      	ldr	r2, [pc, #40]	; (80101cc <disk_write+0x3c>)
 80101a4:	009b      	lsls	r3, r3, #2
 80101a6:	4413      	add	r3, r2
 80101a8:	685b      	ldr	r3, [r3, #4]
 80101aa:	68dc      	ldr	r4, [r3, #12]
 80101ac:	7bfb      	ldrb	r3, [r7, #15]
 80101ae:	4a07      	ldr	r2, [pc, #28]	; (80101cc <disk_write+0x3c>)
 80101b0:	4413      	add	r3, r2
 80101b2:	7a18      	ldrb	r0, [r3, #8]
 80101b4:	683b      	ldr	r3, [r7, #0]
 80101b6:	687a      	ldr	r2, [r7, #4]
 80101b8:	68b9      	ldr	r1, [r7, #8]
 80101ba:	47a0      	blx	r4
 80101bc:	4603      	mov	r3, r0
 80101be:	75fb      	strb	r3, [r7, #23]
  return res;
 80101c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80101c2:	4618      	mov	r0, r3
 80101c4:	371c      	adds	r7, #28
 80101c6:	46bd      	mov	sp, r7
 80101c8:	bd90      	pop	{r4, r7, pc}
 80101ca:	bf00      	nop
 80101cc:	24031374 	.word	0x24031374

080101d0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b084      	sub	sp, #16
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	4603      	mov	r3, r0
 80101d8:	603a      	str	r2, [r7, #0]
 80101da:	71fb      	strb	r3, [r7, #7]
 80101dc:	460b      	mov	r3, r1
 80101de:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80101e0:	79fb      	ldrb	r3, [r7, #7]
 80101e2:	4a09      	ldr	r2, [pc, #36]	; (8010208 <disk_ioctl+0x38>)
 80101e4:	009b      	lsls	r3, r3, #2
 80101e6:	4413      	add	r3, r2
 80101e8:	685b      	ldr	r3, [r3, #4]
 80101ea:	691b      	ldr	r3, [r3, #16]
 80101ec:	79fa      	ldrb	r2, [r7, #7]
 80101ee:	4906      	ldr	r1, [pc, #24]	; (8010208 <disk_ioctl+0x38>)
 80101f0:	440a      	add	r2, r1
 80101f2:	7a10      	ldrb	r0, [r2, #8]
 80101f4:	79b9      	ldrb	r1, [r7, #6]
 80101f6:	683a      	ldr	r2, [r7, #0]
 80101f8:	4798      	blx	r3
 80101fa:	4603      	mov	r3, r0
 80101fc:	73fb      	strb	r3, [r7, #15]
  return res;
 80101fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8010200:	4618      	mov	r0, r3
 8010202:	3710      	adds	r7, #16
 8010204:	46bd      	mov	sp, r7
 8010206:	bd80      	pop	{r7, pc}
 8010208:	24031374 	.word	0x24031374

0801020c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 801020c:	b480      	push	{r7}
 801020e:	b085      	sub	sp, #20
 8010210:	af00      	add	r7, sp, #0
 8010212:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	3301      	adds	r3, #1
 8010218:	781b      	ldrb	r3, [r3, #0]
 801021a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 801021c:	89fb      	ldrh	r3, [r7, #14]
 801021e:	021b      	lsls	r3, r3, #8
 8010220:	b21a      	sxth	r2, r3
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	781b      	ldrb	r3, [r3, #0]
 8010226:	b21b      	sxth	r3, r3
 8010228:	4313      	orrs	r3, r2
 801022a:	b21b      	sxth	r3, r3
 801022c:	81fb      	strh	r3, [r7, #14]
	return rv;
 801022e:	89fb      	ldrh	r3, [r7, #14]
}
 8010230:	4618      	mov	r0, r3
 8010232:	3714      	adds	r7, #20
 8010234:	46bd      	mov	sp, r7
 8010236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801023a:	4770      	bx	lr

0801023c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801023c:	b480      	push	{r7}
 801023e:	b085      	sub	sp, #20
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	3303      	adds	r3, #3
 8010248:	781b      	ldrb	r3, [r3, #0]
 801024a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	021b      	lsls	r3, r3, #8
 8010250:	687a      	ldr	r2, [r7, #4]
 8010252:	3202      	adds	r2, #2
 8010254:	7812      	ldrb	r2, [r2, #0]
 8010256:	4313      	orrs	r3, r2
 8010258:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	021b      	lsls	r3, r3, #8
 801025e:	687a      	ldr	r2, [r7, #4]
 8010260:	3201      	adds	r2, #1
 8010262:	7812      	ldrb	r2, [r2, #0]
 8010264:	4313      	orrs	r3, r2
 8010266:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	021b      	lsls	r3, r3, #8
 801026c:	687a      	ldr	r2, [r7, #4]
 801026e:	7812      	ldrb	r2, [r2, #0]
 8010270:	4313      	orrs	r3, r2
 8010272:	60fb      	str	r3, [r7, #12]
	return rv;
 8010274:	68fb      	ldr	r3, [r7, #12]
}
 8010276:	4618      	mov	r0, r3
 8010278:	3714      	adds	r7, #20
 801027a:	46bd      	mov	sp, r7
 801027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010280:	4770      	bx	lr

08010282 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8010282:	b480      	push	{r7}
 8010284:	b083      	sub	sp, #12
 8010286:	af00      	add	r7, sp, #0
 8010288:	6078      	str	r0, [r7, #4]
 801028a:	460b      	mov	r3, r1
 801028c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	1c5a      	adds	r2, r3, #1
 8010292:	607a      	str	r2, [r7, #4]
 8010294:	887a      	ldrh	r2, [r7, #2]
 8010296:	b2d2      	uxtb	r2, r2
 8010298:	701a      	strb	r2, [r3, #0]
 801029a:	887b      	ldrh	r3, [r7, #2]
 801029c:	0a1b      	lsrs	r3, r3, #8
 801029e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	1c5a      	adds	r2, r3, #1
 80102a4:	607a      	str	r2, [r7, #4]
 80102a6:	887a      	ldrh	r2, [r7, #2]
 80102a8:	b2d2      	uxtb	r2, r2
 80102aa:	701a      	strb	r2, [r3, #0]
}
 80102ac:	bf00      	nop
 80102ae:	370c      	adds	r7, #12
 80102b0:	46bd      	mov	sp, r7
 80102b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b6:	4770      	bx	lr

080102b8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80102b8:	b480      	push	{r7}
 80102ba:	b083      	sub	sp, #12
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
 80102c0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	1c5a      	adds	r2, r3, #1
 80102c6:	607a      	str	r2, [r7, #4]
 80102c8:	683a      	ldr	r2, [r7, #0]
 80102ca:	b2d2      	uxtb	r2, r2
 80102cc:	701a      	strb	r2, [r3, #0]
 80102ce:	683b      	ldr	r3, [r7, #0]
 80102d0:	0a1b      	lsrs	r3, r3, #8
 80102d2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	1c5a      	adds	r2, r3, #1
 80102d8:	607a      	str	r2, [r7, #4]
 80102da:	683a      	ldr	r2, [r7, #0]
 80102dc:	b2d2      	uxtb	r2, r2
 80102de:	701a      	strb	r2, [r3, #0]
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	0a1b      	lsrs	r3, r3, #8
 80102e4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	1c5a      	adds	r2, r3, #1
 80102ea:	607a      	str	r2, [r7, #4]
 80102ec:	683a      	ldr	r2, [r7, #0]
 80102ee:	b2d2      	uxtb	r2, r2
 80102f0:	701a      	strb	r2, [r3, #0]
 80102f2:	683b      	ldr	r3, [r7, #0]
 80102f4:	0a1b      	lsrs	r3, r3, #8
 80102f6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	1c5a      	adds	r2, r3, #1
 80102fc:	607a      	str	r2, [r7, #4]
 80102fe:	683a      	ldr	r2, [r7, #0]
 8010300:	b2d2      	uxtb	r2, r2
 8010302:	701a      	strb	r2, [r3, #0]
}
 8010304:	bf00      	nop
 8010306:	370c      	adds	r7, #12
 8010308:	46bd      	mov	sp, r7
 801030a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801030e:	4770      	bx	lr

08010310 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8010310:	b480      	push	{r7}
 8010312:	b087      	sub	sp, #28
 8010314:	af00      	add	r7, sp, #0
 8010316:	60f8      	str	r0, [r7, #12]
 8010318:	60b9      	str	r1, [r7, #8]
 801031a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8010320:	68bb      	ldr	r3, [r7, #8]
 8010322:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d00d      	beq.n	8010346 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801032a:	693a      	ldr	r2, [r7, #16]
 801032c:	1c53      	adds	r3, r2, #1
 801032e:	613b      	str	r3, [r7, #16]
 8010330:	697b      	ldr	r3, [r7, #20]
 8010332:	1c59      	adds	r1, r3, #1
 8010334:	6179      	str	r1, [r7, #20]
 8010336:	7812      	ldrb	r2, [r2, #0]
 8010338:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	3b01      	subs	r3, #1
 801033e:	607b      	str	r3, [r7, #4]
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d1f1      	bne.n	801032a <mem_cpy+0x1a>
	}
}
 8010346:	bf00      	nop
 8010348:	371c      	adds	r7, #28
 801034a:	46bd      	mov	sp, r7
 801034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010350:	4770      	bx	lr

08010352 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8010352:	b480      	push	{r7}
 8010354:	b087      	sub	sp, #28
 8010356:	af00      	add	r7, sp, #0
 8010358:	60f8      	str	r0, [r7, #12]
 801035a:	60b9      	str	r1, [r7, #8]
 801035c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8010362:	697b      	ldr	r3, [r7, #20]
 8010364:	1c5a      	adds	r2, r3, #1
 8010366:	617a      	str	r2, [r7, #20]
 8010368:	68ba      	ldr	r2, [r7, #8]
 801036a:	b2d2      	uxtb	r2, r2
 801036c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	3b01      	subs	r3, #1
 8010372:	607b      	str	r3, [r7, #4]
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d1f3      	bne.n	8010362 <mem_set+0x10>
}
 801037a:	bf00      	nop
 801037c:	bf00      	nop
 801037e:	371c      	adds	r7, #28
 8010380:	46bd      	mov	sp, r7
 8010382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010386:	4770      	bx	lr

08010388 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8010388:	b480      	push	{r7}
 801038a:	b089      	sub	sp, #36	; 0x24
 801038c:	af00      	add	r7, sp, #0
 801038e:	60f8      	str	r0, [r7, #12]
 8010390:	60b9      	str	r1, [r7, #8]
 8010392:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	61fb      	str	r3, [r7, #28]
 8010398:	68bb      	ldr	r3, [r7, #8]
 801039a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801039c:	2300      	movs	r3, #0
 801039e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80103a0:	69fb      	ldr	r3, [r7, #28]
 80103a2:	1c5a      	adds	r2, r3, #1
 80103a4:	61fa      	str	r2, [r7, #28]
 80103a6:	781b      	ldrb	r3, [r3, #0]
 80103a8:	4619      	mov	r1, r3
 80103aa:	69bb      	ldr	r3, [r7, #24]
 80103ac:	1c5a      	adds	r2, r3, #1
 80103ae:	61ba      	str	r2, [r7, #24]
 80103b0:	781b      	ldrb	r3, [r3, #0]
 80103b2:	1acb      	subs	r3, r1, r3
 80103b4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	3b01      	subs	r3, #1
 80103ba:	607b      	str	r3, [r7, #4]
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d002      	beq.n	80103c8 <mem_cmp+0x40>
 80103c2:	697b      	ldr	r3, [r7, #20]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d0eb      	beq.n	80103a0 <mem_cmp+0x18>

	return r;
 80103c8:	697b      	ldr	r3, [r7, #20]
}
 80103ca:	4618      	mov	r0, r3
 80103cc:	3724      	adds	r7, #36	; 0x24
 80103ce:	46bd      	mov	sp, r7
 80103d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d4:	4770      	bx	lr

080103d6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80103d6:	b480      	push	{r7}
 80103d8:	b083      	sub	sp, #12
 80103da:	af00      	add	r7, sp, #0
 80103dc:	6078      	str	r0, [r7, #4]
 80103de:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80103e0:	e002      	b.n	80103e8 <chk_chr+0x12>
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	3301      	adds	r3, #1
 80103e6:	607b      	str	r3, [r7, #4]
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	781b      	ldrb	r3, [r3, #0]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d005      	beq.n	80103fc <chk_chr+0x26>
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	781b      	ldrb	r3, [r3, #0]
 80103f4:	461a      	mov	r2, r3
 80103f6:	683b      	ldr	r3, [r7, #0]
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d1f2      	bne.n	80103e2 <chk_chr+0xc>
	return *str;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	781b      	ldrb	r3, [r3, #0]
}
 8010400:	4618      	mov	r0, r3
 8010402:	370c      	adds	r7, #12
 8010404:	46bd      	mov	sp, r7
 8010406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040a:	4770      	bx	lr

0801040c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801040c:	b480      	push	{r7}
 801040e:	b085      	sub	sp, #20
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
 8010414:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8010416:	2300      	movs	r3, #0
 8010418:	60bb      	str	r3, [r7, #8]
 801041a:	68bb      	ldr	r3, [r7, #8]
 801041c:	60fb      	str	r3, [r7, #12]
 801041e:	e029      	b.n	8010474 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8010420:	4a27      	ldr	r2, [pc, #156]	; (80104c0 <chk_lock+0xb4>)
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	011b      	lsls	r3, r3, #4
 8010426:	4413      	add	r3, r2
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d01d      	beq.n	801046a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801042e:	4a24      	ldr	r2, [pc, #144]	; (80104c0 <chk_lock+0xb4>)
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	011b      	lsls	r3, r3, #4
 8010434:	4413      	add	r3, r2
 8010436:	681a      	ldr	r2, [r3, #0]
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	429a      	cmp	r2, r3
 801043e:	d116      	bne.n	801046e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8010440:	4a1f      	ldr	r2, [pc, #124]	; (80104c0 <chk_lock+0xb4>)
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	011b      	lsls	r3, r3, #4
 8010446:	4413      	add	r3, r2
 8010448:	3304      	adds	r3, #4
 801044a:	681a      	ldr	r2, [r3, #0]
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8010450:	429a      	cmp	r2, r3
 8010452:	d10c      	bne.n	801046e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8010454:	4a1a      	ldr	r2, [pc, #104]	; (80104c0 <chk_lock+0xb4>)
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	011b      	lsls	r3, r3, #4
 801045a:	4413      	add	r3, r2
 801045c:	3308      	adds	r3, #8
 801045e:	681a      	ldr	r2, [r3, #0]
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8010464:	429a      	cmp	r2, r3
 8010466:	d102      	bne.n	801046e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8010468:	e007      	b.n	801047a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801046a:	2301      	movs	r3, #1
 801046c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	3301      	adds	r3, #1
 8010472:	60fb      	str	r3, [r7, #12]
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	2b01      	cmp	r3, #1
 8010478:	d9d2      	bls.n	8010420 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	2b02      	cmp	r3, #2
 801047e:	d109      	bne.n	8010494 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8010480:	68bb      	ldr	r3, [r7, #8]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d102      	bne.n	801048c <chk_lock+0x80>
 8010486:	683b      	ldr	r3, [r7, #0]
 8010488:	2b02      	cmp	r3, #2
 801048a:	d101      	bne.n	8010490 <chk_lock+0x84>
 801048c:	2300      	movs	r3, #0
 801048e:	e010      	b.n	80104b2 <chk_lock+0xa6>
 8010490:	2312      	movs	r3, #18
 8010492:	e00e      	b.n	80104b2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8010494:	683b      	ldr	r3, [r7, #0]
 8010496:	2b00      	cmp	r3, #0
 8010498:	d108      	bne.n	80104ac <chk_lock+0xa0>
 801049a:	4a09      	ldr	r2, [pc, #36]	; (80104c0 <chk_lock+0xb4>)
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	011b      	lsls	r3, r3, #4
 80104a0:	4413      	add	r3, r2
 80104a2:	330c      	adds	r3, #12
 80104a4:	881b      	ldrh	r3, [r3, #0]
 80104a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80104aa:	d101      	bne.n	80104b0 <chk_lock+0xa4>
 80104ac:	2310      	movs	r3, #16
 80104ae:	e000      	b.n	80104b2 <chk_lock+0xa6>
 80104b0:	2300      	movs	r3, #0
}
 80104b2:	4618      	mov	r0, r3
 80104b4:	3714      	adds	r7, #20
 80104b6:	46bd      	mov	sp, r7
 80104b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104bc:	4770      	bx	lr
 80104be:	bf00      	nop
 80104c0:	24031354 	.word	0x24031354

080104c4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80104c4:	b480      	push	{r7}
 80104c6:	b083      	sub	sp, #12
 80104c8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80104ca:	2300      	movs	r3, #0
 80104cc:	607b      	str	r3, [r7, #4]
 80104ce:	e002      	b.n	80104d6 <enq_lock+0x12>
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	3301      	adds	r3, #1
 80104d4:	607b      	str	r3, [r7, #4]
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	2b01      	cmp	r3, #1
 80104da:	d806      	bhi.n	80104ea <enq_lock+0x26>
 80104dc:	4a09      	ldr	r2, [pc, #36]	; (8010504 <enq_lock+0x40>)
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	011b      	lsls	r3, r3, #4
 80104e2:	4413      	add	r3, r2
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d1f2      	bne.n	80104d0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	2b02      	cmp	r3, #2
 80104ee:	bf14      	ite	ne
 80104f0:	2301      	movne	r3, #1
 80104f2:	2300      	moveq	r3, #0
 80104f4:	b2db      	uxtb	r3, r3
}
 80104f6:	4618      	mov	r0, r3
 80104f8:	370c      	adds	r7, #12
 80104fa:	46bd      	mov	sp, r7
 80104fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010500:	4770      	bx	lr
 8010502:	bf00      	nop
 8010504:	24031354 	.word	0x24031354

08010508 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8010508:	b480      	push	{r7}
 801050a:	b085      	sub	sp, #20
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
 8010510:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8010512:	2300      	movs	r3, #0
 8010514:	60fb      	str	r3, [r7, #12]
 8010516:	e01f      	b.n	8010558 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8010518:	4a41      	ldr	r2, [pc, #260]	; (8010620 <inc_lock+0x118>)
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	011b      	lsls	r3, r3, #4
 801051e:	4413      	add	r3, r2
 8010520:	681a      	ldr	r2, [r3, #0]
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	429a      	cmp	r2, r3
 8010528:	d113      	bne.n	8010552 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801052a:	4a3d      	ldr	r2, [pc, #244]	; (8010620 <inc_lock+0x118>)
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	011b      	lsls	r3, r3, #4
 8010530:	4413      	add	r3, r2
 8010532:	3304      	adds	r3, #4
 8010534:	681a      	ldr	r2, [r3, #0]
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801053a:	429a      	cmp	r2, r3
 801053c:	d109      	bne.n	8010552 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801053e:	4a38      	ldr	r2, [pc, #224]	; (8010620 <inc_lock+0x118>)
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	011b      	lsls	r3, r3, #4
 8010544:	4413      	add	r3, r2
 8010546:	3308      	adds	r3, #8
 8010548:	681a      	ldr	r2, [r3, #0]
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801054e:	429a      	cmp	r2, r3
 8010550:	d006      	beq.n	8010560 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	3301      	adds	r3, #1
 8010556:	60fb      	str	r3, [r7, #12]
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	2b01      	cmp	r3, #1
 801055c:	d9dc      	bls.n	8010518 <inc_lock+0x10>
 801055e:	e000      	b.n	8010562 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8010560:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	2b02      	cmp	r3, #2
 8010566:	d132      	bne.n	80105ce <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8010568:	2300      	movs	r3, #0
 801056a:	60fb      	str	r3, [r7, #12]
 801056c:	e002      	b.n	8010574 <inc_lock+0x6c>
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	3301      	adds	r3, #1
 8010572:	60fb      	str	r3, [r7, #12]
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	2b01      	cmp	r3, #1
 8010578:	d806      	bhi.n	8010588 <inc_lock+0x80>
 801057a:	4a29      	ldr	r2, [pc, #164]	; (8010620 <inc_lock+0x118>)
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	011b      	lsls	r3, r3, #4
 8010580:	4413      	add	r3, r2
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d1f2      	bne.n	801056e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	2b02      	cmp	r3, #2
 801058c:	d101      	bne.n	8010592 <inc_lock+0x8a>
 801058e:	2300      	movs	r3, #0
 8010590:	e040      	b.n	8010614 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681a      	ldr	r2, [r3, #0]
 8010596:	4922      	ldr	r1, [pc, #136]	; (8010620 <inc_lock+0x118>)
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	011b      	lsls	r3, r3, #4
 801059c:	440b      	add	r3, r1
 801059e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	689a      	ldr	r2, [r3, #8]
 80105a4:	491e      	ldr	r1, [pc, #120]	; (8010620 <inc_lock+0x118>)
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	011b      	lsls	r3, r3, #4
 80105aa:	440b      	add	r3, r1
 80105ac:	3304      	adds	r3, #4
 80105ae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	695a      	ldr	r2, [r3, #20]
 80105b4:	491a      	ldr	r1, [pc, #104]	; (8010620 <inc_lock+0x118>)
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	011b      	lsls	r3, r3, #4
 80105ba:	440b      	add	r3, r1
 80105bc:	3308      	adds	r3, #8
 80105be:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80105c0:	4a17      	ldr	r2, [pc, #92]	; (8010620 <inc_lock+0x118>)
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	011b      	lsls	r3, r3, #4
 80105c6:	4413      	add	r3, r2
 80105c8:	330c      	adds	r3, #12
 80105ca:	2200      	movs	r2, #0
 80105cc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80105ce:	683b      	ldr	r3, [r7, #0]
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d009      	beq.n	80105e8 <inc_lock+0xe0>
 80105d4:	4a12      	ldr	r2, [pc, #72]	; (8010620 <inc_lock+0x118>)
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	011b      	lsls	r3, r3, #4
 80105da:	4413      	add	r3, r2
 80105dc:	330c      	adds	r3, #12
 80105de:	881b      	ldrh	r3, [r3, #0]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d001      	beq.n	80105e8 <inc_lock+0xe0>
 80105e4:	2300      	movs	r3, #0
 80105e6:	e015      	b.n	8010614 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80105e8:	683b      	ldr	r3, [r7, #0]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d108      	bne.n	8010600 <inc_lock+0xf8>
 80105ee:	4a0c      	ldr	r2, [pc, #48]	; (8010620 <inc_lock+0x118>)
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	011b      	lsls	r3, r3, #4
 80105f4:	4413      	add	r3, r2
 80105f6:	330c      	adds	r3, #12
 80105f8:	881b      	ldrh	r3, [r3, #0]
 80105fa:	3301      	adds	r3, #1
 80105fc:	b29a      	uxth	r2, r3
 80105fe:	e001      	b.n	8010604 <inc_lock+0xfc>
 8010600:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010604:	4906      	ldr	r1, [pc, #24]	; (8010620 <inc_lock+0x118>)
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	011b      	lsls	r3, r3, #4
 801060a:	440b      	add	r3, r1
 801060c:	330c      	adds	r3, #12
 801060e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	3301      	adds	r3, #1
}
 8010614:	4618      	mov	r0, r3
 8010616:	3714      	adds	r7, #20
 8010618:	46bd      	mov	sp, r7
 801061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061e:	4770      	bx	lr
 8010620:	24031354 	.word	0x24031354

08010624 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8010624:	b480      	push	{r7}
 8010626:	b085      	sub	sp, #20
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	3b01      	subs	r3, #1
 8010630:	607b      	str	r3, [r7, #4]
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	2b01      	cmp	r3, #1
 8010636:	d825      	bhi.n	8010684 <dec_lock+0x60>
		n = Files[i].ctr;
 8010638:	4a17      	ldr	r2, [pc, #92]	; (8010698 <dec_lock+0x74>)
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	011b      	lsls	r3, r3, #4
 801063e:	4413      	add	r3, r2
 8010640:	330c      	adds	r3, #12
 8010642:	881b      	ldrh	r3, [r3, #0]
 8010644:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8010646:	89fb      	ldrh	r3, [r7, #14]
 8010648:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801064c:	d101      	bne.n	8010652 <dec_lock+0x2e>
 801064e:	2300      	movs	r3, #0
 8010650:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8010652:	89fb      	ldrh	r3, [r7, #14]
 8010654:	2b00      	cmp	r3, #0
 8010656:	d002      	beq.n	801065e <dec_lock+0x3a>
 8010658:	89fb      	ldrh	r3, [r7, #14]
 801065a:	3b01      	subs	r3, #1
 801065c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801065e:	4a0e      	ldr	r2, [pc, #56]	; (8010698 <dec_lock+0x74>)
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	011b      	lsls	r3, r3, #4
 8010664:	4413      	add	r3, r2
 8010666:	330c      	adds	r3, #12
 8010668:	89fa      	ldrh	r2, [r7, #14]
 801066a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 801066c:	89fb      	ldrh	r3, [r7, #14]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d105      	bne.n	801067e <dec_lock+0x5a>
 8010672:	4a09      	ldr	r2, [pc, #36]	; (8010698 <dec_lock+0x74>)
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	011b      	lsls	r3, r3, #4
 8010678:	4413      	add	r3, r2
 801067a:	2200      	movs	r2, #0
 801067c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801067e:	2300      	movs	r3, #0
 8010680:	737b      	strb	r3, [r7, #13]
 8010682:	e001      	b.n	8010688 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8010684:	2302      	movs	r3, #2
 8010686:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8010688:	7b7b      	ldrb	r3, [r7, #13]
}
 801068a:	4618      	mov	r0, r3
 801068c:	3714      	adds	r7, #20
 801068e:	46bd      	mov	sp, r7
 8010690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010694:	4770      	bx	lr
 8010696:	bf00      	nop
 8010698:	24031354 	.word	0x24031354

0801069c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 801069c:	b480      	push	{r7}
 801069e:	b085      	sub	sp, #20
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80106a4:	2300      	movs	r3, #0
 80106a6:	60fb      	str	r3, [r7, #12]
 80106a8:	e010      	b.n	80106cc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80106aa:	4a0d      	ldr	r2, [pc, #52]	; (80106e0 <clear_lock+0x44>)
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	011b      	lsls	r3, r3, #4
 80106b0:	4413      	add	r3, r2
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	687a      	ldr	r2, [r7, #4]
 80106b6:	429a      	cmp	r2, r3
 80106b8:	d105      	bne.n	80106c6 <clear_lock+0x2a>
 80106ba:	4a09      	ldr	r2, [pc, #36]	; (80106e0 <clear_lock+0x44>)
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	011b      	lsls	r3, r3, #4
 80106c0:	4413      	add	r3, r2
 80106c2:	2200      	movs	r2, #0
 80106c4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	3301      	adds	r3, #1
 80106ca:	60fb      	str	r3, [r7, #12]
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	2b01      	cmp	r3, #1
 80106d0:	d9eb      	bls.n	80106aa <clear_lock+0xe>
	}
}
 80106d2:	bf00      	nop
 80106d4:	bf00      	nop
 80106d6:	3714      	adds	r7, #20
 80106d8:	46bd      	mov	sp, r7
 80106da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106de:	4770      	bx	lr
 80106e0:	24031354 	.word	0x24031354

080106e4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b086      	sub	sp, #24
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80106ec:	2300      	movs	r3, #0
 80106ee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	78db      	ldrb	r3, [r3, #3]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d034      	beq.n	8010762 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106fc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	7858      	ldrb	r0, [r3, #1]
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8010708:	2301      	movs	r3, #1
 801070a:	697a      	ldr	r2, [r7, #20]
 801070c:	f7ff fd40 	bl	8010190 <disk_write>
 8010710:	4603      	mov	r3, r0
 8010712:	2b00      	cmp	r3, #0
 8010714:	d002      	beq.n	801071c <sync_window+0x38>
			res = FR_DISK_ERR;
 8010716:	2301      	movs	r3, #1
 8010718:	73fb      	strb	r3, [r7, #15]
 801071a:	e022      	b.n	8010762 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	2200      	movs	r2, #0
 8010720:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010726:	697a      	ldr	r2, [r7, #20]
 8010728:	1ad2      	subs	r2, r2, r3
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	69db      	ldr	r3, [r3, #28]
 801072e:	429a      	cmp	r2, r3
 8010730:	d217      	bcs.n	8010762 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	789b      	ldrb	r3, [r3, #2]
 8010736:	613b      	str	r3, [r7, #16]
 8010738:	e010      	b.n	801075c <sync_window+0x78>
					wsect += fs->fsize;
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	69db      	ldr	r3, [r3, #28]
 801073e:	697a      	ldr	r2, [r7, #20]
 8010740:	4413      	add	r3, r2
 8010742:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	7858      	ldrb	r0, [r3, #1]
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801074e:	2301      	movs	r3, #1
 8010750:	697a      	ldr	r2, [r7, #20]
 8010752:	f7ff fd1d 	bl	8010190 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010756:	693b      	ldr	r3, [r7, #16]
 8010758:	3b01      	subs	r3, #1
 801075a:	613b      	str	r3, [r7, #16]
 801075c:	693b      	ldr	r3, [r7, #16]
 801075e:	2b01      	cmp	r3, #1
 8010760:	d8eb      	bhi.n	801073a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8010762:	7bfb      	ldrb	r3, [r7, #15]
}
 8010764:	4618      	mov	r0, r3
 8010766:	3718      	adds	r7, #24
 8010768:	46bd      	mov	sp, r7
 801076a:	bd80      	pop	{r7, pc}

0801076c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b084      	sub	sp, #16
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
 8010774:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8010776:	2300      	movs	r3, #0
 8010778:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801077e:	683a      	ldr	r2, [r7, #0]
 8010780:	429a      	cmp	r2, r3
 8010782:	d01b      	beq.n	80107bc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8010784:	6878      	ldr	r0, [r7, #4]
 8010786:	f7ff ffad 	bl	80106e4 <sync_window>
 801078a:	4603      	mov	r3, r0
 801078c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801078e:	7bfb      	ldrb	r3, [r7, #15]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d113      	bne.n	80107bc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	7858      	ldrb	r0, [r3, #1]
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801079e:	2301      	movs	r3, #1
 80107a0:	683a      	ldr	r2, [r7, #0]
 80107a2:	f7ff fcd5 	bl	8010150 <disk_read>
 80107a6:	4603      	mov	r3, r0
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d004      	beq.n	80107b6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80107ac:	f04f 33ff 	mov.w	r3, #4294967295
 80107b0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80107b2:	2301      	movs	r3, #1
 80107b4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	683a      	ldr	r2, [r7, #0]
 80107ba:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80107bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80107be:	4618      	mov	r0, r3
 80107c0:	3710      	adds	r7, #16
 80107c2:	46bd      	mov	sp, r7
 80107c4:	bd80      	pop	{r7, pc}
	...

080107c8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80107c8:	b580      	push	{r7, lr}
 80107ca:	b084      	sub	sp, #16
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80107d0:	6878      	ldr	r0, [r7, #4]
 80107d2:	f7ff ff87 	bl	80106e4 <sync_window>
 80107d6:	4603      	mov	r3, r0
 80107d8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80107da:	7bfb      	ldrb	r3, [r7, #15]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d158      	bne.n	8010892 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	781b      	ldrb	r3, [r3, #0]
 80107e4:	2b03      	cmp	r3, #3
 80107e6:	d148      	bne.n	801087a <sync_fs+0xb2>
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	791b      	ldrb	r3, [r3, #4]
 80107ec:	2b01      	cmp	r3, #1
 80107ee:	d144      	bne.n	801087a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	3334      	adds	r3, #52	; 0x34
 80107f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80107f8:	2100      	movs	r1, #0
 80107fa:	4618      	mov	r0, r3
 80107fc:	f7ff fda9 	bl	8010352 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	3334      	adds	r3, #52	; 0x34
 8010804:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010808:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801080c:	4618      	mov	r0, r3
 801080e:	f7ff fd38 	bl	8010282 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	3334      	adds	r3, #52	; 0x34
 8010816:	4921      	ldr	r1, [pc, #132]	; (801089c <sync_fs+0xd4>)
 8010818:	4618      	mov	r0, r3
 801081a:	f7ff fd4d 	bl	80102b8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	3334      	adds	r3, #52	; 0x34
 8010822:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010826:	491e      	ldr	r1, [pc, #120]	; (80108a0 <sync_fs+0xd8>)
 8010828:	4618      	mov	r0, r3
 801082a:	f7ff fd45 	bl	80102b8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	3334      	adds	r3, #52	; 0x34
 8010832:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	695b      	ldr	r3, [r3, #20]
 801083a:	4619      	mov	r1, r3
 801083c:	4610      	mov	r0, r2
 801083e:	f7ff fd3b 	bl	80102b8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	3334      	adds	r3, #52	; 0x34
 8010846:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	691b      	ldr	r3, [r3, #16]
 801084e:	4619      	mov	r1, r3
 8010850:	4610      	mov	r0, r2
 8010852:	f7ff fd31 	bl	80102b8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	6a1b      	ldr	r3, [r3, #32]
 801085a:	1c5a      	adds	r2, r3, #1
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	7858      	ldrb	r0, [r3, #1]
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801086e:	2301      	movs	r3, #1
 8010870:	f7ff fc8e 	bl	8010190 <disk_write>
			fs->fsi_flag = 0;
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	2200      	movs	r2, #0
 8010878:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	785b      	ldrb	r3, [r3, #1]
 801087e:	2200      	movs	r2, #0
 8010880:	2100      	movs	r1, #0
 8010882:	4618      	mov	r0, r3
 8010884:	f7ff fca4 	bl	80101d0 <disk_ioctl>
 8010888:	4603      	mov	r3, r0
 801088a:	2b00      	cmp	r3, #0
 801088c:	d001      	beq.n	8010892 <sync_fs+0xca>
 801088e:	2301      	movs	r3, #1
 8010890:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8010892:	7bfb      	ldrb	r3, [r7, #15]
}
 8010894:	4618      	mov	r0, r3
 8010896:	3710      	adds	r7, #16
 8010898:	46bd      	mov	sp, r7
 801089a:	bd80      	pop	{r7, pc}
 801089c:	41615252 	.word	0x41615252
 80108a0:	61417272 	.word	0x61417272

080108a4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80108a4:	b480      	push	{r7}
 80108a6:	b083      	sub	sp, #12
 80108a8:	af00      	add	r7, sp, #0
 80108aa:	6078      	str	r0, [r7, #4]
 80108ac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80108ae:	683b      	ldr	r3, [r7, #0]
 80108b0:	3b02      	subs	r3, #2
 80108b2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	699b      	ldr	r3, [r3, #24]
 80108b8:	3b02      	subs	r3, #2
 80108ba:	683a      	ldr	r2, [r7, #0]
 80108bc:	429a      	cmp	r2, r3
 80108be:	d301      	bcc.n	80108c4 <clust2sect+0x20>
 80108c0:	2300      	movs	r3, #0
 80108c2:	e008      	b.n	80108d6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	895b      	ldrh	r3, [r3, #10]
 80108c8:	461a      	mov	r2, r3
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	fb03 f202 	mul.w	r2, r3, r2
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108d4:	4413      	add	r3, r2
}
 80108d6:	4618      	mov	r0, r3
 80108d8:	370c      	adds	r7, #12
 80108da:	46bd      	mov	sp, r7
 80108dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108e0:	4770      	bx	lr

080108e2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80108e2:	b580      	push	{r7, lr}
 80108e4:	b086      	sub	sp, #24
 80108e6:	af00      	add	r7, sp, #0
 80108e8:	6078      	str	r0, [r7, #4]
 80108ea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80108f2:	683b      	ldr	r3, [r7, #0]
 80108f4:	2b01      	cmp	r3, #1
 80108f6:	d904      	bls.n	8010902 <get_fat+0x20>
 80108f8:	693b      	ldr	r3, [r7, #16]
 80108fa:	699b      	ldr	r3, [r3, #24]
 80108fc:	683a      	ldr	r2, [r7, #0]
 80108fe:	429a      	cmp	r2, r3
 8010900:	d302      	bcc.n	8010908 <get_fat+0x26>
		val = 1;	/* Internal error */
 8010902:	2301      	movs	r3, #1
 8010904:	617b      	str	r3, [r7, #20]
 8010906:	e08f      	b.n	8010a28 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8010908:	f04f 33ff 	mov.w	r3, #4294967295
 801090c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801090e:	693b      	ldr	r3, [r7, #16]
 8010910:	781b      	ldrb	r3, [r3, #0]
 8010912:	2b03      	cmp	r3, #3
 8010914:	d062      	beq.n	80109dc <get_fat+0xfa>
 8010916:	2b03      	cmp	r3, #3
 8010918:	dc7c      	bgt.n	8010a14 <get_fat+0x132>
 801091a:	2b01      	cmp	r3, #1
 801091c:	d002      	beq.n	8010924 <get_fat+0x42>
 801091e:	2b02      	cmp	r3, #2
 8010920:	d042      	beq.n	80109a8 <get_fat+0xc6>
 8010922:	e077      	b.n	8010a14 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8010924:	683b      	ldr	r3, [r7, #0]
 8010926:	60fb      	str	r3, [r7, #12]
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	085b      	lsrs	r3, r3, #1
 801092c:	68fa      	ldr	r2, [r7, #12]
 801092e:	4413      	add	r3, r2
 8010930:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010932:	693b      	ldr	r3, [r7, #16]
 8010934:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	0a5b      	lsrs	r3, r3, #9
 801093a:	4413      	add	r3, r2
 801093c:	4619      	mov	r1, r3
 801093e:	6938      	ldr	r0, [r7, #16]
 8010940:	f7ff ff14 	bl	801076c <move_window>
 8010944:	4603      	mov	r3, r0
 8010946:	2b00      	cmp	r3, #0
 8010948:	d167      	bne.n	8010a1a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	1c5a      	adds	r2, r3, #1
 801094e:	60fa      	str	r2, [r7, #12]
 8010950:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010954:	693a      	ldr	r2, [r7, #16]
 8010956:	4413      	add	r3, r2
 8010958:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801095c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801095e:	693b      	ldr	r3, [r7, #16]
 8010960:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	0a5b      	lsrs	r3, r3, #9
 8010966:	4413      	add	r3, r2
 8010968:	4619      	mov	r1, r3
 801096a:	6938      	ldr	r0, [r7, #16]
 801096c:	f7ff fefe 	bl	801076c <move_window>
 8010970:	4603      	mov	r3, r0
 8010972:	2b00      	cmp	r3, #0
 8010974:	d153      	bne.n	8010a1e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801097c:	693a      	ldr	r2, [r7, #16]
 801097e:	4413      	add	r3, r2
 8010980:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010984:	021b      	lsls	r3, r3, #8
 8010986:	461a      	mov	r2, r3
 8010988:	68bb      	ldr	r3, [r7, #8]
 801098a:	4313      	orrs	r3, r2
 801098c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801098e:	683b      	ldr	r3, [r7, #0]
 8010990:	f003 0301 	and.w	r3, r3, #1
 8010994:	2b00      	cmp	r3, #0
 8010996:	d002      	beq.n	801099e <get_fat+0xbc>
 8010998:	68bb      	ldr	r3, [r7, #8]
 801099a:	091b      	lsrs	r3, r3, #4
 801099c:	e002      	b.n	80109a4 <get_fat+0xc2>
 801099e:	68bb      	ldr	r3, [r7, #8]
 80109a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80109a4:	617b      	str	r3, [r7, #20]
			break;
 80109a6:	e03f      	b.n	8010a28 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80109a8:	693b      	ldr	r3, [r7, #16]
 80109aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80109ac:	683b      	ldr	r3, [r7, #0]
 80109ae:	0a1b      	lsrs	r3, r3, #8
 80109b0:	4413      	add	r3, r2
 80109b2:	4619      	mov	r1, r3
 80109b4:	6938      	ldr	r0, [r7, #16]
 80109b6:	f7ff fed9 	bl	801076c <move_window>
 80109ba:	4603      	mov	r3, r0
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d130      	bne.n	8010a22 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80109c0:	693b      	ldr	r3, [r7, #16]
 80109c2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80109c6:	683b      	ldr	r3, [r7, #0]
 80109c8:	005b      	lsls	r3, r3, #1
 80109ca:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80109ce:	4413      	add	r3, r2
 80109d0:	4618      	mov	r0, r3
 80109d2:	f7ff fc1b 	bl	801020c <ld_word>
 80109d6:	4603      	mov	r3, r0
 80109d8:	617b      	str	r3, [r7, #20]
			break;
 80109da:	e025      	b.n	8010a28 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80109dc:	693b      	ldr	r3, [r7, #16]
 80109de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	09db      	lsrs	r3, r3, #7
 80109e4:	4413      	add	r3, r2
 80109e6:	4619      	mov	r1, r3
 80109e8:	6938      	ldr	r0, [r7, #16]
 80109ea:	f7ff febf 	bl	801076c <move_window>
 80109ee:	4603      	mov	r3, r0
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d118      	bne.n	8010a26 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80109f4:	693b      	ldr	r3, [r7, #16]
 80109f6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80109fa:	683b      	ldr	r3, [r7, #0]
 80109fc:	009b      	lsls	r3, r3, #2
 80109fe:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8010a02:	4413      	add	r3, r2
 8010a04:	4618      	mov	r0, r3
 8010a06:	f7ff fc19 	bl	801023c <ld_dword>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8010a10:	617b      	str	r3, [r7, #20]
			break;
 8010a12:	e009      	b.n	8010a28 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8010a14:	2301      	movs	r3, #1
 8010a16:	617b      	str	r3, [r7, #20]
 8010a18:	e006      	b.n	8010a28 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010a1a:	bf00      	nop
 8010a1c:	e004      	b.n	8010a28 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010a1e:	bf00      	nop
 8010a20:	e002      	b.n	8010a28 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8010a22:	bf00      	nop
 8010a24:	e000      	b.n	8010a28 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8010a26:	bf00      	nop
		}
	}

	return val;
 8010a28:	697b      	ldr	r3, [r7, #20]
}
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	3718      	adds	r7, #24
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	bd80      	pop	{r7, pc}

08010a32 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8010a32:	b590      	push	{r4, r7, lr}
 8010a34:	b089      	sub	sp, #36	; 0x24
 8010a36:	af00      	add	r7, sp, #0
 8010a38:	60f8      	str	r0, [r7, #12]
 8010a3a:	60b9      	str	r1, [r7, #8]
 8010a3c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8010a3e:	2302      	movs	r3, #2
 8010a40:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	2b01      	cmp	r3, #1
 8010a46:	f240 80d9 	bls.w	8010bfc <put_fat+0x1ca>
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	699b      	ldr	r3, [r3, #24]
 8010a4e:	68ba      	ldr	r2, [r7, #8]
 8010a50:	429a      	cmp	r2, r3
 8010a52:	f080 80d3 	bcs.w	8010bfc <put_fat+0x1ca>
		switch (fs->fs_type) {
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	781b      	ldrb	r3, [r3, #0]
 8010a5a:	2b03      	cmp	r3, #3
 8010a5c:	f000 8096 	beq.w	8010b8c <put_fat+0x15a>
 8010a60:	2b03      	cmp	r3, #3
 8010a62:	f300 80cb 	bgt.w	8010bfc <put_fat+0x1ca>
 8010a66:	2b01      	cmp	r3, #1
 8010a68:	d002      	beq.n	8010a70 <put_fat+0x3e>
 8010a6a:	2b02      	cmp	r3, #2
 8010a6c:	d06e      	beq.n	8010b4c <put_fat+0x11a>
 8010a6e:	e0c5      	b.n	8010bfc <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	61bb      	str	r3, [r7, #24]
 8010a74:	69bb      	ldr	r3, [r7, #24]
 8010a76:	085b      	lsrs	r3, r3, #1
 8010a78:	69ba      	ldr	r2, [r7, #24]
 8010a7a:	4413      	add	r3, r2
 8010a7c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010a82:	69bb      	ldr	r3, [r7, #24]
 8010a84:	0a5b      	lsrs	r3, r3, #9
 8010a86:	4413      	add	r3, r2
 8010a88:	4619      	mov	r1, r3
 8010a8a:	68f8      	ldr	r0, [r7, #12]
 8010a8c:	f7ff fe6e 	bl	801076c <move_window>
 8010a90:	4603      	mov	r3, r0
 8010a92:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010a94:	7ffb      	ldrb	r3, [r7, #31]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	f040 80a9 	bne.w	8010bee <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010aa2:	69bb      	ldr	r3, [r7, #24]
 8010aa4:	1c59      	adds	r1, r3, #1
 8010aa6:	61b9      	str	r1, [r7, #24]
 8010aa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010aac:	4413      	add	r3, r2
 8010aae:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	f003 0301 	and.w	r3, r3, #1
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d00d      	beq.n	8010ad6 <put_fat+0xa4>
 8010aba:	697b      	ldr	r3, [r7, #20]
 8010abc:	781b      	ldrb	r3, [r3, #0]
 8010abe:	b25b      	sxtb	r3, r3
 8010ac0:	f003 030f 	and.w	r3, r3, #15
 8010ac4:	b25a      	sxtb	r2, r3
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	b2db      	uxtb	r3, r3
 8010aca:	011b      	lsls	r3, r3, #4
 8010acc:	b25b      	sxtb	r3, r3
 8010ace:	4313      	orrs	r3, r2
 8010ad0:	b25b      	sxtb	r3, r3
 8010ad2:	b2db      	uxtb	r3, r3
 8010ad4:	e001      	b.n	8010ada <put_fat+0xa8>
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	b2db      	uxtb	r3, r3
 8010ada:	697a      	ldr	r2, [r7, #20]
 8010adc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	2201      	movs	r2, #1
 8010ae2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010ae8:	69bb      	ldr	r3, [r7, #24]
 8010aea:	0a5b      	lsrs	r3, r3, #9
 8010aec:	4413      	add	r3, r2
 8010aee:	4619      	mov	r1, r3
 8010af0:	68f8      	ldr	r0, [r7, #12]
 8010af2:	f7ff fe3b 	bl	801076c <move_window>
 8010af6:	4603      	mov	r3, r0
 8010af8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010afa:	7ffb      	ldrb	r3, [r7, #31]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d178      	bne.n	8010bf2 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010b06:	69bb      	ldr	r3, [r7, #24]
 8010b08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b0c:	4413      	add	r3, r2
 8010b0e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8010b10:	68bb      	ldr	r3, [r7, #8]
 8010b12:	f003 0301 	and.w	r3, r3, #1
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d003      	beq.n	8010b22 <put_fat+0xf0>
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	091b      	lsrs	r3, r3, #4
 8010b1e:	b2db      	uxtb	r3, r3
 8010b20:	e00e      	b.n	8010b40 <put_fat+0x10e>
 8010b22:	697b      	ldr	r3, [r7, #20]
 8010b24:	781b      	ldrb	r3, [r3, #0]
 8010b26:	b25b      	sxtb	r3, r3
 8010b28:	f023 030f 	bic.w	r3, r3, #15
 8010b2c:	b25a      	sxtb	r2, r3
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	0a1b      	lsrs	r3, r3, #8
 8010b32:	b25b      	sxtb	r3, r3
 8010b34:	f003 030f 	and.w	r3, r3, #15
 8010b38:	b25b      	sxtb	r3, r3
 8010b3a:	4313      	orrs	r3, r2
 8010b3c:	b25b      	sxtb	r3, r3
 8010b3e:	b2db      	uxtb	r3, r3
 8010b40:	697a      	ldr	r2, [r7, #20]
 8010b42:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	2201      	movs	r2, #1
 8010b48:	70da      	strb	r2, [r3, #3]
			break;
 8010b4a:	e057      	b.n	8010bfc <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010b50:	68bb      	ldr	r3, [r7, #8]
 8010b52:	0a1b      	lsrs	r3, r3, #8
 8010b54:	4413      	add	r3, r2
 8010b56:	4619      	mov	r1, r3
 8010b58:	68f8      	ldr	r0, [r7, #12]
 8010b5a:	f7ff fe07 	bl	801076c <move_window>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010b62:	7ffb      	ldrb	r3, [r7, #31]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d146      	bne.n	8010bf6 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010b6e:	68bb      	ldr	r3, [r7, #8]
 8010b70:	005b      	lsls	r3, r3, #1
 8010b72:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8010b76:	4413      	add	r3, r2
 8010b78:	687a      	ldr	r2, [r7, #4]
 8010b7a:	b292      	uxth	r2, r2
 8010b7c:	4611      	mov	r1, r2
 8010b7e:	4618      	mov	r0, r3
 8010b80:	f7ff fb7f 	bl	8010282 <st_word>
			fs->wflag = 1;
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	2201      	movs	r2, #1
 8010b88:	70da      	strb	r2, [r3, #3]
			break;
 8010b8a:	e037      	b.n	8010bfc <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010b90:	68bb      	ldr	r3, [r7, #8]
 8010b92:	09db      	lsrs	r3, r3, #7
 8010b94:	4413      	add	r3, r2
 8010b96:	4619      	mov	r1, r3
 8010b98:	68f8      	ldr	r0, [r7, #12]
 8010b9a:	f7ff fde7 	bl	801076c <move_window>
 8010b9e:	4603      	mov	r3, r0
 8010ba0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010ba2:	7ffb      	ldrb	r3, [r7, #31]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d128      	bne.n	8010bfa <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010bb4:	68bb      	ldr	r3, [r7, #8]
 8010bb6:	009b      	lsls	r3, r3, #2
 8010bb8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8010bbc:	4413      	add	r3, r2
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	f7ff fb3c 	bl	801023c <ld_dword>
 8010bc4:	4603      	mov	r3, r0
 8010bc6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8010bca:	4323      	orrs	r3, r4
 8010bcc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010bd4:	68bb      	ldr	r3, [r7, #8]
 8010bd6:	009b      	lsls	r3, r3, #2
 8010bd8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8010bdc:	4413      	add	r3, r2
 8010bde:	6879      	ldr	r1, [r7, #4]
 8010be0:	4618      	mov	r0, r3
 8010be2:	f7ff fb69 	bl	80102b8 <st_dword>
			fs->wflag = 1;
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	2201      	movs	r2, #1
 8010bea:	70da      	strb	r2, [r3, #3]
			break;
 8010bec:	e006      	b.n	8010bfc <put_fat+0x1ca>
			if (res != FR_OK) break;
 8010bee:	bf00      	nop
 8010bf0:	e004      	b.n	8010bfc <put_fat+0x1ca>
			if (res != FR_OK) break;
 8010bf2:	bf00      	nop
 8010bf4:	e002      	b.n	8010bfc <put_fat+0x1ca>
			if (res != FR_OK) break;
 8010bf6:	bf00      	nop
 8010bf8:	e000      	b.n	8010bfc <put_fat+0x1ca>
			if (res != FR_OK) break;
 8010bfa:	bf00      	nop
		}
	}
	return res;
 8010bfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8010bfe:	4618      	mov	r0, r3
 8010c00:	3724      	adds	r7, #36	; 0x24
 8010c02:	46bd      	mov	sp, r7
 8010c04:	bd90      	pop	{r4, r7, pc}

08010c06 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8010c06:	b580      	push	{r7, lr}
 8010c08:	b088      	sub	sp, #32
 8010c0a:	af00      	add	r7, sp, #0
 8010c0c:	60f8      	str	r0, [r7, #12]
 8010c0e:	60b9      	str	r1, [r7, #8]
 8010c10:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8010c12:	2300      	movs	r3, #0
 8010c14:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8010c1c:	68bb      	ldr	r3, [r7, #8]
 8010c1e:	2b01      	cmp	r3, #1
 8010c20:	d904      	bls.n	8010c2c <remove_chain+0x26>
 8010c22:	69bb      	ldr	r3, [r7, #24]
 8010c24:	699b      	ldr	r3, [r3, #24]
 8010c26:	68ba      	ldr	r2, [r7, #8]
 8010c28:	429a      	cmp	r2, r3
 8010c2a:	d301      	bcc.n	8010c30 <remove_chain+0x2a>
 8010c2c:	2302      	movs	r3, #2
 8010c2e:	e04b      	b.n	8010cc8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d00c      	beq.n	8010c50 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8010c36:	f04f 32ff 	mov.w	r2, #4294967295
 8010c3a:	6879      	ldr	r1, [r7, #4]
 8010c3c:	69b8      	ldr	r0, [r7, #24]
 8010c3e:	f7ff fef8 	bl	8010a32 <put_fat>
 8010c42:	4603      	mov	r3, r0
 8010c44:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8010c46:	7ffb      	ldrb	r3, [r7, #31]
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d001      	beq.n	8010c50 <remove_chain+0x4a>
 8010c4c:	7ffb      	ldrb	r3, [r7, #31]
 8010c4e:	e03b      	b.n	8010cc8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8010c50:	68b9      	ldr	r1, [r7, #8]
 8010c52:	68f8      	ldr	r0, [r7, #12]
 8010c54:	f7ff fe45 	bl	80108e2 <get_fat>
 8010c58:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8010c5a:	697b      	ldr	r3, [r7, #20]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d031      	beq.n	8010cc4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8010c60:	697b      	ldr	r3, [r7, #20]
 8010c62:	2b01      	cmp	r3, #1
 8010c64:	d101      	bne.n	8010c6a <remove_chain+0x64>
 8010c66:	2302      	movs	r3, #2
 8010c68:	e02e      	b.n	8010cc8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8010c6a:	697b      	ldr	r3, [r7, #20]
 8010c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c70:	d101      	bne.n	8010c76 <remove_chain+0x70>
 8010c72:	2301      	movs	r3, #1
 8010c74:	e028      	b.n	8010cc8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8010c76:	2200      	movs	r2, #0
 8010c78:	68b9      	ldr	r1, [r7, #8]
 8010c7a:	69b8      	ldr	r0, [r7, #24]
 8010c7c:	f7ff fed9 	bl	8010a32 <put_fat>
 8010c80:	4603      	mov	r3, r0
 8010c82:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8010c84:	7ffb      	ldrb	r3, [r7, #31]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d001      	beq.n	8010c8e <remove_chain+0x88>
 8010c8a:	7ffb      	ldrb	r3, [r7, #31]
 8010c8c:	e01c      	b.n	8010cc8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8010c8e:	69bb      	ldr	r3, [r7, #24]
 8010c90:	695a      	ldr	r2, [r3, #20]
 8010c92:	69bb      	ldr	r3, [r7, #24]
 8010c94:	699b      	ldr	r3, [r3, #24]
 8010c96:	3b02      	subs	r3, #2
 8010c98:	429a      	cmp	r2, r3
 8010c9a:	d20b      	bcs.n	8010cb4 <remove_chain+0xae>
			fs->free_clst++;
 8010c9c:	69bb      	ldr	r3, [r7, #24]
 8010c9e:	695b      	ldr	r3, [r3, #20]
 8010ca0:	1c5a      	adds	r2, r3, #1
 8010ca2:	69bb      	ldr	r3, [r7, #24]
 8010ca4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8010ca6:	69bb      	ldr	r3, [r7, #24]
 8010ca8:	791b      	ldrb	r3, [r3, #4]
 8010caa:	f043 0301 	orr.w	r3, r3, #1
 8010cae:	b2da      	uxtb	r2, r3
 8010cb0:	69bb      	ldr	r3, [r7, #24]
 8010cb2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8010cb8:	69bb      	ldr	r3, [r7, #24]
 8010cba:	699b      	ldr	r3, [r3, #24]
 8010cbc:	68ba      	ldr	r2, [r7, #8]
 8010cbe:	429a      	cmp	r2, r3
 8010cc0:	d3c6      	bcc.n	8010c50 <remove_chain+0x4a>
 8010cc2:	e000      	b.n	8010cc6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8010cc4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8010cc6:	2300      	movs	r3, #0
}
 8010cc8:	4618      	mov	r0, r3
 8010cca:	3720      	adds	r7, #32
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	bd80      	pop	{r7, pc}

08010cd0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b088      	sub	sp, #32
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
 8010cd8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8010ce0:	683b      	ldr	r3, [r7, #0]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d10d      	bne.n	8010d02 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8010ce6:	693b      	ldr	r3, [r7, #16]
 8010ce8:	691b      	ldr	r3, [r3, #16]
 8010cea:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8010cec:	69bb      	ldr	r3, [r7, #24]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d004      	beq.n	8010cfc <create_chain+0x2c>
 8010cf2:	693b      	ldr	r3, [r7, #16]
 8010cf4:	699b      	ldr	r3, [r3, #24]
 8010cf6:	69ba      	ldr	r2, [r7, #24]
 8010cf8:	429a      	cmp	r2, r3
 8010cfa:	d31b      	bcc.n	8010d34 <create_chain+0x64>
 8010cfc:	2301      	movs	r3, #1
 8010cfe:	61bb      	str	r3, [r7, #24]
 8010d00:	e018      	b.n	8010d34 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8010d02:	6839      	ldr	r1, [r7, #0]
 8010d04:	6878      	ldr	r0, [r7, #4]
 8010d06:	f7ff fdec 	bl	80108e2 <get_fat>
 8010d0a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	2b01      	cmp	r3, #1
 8010d10:	d801      	bhi.n	8010d16 <create_chain+0x46>
 8010d12:	2301      	movs	r3, #1
 8010d14:	e070      	b.n	8010df8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d1c:	d101      	bne.n	8010d22 <create_chain+0x52>
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	e06a      	b.n	8010df8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8010d22:	693b      	ldr	r3, [r7, #16]
 8010d24:	699b      	ldr	r3, [r3, #24]
 8010d26:	68fa      	ldr	r2, [r7, #12]
 8010d28:	429a      	cmp	r2, r3
 8010d2a:	d201      	bcs.n	8010d30 <create_chain+0x60>
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	e063      	b.n	8010df8 <create_chain+0x128>
		scl = clst;
 8010d30:	683b      	ldr	r3, [r7, #0]
 8010d32:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8010d34:	69bb      	ldr	r3, [r7, #24]
 8010d36:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8010d38:	69fb      	ldr	r3, [r7, #28]
 8010d3a:	3301      	adds	r3, #1
 8010d3c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8010d3e:	693b      	ldr	r3, [r7, #16]
 8010d40:	699b      	ldr	r3, [r3, #24]
 8010d42:	69fa      	ldr	r2, [r7, #28]
 8010d44:	429a      	cmp	r2, r3
 8010d46:	d307      	bcc.n	8010d58 <create_chain+0x88>
				ncl = 2;
 8010d48:	2302      	movs	r3, #2
 8010d4a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8010d4c:	69fa      	ldr	r2, [r7, #28]
 8010d4e:	69bb      	ldr	r3, [r7, #24]
 8010d50:	429a      	cmp	r2, r3
 8010d52:	d901      	bls.n	8010d58 <create_chain+0x88>
 8010d54:	2300      	movs	r3, #0
 8010d56:	e04f      	b.n	8010df8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8010d58:	69f9      	ldr	r1, [r7, #28]
 8010d5a:	6878      	ldr	r0, [r7, #4]
 8010d5c:	f7ff fdc1 	bl	80108e2 <get_fat>
 8010d60:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d00e      	beq.n	8010d86 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	2b01      	cmp	r3, #1
 8010d6c:	d003      	beq.n	8010d76 <create_chain+0xa6>
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d74:	d101      	bne.n	8010d7a <create_chain+0xaa>
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	e03e      	b.n	8010df8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8010d7a:	69fa      	ldr	r2, [r7, #28]
 8010d7c:	69bb      	ldr	r3, [r7, #24]
 8010d7e:	429a      	cmp	r2, r3
 8010d80:	d1da      	bne.n	8010d38 <create_chain+0x68>
 8010d82:	2300      	movs	r3, #0
 8010d84:	e038      	b.n	8010df8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8010d86:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8010d88:	f04f 32ff 	mov.w	r2, #4294967295
 8010d8c:	69f9      	ldr	r1, [r7, #28]
 8010d8e:	6938      	ldr	r0, [r7, #16]
 8010d90:	f7ff fe4f 	bl	8010a32 <put_fat>
 8010d94:	4603      	mov	r3, r0
 8010d96:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8010d98:	7dfb      	ldrb	r3, [r7, #23]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d109      	bne.n	8010db2 <create_chain+0xe2>
 8010d9e:	683b      	ldr	r3, [r7, #0]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d006      	beq.n	8010db2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8010da4:	69fa      	ldr	r2, [r7, #28]
 8010da6:	6839      	ldr	r1, [r7, #0]
 8010da8:	6938      	ldr	r0, [r7, #16]
 8010daa:	f7ff fe42 	bl	8010a32 <put_fat>
 8010dae:	4603      	mov	r3, r0
 8010db0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8010db2:	7dfb      	ldrb	r3, [r7, #23]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d116      	bne.n	8010de6 <create_chain+0x116>
		fs->last_clst = ncl;
 8010db8:	693b      	ldr	r3, [r7, #16]
 8010dba:	69fa      	ldr	r2, [r7, #28]
 8010dbc:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8010dbe:	693b      	ldr	r3, [r7, #16]
 8010dc0:	695a      	ldr	r2, [r3, #20]
 8010dc2:	693b      	ldr	r3, [r7, #16]
 8010dc4:	699b      	ldr	r3, [r3, #24]
 8010dc6:	3b02      	subs	r3, #2
 8010dc8:	429a      	cmp	r2, r3
 8010dca:	d804      	bhi.n	8010dd6 <create_chain+0x106>
 8010dcc:	693b      	ldr	r3, [r7, #16]
 8010dce:	695b      	ldr	r3, [r3, #20]
 8010dd0:	1e5a      	subs	r2, r3, #1
 8010dd2:	693b      	ldr	r3, [r7, #16]
 8010dd4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8010dd6:	693b      	ldr	r3, [r7, #16]
 8010dd8:	791b      	ldrb	r3, [r3, #4]
 8010dda:	f043 0301 	orr.w	r3, r3, #1
 8010dde:	b2da      	uxtb	r2, r3
 8010de0:	693b      	ldr	r3, [r7, #16]
 8010de2:	711a      	strb	r2, [r3, #4]
 8010de4:	e007      	b.n	8010df6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8010de6:	7dfb      	ldrb	r3, [r7, #23]
 8010de8:	2b01      	cmp	r3, #1
 8010dea:	d102      	bne.n	8010df2 <create_chain+0x122>
 8010dec:	f04f 33ff 	mov.w	r3, #4294967295
 8010df0:	e000      	b.n	8010df4 <create_chain+0x124>
 8010df2:	2301      	movs	r3, #1
 8010df4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8010df6:	69fb      	ldr	r3, [r7, #28]
}
 8010df8:	4618      	mov	r0, r3
 8010dfa:	3720      	adds	r7, #32
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bd80      	pop	{r7, pc}

08010e00 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8010e00:	b480      	push	{r7}
 8010e02:	b087      	sub	sp, #28
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	6078      	str	r0, [r7, #4]
 8010e08:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e14:	3304      	adds	r3, #4
 8010e16:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010e18:	683b      	ldr	r3, [r7, #0]
 8010e1a:	0a5b      	lsrs	r3, r3, #9
 8010e1c:	68fa      	ldr	r2, [r7, #12]
 8010e1e:	8952      	ldrh	r2, [r2, #10]
 8010e20:	fbb3 f3f2 	udiv	r3, r3, r2
 8010e24:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010e26:	693b      	ldr	r3, [r7, #16]
 8010e28:	1d1a      	adds	r2, r3, #4
 8010e2a:	613a      	str	r2, [r7, #16]
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8010e30:	68bb      	ldr	r3, [r7, #8]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d101      	bne.n	8010e3a <clmt_clust+0x3a>
 8010e36:	2300      	movs	r3, #0
 8010e38:	e010      	b.n	8010e5c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8010e3a:	697a      	ldr	r2, [r7, #20]
 8010e3c:	68bb      	ldr	r3, [r7, #8]
 8010e3e:	429a      	cmp	r2, r3
 8010e40:	d307      	bcc.n	8010e52 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8010e42:	697a      	ldr	r2, [r7, #20]
 8010e44:	68bb      	ldr	r3, [r7, #8]
 8010e46:	1ad3      	subs	r3, r2, r3
 8010e48:	617b      	str	r3, [r7, #20]
 8010e4a:	693b      	ldr	r3, [r7, #16]
 8010e4c:	3304      	adds	r3, #4
 8010e4e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010e50:	e7e9      	b.n	8010e26 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8010e52:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8010e54:	693b      	ldr	r3, [r7, #16]
 8010e56:	681a      	ldr	r2, [r3, #0]
 8010e58:	697b      	ldr	r3, [r7, #20]
 8010e5a:	4413      	add	r3, r2
}
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	371c      	adds	r7, #28
 8010e60:	46bd      	mov	sp, r7
 8010e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e66:	4770      	bx	lr

08010e68 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8010e68:	b580      	push	{r7, lr}
 8010e6a:	b086      	sub	sp, #24
 8010e6c:	af00      	add	r7, sp, #0
 8010e6e:	6078      	str	r0, [r7, #4]
 8010e70:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8010e78:	683b      	ldr	r3, [r7, #0]
 8010e7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010e7e:	d204      	bcs.n	8010e8a <dir_sdi+0x22>
 8010e80:	683b      	ldr	r3, [r7, #0]
 8010e82:	f003 031f 	and.w	r3, r3, #31
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d001      	beq.n	8010e8e <dir_sdi+0x26>
		return FR_INT_ERR;
 8010e8a:	2302      	movs	r3, #2
 8010e8c:	e063      	b.n	8010f56 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	683a      	ldr	r2, [r7, #0]
 8010e92:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	689b      	ldr	r3, [r3, #8]
 8010e98:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8010e9a:	697b      	ldr	r3, [r7, #20]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d106      	bne.n	8010eae <dir_sdi+0x46>
 8010ea0:	693b      	ldr	r3, [r7, #16]
 8010ea2:	781b      	ldrb	r3, [r3, #0]
 8010ea4:	2b02      	cmp	r3, #2
 8010ea6:	d902      	bls.n	8010eae <dir_sdi+0x46>
		clst = fs->dirbase;
 8010ea8:	693b      	ldr	r3, [r7, #16]
 8010eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010eac:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8010eae:	697b      	ldr	r3, [r7, #20]
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d10c      	bne.n	8010ece <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8010eb4:	683b      	ldr	r3, [r7, #0]
 8010eb6:	095b      	lsrs	r3, r3, #5
 8010eb8:	693a      	ldr	r2, [r7, #16]
 8010eba:	8912      	ldrh	r2, [r2, #8]
 8010ebc:	4293      	cmp	r3, r2
 8010ebe:	d301      	bcc.n	8010ec4 <dir_sdi+0x5c>
 8010ec0:	2302      	movs	r3, #2
 8010ec2:	e048      	b.n	8010f56 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8010ec4:	693b      	ldr	r3, [r7, #16]
 8010ec6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	61da      	str	r2, [r3, #28]
 8010ecc:	e029      	b.n	8010f22 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8010ece:	693b      	ldr	r3, [r7, #16]
 8010ed0:	895b      	ldrh	r3, [r3, #10]
 8010ed2:	025b      	lsls	r3, r3, #9
 8010ed4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010ed6:	e019      	b.n	8010f0c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	6979      	ldr	r1, [r7, #20]
 8010edc:	4618      	mov	r0, r3
 8010ede:	f7ff fd00 	bl	80108e2 <get_fat>
 8010ee2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010ee4:	697b      	ldr	r3, [r7, #20]
 8010ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010eea:	d101      	bne.n	8010ef0 <dir_sdi+0x88>
 8010eec:	2301      	movs	r3, #1
 8010eee:	e032      	b.n	8010f56 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8010ef0:	697b      	ldr	r3, [r7, #20]
 8010ef2:	2b01      	cmp	r3, #1
 8010ef4:	d904      	bls.n	8010f00 <dir_sdi+0x98>
 8010ef6:	693b      	ldr	r3, [r7, #16]
 8010ef8:	699b      	ldr	r3, [r3, #24]
 8010efa:	697a      	ldr	r2, [r7, #20]
 8010efc:	429a      	cmp	r2, r3
 8010efe:	d301      	bcc.n	8010f04 <dir_sdi+0x9c>
 8010f00:	2302      	movs	r3, #2
 8010f02:	e028      	b.n	8010f56 <dir_sdi+0xee>
			ofs -= csz;
 8010f04:	683a      	ldr	r2, [r7, #0]
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	1ad3      	subs	r3, r2, r3
 8010f0a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010f0c:	683a      	ldr	r2, [r7, #0]
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	429a      	cmp	r2, r3
 8010f12:	d2e1      	bcs.n	8010ed8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8010f14:	6979      	ldr	r1, [r7, #20]
 8010f16:	6938      	ldr	r0, [r7, #16]
 8010f18:	f7ff fcc4 	bl	80108a4 <clust2sect>
 8010f1c:	4602      	mov	r2, r0
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	697a      	ldr	r2, [r7, #20]
 8010f26:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	69db      	ldr	r3, [r3, #28]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d101      	bne.n	8010f34 <dir_sdi+0xcc>
 8010f30:	2302      	movs	r3, #2
 8010f32:	e010      	b.n	8010f56 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	69da      	ldr	r2, [r3, #28]
 8010f38:	683b      	ldr	r3, [r7, #0]
 8010f3a:	0a5b      	lsrs	r3, r3, #9
 8010f3c:	441a      	add	r2, r3
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8010f42:	693b      	ldr	r3, [r7, #16]
 8010f44:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010f48:	683b      	ldr	r3, [r7, #0]
 8010f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f4e:	441a      	add	r2, r3
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010f54:	2300      	movs	r3, #0
}
 8010f56:	4618      	mov	r0, r3
 8010f58:	3718      	adds	r7, #24
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	bd80      	pop	{r7, pc}

08010f5e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8010f5e:	b580      	push	{r7, lr}
 8010f60:	b086      	sub	sp, #24
 8010f62:	af00      	add	r7, sp, #0
 8010f64:	6078      	str	r0, [r7, #4]
 8010f66:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	695b      	ldr	r3, [r3, #20]
 8010f72:	3320      	adds	r3, #32
 8010f74:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	69db      	ldr	r3, [r3, #28]
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d003      	beq.n	8010f86 <dir_next+0x28>
 8010f7e:	68bb      	ldr	r3, [r7, #8]
 8010f80:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010f84:	d301      	bcc.n	8010f8a <dir_next+0x2c>
 8010f86:	2304      	movs	r3, #4
 8010f88:	e0aa      	b.n	80110e0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8010f8a:	68bb      	ldr	r3, [r7, #8]
 8010f8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	f040 8098 	bne.w	80110c6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	69db      	ldr	r3, [r3, #28]
 8010f9a:	1c5a      	adds	r2, r3, #1
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	699b      	ldr	r3, [r3, #24]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d10b      	bne.n	8010fc0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8010fa8:	68bb      	ldr	r3, [r7, #8]
 8010faa:	095b      	lsrs	r3, r3, #5
 8010fac:	68fa      	ldr	r2, [r7, #12]
 8010fae:	8912      	ldrh	r2, [r2, #8]
 8010fb0:	4293      	cmp	r3, r2
 8010fb2:	f0c0 8088 	bcc.w	80110c6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	2200      	movs	r2, #0
 8010fba:	61da      	str	r2, [r3, #28]
 8010fbc:	2304      	movs	r3, #4
 8010fbe:	e08f      	b.n	80110e0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8010fc0:	68bb      	ldr	r3, [r7, #8]
 8010fc2:	0a5b      	lsrs	r3, r3, #9
 8010fc4:	68fa      	ldr	r2, [r7, #12]
 8010fc6:	8952      	ldrh	r2, [r2, #10]
 8010fc8:	3a01      	subs	r2, #1
 8010fca:	4013      	ands	r3, r2
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d17a      	bne.n	80110c6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8010fd0:	687a      	ldr	r2, [r7, #4]
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	699b      	ldr	r3, [r3, #24]
 8010fd6:	4619      	mov	r1, r3
 8010fd8:	4610      	mov	r0, r2
 8010fda:	f7ff fc82 	bl	80108e2 <get_fat>
 8010fde:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8010fe0:	697b      	ldr	r3, [r7, #20]
 8010fe2:	2b01      	cmp	r3, #1
 8010fe4:	d801      	bhi.n	8010fea <dir_next+0x8c>
 8010fe6:	2302      	movs	r3, #2
 8010fe8:	e07a      	b.n	80110e0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8010fea:	697b      	ldr	r3, [r7, #20]
 8010fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ff0:	d101      	bne.n	8010ff6 <dir_next+0x98>
 8010ff2:	2301      	movs	r3, #1
 8010ff4:	e074      	b.n	80110e0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	699b      	ldr	r3, [r3, #24]
 8010ffa:	697a      	ldr	r2, [r7, #20]
 8010ffc:	429a      	cmp	r2, r3
 8010ffe:	d358      	bcc.n	80110b2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8011000:	683b      	ldr	r3, [r7, #0]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d104      	bne.n	8011010 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	2200      	movs	r2, #0
 801100a:	61da      	str	r2, [r3, #28]
 801100c:	2304      	movs	r3, #4
 801100e:	e067      	b.n	80110e0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8011010:	687a      	ldr	r2, [r7, #4]
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	699b      	ldr	r3, [r3, #24]
 8011016:	4619      	mov	r1, r3
 8011018:	4610      	mov	r0, r2
 801101a:	f7ff fe59 	bl	8010cd0 <create_chain>
 801101e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8011020:	697b      	ldr	r3, [r7, #20]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d101      	bne.n	801102a <dir_next+0xcc>
 8011026:	2307      	movs	r3, #7
 8011028:	e05a      	b.n	80110e0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801102a:	697b      	ldr	r3, [r7, #20]
 801102c:	2b01      	cmp	r3, #1
 801102e:	d101      	bne.n	8011034 <dir_next+0xd6>
 8011030:	2302      	movs	r3, #2
 8011032:	e055      	b.n	80110e0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8011034:	697b      	ldr	r3, [r7, #20]
 8011036:	f1b3 3fff 	cmp.w	r3, #4294967295
 801103a:	d101      	bne.n	8011040 <dir_next+0xe2>
 801103c:	2301      	movs	r3, #1
 801103e:	e04f      	b.n	80110e0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8011040:	68f8      	ldr	r0, [r7, #12]
 8011042:	f7ff fb4f 	bl	80106e4 <sync_window>
 8011046:	4603      	mov	r3, r0
 8011048:	2b00      	cmp	r3, #0
 801104a:	d001      	beq.n	8011050 <dir_next+0xf2>
 801104c:	2301      	movs	r3, #1
 801104e:	e047      	b.n	80110e0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	3334      	adds	r3, #52	; 0x34
 8011054:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011058:	2100      	movs	r1, #0
 801105a:	4618      	mov	r0, r3
 801105c:	f7ff f979 	bl	8010352 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011060:	2300      	movs	r3, #0
 8011062:	613b      	str	r3, [r7, #16]
 8011064:	6979      	ldr	r1, [r7, #20]
 8011066:	68f8      	ldr	r0, [r7, #12]
 8011068:	f7ff fc1c 	bl	80108a4 <clust2sect>
 801106c:	4602      	mov	r2, r0
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	631a      	str	r2, [r3, #48]	; 0x30
 8011072:	e012      	b.n	801109a <dir_next+0x13c>
						fs->wflag = 1;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	2201      	movs	r2, #1
 8011078:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801107a:	68f8      	ldr	r0, [r7, #12]
 801107c:	f7ff fb32 	bl	80106e4 <sync_window>
 8011080:	4603      	mov	r3, r0
 8011082:	2b00      	cmp	r3, #0
 8011084:	d001      	beq.n	801108a <dir_next+0x12c>
 8011086:	2301      	movs	r3, #1
 8011088:	e02a      	b.n	80110e0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801108a:	693b      	ldr	r3, [r7, #16]
 801108c:	3301      	adds	r3, #1
 801108e:	613b      	str	r3, [r7, #16]
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011094:	1c5a      	adds	r2, r3, #1
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	631a      	str	r2, [r3, #48]	; 0x30
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	895b      	ldrh	r3, [r3, #10]
 801109e:	461a      	mov	r2, r3
 80110a0:	693b      	ldr	r3, [r7, #16]
 80110a2:	4293      	cmp	r3, r2
 80110a4:	d3e6      	bcc.n	8011074 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80110aa:	693b      	ldr	r3, [r7, #16]
 80110ac:	1ad2      	subs	r2, r2, r3
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	697a      	ldr	r2, [r7, #20]
 80110b6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80110b8:	6979      	ldr	r1, [r7, #20]
 80110ba:	68f8      	ldr	r0, [r7, #12]
 80110bc:	f7ff fbf2 	bl	80108a4 <clust2sect>
 80110c0:	4602      	mov	r2, r0
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	68ba      	ldr	r2, [r7, #8]
 80110ca:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80110d2:	68bb      	ldr	r3, [r7, #8]
 80110d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80110d8:	441a      	add	r2, r3
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80110de:	2300      	movs	r3, #0
}
 80110e0:	4618      	mov	r0, r3
 80110e2:	3718      	adds	r7, #24
 80110e4:	46bd      	mov	sp, r7
 80110e6:	bd80      	pop	{r7, pc}

080110e8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80110e8:	b580      	push	{r7, lr}
 80110ea:	b086      	sub	sp, #24
 80110ec:	af00      	add	r7, sp, #0
 80110ee:	6078      	str	r0, [r7, #4]
 80110f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80110f8:	2100      	movs	r1, #0
 80110fa:	6878      	ldr	r0, [r7, #4]
 80110fc:	f7ff feb4 	bl	8010e68 <dir_sdi>
 8011100:	4603      	mov	r3, r0
 8011102:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011104:	7dfb      	ldrb	r3, [r7, #23]
 8011106:	2b00      	cmp	r3, #0
 8011108:	d12b      	bne.n	8011162 <dir_alloc+0x7a>
		n = 0;
 801110a:	2300      	movs	r3, #0
 801110c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	69db      	ldr	r3, [r3, #28]
 8011112:	4619      	mov	r1, r3
 8011114:	68f8      	ldr	r0, [r7, #12]
 8011116:	f7ff fb29 	bl	801076c <move_window>
 801111a:	4603      	mov	r3, r0
 801111c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801111e:	7dfb      	ldrb	r3, [r7, #23]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d11d      	bne.n	8011160 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	6a1b      	ldr	r3, [r3, #32]
 8011128:	781b      	ldrb	r3, [r3, #0]
 801112a:	2be5      	cmp	r3, #229	; 0xe5
 801112c:	d004      	beq.n	8011138 <dir_alloc+0x50>
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	6a1b      	ldr	r3, [r3, #32]
 8011132:	781b      	ldrb	r3, [r3, #0]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d107      	bne.n	8011148 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8011138:	693b      	ldr	r3, [r7, #16]
 801113a:	3301      	adds	r3, #1
 801113c:	613b      	str	r3, [r7, #16]
 801113e:	693a      	ldr	r2, [r7, #16]
 8011140:	683b      	ldr	r3, [r7, #0]
 8011142:	429a      	cmp	r2, r3
 8011144:	d102      	bne.n	801114c <dir_alloc+0x64>
 8011146:	e00c      	b.n	8011162 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8011148:	2300      	movs	r3, #0
 801114a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801114c:	2101      	movs	r1, #1
 801114e:	6878      	ldr	r0, [r7, #4]
 8011150:	f7ff ff05 	bl	8010f5e <dir_next>
 8011154:	4603      	mov	r3, r0
 8011156:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8011158:	7dfb      	ldrb	r3, [r7, #23]
 801115a:	2b00      	cmp	r3, #0
 801115c:	d0d7      	beq.n	801110e <dir_alloc+0x26>
 801115e:	e000      	b.n	8011162 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8011160:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8011162:	7dfb      	ldrb	r3, [r7, #23]
 8011164:	2b04      	cmp	r3, #4
 8011166:	d101      	bne.n	801116c <dir_alloc+0x84>
 8011168:	2307      	movs	r3, #7
 801116a:	75fb      	strb	r3, [r7, #23]
	return res;
 801116c:	7dfb      	ldrb	r3, [r7, #23]
}
 801116e:	4618      	mov	r0, r3
 8011170:	3718      	adds	r7, #24
 8011172:	46bd      	mov	sp, r7
 8011174:	bd80      	pop	{r7, pc}

08011176 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8011176:	b580      	push	{r7, lr}
 8011178:	b084      	sub	sp, #16
 801117a:	af00      	add	r7, sp, #0
 801117c:	6078      	str	r0, [r7, #4]
 801117e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8011180:	683b      	ldr	r3, [r7, #0]
 8011182:	331a      	adds	r3, #26
 8011184:	4618      	mov	r0, r3
 8011186:	f7ff f841 	bl	801020c <ld_word>
 801118a:	4603      	mov	r3, r0
 801118c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	781b      	ldrb	r3, [r3, #0]
 8011192:	2b03      	cmp	r3, #3
 8011194:	d109      	bne.n	80111aa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8011196:	683b      	ldr	r3, [r7, #0]
 8011198:	3314      	adds	r3, #20
 801119a:	4618      	mov	r0, r3
 801119c:	f7ff f836 	bl	801020c <ld_word>
 80111a0:	4603      	mov	r3, r0
 80111a2:	041b      	lsls	r3, r3, #16
 80111a4:	68fa      	ldr	r2, [r7, #12]
 80111a6:	4313      	orrs	r3, r2
 80111a8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80111aa:	68fb      	ldr	r3, [r7, #12]
}
 80111ac:	4618      	mov	r0, r3
 80111ae:	3710      	adds	r7, #16
 80111b0:	46bd      	mov	sp, r7
 80111b2:	bd80      	pop	{r7, pc}

080111b4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b084      	sub	sp, #16
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	60f8      	str	r0, [r7, #12]
 80111bc:	60b9      	str	r1, [r7, #8]
 80111be:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80111c0:	68bb      	ldr	r3, [r7, #8]
 80111c2:	331a      	adds	r3, #26
 80111c4:	687a      	ldr	r2, [r7, #4]
 80111c6:	b292      	uxth	r2, r2
 80111c8:	4611      	mov	r1, r2
 80111ca:	4618      	mov	r0, r3
 80111cc:	f7ff f859 	bl	8010282 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	781b      	ldrb	r3, [r3, #0]
 80111d4:	2b03      	cmp	r3, #3
 80111d6:	d109      	bne.n	80111ec <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80111d8:	68bb      	ldr	r3, [r7, #8]
 80111da:	f103 0214 	add.w	r2, r3, #20
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	0c1b      	lsrs	r3, r3, #16
 80111e2:	b29b      	uxth	r3, r3
 80111e4:	4619      	mov	r1, r3
 80111e6:	4610      	mov	r0, r2
 80111e8:	f7ff f84b 	bl	8010282 <st_word>
	}
}
 80111ec:	bf00      	nop
 80111ee:	3710      	adds	r7, #16
 80111f0:	46bd      	mov	sp, r7
 80111f2:	bd80      	pop	{r7, pc}

080111f4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80111f4:	b590      	push	{r4, r7, lr}
 80111f6:	b087      	sub	sp, #28
 80111f8:	af00      	add	r7, sp, #0
 80111fa:	6078      	str	r0, [r7, #4]
 80111fc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80111fe:	683b      	ldr	r3, [r7, #0]
 8011200:	331a      	adds	r3, #26
 8011202:	4618      	mov	r0, r3
 8011204:	f7ff f802 	bl	801020c <ld_word>
 8011208:	4603      	mov	r3, r0
 801120a:	2b00      	cmp	r3, #0
 801120c:	d001      	beq.n	8011212 <cmp_lfn+0x1e>
 801120e:	2300      	movs	r3, #0
 8011210:	e059      	b.n	80112c6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	781b      	ldrb	r3, [r3, #0]
 8011216:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801121a:	1e5a      	subs	r2, r3, #1
 801121c:	4613      	mov	r3, r2
 801121e:	005b      	lsls	r3, r3, #1
 8011220:	4413      	add	r3, r2
 8011222:	009b      	lsls	r3, r3, #2
 8011224:	4413      	add	r3, r2
 8011226:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8011228:	2301      	movs	r3, #1
 801122a:	81fb      	strh	r3, [r7, #14]
 801122c:	2300      	movs	r3, #0
 801122e:	613b      	str	r3, [r7, #16]
 8011230:	e033      	b.n	801129a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8011232:	4a27      	ldr	r2, [pc, #156]	; (80112d0 <cmp_lfn+0xdc>)
 8011234:	693b      	ldr	r3, [r7, #16]
 8011236:	4413      	add	r3, r2
 8011238:	781b      	ldrb	r3, [r3, #0]
 801123a:	461a      	mov	r2, r3
 801123c:	683b      	ldr	r3, [r7, #0]
 801123e:	4413      	add	r3, r2
 8011240:	4618      	mov	r0, r3
 8011242:	f7fe ffe3 	bl	801020c <ld_word>
 8011246:	4603      	mov	r3, r0
 8011248:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801124a:	89fb      	ldrh	r3, [r7, #14]
 801124c:	2b00      	cmp	r3, #0
 801124e:	d01a      	beq.n	8011286 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8011250:	697b      	ldr	r3, [r7, #20]
 8011252:	2bfe      	cmp	r3, #254	; 0xfe
 8011254:	d812      	bhi.n	801127c <cmp_lfn+0x88>
 8011256:	89bb      	ldrh	r3, [r7, #12]
 8011258:	4618      	mov	r0, r3
 801125a:	f002 fb4f 	bl	80138fc <ff_wtoupper>
 801125e:	4603      	mov	r3, r0
 8011260:	461c      	mov	r4, r3
 8011262:	697b      	ldr	r3, [r7, #20]
 8011264:	1c5a      	adds	r2, r3, #1
 8011266:	617a      	str	r2, [r7, #20]
 8011268:	005b      	lsls	r3, r3, #1
 801126a:	687a      	ldr	r2, [r7, #4]
 801126c:	4413      	add	r3, r2
 801126e:	881b      	ldrh	r3, [r3, #0]
 8011270:	4618      	mov	r0, r3
 8011272:	f002 fb43 	bl	80138fc <ff_wtoupper>
 8011276:	4603      	mov	r3, r0
 8011278:	429c      	cmp	r4, r3
 801127a:	d001      	beq.n	8011280 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 801127c:	2300      	movs	r3, #0
 801127e:	e022      	b.n	80112c6 <cmp_lfn+0xd2>
			}
			wc = uc;
 8011280:	89bb      	ldrh	r3, [r7, #12]
 8011282:	81fb      	strh	r3, [r7, #14]
 8011284:	e006      	b.n	8011294 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8011286:	89bb      	ldrh	r3, [r7, #12]
 8011288:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801128c:	4293      	cmp	r3, r2
 801128e:	d001      	beq.n	8011294 <cmp_lfn+0xa0>
 8011290:	2300      	movs	r3, #0
 8011292:	e018      	b.n	80112c6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8011294:	693b      	ldr	r3, [r7, #16]
 8011296:	3301      	adds	r3, #1
 8011298:	613b      	str	r3, [r7, #16]
 801129a:	693b      	ldr	r3, [r7, #16]
 801129c:	2b0c      	cmp	r3, #12
 801129e:	d9c8      	bls.n	8011232 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80112a0:	683b      	ldr	r3, [r7, #0]
 80112a2:	781b      	ldrb	r3, [r3, #0]
 80112a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d00b      	beq.n	80112c4 <cmp_lfn+0xd0>
 80112ac:	89fb      	ldrh	r3, [r7, #14]
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d008      	beq.n	80112c4 <cmp_lfn+0xd0>
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	005b      	lsls	r3, r3, #1
 80112b6:	687a      	ldr	r2, [r7, #4]
 80112b8:	4413      	add	r3, r2
 80112ba:	881b      	ldrh	r3, [r3, #0]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d001      	beq.n	80112c4 <cmp_lfn+0xd0>
 80112c0:	2300      	movs	r3, #0
 80112c2:	e000      	b.n	80112c6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80112c4:	2301      	movs	r3, #1
}
 80112c6:	4618      	mov	r0, r3
 80112c8:	371c      	adds	r7, #28
 80112ca:	46bd      	mov	sp, r7
 80112cc:	bd90      	pop	{r4, r7, pc}
 80112ce:	bf00      	nop
 80112d0:	0801a8d0 	.word	0x0801a8d0

080112d4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b088      	sub	sp, #32
 80112d8:	af00      	add	r7, sp, #0
 80112da:	60f8      	str	r0, [r7, #12]
 80112dc:	60b9      	str	r1, [r7, #8]
 80112de:	4611      	mov	r1, r2
 80112e0:	461a      	mov	r2, r3
 80112e2:	460b      	mov	r3, r1
 80112e4:	71fb      	strb	r3, [r7, #7]
 80112e6:	4613      	mov	r3, r2
 80112e8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80112ea:	68bb      	ldr	r3, [r7, #8]
 80112ec:	330d      	adds	r3, #13
 80112ee:	79ba      	ldrb	r2, [r7, #6]
 80112f0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80112f2:	68bb      	ldr	r3, [r7, #8]
 80112f4:	330b      	adds	r3, #11
 80112f6:	220f      	movs	r2, #15
 80112f8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80112fa:	68bb      	ldr	r3, [r7, #8]
 80112fc:	330c      	adds	r3, #12
 80112fe:	2200      	movs	r2, #0
 8011300:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8011302:	68bb      	ldr	r3, [r7, #8]
 8011304:	331a      	adds	r3, #26
 8011306:	2100      	movs	r1, #0
 8011308:	4618      	mov	r0, r3
 801130a:	f7fe ffba 	bl	8010282 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 801130e:	79fb      	ldrb	r3, [r7, #7]
 8011310:	1e5a      	subs	r2, r3, #1
 8011312:	4613      	mov	r3, r2
 8011314:	005b      	lsls	r3, r3, #1
 8011316:	4413      	add	r3, r2
 8011318:	009b      	lsls	r3, r3, #2
 801131a:	4413      	add	r3, r2
 801131c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 801131e:	2300      	movs	r3, #0
 8011320:	82fb      	strh	r3, [r7, #22]
 8011322:	2300      	movs	r3, #0
 8011324:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8011326:	8afb      	ldrh	r3, [r7, #22]
 8011328:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801132c:	4293      	cmp	r3, r2
 801132e:	d007      	beq.n	8011340 <put_lfn+0x6c>
 8011330:	69fb      	ldr	r3, [r7, #28]
 8011332:	1c5a      	adds	r2, r3, #1
 8011334:	61fa      	str	r2, [r7, #28]
 8011336:	005b      	lsls	r3, r3, #1
 8011338:	68fa      	ldr	r2, [r7, #12]
 801133a:	4413      	add	r3, r2
 801133c:	881b      	ldrh	r3, [r3, #0]
 801133e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8011340:	4a17      	ldr	r2, [pc, #92]	; (80113a0 <put_lfn+0xcc>)
 8011342:	69bb      	ldr	r3, [r7, #24]
 8011344:	4413      	add	r3, r2
 8011346:	781b      	ldrb	r3, [r3, #0]
 8011348:	461a      	mov	r2, r3
 801134a:	68bb      	ldr	r3, [r7, #8]
 801134c:	4413      	add	r3, r2
 801134e:	8afa      	ldrh	r2, [r7, #22]
 8011350:	4611      	mov	r1, r2
 8011352:	4618      	mov	r0, r3
 8011354:	f7fe ff95 	bl	8010282 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8011358:	8afb      	ldrh	r3, [r7, #22]
 801135a:	2b00      	cmp	r3, #0
 801135c:	d102      	bne.n	8011364 <put_lfn+0x90>
 801135e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011362:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8011364:	69bb      	ldr	r3, [r7, #24]
 8011366:	3301      	adds	r3, #1
 8011368:	61bb      	str	r3, [r7, #24]
 801136a:	69bb      	ldr	r3, [r7, #24]
 801136c:	2b0c      	cmp	r3, #12
 801136e:	d9da      	bls.n	8011326 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8011370:	8afb      	ldrh	r3, [r7, #22]
 8011372:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011376:	4293      	cmp	r3, r2
 8011378:	d006      	beq.n	8011388 <put_lfn+0xb4>
 801137a:	69fb      	ldr	r3, [r7, #28]
 801137c:	005b      	lsls	r3, r3, #1
 801137e:	68fa      	ldr	r2, [r7, #12]
 8011380:	4413      	add	r3, r2
 8011382:	881b      	ldrh	r3, [r3, #0]
 8011384:	2b00      	cmp	r3, #0
 8011386:	d103      	bne.n	8011390 <put_lfn+0xbc>
 8011388:	79fb      	ldrb	r3, [r7, #7]
 801138a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801138e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8011390:	68bb      	ldr	r3, [r7, #8]
 8011392:	79fa      	ldrb	r2, [r7, #7]
 8011394:	701a      	strb	r2, [r3, #0]
}
 8011396:	bf00      	nop
 8011398:	3720      	adds	r7, #32
 801139a:	46bd      	mov	sp, r7
 801139c:	bd80      	pop	{r7, pc}
 801139e:	bf00      	nop
 80113a0:	0801a8d0 	.word	0x0801a8d0

080113a4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b08c      	sub	sp, #48	; 0x30
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	60f8      	str	r0, [r7, #12]
 80113ac:	60b9      	str	r1, [r7, #8]
 80113ae:	607a      	str	r2, [r7, #4]
 80113b0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80113b2:	220b      	movs	r2, #11
 80113b4:	68b9      	ldr	r1, [r7, #8]
 80113b6:	68f8      	ldr	r0, [r7, #12]
 80113b8:	f7fe ffaa 	bl	8010310 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80113bc:	683b      	ldr	r3, [r7, #0]
 80113be:	2b05      	cmp	r3, #5
 80113c0:	d929      	bls.n	8011416 <gen_numname+0x72>
		sr = seq;
 80113c2:	683b      	ldr	r3, [r7, #0]
 80113c4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80113c6:	e020      	b.n	801140a <gen_numname+0x66>
			wc = *lfn++;
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	1c9a      	adds	r2, r3, #2
 80113cc:	607a      	str	r2, [r7, #4]
 80113ce:	881b      	ldrh	r3, [r3, #0]
 80113d0:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80113d2:	2300      	movs	r3, #0
 80113d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80113d6:	e015      	b.n	8011404 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 80113d8:	69fb      	ldr	r3, [r7, #28]
 80113da:	005a      	lsls	r2, r3, #1
 80113dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80113de:	f003 0301 	and.w	r3, r3, #1
 80113e2:	4413      	add	r3, r2
 80113e4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80113e6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80113e8:	085b      	lsrs	r3, r3, #1
 80113ea:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80113ec:	69fb      	ldr	r3, [r7, #28]
 80113ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d003      	beq.n	80113fe <gen_numname+0x5a>
 80113f6:	69fa      	ldr	r2, [r7, #28]
 80113f8:	4b30      	ldr	r3, [pc, #192]	; (80114bc <gen_numname+0x118>)
 80113fa:	4053      	eors	r3, r2
 80113fc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80113fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011400:	3301      	adds	r3, #1
 8011402:	62bb      	str	r3, [r7, #40]	; 0x28
 8011404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011406:	2b0f      	cmp	r3, #15
 8011408:	d9e6      	bls.n	80113d8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	881b      	ldrh	r3, [r3, #0]
 801140e:	2b00      	cmp	r3, #0
 8011410:	d1da      	bne.n	80113c8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8011412:	69fb      	ldr	r3, [r7, #28]
 8011414:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8011416:	2307      	movs	r3, #7
 8011418:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 801141a:	683b      	ldr	r3, [r7, #0]
 801141c:	b2db      	uxtb	r3, r3
 801141e:	f003 030f 	and.w	r3, r3, #15
 8011422:	b2db      	uxtb	r3, r3
 8011424:	3330      	adds	r3, #48	; 0x30
 8011426:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 801142a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801142e:	2b39      	cmp	r3, #57	; 0x39
 8011430:	d904      	bls.n	801143c <gen_numname+0x98>
 8011432:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011436:	3307      	adds	r3, #7
 8011438:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 801143c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801143e:	1e5a      	subs	r2, r3, #1
 8011440:	62ba      	str	r2, [r7, #40]	; 0x28
 8011442:	3330      	adds	r3, #48	; 0x30
 8011444:	443b      	add	r3, r7
 8011446:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801144a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801144e:	683b      	ldr	r3, [r7, #0]
 8011450:	091b      	lsrs	r3, r3, #4
 8011452:	603b      	str	r3, [r7, #0]
	} while (seq);
 8011454:	683b      	ldr	r3, [r7, #0]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d1df      	bne.n	801141a <gen_numname+0x76>
	ns[i] = '~';
 801145a:	f107 0214 	add.w	r2, r7, #20
 801145e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011460:	4413      	add	r3, r2
 8011462:	227e      	movs	r2, #126	; 0x7e
 8011464:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8011466:	2300      	movs	r3, #0
 8011468:	627b      	str	r3, [r7, #36]	; 0x24
 801146a:	e002      	b.n	8011472 <gen_numname+0xce>
 801146c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801146e:	3301      	adds	r3, #1
 8011470:	627b      	str	r3, [r7, #36]	; 0x24
 8011472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011476:	429a      	cmp	r2, r3
 8011478:	d205      	bcs.n	8011486 <gen_numname+0xe2>
 801147a:	68fa      	ldr	r2, [r7, #12]
 801147c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801147e:	4413      	add	r3, r2
 8011480:	781b      	ldrb	r3, [r3, #0]
 8011482:	2b20      	cmp	r3, #32
 8011484:	d1f2      	bne.n	801146c <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8011486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011488:	2b07      	cmp	r3, #7
 801148a:	d807      	bhi.n	801149c <gen_numname+0xf8>
 801148c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801148e:	1c5a      	adds	r2, r3, #1
 8011490:	62ba      	str	r2, [r7, #40]	; 0x28
 8011492:	3330      	adds	r3, #48	; 0x30
 8011494:	443b      	add	r3, r7
 8011496:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 801149a:	e000      	b.n	801149e <gen_numname+0xfa>
 801149c:	2120      	movs	r1, #32
 801149e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114a0:	1c5a      	adds	r2, r3, #1
 80114a2:	627a      	str	r2, [r7, #36]	; 0x24
 80114a4:	68fa      	ldr	r2, [r7, #12]
 80114a6:	4413      	add	r3, r2
 80114a8:	460a      	mov	r2, r1
 80114aa:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80114ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ae:	2b07      	cmp	r3, #7
 80114b0:	d9e9      	bls.n	8011486 <gen_numname+0xe2>
}
 80114b2:	bf00      	nop
 80114b4:	bf00      	nop
 80114b6:	3730      	adds	r7, #48	; 0x30
 80114b8:	46bd      	mov	sp, r7
 80114ba:	bd80      	pop	{r7, pc}
 80114bc:	00011021 	.word	0x00011021

080114c0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80114c0:	b480      	push	{r7}
 80114c2:	b085      	sub	sp, #20
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80114c8:	2300      	movs	r3, #0
 80114ca:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80114cc:	230b      	movs	r3, #11
 80114ce:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80114d0:	7bfb      	ldrb	r3, [r7, #15]
 80114d2:	b2da      	uxtb	r2, r3
 80114d4:	0852      	lsrs	r2, r2, #1
 80114d6:	01db      	lsls	r3, r3, #7
 80114d8:	4313      	orrs	r3, r2
 80114da:	b2da      	uxtb	r2, r3
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	1c59      	adds	r1, r3, #1
 80114e0:	6079      	str	r1, [r7, #4]
 80114e2:	781b      	ldrb	r3, [r3, #0]
 80114e4:	4413      	add	r3, r2
 80114e6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80114e8:	68bb      	ldr	r3, [r7, #8]
 80114ea:	3b01      	subs	r3, #1
 80114ec:	60bb      	str	r3, [r7, #8]
 80114ee:	68bb      	ldr	r3, [r7, #8]
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d1ed      	bne.n	80114d0 <sum_sfn+0x10>
	return sum;
 80114f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3714      	adds	r7, #20
 80114fa:	46bd      	mov	sp, r7
 80114fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011500:	4770      	bx	lr

08011502 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8011502:	b580      	push	{r7, lr}
 8011504:	b086      	sub	sp, #24
 8011506:	af00      	add	r7, sp, #0
 8011508:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8011510:	2100      	movs	r1, #0
 8011512:	6878      	ldr	r0, [r7, #4]
 8011514:	f7ff fca8 	bl	8010e68 <dir_sdi>
 8011518:	4603      	mov	r3, r0
 801151a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801151c:	7dfb      	ldrb	r3, [r7, #23]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d001      	beq.n	8011526 <dir_find+0x24>
 8011522:	7dfb      	ldrb	r3, [r7, #23]
 8011524:	e0a9      	b.n	801167a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8011526:	23ff      	movs	r3, #255	; 0xff
 8011528:	753b      	strb	r3, [r7, #20]
 801152a:	7d3b      	ldrb	r3, [r7, #20]
 801152c:	757b      	strb	r3, [r7, #21]
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	f04f 32ff 	mov.w	r2, #4294967295
 8011534:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	69db      	ldr	r3, [r3, #28]
 801153a:	4619      	mov	r1, r3
 801153c:	6938      	ldr	r0, [r7, #16]
 801153e:	f7ff f915 	bl	801076c <move_window>
 8011542:	4603      	mov	r3, r0
 8011544:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011546:	7dfb      	ldrb	r3, [r7, #23]
 8011548:	2b00      	cmp	r3, #0
 801154a:	f040 8090 	bne.w	801166e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	6a1b      	ldr	r3, [r3, #32]
 8011552:	781b      	ldrb	r3, [r3, #0]
 8011554:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8011556:	7dbb      	ldrb	r3, [r7, #22]
 8011558:	2b00      	cmp	r3, #0
 801155a:	d102      	bne.n	8011562 <dir_find+0x60>
 801155c:	2304      	movs	r3, #4
 801155e:	75fb      	strb	r3, [r7, #23]
 8011560:	e08a      	b.n	8011678 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	6a1b      	ldr	r3, [r3, #32]
 8011566:	330b      	adds	r3, #11
 8011568:	781b      	ldrb	r3, [r3, #0]
 801156a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801156e:	73fb      	strb	r3, [r7, #15]
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	7bfa      	ldrb	r2, [r7, #15]
 8011574:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8011576:	7dbb      	ldrb	r3, [r7, #22]
 8011578:	2be5      	cmp	r3, #229	; 0xe5
 801157a:	d007      	beq.n	801158c <dir_find+0x8a>
 801157c:	7bfb      	ldrb	r3, [r7, #15]
 801157e:	f003 0308 	and.w	r3, r3, #8
 8011582:	2b00      	cmp	r3, #0
 8011584:	d009      	beq.n	801159a <dir_find+0x98>
 8011586:	7bfb      	ldrb	r3, [r7, #15]
 8011588:	2b0f      	cmp	r3, #15
 801158a:	d006      	beq.n	801159a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801158c:	23ff      	movs	r3, #255	; 0xff
 801158e:	757b      	strb	r3, [r7, #21]
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	f04f 32ff 	mov.w	r2, #4294967295
 8011596:	631a      	str	r2, [r3, #48]	; 0x30
 8011598:	e05e      	b.n	8011658 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 801159a:	7bfb      	ldrb	r3, [r7, #15]
 801159c:	2b0f      	cmp	r3, #15
 801159e:	d136      	bne.n	801160e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80115a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d154      	bne.n	8011658 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80115ae:	7dbb      	ldrb	r3, [r7, #22]
 80115b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d00d      	beq.n	80115d4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	6a1b      	ldr	r3, [r3, #32]
 80115bc:	7b5b      	ldrb	r3, [r3, #13]
 80115be:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80115c0:	7dbb      	ldrb	r3, [r7, #22]
 80115c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80115c6:	75bb      	strb	r3, [r7, #22]
 80115c8:	7dbb      	ldrb	r3, [r7, #22]
 80115ca:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	695a      	ldr	r2, [r3, #20]
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80115d4:	7dba      	ldrb	r2, [r7, #22]
 80115d6:	7d7b      	ldrb	r3, [r7, #21]
 80115d8:	429a      	cmp	r2, r3
 80115da:	d115      	bne.n	8011608 <dir_find+0x106>
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	6a1b      	ldr	r3, [r3, #32]
 80115e0:	330d      	adds	r3, #13
 80115e2:	781b      	ldrb	r3, [r3, #0]
 80115e4:	7d3a      	ldrb	r2, [r7, #20]
 80115e6:	429a      	cmp	r2, r3
 80115e8:	d10e      	bne.n	8011608 <dir_find+0x106>
 80115ea:	693b      	ldr	r3, [r7, #16]
 80115ec:	68da      	ldr	r2, [r3, #12]
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	6a1b      	ldr	r3, [r3, #32]
 80115f2:	4619      	mov	r1, r3
 80115f4:	4610      	mov	r0, r2
 80115f6:	f7ff fdfd 	bl	80111f4 <cmp_lfn>
 80115fa:	4603      	mov	r3, r0
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d003      	beq.n	8011608 <dir_find+0x106>
 8011600:	7d7b      	ldrb	r3, [r7, #21]
 8011602:	3b01      	subs	r3, #1
 8011604:	b2db      	uxtb	r3, r3
 8011606:	e000      	b.n	801160a <dir_find+0x108>
 8011608:	23ff      	movs	r3, #255	; 0xff
 801160a:	757b      	strb	r3, [r7, #21]
 801160c:	e024      	b.n	8011658 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801160e:	7d7b      	ldrb	r3, [r7, #21]
 8011610:	2b00      	cmp	r3, #0
 8011612:	d109      	bne.n	8011628 <dir_find+0x126>
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	6a1b      	ldr	r3, [r3, #32]
 8011618:	4618      	mov	r0, r3
 801161a:	f7ff ff51 	bl	80114c0 <sum_sfn>
 801161e:	4603      	mov	r3, r0
 8011620:	461a      	mov	r2, r3
 8011622:	7d3b      	ldrb	r3, [r7, #20]
 8011624:	4293      	cmp	r3, r2
 8011626:	d024      	beq.n	8011672 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801162e:	f003 0301 	and.w	r3, r3, #1
 8011632:	2b00      	cmp	r3, #0
 8011634:	d10a      	bne.n	801164c <dir_find+0x14a>
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	6a18      	ldr	r0, [r3, #32]
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	3324      	adds	r3, #36	; 0x24
 801163e:	220b      	movs	r2, #11
 8011640:	4619      	mov	r1, r3
 8011642:	f7fe fea1 	bl	8010388 <mem_cmp>
 8011646:	4603      	mov	r3, r0
 8011648:	2b00      	cmp	r3, #0
 801164a:	d014      	beq.n	8011676 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801164c:	23ff      	movs	r3, #255	; 0xff
 801164e:	757b      	strb	r3, [r7, #21]
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	f04f 32ff 	mov.w	r2, #4294967295
 8011656:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8011658:	2100      	movs	r1, #0
 801165a:	6878      	ldr	r0, [r7, #4]
 801165c:	f7ff fc7f 	bl	8010f5e <dir_next>
 8011660:	4603      	mov	r3, r0
 8011662:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8011664:	7dfb      	ldrb	r3, [r7, #23]
 8011666:	2b00      	cmp	r3, #0
 8011668:	f43f af65 	beq.w	8011536 <dir_find+0x34>
 801166c:	e004      	b.n	8011678 <dir_find+0x176>
		if (res != FR_OK) break;
 801166e:	bf00      	nop
 8011670:	e002      	b.n	8011678 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8011672:	bf00      	nop
 8011674:	e000      	b.n	8011678 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8011676:	bf00      	nop

	return res;
 8011678:	7dfb      	ldrb	r3, [r7, #23]
}
 801167a:	4618      	mov	r0, r3
 801167c:	3718      	adds	r7, #24
 801167e:	46bd      	mov	sp, r7
 8011680:	bd80      	pop	{r7, pc}
	...

08011684 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8011684:	b580      	push	{r7, lr}
 8011686:	b08c      	sub	sp, #48	; 0x30
 8011688:	af00      	add	r7, sp, #0
 801168a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011698:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 801169c:	2b00      	cmp	r3, #0
 801169e:	d001      	beq.n	80116a4 <dir_register+0x20>
 80116a0:	2306      	movs	r3, #6
 80116a2:	e0e0      	b.n	8011866 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80116a4:	2300      	movs	r3, #0
 80116a6:	627b      	str	r3, [r7, #36]	; 0x24
 80116a8:	e002      	b.n	80116b0 <dir_register+0x2c>
 80116aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116ac:	3301      	adds	r3, #1
 80116ae:	627b      	str	r3, [r7, #36]	; 0x24
 80116b0:	69fb      	ldr	r3, [r7, #28]
 80116b2:	68da      	ldr	r2, [r3, #12]
 80116b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116b6:	005b      	lsls	r3, r3, #1
 80116b8:	4413      	add	r3, r2
 80116ba:	881b      	ldrh	r3, [r3, #0]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d1f4      	bne.n	80116aa <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80116c6:	f107 030c 	add.w	r3, r7, #12
 80116ca:	220c      	movs	r2, #12
 80116cc:	4618      	mov	r0, r3
 80116ce:	f7fe fe1f 	bl	8010310 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80116d2:	7dfb      	ldrb	r3, [r7, #23]
 80116d4:	f003 0301 	and.w	r3, r3, #1
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d032      	beq.n	8011742 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	2240      	movs	r2, #64	; 0x40
 80116e0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80116e4:	2301      	movs	r3, #1
 80116e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80116e8:	e016      	b.n	8011718 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80116f0:	69fb      	ldr	r3, [r7, #28]
 80116f2:	68da      	ldr	r2, [r3, #12]
 80116f4:	f107 010c 	add.w	r1, r7, #12
 80116f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116fa:	f7ff fe53 	bl	80113a4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80116fe:	6878      	ldr	r0, [r7, #4]
 8011700:	f7ff feff 	bl	8011502 <dir_find>
 8011704:	4603      	mov	r3, r0
 8011706:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 801170a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801170e:	2b00      	cmp	r3, #0
 8011710:	d106      	bne.n	8011720 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8011712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011714:	3301      	adds	r3, #1
 8011716:	62bb      	str	r3, [r7, #40]	; 0x28
 8011718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801171a:	2b63      	cmp	r3, #99	; 0x63
 801171c:	d9e5      	bls.n	80116ea <dir_register+0x66>
 801171e:	e000      	b.n	8011722 <dir_register+0x9e>
			if (res != FR_OK) break;
 8011720:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8011722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011724:	2b64      	cmp	r3, #100	; 0x64
 8011726:	d101      	bne.n	801172c <dir_register+0xa8>
 8011728:	2307      	movs	r3, #7
 801172a:	e09c      	b.n	8011866 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 801172c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011730:	2b04      	cmp	r3, #4
 8011732:	d002      	beq.n	801173a <dir_register+0xb6>
 8011734:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011738:	e095      	b.n	8011866 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801173a:	7dfa      	ldrb	r2, [r7, #23]
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8011742:	7dfb      	ldrb	r3, [r7, #23]
 8011744:	f003 0302 	and.w	r3, r3, #2
 8011748:	2b00      	cmp	r3, #0
 801174a:	d007      	beq.n	801175c <dir_register+0xd8>
 801174c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801174e:	330c      	adds	r3, #12
 8011750:	4a47      	ldr	r2, [pc, #284]	; (8011870 <dir_register+0x1ec>)
 8011752:	fba2 2303 	umull	r2, r3, r2, r3
 8011756:	089b      	lsrs	r3, r3, #2
 8011758:	3301      	adds	r3, #1
 801175a:	e000      	b.n	801175e <dir_register+0xda>
 801175c:	2301      	movs	r3, #1
 801175e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8011760:	6a39      	ldr	r1, [r7, #32]
 8011762:	6878      	ldr	r0, [r7, #4]
 8011764:	f7ff fcc0 	bl	80110e8 <dir_alloc>
 8011768:	4603      	mov	r3, r0
 801176a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 801176e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011772:	2b00      	cmp	r3, #0
 8011774:	d148      	bne.n	8011808 <dir_register+0x184>
 8011776:	6a3b      	ldr	r3, [r7, #32]
 8011778:	3b01      	subs	r3, #1
 801177a:	623b      	str	r3, [r7, #32]
 801177c:	6a3b      	ldr	r3, [r7, #32]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d042      	beq.n	8011808 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	695a      	ldr	r2, [r3, #20]
 8011786:	6a3b      	ldr	r3, [r7, #32]
 8011788:	015b      	lsls	r3, r3, #5
 801178a:	1ad3      	subs	r3, r2, r3
 801178c:	4619      	mov	r1, r3
 801178e:	6878      	ldr	r0, [r7, #4]
 8011790:	f7ff fb6a 	bl	8010e68 <dir_sdi>
 8011794:	4603      	mov	r3, r0
 8011796:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801179a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d132      	bne.n	8011808 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	3324      	adds	r3, #36	; 0x24
 80117a6:	4618      	mov	r0, r3
 80117a8:	f7ff fe8a 	bl	80114c0 <sum_sfn>
 80117ac:	4603      	mov	r3, r0
 80117ae:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	69db      	ldr	r3, [r3, #28]
 80117b4:	4619      	mov	r1, r3
 80117b6:	69f8      	ldr	r0, [r7, #28]
 80117b8:	f7fe ffd8 	bl	801076c <move_window>
 80117bc:	4603      	mov	r3, r0
 80117be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80117c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d11d      	bne.n	8011806 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80117ca:	69fb      	ldr	r3, [r7, #28]
 80117cc:	68d8      	ldr	r0, [r3, #12]
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	6a19      	ldr	r1, [r3, #32]
 80117d2:	6a3b      	ldr	r3, [r7, #32]
 80117d4:	b2da      	uxtb	r2, r3
 80117d6:	7efb      	ldrb	r3, [r7, #27]
 80117d8:	f7ff fd7c 	bl	80112d4 <put_lfn>
				fs->wflag = 1;
 80117dc:	69fb      	ldr	r3, [r7, #28]
 80117de:	2201      	movs	r2, #1
 80117e0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80117e2:	2100      	movs	r1, #0
 80117e4:	6878      	ldr	r0, [r7, #4]
 80117e6:	f7ff fbba 	bl	8010f5e <dir_next>
 80117ea:	4603      	mov	r3, r0
 80117ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80117f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d107      	bne.n	8011808 <dir_register+0x184>
 80117f8:	6a3b      	ldr	r3, [r7, #32]
 80117fa:	3b01      	subs	r3, #1
 80117fc:	623b      	str	r3, [r7, #32]
 80117fe:	6a3b      	ldr	r3, [r7, #32]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d1d5      	bne.n	80117b0 <dir_register+0x12c>
 8011804:	e000      	b.n	8011808 <dir_register+0x184>
				if (res != FR_OK) break;
 8011806:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8011808:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801180c:	2b00      	cmp	r3, #0
 801180e:	d128      	bne.n	8011862 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	69db      	ldr	r3, [r3, #28]
 8011814:	4619      	mov	r1, r3
 8011816:	69f8      	ldr	r0, [r7, #28]
 8011818:	f7fe ffa8 	bl	801076c <move_window>
 801181c:	4603      	mov	r3, r0
 801181e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8011822:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011826:	2b00      	cmp	r3, #0
 8011828:	d11b      	bne.n	8011862 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	6a1b      	ldr	r3, [r3, #32]
 801182e:	2220      	movs	r2, #32
 8011830:	2100      	movs	r1, #0
 8011832:	4618      	mov	r0, r3
 8011834:	f7fe fd8d 	bl	8010352 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	6a18      	ldr	r0, [r3, #32]
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	3324      	adds	r3, #36	; 0x24
 8011840:	220b      	movs	r2, #11
 8011842:	4619      	mov	r1, r3
 8011844:	f7fe fd64 	bl	8010310 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	6a1b      	ldr	r3, [r3, #32]
 8011852:	330c      	adds	r3, #12
 8011854:	f002 0218 	and.w	r2, r2, #24
 8011858:	b2d2      	uxtb	r2, r2
 801185a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 801185c:	69fb      	ldr	r3, [r7, #28]
 801185e:	2201      	movs	r2, #1
 8011860:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8011862:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8011866:	4618      	mov	r0, r3
 8011868:	3730      	adds	r7, #48	; 0x30
 801186a:	46bd      	mov	sp, r7
 801186c:	bd80      	pop	{r7, pc}
 801186e:	bf00      	nop
 8011870:	4ec4ec4f 	.word	0x4ec4ec4f

08011874 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8011874:	b580      	push	{r7, lr}
 8011876:	b08a      	sub	sp, #40	; 0x28
 8011878:	af00      	add	r7, sp, #0
 801187a:	6078      	str	r0, [r7, #4]
 801187c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 801187e:	683b      	ldr	r3, [r7, #0]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	613b      	str	r3, [r7, #16]
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	68db      	ldr	r3, [r3, #12]
 801188a:	60fb      	str	r3, [r7, #12]
 801188c:	2300      	movs	r3, #0
 801188e:	617b      	str	r3, [r7, #20]
 8011890:	697b      	ldr	r3, [r7, #20]
 8011892:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8011894:	69bb      	ldr	r3, [r7, #24]
 8011896:	1c5a      	adds	r2, r3, #1
 8011898:	61ba      	str	r2, [r7, #24]
 801189a:	693a      	ldr	r2, [r7, #16]
 801189c:	4413      	add	r3, r2
 801189e:	781b      	ldrb	r3, [r3, #0]
 80118a0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80118a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80118a4:	2b1f      	cmp	r3, #31
 80118a6:	d940      	bls.n	801192a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80118a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80118aa:	2b2f      	cmp	r3, #47	; 0x2f
 80118ac:	d006      	beq.n	80118bc <create_name+0x48>
 80118ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80118b0:	2b5c      	cmp	r3, #92	; 0x5c
 80118b2:	d110      	bne.n	80118d6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80118b4:	e002      	b.n	80118bc <create_name+0x48>
 80118b6:	69bb      	ldr	r3, [r7, #24]
 80118b8:	3301      	adds	r3, #1
 80118ba:	61bb      	str	r3, [r7, #24]
 80118bc:	693a      	ldr	r2, [r7, #16]
 80118be:	69bb      	ldr	r3, [r7, #24]
 80118c0:	4413      	add	r3, r2
 80118c2:	781b      	ldrb	r3, [r3, #0]
 80118c4:	2b2f      	cmp	r3, #47	; 0x2f
 80118c6:	d0f6      	beq.n	80118b6 <create_name+0x42>
 80118c8:	693a      	ldr	r2, [r7, #16]
 80118ca:	69bb      	ldr	r3, [r7, #24]
 80118cc:	4413      	add	r3, r2
 80118ce:	781b      	ldrb	r3, [r3, #0]
 80118d0:	2b5c      	cmp	r3, #92	; 0x5c
 80118d2:	d0f0      	beq.n	80118b6 <create_name+0x42>
			break;
 80118d4:	e02a      	b.n	801192c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80118d6:	697b      	ldr	r3, [r7, #20]
 80118d8:	2bfe      	cmp	r3, #254	; 0xfe
 80118da:	d901      	bls.n	80118e0 <create_name+0x6c>
 80118dc:	2306      	movs	r3, #6
 80118de:	e17d      	b.n	8011bdc <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80118e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80118e2:	b2db      	uxtb	r3, r3
 80118e4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80118e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80118e8:	2101      	movs	r1, #1
 80118ea:	4618      	mov	r0, r3
 80118ec:	f001 ffca 	bl	8013884 <ff_convert>
 80118f0:	4603      	mov	r3, r0
 80118f2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80118f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d101      	bne.n	80118fe <create_name+0x8a>
 80118fa:	2306      	movs	r3, #6
 80118fc:	e16e      	b.n	8011bdc <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80118fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011900:	2b7f      	cmp	r3, #127	; 0x7f
 8011902:	d809      	bhi.n	8011918 <create_name+0xa4>
 8011904:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011906:	4619      	mov	r1, r3
 8011908:	488d      	ldr	r0, [pc, #564]	; (8011b40 <create_name+0x2cc>)
 801190a:	f7fe fd64 	bl	80103d6 <chk_chr>
 801190e:	4603      	mov	r3, r0
 8011910:	2b00      	cmp	r3, #0
 8011912:	d001      	beq.n	8011918 <create_name+0xa4>
 8011914:	2306      	movs	r3, #6
 8011916:	e161      	b.n	8011bdc <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8011918:	697b      	ldr	r3, [r7, #20]
 801191a:	1c5a      	adds	r2, r3, #1
 801191c:	617a      	str	r2, [r7, #20]
 801191e:	005b      	lsls	r3, r3, #1
 8011920:	68fa      	ldr	r2, [r7, #12]
 8011922:	4413      	add	r3, r2
 8011924:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011926:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8011928:	e7b4      	b.n	8011894 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801192a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 801192c:	693a      	ldr	r2, [r7, #16]
 801192e:	69bb      	ldr	r3, [r7, #24]
 8011930:	441a      	add	r2, r3
 8011932:	683b      	ldr	r3, [r7, #0]
 8011934:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8011936:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011938:	2b1f      	cmp	r3, #31
 801193a:	d801      	bhi.n	8011940 <create_name+0xcc>
 801193c:	2304      	movs	r3, #4
 801193e:	e000      	b.n	8011942 <create_name+0xce>
 8011940:	2300      	movs	r3, #0
 8011942:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8011946:	e011      	b.n	801196c <create_name+0xf8>
		w = lfn[di - 1];
 8011948:	697a      	ldr	r2, [r7, #20]
 801194a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801194e:	4413      	add	r3, r2
 8011950:	005b      	lsls	r3, r3, #1
 8011952:	68fa      	ldr	r2, [r7, #12]
 8011954:	4413      	add	r3, r2
 8011956:	881b      	ldrh	r3, [r3, #0]
 8011958:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 801195a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801195c:	2b20      	cmp	r3, #32
 801195e:	d002      	beq.n	8011966 <create_name+0xf2>
 8011960:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011962:	2b2e      	cmp	r3, #46	; 0x2e
 8011964:	d106      	bne.n	8011974 <create_name+0x100>
		di--;
 8011966:	697b      	ldr	r3, [r7, #20]
 8011968:	3b01      	subs	r3, #1
 801196a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801196c:	697b      	ldr	r3, [r7, #20]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d1ea      	bne.n	8011948 <create_name+0xd4>
 8011972:	e000      	b.n	8011976 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8011974:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8011976:	697b      	ldr	r3, [r7, #20]
 8011978:	005b      	lsls	r3, r3, #1
 801197a:	68fa      	ldr	r2, [r7, #12]
 801197c:	4413      	add	r3, r2
 801197e:	2200      	movs	r2, #0
 8011980:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8011982:	697b      	ldr	r3, [r7, #20]
 8011984:	2b00      	cmp	r3, #0
 8011986:	d101      	bne.n	801198c <create_name+0x118>
 8011988:	2306      	movs	r3, #6
 801198a:	e127      	b.n	8011bdc <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	3324      	adds	r3, #36	; 0x24
 8011990:	220b      	movs	r2, #11
 8011992:	2120      	movs	r1, #32
 8011994:	4618      	mov	r0, r3
 8011996:	f7fe fcdc 	bl	8010352 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801199a:	2300      	movs	r3, #0
 801199c:	61bb      	str	r3, [r7, #24]
 801199e:	e002      	b.n	80119a6 <create_name+0x132>
 80119a0:	69bb      	ldr	r3, [r7, #24]
 80119a2:	3301      	adds	r3, #1
 80119a4:	61bb      	str	r3, [r7, #24]
 80119a6:	69bb      	ldr	r3, [r7, #24]
 80119a8:	005b      	lsls	r3, r3, #1
 80119aa:	68fa      	ldr	r2, [r7, #12]
 80119ac:	4413      	add	r3, r2
 80119ae:	881b      	ldrh	r3, [r3, #0]
 80119b0:	2b20      	cmp	r3, #32
 80119b2:	d0f5      	beq.n	80119a0 <create_name+0x12c>
 80119b4:	69bb      	ldr	r3, [r7, #24]
 80119b6:	005b      	lsls	r3, r3, #1
 80119b8:	68fa      	ldr	r2, [r7, #12]
 80119ba:	4413      	add	r3, r2
 80119bc:	881b      	ldrh	r3, [r3, #0]
 80119be:	2b2e      	cmp	r3, #46	; 0x2e
 80119c0:	d0ee      	beq.n	80119a0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80119c2:	69bb      	ldr	r3, [r7, #24]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d009      	beq.n	80119dc <create_name+0x168>
 80119c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80119cc:	f043 0303 	orr.w	r3, r3, #3
 80119d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80119d4:	e002      	b.n	80119dc <create_name+0x168>
 80119d6:	697b      	ldr	r3, [r7, #20]
 80119d8:	3b01      	subs	r3, #1
 80119da:	617b      	str	r3, [r7, #20]
 80119dc:	697b      	ldr	r3, [r7, #20]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d009      	beq.n	80119f6 <create_name+0x182>
 80119e2:	697a      	ldr	r2, [r7, #20]
 80119e4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80119e8:	4413      	add	r3, r2
 80119ea:	005b      	lsls	r3, r3, #1
 80119ec:	68fa      	ldr	r2, [r7, #12]
 80119ee:	4413      	add	r3, r2
 80119f0:	881b      	ldrh	r3, [r3, #0]
 80119f2:	2b2e      	cmp	r3, #46	; 0x2e
 80119f4:	d1ef      	bne.n	80119d6 <create_name+0x162>

	i = b = 0; ni = 8;
 80119f6:	2300      	movs	r3, #0
 80119f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80119fc:	2300      	movs	r3, #0
 80119fe:	623b      	str	r3, [r7, #32]
 8011a00:	2308      	movs	r3, #8
 8011a02:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8011a04:	69bb      	ldr	r3, [r7, #24]
 8011a06:	1c5a      	adds	r2, r3, #1
 8011a08:	61ba      	str	r2, [r7, #24]
 8011a0a:	005b      	lsls	r3, r3, #1
 8011a0c:	68fa      	ldr	r2, [r7, #12]
 8011a0e:	4413      	add	r3, r2
 8011a10:	881b      	ldrh	r3, [r3, #0]
 8011a12:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8011a14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	f000 8090 	beq.w	8011b3c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8011a1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011a1e:	2b20      	cmp	r3, #32
 8011a20:	d006      	beq.n	8011a30 <create_name+0x1bc>
 8011a22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011a24:	2b2e      	cmp	r3, #46	; 0x2e
 8011a26:	d10a      	bne.n	8011a3e <create_name+0x1ca>
 8011a28:	69ba      	ldr	r2, [r7, #24]
 8011a2a:	697b      	ldr	r3, [r7, #20]
 8011a2c:	429a      	cmp	r2, r3
 8011a2e:	d006      	beq.n	8011a3e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8011a30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a34:	f043 0303 	orr.w	r3, r3, #3
 8011a38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011a3c:	e07d      	b.n	8011b3a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8011a3e:	6a3a      	ldr	r2, [r7, #32]
 8011a40:	69fb      	ldr	r3, [r7, #28]
 8011a42:	429a      	cmp	r2, r3
 8011a44:	d203      	bcs.n	8011a4e <create_name+0x1da>
 8011a46:	69ba      	ldr	r2, [r7, #24]
 8011a48:	697b      	ldr	r3, [r7, #20]
 8011a4a:	429a      	cmp	r2, r3
 8011a4c:	d123      	bne.n	8011a96 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8011a4e:	69fb      	ldr	r3, [r7, #28]
 8011a50:	2b0b      	cmp	r3, #11
 8011a52:	d106      	bne.n	8011a62 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8011a54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a58:	f043 0303 	orr.w	r3, r3, #3
 8011a5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011a60:	e075      	b.n	8011b4e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8011a62:	69ba      	ldr	r2, [r7, #24]
 8011a64:	697b      	ldr	r3, [r7, #20]
 8011a66:	429a      	cmp	r2, r3
 8011a68:	d005      	beq.n	8011a76 <create_name+0x202>
 8011a6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a6e:	f043 0303 	orr.w	r3, r3, #3
 8011a72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8011a76:	69ba      	ldr	r2, [r7, #24]
 8011a78:	697b      	ldr	r3, [r7, #20]
 8011a7a:	429a      	cmp	r2, r3
 8011a7c:	d866      	bhi.n	8011b4c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8011a7e:	697b      	ldr	r3, [r7, #20]
 8011a80:	61bb      	str	r3, [r7, #24]
 8011a82:	2308      	movs	r3, #8
 8011a84:	623b      	str	r3, [r7, #32]
 8011a86:	230b      	movs	r3, #11
 8011a88:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8011a8a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011a8e:	009b      	lsls	r3, r3, #2
 8011a90:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011a94:	e051      	b.n	8011b3a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8011a96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011a98:	2b7f      	cmp	r3, #127	; 0x7f
 8011a9a:	d914      	bls.n	8011ac6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8011a9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011a9e:	2100      	movs	r1, #0
 8011aa0:	4618      	mov	r0, r3
 8011aa2:	f001 feef 	bl	8013884 <ff_convert>
 8011aa6:	4603      	mov	r3, r0
 8011aa8:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8011aaa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d004      	beq.n	8011aba <create_name+0x246>
 8011ab0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011ab2:	3b80      	subs	r3, #128	; 0x80
 8011ab4:	4a23      	ldr	r2, [pc, #140]	; (8011b44 <create_name+0x2d0>)
 8011ab6:	5cd3      	ldrb	r3, [r2, r3]
 8011ab8:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8011aba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011abe:	f043 0302 	orr.w	r3, r3, #2
 8011ac2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8011ac6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d007      	beq.n	8011adc <create_name+0x268>
 8011acc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011ace:	4619      	mov	r1, r3
 8011ad0:	481d      	ldr	r0, [pc, #116]	; (8011b48 <create_name+0x2d4>)
 8011ad2:	f7fe fc80 	bl	80103d6 <chk_chr>
 8011ad6:	4603      	mov	r3, r0
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d008      	beq.n	8011aee <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8011adc:	235f      	movs	r3, #95	; 0x5f
 8011ade:	84bb      	strh	r3, [r7, #36]	; 0x24
 8011ae0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ae4:	f043 0303 	orr.w	r3, r3, #3
 8011ae8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011aec:	e01b      	b.n	8011b26 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8011aee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011af0:	2b40      	cmp	r3, #64	; 0x40
 8011af2:	d909      	bls.n	8011b08 <create_name+0x294>
 8011af4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011af6:	2b5a      	cmp	r3, #90	; 0x5a
 8011af8:	d806      	bhi.n	8011b08 <create_name+0x294>
					b |= 2;
 8011afa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011afe:	f043 0302 	orr.w	r3, r3, #2
 8011b02:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011b06:	e00e      	b.n	8011b26 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8011b08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011b0a:	2b60      	cmp	r3, #96	; 0x60
 8011b0c:	d90b      	bls.n	8011b26 <create_name+0x2b2>
 8011b0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011b10:	2b7a      	cmp	r3, #122	; 0x7a
 8011b12:	d808      	bhi.n	8011b26 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8011b14:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011b18:	f043 0301 	orr.w	r3, r3, #1
 8011b1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011b20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011b22:	3b20      	subs	r3, #32
 8011b24:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8011b26:	6a3b      	ldr	r3, [r7, #32]
 8011b28:	1c5a      	adds	r2, r3, #1
 8011b2a:	623a      	str	r2, [r7, #32]
 8011b2c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011b2e:	b2d1      	uxtb	r1, r2
 8011b30:	687a      	ldr	r2, [r7, #4]
 8011b32:	4413      	add	r3, r2
 8011b34:	460a      	mov	r2, r1
 8011b36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8011b3a:	e763      	b.n	8011a04 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8011b3c:	bf00      	nop
 8011b3e:	e006      	b.n	8011b4e <create_name+0x2da>
 8011b40:	0801a7a8 	.word	0x0801a7a8
 8011b44:	0801a850 	.word	0x0801a850
 8011b48:	0801a7b4 	.word	0x0801a7b4
			if (si > di) break;			/* No extension */
 8011b4c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8011b54:	2be5      	cmp	r3, #229	; 0xe5
 8011b56:	d103      	bne.n	8011b60 <create_name+0x2ec>
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	2205      	movs	r2, #5
 8011b5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8011b60:	69fb      	ldr	r3, [r7, #28]
 8011b62:	2b08      	cmp	r3, #8
 8011b64:	d104      	bne.n	8011b70 <create_name+0x2fc>
 8011b66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011b6a:	009b      	lsls	r3, r3, #2
 8011b6c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8011b70:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011b74:	f003 030c 	and.w	r3, r3, #12
 8011b78:	2b0c      	cmp	r3, #12
 8011b7a:	d005      	beq.n	8011b88 <create_name+0x314>
 8011b7c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011b80:	f003 0303 	and.w	r3, r3, #3
 8011b84:	2b03      	cmp	r3, #3
 8011b86:	d105      	bne.n	8011b94 <create_name+0x320>
 8011b88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011b8c:	f043 0302 	orr.w	r3, r3, #2
 8011b90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8011b94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011b98:	f003 0302 	and.w	r3, r3, #2
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d117      	bne.n	8011bd0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8011ba0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011ba4:	f003 0303 	and.w	r3, r3, #3
 8011ba8:	2b01      	cmp	r3, #1
 8011baa:	d105      	bne.n	8011bb8 <create_name+0x344>
 8011bac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011bb0:	f043 0310 	orr.w	r3, r3, #16
 8011bb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8011bb8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011bbc:	f003 030c 	and.w	r3, r3, #12
 8011bc0:	2b04      	cmp	r3, #4
 8011bc2:	d105      	bne.n	8011bd0 <create_name+0x35c>
 8011bc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011bc8:	f043 0308 	orr.w	r3, r3, #8
 8011bcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8011bd6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8011bda:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8011bdc:	4618      	mov	r0, r3
 8011bde:	3728      	adds	r7, #40	; 0x28
 8011be0:	46bd      	mov	sp, r7
 8011be2:	bd80      	pop	{r7, pc}

08011be4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	b086      	sub	sp, #24
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
 8011bec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8011bf2:	693b      	ldr	r3, [r7, #16]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8011bf8:	e002      	b.n	8011c00 <follow_path+0x1c>
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	3301      	adds	r3, #1
 8011bfe:	603b      	str	r3, [r7, #0]
 8011c00:	683b      	ldr	r3, [r7, #0]
 8011c02:	781b      	ldrb	r3, [r3, #0]
 8011c04:	2b2f      	cmp	r3, #47	; 0x2f
 8011c06:	d0f8      	beq.n	8011bfa <follow_path+0x16>
 8011c08:	683b      	ldr	r3, [r7, #0]
 8011c0a:	781b      	ldrb	r3, [r3, #0]
 8011c0c:	2b5c      	cmp	r3, #92	; 0x5c
 8011c0e:	d0f4      	beq.n	8011bfa <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8011c10:	693b      	ldr	r3, [r7, #16]
 8011c12:	2200      	movs	r2, #0
 8011c14:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	781b      	ldrb	r3, [r3, #0]
 8011c1a:	2b1f      	cmp	r3, #31
 8011c1c:	d80a      	bhi.n	8011c34 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	2280      	movs	r2, #128	; 0x80
 8011c22:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8011c26:	2100      	movs	r1, #0
 8011c28:	6878      	ldr	r0, [r7, #4]
 8011c2a:	f7ff f91d 	bl	8010e68 <dir_sdi>
 8011c2e:	4603      	mov	r3, r0
 8011c30:	75fb      	strb	r3, [r7, #23]
 8011c32:	e043      	b.n	8011cbc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011c34:	463b      	mov	r3, r7
 8011c36:	4619      	mov	r1, r3
 8011c38:	6878      	ldr	r0, [r7, #4]
 8011c3a:	f7ff fe1b 	bl	8011874 <create_name>
 8011c3e:	4603      	mov	r3, r0
 8011c40:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011c42:	7dfb      	ldrb	r3, [r7, #23]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d134      	bne.n	8011cb2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8011c48:	6878      	ldr	r0, [r7, #4]
 8011c4a:	f7ff fc5a 	bl	8011502 <dir_find>
 8011c4e:	4603      	mov	r3, r0
 8011c50:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011c58:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8011c5a:	7dfb      	ldrb	r3, [r7, #23]
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d00a      	beq.n	8011c76 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8011c60:	7dfb      	ldrb	r3, [r7, #23]
 8011c62:	2b04      	cmp	r3, #4
 8011c64:	d127      	bne.n	8011cb6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8011c66:	7afb      	ldrb	r3, [r7, #11]
 8011c68:	f003 0304 	and.w	r3, r3, #4
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d122      	bne.n	8011cb6 <follow_path+0xd2>
 8011c70:	2305      	movs	r3, #5
 8011c72:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8011c74:	e01f      	b.n	8011cb6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011c76:	7afb      	ldrb	r3, [r7, #11]
 8011c78:	f003 0304 	and.w	r3, r3, #4
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d11c      	bne.n	8011cba <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8011c80:	693b      	ldr	r3, [r7, #16]
 8011c82:	799b      	ldrb	r3, [r3, #6]
 8011c84:	f003 0310 	and.w	r3, r3, #16
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d102      	bne.n	8011c92 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8011c8c:	2305      	movs	r3, #5
 8011c8e:	75fb      	strb	r3, [r7, #23]
 8011c90:	e014      	b.n	8011cbc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	695b      	ldr	r3, [r3, #20]
 8011c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011ca0:	4413      	add	r3, r2
 8011ca2:	4619      	mov	r1, r3
 8011ca4:	68f8      	ldr	r0, [r7, #12]
 8011ca6:	f7ff fa66 	bl	8011176 <ld_clust>
 8011caa:	4602      	mov	r2, r0
 8011cac:	693b      	ldr	r3, [r7, #16]
 8011cae:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011cb0:	e7c0      	b.n	8011c34 <follow_path+0x50>
			if (res != FR_OK) break;
 8011cb2:	bf00      	nop
 8011cb4:	e002      	b.n	8011cbc <follow_path+0xd8>
				break;
 8011cb6:	bf00      	nop
 8011cb8:	e000      	b.n	8011cbc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011cba:	bf00      	nop
			}
		}
	}

	return res;
 8011cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	3718      	adds	r7, #24
 8011cc2:	46bd      	mov	sp, r7
 8011cc4:	bd80      	pop	{r7, pc}

08011cc6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011cc6:	b480      	push	{r7}
 8011cc8:	b087      	sub	sp, #28
 8011cca:	af00      	add	r7, sp, #0
 8011ccc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8011cce:	f04f 33ff 	mov.w	r3, #4294967295
 8011cd2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d031      	beq.n	8011d40 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	617b      	str	r3, [r7, #20]
 8011ce2:	e002      	b.n	8011cea <get_ldnumber+0x24>
 8011ce4:	697b      	ldr	r3, [r7, #20]
 8011ce6:	3301      	adds	r3, #1
 8011ce8:	617b      	str	r3, [r7, #20]
 8011cea:	697b      	ldr	r3, [r7, #20]
 8011cec:	781b      	ldrb	r3, [r3, #0]
 8011cee:	2b1f      	cmp	r3, #31
 8011cf0:	d903      	bls.n	8011cfa <get_ldnumber+0x34>
 8011cf2:	697b      	ldr	r3, [r7, #20]
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	2b3a      	cmp	r3, #58	; 0x3a
 8011cf8:	d1f4      	bne.n	8011ce4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011cfa:	697b      	ldr	r3, [r7, #20]
 8011cfc:	781b      	ldrb	r3, [r3, #0]
 8011cfe:	2b3a      	cmp	r3, #58	; 0x3a
 8011d00:	d11c      	bne.n	8011d3c <get_ldnumber+0x76>
			tp = *path;
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	1c5a      	adds	r2, r3, #1
 8011d0c:	60fa      	str	r2, [r7, #12]
 8011d0e:	781b      	ldrb	r3, [r3, #0]
 8011d10:	3b30      	subs	r3, #48	; 0x30
 8011d12:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8011d14:	68bb      	ldr	r3, [r7, #8]
 8011d16:	2b09      	cmp	r3, #9
 8011d18:	d80e      	bhi.n	8011d38 <get_ldnumber+0x72>
 8011d1a:	68fa      	ldr	r2, [r7, #12]
 8011d1c:	697b      	ldr	r3, [r7, #20]
 8011d1e:	429a      	cmp	r2, r3
 8011d20:	d10a      	bne.n	8011d38 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8011d22:	68bb      	ldr	r3, [r7, #8]
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d107      	bne.n	8011d38 <get_ldnumber+0x72>
					vol = (int)i;
 8011d28:	68bb      	ldr	r3, [r7, #8]
 8011d2a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8011d2c:	697b      	ldr	r3, [r7, #20]
 8011d2e:	3301      	adds	r3, #1
 8011d30:	617b      	str	r3, [r7, #20]
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	697a      	ldr	r2, [r7, #20]
 8011d36:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011d38:	693b      	ldr	r3, [r7, #16]
 8011d3a:	e002      	b.n	8011d42 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011d3c:	2300      	movs	r3, #0
 8011d3e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8011d40:	693b      	ldr	r3, [r7, #16]
}
 8011d42:	4618      	mov	r0, r3
 8011d44:	371c      	adds	r7, #28
 8011d46:	46bd      	mov	sp, r7
 8011d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d4c:	4770      	bx	lr
	...

08011d50 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b082      	sub	sp, #8
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	6078      	str	r0, [r7, #4]
 8011d58:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	2200      	movs	r2, #0
 8011d5e:	70da      	strb	r2, [r3, #3]
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	f04f 32ff 	mov.w	r2, #4294967295
 8011d66:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011d68:	6839      	ldr	r1, [r7, #0]
 8011d6a:	6878      	ldr	r0, [r7, #4]
 8011d6c:	f7fe fcfe 	bl	801076c <move_window>
 8011d70:	4603      	mov	r3, r0
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d001      	beq.n	8011d7a <check_fs+0x2a>
 8011d76:	2304      	movs	r3, #4
 8011d78:	e038      	b.n	8011dec <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	3334      	adds	r3, #52	; 0x34
 8011d7e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011d82:	4618      	mov	r0, r3
 8011d84:	f7fe fa42 	bl	801020c <ld_word>
 8011d88:	4603      	mov	r3, r0
 8011d8a:	461a      	mov	r2, r3
 8011d8c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8011d90:	429a      	cmp	r2, r3
 8011d92:	d001      	beq.n	8011d98 <check_fs+0x48>
 8011d94:	2303      	movs	r3, #3
 8011d96:	e029      	b.n	8011dec <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011d9e:	2be9      	cmp	r3, #233	; 0xe9
 8011da0:	d009      	beq.n	8011db6 <check_fs+0x66>
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011da8:	2beb      	cmp	r3, #235	; 0xeb
 8011daa:	d11e      	bne.n	8011dea <check_fs+0x9a>
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8011db2:	2b90      	cmp	r3, #144	; 0x90
 8011db4:	d119      	bne.n	8011dea <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	3334      	adds	r3, #52	; 0x34
 8011dba:	3336      	adds	r3, #54	; 0x36
 8011dbc:	4618      	mov	r0, r3
 8011dbe:	f7fe fa3d 	bl	801023c <ld_dword>
 8011dc2:	4603      	mov	r3, r0
 8011dc4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011dc8:	4a0a      	ldr	r2, [pc, #40]	; (8011df4 <check_fs+0xa4>)
 8011dca:	4293      	cmp	r3, r2
 8011dcc:	d101      	bne.n	8011dd2 <check_fs+0x82>
 8011dce:	2300      	movs	r3, #0
 8011dd0:	e00c      	b.n	8011dec <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	3334      	adds	r3, #52	; 0x34
 8011dd6:	3352      	adds	r3, #82	; 0x52
 8011dd8:	4618      	mov	r0, r3
 8011dda:	f7fe fa2f 	bl	801023c <ld_dword>
 8011dde:	4603      	mov	r3, r0
 8011de0:	4a05      	ldr	r2, [pc, #20]	; (8011df8 <check_fs+0xa8>)
 8011de2:	4293      	cmp	r3, r2
 8011de4:	d101      	bne.n	8011dea <check_fs+0x9a>
 8011de6:	2300      	movs	r3, #0
 8011de8:	e000      	b.n	8011dec <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8011dea:	2302      	movs	r3, #2
}
 8011dec:	4618      	mov	r0, r3
 8011dee:	3708      	adds	r7, #8
 8011df0:	46bd      	mov	sp, r7
 8011df2:	bd80      	pop	{r7, pc}
 8011df4:	00544146 	.word	0x00544146
 8011df8:	33544146 	.word	0x33544146

08011dfc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8011dfc:	b580      	push	{r7, lr}
 8011dfe:	b096      	sub	sp, #88	; 0x58
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	60f8      	str	r0, [r7, #12]
 8011e04:	60b9      	str	r1, [r7, #8]
 8011e06:	4613      	mov	r3, r2
 8011e08:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8011e0a:	68bb      	ldr	r3, [r7, #8]
 8011e0c:	2200      	movs	r2, #0
 8011e0e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8011e10:	68f8      	ldr	r0, [r7, #12]
 8011e12:	f7ff ff58 	bl	8011cc6 <get_ldnumber>
 8011e16:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8011e18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	da01      	bge.n	8011e22 <find_volume+0x26>
 8011e1e:	230b      	movs	r3, #11
 8011e20:	e22d      	b.n	801227e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8011e22:	4aa1      	ldr	r2, [pc, #644]	; (80120a8 <find_volume+0x2ac>)
 8011e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011e2a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d101      	bne.n	8011e36 <find_volume+0x3a>
 8011e32:	230c      	movs	r3, #12
 8011e34:	e223      	b.n	801227e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8011e36:	68bb      	ldr	r3, [r7, #8]
 8011e38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011e3a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011e3c:	79fb      	ldrb	r3, [r7, #7]
 8011e3e:	f023 0301 	bic.w	r3, r3, #1
 8011e42:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e46:	781b      	ldrb	r3, [r3, #0]
 8011e48:	2b00      	cmp	r3, #0
 8011e4a:	d01a      	beq.n	8011e82 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8011e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e4e:	785b      	ldrb	r3, [r3, #1]
 8011e50:	4618      	mov	r0, r3
 8011e52:	f7fe f93d 	bl	80100d0 <disk_status>
 8011e56:	4603      	mov	r3, r0
 8011e58:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011e5c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011e60:	f003 0301 	and.w	r3, r3, #1
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d10c      	bne.n	8011e82 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011e68:	79fb      	ldrb	r3, [r7, #7]
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d007      	beq.n	8011e7e <find_volume+0x82>
 8011e6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011e72:	f003 0304 	and.w	r3, r3, #4
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d001      	beq.n	8011e7e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8011e7a:	230a      	movs	r3, #10
 8011e7c:	e1ff      	b.n	801227e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8011e7e:	2300      	movs	r3, #0
 8011e80:	e1fd      	b.n	801227e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8011e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e84:	2200      	movs	r2, #0
 8011e86:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011e8a:	b2da      	uxtb	r2, r3
 8011e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e8e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8011e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e92:	785b      	ldrb	r3, [r3, #1]
 8011e94:	4618      	mov	r0, r3
 8011e96:	f7fe f935 	bl	8010104 <disk_initialize>
 8011e9a:	4603      	mov	r3, r0
 8011e9c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8011ea0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011ea4:	f003 0301 	and.w	r3, r3, #1
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d001      	beq.n	8011eb0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011eac:	2303      	movs	r3, #3
 8011eae:	e1e6      	b.n	801227e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8011eb0:	79fb      	ldrb	r3, [r7, #7]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d007      	beq.n	8011ec6 <find_volume+0xca>
 8011eb6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011eba:	f003 0304 	and.w	r3, r3, #4
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d001      	beq.n	8011ec6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8011ec2:	230a      	movs	r3, #10
 8011ec4:	e1db      	b.n	801227e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8011eca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011ecc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011ece:	f7ff ff3f 	bl	8011d50 <check_fs>
 8011ed2:	4603      	mov	r3, r0
 8011ed4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8011ed8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011edc:	2b02      	cmp	r3, #2
 8011ede:	d149      	bne.n	8011f74 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	643b      	str	r3, [r7, #64]	; 0x40
 8011ee4:	e01e      	b.n	8011f24 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8011ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ee8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011eec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011eee:	011b      	lsls	r3, r3, #4
 8011ef0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8011ef4:	4413      	add	r3, r2
 8011ef6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8011ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011efa:	3304      	adds	r3, #4
 8011efc:	781b      	ldrb	r3, [r3, #0]
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d006      	beq.n	8011f10 <find_volume+0x114>
 8011f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f04:	3308      	adds	r3, #8
 8011f06:	4618      	mov	r0, r3
 8011f08:	f7fe f998 	bl	801023c <ld_dword>
 8011f0c:	4602      	mov	r2, r0
 8011f0e:	e000      	b.n	8011f12 <find_volume+0x116>
 8011f10:	2200      	movs	r2, #0
 8011f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f14:	009b      	lsls	r3, r3, #2
 8011f16:	3358      	adds	r3, #88	; 0x58
 8011f18:	443b      	add	r3, r7
 8011f1a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011f1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f20:	3301      	adds	r3, #1
 8011f22:	643b      	str	r3, [r7, #64]	; 0x40
 8011f24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f26:	2b03      	cmp	r3, #3
 8011f28:	d9dd      	bls.n	8011ee6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8011f2a:	2300      	movs	r3, #0
 8011f2c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8011f2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d002      	beq.n	8011f3a <find_volume+0x13e>
 8011f34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f36:	3b01      	subs	r3, #1
 8011f38:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011f3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f3c:	009b      	lsls	r3, r3, #2
 8011f3e:	3358      	adds	r3, #88	; 0x58
 8011f40:	443b      	add	r3, r7
 8011f42:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011f46:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011f48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d005      	beq.n	8011f5a <find_volume+0x15e>
 8011f4e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011f50:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011f52:	f7ff fefd 	bl	8011d50 <check_fs>
 8011f56:	4603      	mov	r3, r0
 8011f58:	e000      	b.n	8011f5c <find_volume+0x160>
 8011f5a:	2303      	movs	r3, #3
 8011f5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011f60:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f64:	2b01      	cmp	r3, #1
 8011f66:	d905      	bls.n	8011f74 <find_volume+0x178>
 8011f68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f6a:	3301      	adds	r3, #1
 8011f6c:	643b      	str	r3, [r7, #64]	; 0x40
 8011f6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f70:	2b03      	cmp	r3, #3
 8011f72:	d9e2      	bls.n	8011f3a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011f74:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f78:	2b04      	cmp	r3, #4
 8011f7a:	d101      	bne.n	8011f80 <find_volume+0x184>
 8011f7c:	2301      	movs	r3, #1
 8011f7e:	e17e      	b.n	801227e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8011f80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f84:	2b01      	cmp	r3, #1
 8011f86:	d901      	bls.n	8011f8c <find_volume+0x190>
 8011f88:	230d      	movs	r3, #13
 8011f8a:	e178      	b.n	801227e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8011f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f8e:	3334      	adds	r3, #52	; 0x34
 8011f90:	330b      	adds	r3, #11
 8011f92:	4618      	mov	r0, r3
 8011f94:	f7fe f93a 	bl	801020c <ld_word>
 8011f98:	4603      	mov	r3, r0
 8011f9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011f9e:	d001      	beq.n	8011fa4 <find_volume+0x1a8>
 8011fa0:	230d      	movs	r3, #13
 8011fa2:	e16c      	b.n	801227e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8011fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fa6:	3334      	adds	r3, #52	; 0x34
 8011fa8:	3316      	adds	r3, #22
 8011faa:	4618      	mov	r0, r3
 8011fac:	f7fe f92e 	bl	801020c <ld_word>
 8011fb0:	4603      	mov	r3, r0
 8011fb2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8011fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d106      	bne.n	8011fc8 <find_volume+0x1cc>
 8011fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fbc:	3334      	adds	r3, #52	; 0x34
 8011fbe:	3324      	adds	r3, #36	; 0x24
 8011fc0:	4618      	mov	r0, r3
 8011fc2:	f7fe f93b 	bl	801023c <ld_dword>
 8011fc6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8011fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011fcc:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8011fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fd0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8011fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fd6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8011fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fda:	789b      	ldrb	r3, [r3, #2]
 8011fdc:	2b01      	cmp	r3, #1
 8011fde:	d005      	beq.n	8011fec <find_volume+0x1f0>
 8011fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fe2:	789b      	ldrb	r3, [r3, #2]
 8011fe4:	2b02      	cmp	r3, #2
 8011fe6:	d001      	beq.n	8011fec <find_volume+0x1f0>
 8011fe8:	230d      	movs	r3, #13
 8011fea:	e148      	b.n	801227e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8011fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fee:	789b      	ldrb	r3, [r3, #2]
 8011ff0:	461a      	mov	r2, r3
 8011ff2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011ff4:	fb02 f303 	mul.w	r3, r2, r3
 8011ff8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8011ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012000:	b29a      	uxth	r2, r3
 8012002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012004:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012008:	895b      	ldrh	r3, [r3, #10]
 801200a:	2b00      	cmp	r3, #0
 801200c:	d008      	beq.n	8012020 <find_volume+0x224>
 801200e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012010:	895b      	ldrh	r3, [r3, #10]
 8012012:	461a      	mov	r2, r3
 8012014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012016:	895b      	ldrh	r3, [r3, #10]
 8012018:	3b01      	subs	r3, #1
 801201a:	4013      	ands	r3, r2
 801201c:	2b00      	cmp	r3, #0
 801201e:	d001      	beq.n	8012024 <find_volume+0x228>
 8012020:	230d      	movs	r3, #13
 8012022:	e12c      	b.n	801227e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012026:	3334      	adds	r3, #52	; 0x34
 8012028:	3311      	adds	r3, #17
 801202a:	4618      	mov	r0, r3
 801202c:	f7fe f8ee 	bl	801020c <ld_word>
 8012030:	4603      	mov	r3, r0
 8012032:	461a      	mov	r2, r3
 8012034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012036:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801203a:	891b      	ldrh	r3, [r3, #8]
 801203c:	f003 030f 	and.w	r3, r3, #15
 8012040:	b29b      	uxth	r3, r3
 8012042:	2b00      	cmp	r3, #0
 8012044:	d001      	beq.n	801204a <find_volume+0x24e>
 8012046:	230d      	movs	r3, #13
 8012048:	e119      	b.n	801227e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801204a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801204c:	3334      	adds	r3, #52	; 0x34
 801204e:	3313      	adds	r3, #19
 8012050:	4618      	mov	r0, r3
 8012052:	f7fe f8db 	bl	801020c <ld_word>
 8012056:	4603      	mov	r3, r0
 8012058:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801205a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801205c:	2b00      	cmp	r3, #0
 801205e:	d106      	bne.n	801206e <find_volume+0x272>
 8012060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012062:	3334      	adds	r3, #52	; 0x34
 8012064:	3320      	adds	r3, #32
 8012066:	4618      	mov	r0, r3
 8012068:	f7fe f8e8 	bl	801023c <ld_dword>
 801206c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801206e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012070:	3334      	adds	r3, #52	; 0x34
 8012072:	330e      	adds	r3, #14
 8012074:	4618      	mov	r0, r3
 8012076:	f7fe f8c9 	bl	801020c <ld_word>
 801207a:	4603      	mov	r3, r0
 801207c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801207e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012080:	2b00      	cmp	r3, #0
 8012082:	d101      	bne.n	8012088 <find_volume+0x28c>
 8012084:	230d      	movs	r3, #13
 8012086:	e0fa      	b.n	801227e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012088:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801208a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801208c:	4413      	add	r3, r2
 801208e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012090:	8912      	ldrh	r2, [r2, #8]
 8012092:	0912      	lsrs	r2, r2, #4
 8012094:	b292      	uxth	r2, r2
 8012096:	4413      	add	r3, r2
 8012098:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801209a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801209c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801209e:	429a      	cmp	r2, r3
 80120a0:	d204      	bcs.n	80120ac <find_volume+0x2b0>
 80120a2:	230d      	movs	r3, #13
 80120a4:	e0eb      	b.n	801227e <find_volume+0x482>
 80120a6:	bf00      	nop
 80120a8:	2403134c 	.word	0x2403134c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80120ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80120ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120b0:	1ad3      	subs	r3, r2, r3
 80120b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80120b4:	8952      	ldrh	r2, [r2, #10]
 80120b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80120ba:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80120bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d101      	bne.n	80120c6 <find_volume+0x2ca>
 80120c2:	230d      	movs	r3, #13
 80120c4:	e0db      	b.n	801227e <find_volume+0x482>
		fmt = FS_FAT32;
 80120c6:	2303      	movs	r3, #3
 80120c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80120cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120ce:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80120d2:	4293      	cmp	r3, r2
 80120d4:	d802      	bhi.n	80120dc <find_volume+0x2e0>
 80120d6:	2302      	movs	r3, #2
 80120d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80120dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120de:	f640 72f5 	movw	r2, #4085	; 0xff5
 80120e2:	4293      	cmp	r3, r2
 80120e4:	d802      	bhi.n	80120ec <find_volume+0x2f0>
 80120e6:	2301      	movs	r3, #1
 80120e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80120ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120ee:	1c9a      	adds	r2, r3, #2
 80120f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120f2:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80120f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80120f8:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80120fa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80120fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80120fe:	441a      	add	r2, r3
 8012100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012102:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8012104:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012108:	441a      	add	r2, r3
 801210a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801210c:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 801210e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012112:	2b03      	cmp	r3, #3
 8012114:	d11e      	bne.n	8012154 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012118:	3334      	adds	r3, #52	; 0x34
 801211a:	332a      	adds	r3, #42	; 0x2a
 801211c:	4618      	mov	r0, r3
 801211e:	f7fe f875 	bl	801020c <ld_word>
 8012122:	4603      	mov	r3, r0
 8012124:	2b00      	cmp	r3, #0
 8012126:	d001      	beq.n	801212c <find_volume+0x330>
 8012128:	230d      	movs	r3, #13
 801212a:	e0a8      	b.n	801227e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801212c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801212e:	891b      	ldrh	r3, [r3, #8]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d001      	beq.n	8012138 <find_volume+0x33c>
 8012134:	230d      	movs	r3, #13
 8012136:	e0a2      	b.n	801227e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801213a:	3334      	adds	r3, #52	; 0x34
 801213c:	332c      	adds	r3, #44	; 0x2c
 801213e:	4618      	mov	r0, r3
 8012140:	f7fe f87c 	bl	801023c <ld_dword>
 8012144:	4602      	mov	r2, r0
 8012146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012148:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801214a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801214c:	699b      	ldr	r3, [r3, #24]
 801214e:	009b      	lsls	r3, r3, #2
 8012150:	647b      	str	r3, [r7, #68]	; 0x44
 8012152:	e01f      	b.n	8012194 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012156:	891b      	ldrh	r3, [r3, #8]
 8012158:	2b00      	cmp	r3, #0
 801215a:	d101      	bne.n	8012160 <find_volume+0x364>
 801215c:	230d      	movs	r3, #13
 801215e:	e08e      	b.n	801227e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8012160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012162:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012164:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012166:	441a      	add	r2, r3
 8012168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801216a:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801216c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012170:	2b02      	cmp	r3, #2
 8012172:	d103      	bne.n	801217c <find_volume+0x380>
 8012174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012176:	699b      	ldr	r3, [r3, #24]
 8012178:	005b      	lsls	r3, r3, #1
 801217a:	e00a      	b.n	8012192 <find_volume+0x396>
 801217c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801217e:	699a      	ldr	r2, [r3, #24]
 8012180:	4613      	mov	r3, r2
 8012182:	005b      	lsls	r3, r3, #1
 8012184:	4413      	add	r3, r2
 8012186:	085a      	lsrs	r2, r3, #1
 8012188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801218a:	699b      	ldr	r3, [r3, #24]
 801218c:	f003 0301 	and.w	r3, r3, #1
 8012190:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8012192:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012196:	69da      	ldr	r2, [r3, #28]
 8012198:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801219a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801219e:	0a5b      	lsrs	r3, r3, #9
 80121a0:	429a      	cmp	r2, r3
 80121a2:	d201      	bcs.n	80121a8 <find_volume+0x3ac>
 80121a4:	230d      	movs	r3, #13
 80121a6:	e06a      	b.n	801227e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80121a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121aa:	f04f 32ff 	mov.w	r2, #4294967295
 80121ae:	615a      	str	r2, [r3, #20]
 80121b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121b2:	695a      	ldr	r2, [r3, #20]
 80121b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121b6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80121b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121ba:	2280      	movs	r2, #128	; 0x80
 80121bc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80121be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80121c2:	2b03      	cmp	r3, #3
 80121c4:	d149      	bne.n	801225a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80121c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121c8:	3334      	adds	r3, #52	; 0x34
 80121ca:	3330      	adds	r3, #48	; 0x30
 80121cc:	4618      	mov	r0, r3
 80121ce:	f7fe f81d 	bl	801020c <ld_word>
 80121d2:	4603      	mov	r3, r0
 80121d4:	2b01      	cmp	r3, #1
 80121d6:	d140      	bne.n	801225a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80121d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80121da:	3301      	adds	r3, #1
 80121dc:	4619      	mov	r1, r3
 80121de:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80121e0:	f7fe fac4 	bl	801076c <move_window>
 80121e4:	4603      	mov	r3, r0
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d137      	bne.n	801225a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80121ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121ec:	2200      	movs	r2, #0
 80121ee:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80121f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121f2:	3334      	adds	r3, #52	; 0x34
 80121f4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80121f8:	4618      	mov	r0, r3
 80121fa:	f7fe f807 	bl	801020c <ld_word>
 80121fe:	4603      	mov	r3, r0
 8012200:	461a      	mov	r2, r3
 8012202:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012206:	429a      	cmp	r2, r3
 8012208:	d127      	bne.n	801225a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801220a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801220c:	3334      	adds	r3, #52	; 0x34
 801220e:	4618      	mov	r0, r3
 8012210:	f7fe f814 	bl	801023c <ld_dword>
 8012214:	4603      	mov	r3, r0
 8012216:	4a1c      	ldr	r2, [pc, #112]	; (8012288 <find_volume+0x48c>)
 8012218:	4293      	cmp	r3, r2
 801221a:	d11e      	bne.n	801225a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801221c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801221e:	3334      	adds	r3, #52	; 0x34
 8012220:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012224:	4618      	mov	r0, r3
 8012226:	f7fe f809 	bl	801023c <ld_dword>
 801222a:	4603      	mov	r3, r0
 801222c:	4a17      	ldr	r2, [pc, #92]	; (801228c <find_volume+0x490>)
 801222e:	4293      	cmp	r3, r2
 8012230:	d113      	bne.n	801225a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8012232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012234:	3334      	adds	r3, #52	; 0x34
 8012236:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801223a:	4618      	mov	r0, r3
 801223c:	f7fd fffe 	bl	801023c <ld_dword>
 8012240:	4602      	mov	r2, r0
 8012242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012244:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012248:	3334      	adds	r3, #52	; 0x34
 801224a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801224e:	4618      	mov	r0, r3
 8012250:	f7fd fff4 	bl	801023c <ld_dword>
 8012254:	4602      	mov	r2, r0
 8012256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012258:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801225a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801225c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8012260:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8012262:	4b0b      	ldr	r3, [pc, #44]	; (8012290 <find_volume+0x494>)
 8012264:	881b      	ldrh	r3, [r3, #0]
 8012266:	3301      	adds	r3, #1
 8012268:	b29a      	uxth	r2, r3
 801226a:	4b09      	ldr	r3, [pc, #36]	; (8012290 <find_volume+0x494>)
 801226c:	801a      	strh	r2, [r3, #0]
 801226e:	4b08      	ldr	r3, [pc, #32]	; (8012290 <find_volume+0x494>)
 8012270:	881a      	ldrh	r2, [r3, #0]
 8012272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012274:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012276:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012278:	f7fe fa10 	bl	801069c <clear_lock>
#endif
	return FR_OK;
 801227c:	2300      	movs	r3, #0
}
 801227e:	4618      	mov	r0, r3
 8012280:	3758      	adds	r7, #88	; 0x58
 8012282:	46bd      	mov	sp, r7
 8012284:	bd80      	pop	{r7, pc}
 8012286:	bf00      	nop
 8012288:	41615252 	.word	0x41615252
 801228c:	61417272 	.word	0x61417272
 8012290:	24031350 	.word	0x24031350

08012294 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012294:	b580      	push	{r7, lr}
 8012296:	b084      	sub	sp, #16
 8012298:	af00      	add	r7, sp, #0
 801229a:	6078      	str	r0, [r7, #4]
 801229c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801229e:	2309      	movs	r3, #9
 80122a0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d01c      	beq.n	80122e2 <validate+0x4e>
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d018      	beq.n	80122e2 <validate+0x4e>
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	781b      	ldrb	r3, [r3, #0]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d013      	beq.n	80122e2 <validate+0x4e>
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	889a      	ldrh	r2, [r3, #4]
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	88db      	ldrh	r3, [r3, #6]
 80122c4:	429a      	cmp	r2, r3
 80122c6:	d10c      	bne.n	80122e2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	785b      	ldrb	r3, [r3, #1]
 80122ce:	4618      	mov	r0, r3
 80122d0:	f7fd fefe 	bl	80100d0 <disk_status>
 80122d4:	4603      	mov	r3, r0
 80122d6:	f003 0301 	and.w	r3, r3, #1
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d101      	bne.n	80122e2 <validate+0x4e>
			res = FR_OK;
 80122de:	2300      	movs	r3, #0
 80122e0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80122e2:	7bfb      	ldrb	r3, [r7, #15]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d102      	bne.n	80122ee <validate+0x5a>
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	e000      	b.n	80122f0 <validate+0x5c>
 80122ee:	2300      	movs	r3, #0
 80122f0:	683a      	ldr	r2, [r7, #0]
 80122f2:	6013      	str	r3, [r2, #0]
	return res;
 80122f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80122f6:	4618      	mov	r0, r3
 80122f8:	3710      	adds	r7, #16
 80122fa:	46bd      	mov	sp, r7
 80122fc:	bd80      	pop	{r7, pc}
	...

08012300 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b088      	sub	sp, #32
 8012304:	af00      	add	r7, sp, #0
 8012306:	60f8      	str	r0, [r7, #12]
 8012308:	60b9      	str	r1, [r7, #8]
 801230a:	4613      	mov	r3, r2
 801230c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801230e:	68bb      	ldr	r3, [r7, #8]
 8012310:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8012312:	f107 0310 	add.w	r3, r7, #16
 8012316:	4618      	mov	r0, r3
 8012318:	f7ff fcd5 	bl	8011cc6 <get_ldnumber>
 801231c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801231e:	69fb      	ldr	r3, [r7, #28]
 8012320:	2b00      	cmp	r3, #0
 8012322:	da01      	bge.n	8012328 <f_mount+0x28>
 8012324:	230b      	movs	r3, #11
 8012326:	e02b      	b.n	8012380 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012328:	4a17      	ldr	r2, [pc, #92]	; (8012388 <f_mount+0x88>)
 801232a:	69fb      	ldr	r3, [r7, #28]
 801232c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012330:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012332:	69bb      	ldr	r3, [r7, #24]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d005      	beq.n	8012344 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012338:	69b8      	ldr	r0, [r7, #24]
 801233a:	f7fe f9af 	bl	801069c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801233e:	69bb      	ldr	r3, [r7, #24]
 8012340:	2200      	movs	r2, #0
 8012342:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	2b00      	cmp	r3, #0
 8012348:	d002      	beq.n	8012350 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	2200      	movs	r2, #0
 801234e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8012350:	68fa      	ldr	r2, [r7, #12]
 8012352:	490d      	ldr	r1, [pc, #52]	; (8012388 <f_mount+0x88>)
 8012354:	69fb      	ldr	r3, [r7, #28]
 8012356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	2b00      	cmp	r3, #0
 801235e:	d002      	beq.n	8012366 <f_mount+0x66>
 8012360:	79fb      	ldrb	r3, [r7, #7]
 8012362:	2b01      	cmp	r3, #1
 8012364:	d001      	beq.n	801236a <f_mount+0x6a>
 8012366:	2300      	movs	r3, #0
 8012368:	e00a      	b.n	8012380 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801236a:	f107 010c 	add.w	r1, r7, #12
 801236e:	f107 0308 	add.w	r3, r7, #8
 8012372:	2200      	movs	r2, #0
 8012374:	4618      	mov	r0, r3
 8012376:	f7ff fd41 	bl	8011dfc <find_volume>
 801237a:	4603      	mov	r3, r0
 801237c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801237e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012380:	4618      	mov	r0, r3
 8012382:	3720      	adds	r7, #32
 8012384:	46bd      	mov	sp, r7
 8012386:	bd80      	pop	{r7, pc}
 8012388:	2403134c 	.word	0x2403134c

0801238c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801238c:	b580      	push	{r7, lr}
 801238e:	b09a      	sub	sp, #104	; 0x68
 8012390:	af00      	add	r7, sp, #0
 8012392:	60f8      	str	r0, [r7, #12]
 8012394:	60b9      	str	r1, [r7, #8]
 8012396:	4613      	mov	r3, r2
 8012398:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801239a:	68fb      	ldr	r3, [r7, #12]
 801239c:	2b00      	cmp	r3, #0
 801239e:	d101      	bne.n	80123a4 <f_open+0x18>
 80123a0:	2309      	movs	r3, #9
 80123a2:	e1bd      	b.n	8012720 <f_open+0x394>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80123a4:	79fb      	ldrb	r3, [r7, #7]
 80123a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80123aa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80123ac:	79fa      	ldrb	r2, [r7, #7]
 80123ae:	f107 0110 	add.w	r1, r7, #16
 80123b2:	f107 0308 	add.w	r3, r7, #8
 80123b6:	4618      	mov	r0, r3
 80123b8:	f7ff fd20 	bl	8011dfc <find_volume>
 80123bc:	4603      	mov	r3, r0
 80123be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80123c2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	f040 81a1 	bne.w	801270e <f_open+0x382>
		dj.obj.fs = fs;
 80123cc:	693b      	ldr	r3, [r7, #16]
 80123ce:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 80123d0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80123d4:	f001 fb1c 	bl	8013a10 <ff_memalloc>
 80123d8:	65b8      	str	r0, [r7, #88]	; 0x58
 80123da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d101      	bne.n	80123e4 <f_open+0x58>
 80123e0:	2311      	movs	r3, #17
 80123e2:	e19d      	b.n	8012720 <f_open+0x394>
 80123e4:	693b      	ldr	r3, [r7, #16]
 80123e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80123e8:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 80123ea:	68ba      	ldr	r2, [r7, #8]
 80123ec:	f107 0314 	add.w	r3, r7, #20
 80123f0:	4611      	mov	r1, r2
 80123f2:	4618      	mov	r0, r3
 80123f4:	f7ff fbf6 	bl	8011be4 <follow_path>
 80123f8:	4603      	mov	r3, r0
 80123fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80123fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012402:	2b00      	cmp	r3, #0
 8012404:	d11a      	bne.n	801243c <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012406:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801240a:	b25b      	sxtb	r3, r3
 801240c:	2b00      	cmp	r3, #0
 801240e:	da03      	bge.n	8012418 <f_open+0x8c>
				res = FR_INVALID_NAME;
 8012410:	2306      	movs	r3, #6
 8012412:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8012416:	e011      	b.n	801243c <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012418:	79fb      	ldrb	r3, [r7, #7]
 801241a:	f023 0301 	bic.w	r3, r3, #1
 801241e:	2b00      	cmp	r3, #0
 8012420:	bf14      	ite	ne
 8012422:	2301      	movne	r3, #1
 8012424:	2300      	moveq	r3, #0
 8012426:	b2db      	uxtb	r3, r3
 8012428:	461a      	mov	r2, r3
 801242a:	f107 0314 	add.w	r3, r7, #20
 801242e:	4611      	mov	r1, r2
 8012430:	4618      	mov	r0, r3
 8012432:	f7fd ffeb 	bl	801040c <chk_lock>
 8012436:	4603      	mov	r3, r0
 8012438:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801243c:	79fb      	ldrb	r3, [r7, #7]
 801243e:	f003 031c 	and.w	r3, r3, #28
 8012442:	2b00      	cmp	r3, #0
 8012444:	d07f      	beq.n	8012546 <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 8012446:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801244a:	2b00      	cmp	r3, #0
 801244c:	d017      	beq.n	801247e <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801244e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012452:	2b04      	cmp	r3, #4
 8012454:	d10e      	bne.n	8012474 <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8012456:	f7fe f835 	bl	80104c4 <enq_lock>
 801245a:	4603      	mov	r3, r0
 801245c:	2b00      	cmp	r3, #0
 801245e:	d006      	beq.n	801246e <f_open+0xe2>
 8012460:	f107 0314 	add.w	r3, r7, #20
 8012464:	4618      	mov	r0, r3
 8012466:	f7ff f90d 	bl	8011684 <dir_register>
 801246a:	4603      	mov	r3, r0
 801246c:	e000      	b.n	8012470 <f_open+0xe4>
 801246e:	2312      	movs	r3, #18
 8012470:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8012474:	79fb      	ldrb	r3, [r7, #7]
 8012476:	f043 0308 	orr.w	r3, r3, #8
 801247a:	71fb      	strb	r3, [r7, #7]
 801247c:	e010      	b.n	80124a0 <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801247e:	7ebb      	ldrb	r3, [r7, #26]
 8012480:	f003 0311 	and.w	r3, r3, #17
 8012484:	2b00      	cmp	r3, #0
 8012486:	d003      	beq.n	8012490 <f_open+0x104>
					res = FR_DENIED;
 8012488:	2307      	movs	r3, #7
 801248a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801248e:	e007      	b.n	80124a0 <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8012490:	79fb      	ldrb	r3, [r7, #7]
 8012492:	f003 0304 	and.w	r3, r3, #4
 8012496:	2b00      	cmp	r3, #0
 8012498:	d002      	beq.n	80124a0 <f_open+0x114>
 801249a:	2308      	movs	r3, #8
 801249c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80124a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d168      	bne.n	801257a <f_open+0x1ee>
 80124a8:	79fb      	ldrb	r3, [r7, #7]
 80124aa:	f003 0308 	and.w	r3, r3, #8
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d063      	beq.n	801257a <f_open+0x1ee>
				dw = GET_FATTIME();
 80124b2:	f7fd fbcf 	bl	800fc54 <get_fattime>
 80124b6:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80124b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80124ba:	330e      	adds	r3, #14
 80124bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80124be:	4618      	mov	r0, r3
 80124c0:	f7fd fefa 	bl	80102b8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80124c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80124c6:	3316      	adds	r3, #22
 80124c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80124ca:	4618      	mov	r0, r3
 80124cc:	f7fd fef4 	bl	80102b8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80124d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80124d2:	330b      	adds	r3, #11
 80124d4:	2220      	movs	r2, #32
 80124d6:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80124d8:	693b      	ldr	r3, [r7, #16]
 80124da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80124dc:	4611      	mov	r1, r2
 80124de:	4618      	mov	r0, r3
 80124e0:	f7fe fe49 	bl	8011176 <ld_clust>
 80124e4:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80124e6:	693b      	ldr	r3, [r7, #16]
 80124e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80124ea:	2200      	movs	r2, #0
 80124ec:	4618      	mov	r0, r3
 80124ee:	f7fe fe61 	bl	80111b4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80124f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80124f4:	331c      	adds	r3, #28
 80124f6:	2100      	movs	r1, #0
 80124f8:	4618      	mov	r0, r3
 80124fa:	f7fd fedd 	bl	80102b8 <st_dword>
					fs->wflag = 1;
 80124fe:	693b      	ldr	r3, [r7, #16]
 8012500:	2201      	movs	r2, #1
 8012502:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8012504:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012506:	2b00      	cmp	r3, #0
 8012508:	d037      	beq.n	801257a <f_open+0x1ee>
						dw = fs->winsect;
 801250a:	693b      	ldr	r3, [r7, #16]
 801250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801250e:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 8012510:	f107 0314 	add.w	r3, r7, #20
 8012514:	2200      	movs	r2, #0
 8012516:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012518:	4618      	mov	r0, r3
 801251a:	f7fe fb74 	bl	8010c06 <remove_chain>
 801251e:	4603      	mov	r3, r0
 8012520:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8012524:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012528:	2b00      	cmp	r3, #0
 801252a:	d126      	bne.n	801257a <f_open+0x1ee>
							res = move_window(fs, dw);
 801252c:	693b      	ldr	r3, [r7, #16]
 801252e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8012530:	4618      	mov	r0, r3
 8012532:	f7fe f91b 	bl	801076c <move_window>
 8012536:	4603      	mov	r3, r0
 8012538:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801253c:	693b      	ldr	r3, [r7, #16]
 801253e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012540:	3a01      	subs	r2, #1
 8012542:	611a      	str	r2, [r3, #16]
 8012544:	e019      	b.n	801257a <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8012546:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801254a:	2b00      	cmp	r3, #0
 801254c:	d115      	bne.n	801257a <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801254e:	7ebb      	ldrb	r3, [r7, #26]
 8012550:	f003 0310 	and.w	r3, r3, #16
 8012554:	2b00      	cmp	r3, #0
 8012556:	d003      	beq.n	8012560 <f_open+0x1d4>
					res = FR_NO_FILE;
 8012558:	2304      	movs	r3, #4
 801255a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801255e:	e00c      	b.n	801257a <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8012560:	79fb      	ldrb	r3, [r7, #7]
 8012562:	f003 0302 	and.w	r3, r3, #2
 8012566:	2b00      	cmp	r3, #0
 8012568:	d007      	beq.n	801257a <f_open+0x1ee>
 801256a:	7ebb      	ldrb	r3, [r7, #26]
 801256c:	f003 0301 	and.w	r3, r3, #1
 8012570:	2b00      	cmp	r3, #0
 8012572:	d002      	beq.n	801257a <f_open+0x1ee>
						res = FR_DENIED;
 8012574:	2307      	movs	r3, #7
 8012576:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801257a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801257e:	2b00      	cmp	r3, #0
 8012580:	d128      	bne.n	80125d4 <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8012582:	79fb      	ldrb	r3, [r7, #7]
 8012584:	f003 0308 	and.w	r3, r3, #8
 8012588:	2b00      	cmp	r3, #0
 801258a:	d003      	beq.n	8012594 <f_open+0x208>
				mode |= FA_MODIFIED;
 801258c:	79fb      	ldrb	r3, [r7, #7]
 801258e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012592:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8012594:	693b      	ldr	r3, [r7, #16]
 8012596:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801259c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80125a2:	79fb      	ldrb	r3, [r7, #7]
 80125a4:	f023 0301 	bic.w	r3, r3, #1
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	bf14      	ite	ne
 80125ac:	2301      	movne	r3, #1
 80125ae:	2300      	moveq	r3, #0
 80125b0:	b2db      	uxtb	r3, r3
 80125b2:	461a      	mov	r2, r3
 80125b4:	f107 0314 	add.w	r3, r7, #20
 80125b8:	4611      	mov	r1, r2
 80125ba:	4618      	mov	r0, r3
 80125bc:	f7fd ffa4 	bl	8010508 <inc_lock>
 80125c0:	4602      	mov	r2, r0
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	691b      	ldr	r3, [r3, #16]
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	d102      	bne.n	80125d4 <f_open+0x248>
 80125ce:	2302      	movs	r3, #2
 80125d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80125d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80125d8:	2b00      	cmp	r3, #0
 80125da:	f040 8095 	bne.w	8012708 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80125de:	693b      	ldr	r3, [r7, #16]
 80125e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80125e2:	4611      	mov	r1, r2
 80125e4:	4618      	mov	r0, r3
 80125e6:	f7fe fdc6 	bl	8011176 <ld_clust>
 80125ea:	4602      	mov	r2, r0
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80125f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80125f2:	331c      	adds	r3, #28
 80125f4:	4618      	mov	r0, r3
 80125f6:	f7fd fe21 	bl	801023c <ld_dword>
 80125fa:	4602      	mov	r2, r0
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	2200      	movs	r2, #0
 8012604:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8012606:	693a      	ldr	r2, [r7, #16]
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801260c:	693b      	ldr	r3, [r7, #16]
 801260e:	88da      	ldrh	r2, [r3, #6]
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	79fa      	ldrb	r2, [r7, #7]
 8012618:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	2200      	movs	r2, #0
 801261e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	2200      	movs	r2, #0
 8012624:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	2200      	movs	r2, #0
 801262a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	3330      	adds	r3, #48	; 0x30
 8012630:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012634:	2100      	movs	r1, #0
 8012636:	4618      	mov	r0, r3
 8012638:	f7fd fe8b 	bl	8010352 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801263c:	79fb      	ldrb	r3, [r7, #7]
 801263e:	f003 0320 	and.w	r3, r3, #32
 8012642:	2b00      	cmp	r3, #0
 8012644:	d060      	beq.n	8012708 <f_open+0x37c>
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	68db      	ldr	r3, [r3, #12]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d05c      	beq.n	8012708 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	68da      	ldr	r2, [r3, #12]
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8012656:	693b      	ldr	r3, [r7, #16]
 8012658:	895b      	ldrh	r3, [r3, #10]
 801265a:	025b      	lsls	r3, r3, #9
 801265c:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	689b      	ldr	r3, [r3, #8]
 8012662:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012664:	68fb      	ldr	r3, [r7, #12]
 8012666:	68db      	ldr	r3, [r3, #12]
 8012668:	65fb      	str	r3, [r7, #92]	; 0x5c
 801266a:	e016      	b.n	801269a <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8012670:	4618      	mov	r0, r3
 8012672:	f7fe f936 	bl	80108e2 <get_fat>
 8012676:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8012678:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801267a:	2b01      	cmp	r3, #1
 801267c:	d802      	bhi.n	8012684 <f_open+0x2f8>
 801267e:	2302      	movs	r3, #2
 8012680:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8012684:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012686:	f1b3 3fff 	cmp.w	r3, #4294967295
 801268a:	d102      	bne.n	8012692 <f_open+0x306>
 801268c:	2301      	movs	r3, #1
 801268e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012692:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8012694:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012696:	1ad3      	subs	r3, r2, r3
 8012698:	65fb      	str	r3, [r7, #92]	; 0x5c
 801269a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801269e:	2b00      	cmp	r3, #0
 80126a0:	d103      	bne.n	80126aa <f_open+0x31e>
 80126a2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80126a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80126a6:	429a      	cmp	r2, r3
 80126a8:	d8e0      	bhi.n	801266c <f_open+0x2e0>
				}
				fp->clust = clst;
 80126aa:	68fb      	ldr	r3, [r7, #12]
 80126ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80126ae:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80126b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d127      	bne.n	8012708 <f_open+0x37c>
 80126b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80126ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d022      	beq.n	8012708 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80126c2:	693b      	ldr	r3, [r7, #16]
 80126c4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80126c6:	4618      	mov	r0, r3
 80126c8:	f7fe f8ec 	bl	80108a4 <clust2sect>
 80126cc:	64b8      	str	r0, [r7, #72]	; 0x48
 80126ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d103      	bne.n	80126dc <f_open+0x350>
						res = FR_INT_ERR;
 80126d4:	2302      	movs	r3, #2
 80126d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80126da:	e015      	b.n	8012708 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80126dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80126de:	0a5a      	lsrs	r2, r3, #9
 80126e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80126e2:	441a      	add	r2, r3
 80126e4:	68fb      	ldr	r3, [r7, #12]
 80126e6:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80126e8:	693b      	ldr	r3, [r7, #16]
 80126ea:	7858      	ldrb	r0, [r3, #1]
 80126ec:	68fb      	ldr	r3, [r7, #12]
 80126ee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	6a1a      	ldr	r2, [r3, #32]
 80126f6:	2301      	movs	r3, #1
 80126f8:	f7fd fd2a 	bl	8010150 <disk_read>
 80126fc:	4603      	mov	r3, r0
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d002      	beq.n	8012708 <f_open+0x37c>
 8012702:	2301      	movs	r3, #1
 8012704:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 8012708:	6db8      	ldr	r0, [r7, #88]	; 0x58
 801270a:	f001 f98d 	bl	8013a28 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801270e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012712:	2b00      	cmp	r3, #0
 8012714:	d002      	beq.n	801271c <f_open+0x390>
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	2200      	movs	r2, #0
 801271a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801271c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8012720:	4618      	mov	r0, r3
 8012722:	3768      	adds	r7, #104	; 0x68
 8012724:	46bd      	mov	sp, r7
 8012726:	bd80      	pop	{r7, pc}

08012728 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8012728:	b580      	push	{r7, lr}
 801272a:	b08c      	sub	sp, #48	; 0x30
 801272c:	af00      	add	r7, sp, #0
 801272e:	60f8      	str	r0, [r7, #12]
 8012730:	60b9      	str	r1, [r7, #8]
 8012732:	607a      	str	r2, [r7, #4]
 8012734:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8012736:	68bb      	ldr	r3, [r7, #8]
 8012738:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	2200      	movs	r2, #0
 801273e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	f107 0210 	add.w	r2, r7, #16
 8012746:	4611      	mov	r1, r2
 8012748:	4618      	mov	r0, r3
 801274a:	f7ff fda3 	bl	8012294 <validate>
 801274e:	4603      	mov	r3, r0
 8012750:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012754:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012758:	2b00      	cmp	r3, #0
 801275a:	d107      	bne.n	801276c <f_write+0x44>
 801275c:	68fb      	ldr	r3, [r7, #12]
 801275e:	7d5b      	ldrb	r3, [r3, #21]
 8012760:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8012764:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012768:	2b00      	cmp	r3, #0
 801276a:	d002      	beq.n	8012772 <f_write+0x4a>
 801276c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012770:	e14b      	b.n	8012a0a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8012772:	68fb      	ldr	r3, [r7, #12]
 8012774:	7d1b      	ldrb	r3, [r3, #20]
 8012776:	f003 0302 	and.w	r3, r3, #2
 801277a:	2b00      	cmp	r3, #0
 801277c:	d101      	bne.n	8012782 <f_write+0x5a>
 801277e:	2307      	movs	r3, #7
 8012780:	e143      	b.n	8012a0a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	699a      	ldr	r2, [r3, #24]
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	441a      	add	r2, r3
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	699b      	ldr	r3, [r3, #24]
 801278e:	429a      	cmp	r2, r3
 8012790:	f080 812d 	bcs.w	80129ee <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012794:	68fb      	ldr	r3, [r7, #12]
 8012796:	699b      	ldr	r3, [r3, #24]
 8012798:	43db      	mvns	r3, r3
 801279a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801279c:	e127      	b.n	80129ee <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	699b      	ldr	r3, [r3, #24]
 80127a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	f040 80e3 	bne.w	8012972 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	699b      	ldr	r3, [r3, #24]
 80127b0:	0a5b      	lsrs	r3, r3, #9
 80127b2:	693a      	ldr	r2, [r7, #16]
 80127b4:	8952      	ldrh	r2, [r2, #10]
 80127b6:	3a01      	subs	r2, #1
 80127b8:	4013      	ands	r3, r2
 80127ba:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80127bc:	69bb      	ldr	r3, [r7, #24]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d143      	bne.n	801284a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80127c2:	68fb      	ldr	r3, [r7, #12]
 80127c4:	699b      	ldr	r3, [r3, #24]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d10c      	bne.n	80127e4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	689b      	ldr	r3, [r3, #8]
 80127ce:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80127d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d11a      	bne.n	801280c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	2100      	movs	r1, #0
 80127da:	4618      	mov	r0, r3
 80127dc:	f7fe fa78 	bl	8010cd0 <create_chain>
 80127e0:	62b8      	str	r0, [r7, #40]	; 0x28
 80127e2:	e013      	b.n	801280c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d007      	beq.n	80127fc <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	699b      	ldr	r3, [r3, #24]
 80127f0:	4619      	mov	r1, r3
 80127f2:	68f8      	ldr	r0, [r7, #12]
 80127f4:	f7fe fb04 	bl	8010e00 <clmt_clust>
 80127f8:	62b8      	str	r0, [r7, #40]	; 0x28
 80127fa:	e007      	b.n	801280c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80127fc:	68fa      	ldr	r2, [r7, #12]
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	69db      	ldr	r3, [r3, #28]
 8012802:	4619      	mov	r1, r3
 8012804:	4610      	mov	r0, r2
 8012806:	f7fe fa63 	bl	8010cd0 <create_chain>
 801280a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801280c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801280e:	2b00      	cmp	r3, #0
 8012810:	f000 80f2 	beq.w	80129f8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012816:	2b01      	cmp	r3, #1
 8012818:	d104      	bne.n	8012824 <f_write+0xfc>
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	2202      	movs	r2, #2
 801281e:	755a      	strb	r2, [r3, #21]
 8012820:	2302      	movs	r3, #2
 8012822:	e0f2      	b.n	8012a0a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012826:	f1b3 3fff 	cmp.w	r3, #4294967295
 801282a:	d104      	bne.n	8012836 <f_write+0x10e>
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	2201      	movs	r2, #1
 8012830:	755a      	strb	r2, [r3, #21]
 8012832:	2301      	movs	r3, #1
 8012834:	e0e9      	b.n	8012a0a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801283a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	689b      	ldr	r3, [r3, #8]
 8012840:	2b00      	cmp	r3, #0
 8012842:	d102      	bne.n	801284a <f_write+0x122>
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012848:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	7d1b      	ldrb	r3, [r3, #20]
 801284e:	b25b      	sxtb	r3, r3
 8012850:	2b00      	cmp	r3, #0
 8012852:	da18      	bge.n	8012886 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012854:	693b      	ldr	r3, [r7, #16]
 8012856:	7858      	ldrb	r0, [r3, #1]
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	6a1a      	ldr	r2, [r3, #32]
 8012862:	2301      	movs	r3, #1
 8012864:	f7fd fc94 	bl	8010190 <disk_write>
 8012868:	4603      	mov	r3, r0
 801286a:	2b00      	cmp	r3, #0
 801286c:	d004      	beq.n	8012878 <f_write+0x150>
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	2201      	movs	r2, #1
 8012872:	755a      	strb	r2, [r3, #21]
 8012874:	2301      	movs	r3, #1
 8012876:	e0c8      	b.n	8012a0a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	7d1b      	ldrb	r3, [r3, #20]
 801287c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012880:	b2da      	uxtb	r2, r3
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012886:	693a      	ldr	r2, [r7, #16]
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	69db      	ldr	r3, [r3, #28]
 801288c:	4619      	mov	r1, r3
 801288e:	4610      	mov	r0, r2
 8012890:	f7fe f808 	bl	80108a4 <clust2sect>
 8012894:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012896:	697b      	ldr	r3, [r7, #20]
 8012898:	2b00      	cmp	r3, #0
 801289a:	d104      	bne.n	80128a6 <f_write+0x17e>
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	2202      	movs	r2, #2
 80128a0:	755a      	strb	r2, [r3, #21]
 80128a2:	2302      	movs	r3, #2
 80128a4:	e0b1      	b.n	8012a0a <f_write+0x2e2>
			sect += csect;
 80128a6:	697a      	ldr	r2, [r7, #20]
 80128a8:	69bb      	ldr	r3, [r7, #24]
 80128aa:	4413      	add	r3, r2
 80128ac:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	0a5b      	lsrs	r3, r3, #9
 80128b2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80128b4:	6a3b      	ldr	r3, [r7, #32]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d03c      	beq.n	8012934 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80128ba:	69ba      	ldr	r2, [r7, #24]
 80128bc:	6a3b      	ldr	r3, [r7, #32]
 80128be:	4413      	add	r3, r2
 80128c0:	693a      	ldr	r2, [r7, #16]
 80128c2:	8952      	ldrh	r2, [r2, #10]
 80128c4:	4293      	cmp	r3, r2
 80128c6:	d905      	bls.n	80128d4 <f_write+0x1ac>
					cc = fs->csize - csect;
 80128c8:	693b      	ldr	r3, [r7, #16]
 80128ca:	895b      	ldrh	r3, [r3, #10]
 80128cc:	461a      	mov	r2, r3
 80128ce:	69bb      	ldr	r3, [r7, #24]
 80128d0:	1ad3      	subs	r3, r2, r3
 80128d2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80128d4:	693b      	ldr	r3, [r7, #16]
 80128d6:	7858      	ldrb	r0, [r3, #1]
 80128d8:	6a3b      	ldr	r3, [r7, #32]
 80128da:	697a      	ldr	r2, [r7, #20]
 80128dc:	69f9      	ldr	r1, [r7, #28]
 80128de:	f7fd fc57 	bl	8010190 <disk_write>
 80128e2:	4603      	mov	r3, r0
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d004      	beq.n	80128f2 <f_write+0x1ca>
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	2201      	movs	r2, #1
 80128ec:	755a      	strb	r2, [r3, #21]
 80128ee:	2301      	movs	r3, #1
 80128f0:	e08b      	b.n	8012a0a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	6a1a      	ldr	r2, [r3, #32]
 80128f6:	697b      	ldr	r3, [r7, #20]
 80128f8:	1ad3      	subs	r3, r2, r3
 80128fa:	6a3a      	ldr	r2, [r7, #32]
 80128fc:	429a      	cmp	r2, r3
 80128fe:	d915      	bls.n	801292c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8012900:	68fb      	ldr	r3, [r7, #12]
 8012902:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8012906:	68fb      	ldr	r3, [r7, #12]
 8012908:	6a1a      	ldr	r2, [r3, #32]
 801290a:	697b      	ldr	r3, [r7, #20]
 801290c:	1ad3      	subs	r3, r2, r3
 801290e:	025b      	lsls	r3, r3, #9
 8012910:	69fa      	ldr	r2, [r7, #28]
 8012912:	4413      	add	r3, r2
 8012914:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012918:	4619      	mov	r1, r3
 801291a:	f7fd fcf9 	bl	8010310 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801291e:	68fb      	ldr	r3, [r7, #12]
 8012920:	7d1b      	ldrb	r3, [r3, #20]
 8012922:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012926:	b2da      	uxtb	r2, r3
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801292c:	6a3b      	ldr	r3, [r7, #32]
 801292e:	025b      	lsls	r3, r3, #9
 8012930:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8012932:	e03f      	b.n	80129b4 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	6a1b      	ldr	r3, [r3, #32]
 8012938:	697a      	ldr	r2, [r7, #20]
 801293a:	429a      	cmp	r2, r3
 801293c:	d016      	beq.n	801296c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	699a      	ldr	r2, [r3, #24]
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8012946:	429a      	cmp	r2, r3
 8012948:	d210      	bcs.n	801296c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801294a:	693b      	ldr	r3, [r7, #16]
 801294c:	7858      	ldrb	r0, [r3, #1]
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012954:	2301      	movs	r3, #1
 8012956:	697a      	ldr	r2, [r7, #20]
 8012958:	f7fd fbfa 	bl	8010150 <disk_read>
 801295c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801295e:	2b00      	cmp	r3, #0
 8012960:	d004      	beq.n	801296c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	2201      	movs	r2, #1
 8012966:	755a      	strb	r2, [r3, #21]
 8012968:	2301      	movs	r3, #1
 801296a:	e04e      	b.n	8012a0a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	697a      	ldr	r2, [r7, #20]
 8012970:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	699b      	ldr	r3, [r3, #24]
 8012976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801297a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801297e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8012980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	429a      	cmp	r2, r3
 8012986:	d901      	bls.n	801298c <f_write+0x264>
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	699b      	ldr	r3, [r3, #24]
 8012996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801299a:	4413      	add	r3, r2
 801299c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801299e:	69f9      	ldr	r1, [r7, #28]
 80129a0:	4618      	mov	r0, r3
 80129a2:	f7fd fcb5 	bl	8010310 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	7d1b      	ldrb	r3, [r3, #20]
 80129aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80129ae:	b2da      	uxtb	r2, r3
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80129b4:	69fa      	ldr	r2, [r7, #28]
 80129b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129b8:	4413      	add	r3, r2
 80129ba:	61fb      	str	r3, [r7, #28]
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	699a      	ldr	r2, [r3, #24]
 80129c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129c2:	441a      	add	r2, r3
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	619a      	str	r2, [r3, #24]
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	68da      	ldr	r2, [r3, #12]
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	699b      	ldr	r3, [r3, #24]
 80129d0:	429a      	cmp	r2, r3
 80129d2:	bf38      	it	cc
 80129d4:	461a      	movcc	r2, r3
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	60da      	str	r2, [r3, #12]
 80129da:	683b      	ldr	r3, [r7, #0]
 80129dc:	681a      	ldr	r2, [r3, #0]
 80129de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129e0:	441a      	add	r2, r3
 80129e2:	683b      	ldr	r3, [r7, #0]
 80129e4:	601a      	str	r2, [r3, #0]
 80129e6:	687a      	ldr	r2, [r7, #4]
 80129e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129ea:	1ad3      	subs	r3, r2, r3
 80129ec:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	f47f aed4 	bne.w	801279e <f_write+0x76>
 80129f6:	e000      	b.n	80129fa <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80129f8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	7d1b      	ldrb	r3, [r3, #20]
 80129fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012a02:	b2da      	uxtb	r2, r3
 8012a04:	68fb      	ldr	r3, [r7, #12]
 8012a06:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8012a08:	2300      	movs	r3, #0
}
 8012a0a:	4618      	mov	r0, r3
 8012a0c:	3730      	adds	r7, #48	; 0x30
 8012a0e:	46bd      	mov	sp, r7
 8012a10:	bd80      	pop	{r7, pc}

08012a12 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8012a12:	b580      	push	{r7, lr}
 8012a14:	b086      	sub	sp, #24
 8012a16:	af00      	add	r7, sp, #0
 8012a18:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	f107 0208 	add.w	r2, r7, #8
 8012a20:	4611      	mov	r1, r2
 8012a22:	4618      	mov	r0, r3
 8012a24:	f7ff fc36 	bl	8012294 <validate>
 8012a28:	4603      	mov	r3, r0
 8012a2a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8012a2c:	7dfb      	ldrb	r3, [r7, #23]
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d168      	bne.n	8012b04 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	7d1b      	ldrb	r3, [r3, #20]
 8012a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d062      	beq.n	8012b04 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	7d1b      	ldrb	r3, [r3, #20]
 8012a42:	b25b      	sxtb	r3, r3
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	da15      	bge.n	8012a74 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8012a48:	68bb      	ldr	r3, [r7, #8]
 8012a4a:	7858      	ldrb	r0, [r3, #1]
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	6a1a      	ldr	r2, [r3, #32]
 8012a56:	2301      	movs	r3, #1
 8012a58:	f7fd fb9a 	bl	8010190 <disk_write>
 8012a5c:	4603      	mov	r3, r0
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d001      	beq.n	8012a66 <f_sync+0x54>
 8012a62:	2301      	movs	r3, #1
 8012a64:	e04f      	b.n	8012b06 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	7d1b      	ldrb	r3, [r3, #20]
 8012a6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012a6e:	b2da      	uxtb	r2, r3
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8012a74:	f7fd f8ee 	bl	800fc54 <get_fattime>
 8012a78:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8012a7a:	68ba      	ldr	r2, [r7, #8]
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012a80:	4619      	mov	r1, r3
 8012a82:	4610      	mov	r0, r2
 8012a84:	f7fd fe72 	bl	801076c <move_window>
 8012a88:	4603      	mov	r3, r0
 8012a8a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8012a8c:	7dfb      	ldrb	r3, [r7, #23]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d138      	bne.n	8012b04 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012a96:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8012a98:	68fb      	ldr	r3, [r7, #12]
 8012a9a:	330b      	adds	r3, #11
 8012a9c:	781a      	ldrb	r2, [r3, #0]
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	330b      	adds	r3, #11
 8012aa2:	f042 0220 	orr.w	r2, r2, #32
 8012aa6:	b2d2      	uxtb	r2, r2
 8012aa8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	6818      	ldr	r0, [r3, #0]
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	689b      	ldr	r3, [r3, #8]
 8012ab2:	461a      	mov	r2, r3
 8012ab4:	68f9      	ldr	r1, [r7, #12]
 8012ab6:	f7fe fb7d 	bl	80111b4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	f103 021c 	add.w	r2, r3, #28
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	68db      	ldr	r3, [r3, #12]
 8012ac4:	4619      	mov	r1, r3
 8012ac6:	4610      	mov	r0, r2
 8012ac8:	f7fd fbf6 	bl	80102b8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	3316      	adds	r3, #22
 8012ad0:	6939      	ldr	r1, [r7, #16]
 8012ad2:	4618      	mov	r0, r3
 8012ad4:	f7fd fbf0 	bl	80102b8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	3312      	adds	r3, #18
 8012adc:	2100      	movs	r1, #0
 8012ade:	4618      	mov	r0, r3
 8012ae0:	f7fd fbcf 	bl	8010282 <st_word>
					fs->wflag = 1;
 8012ae4:	68bb      	ldr	r3, [r7, #8]
 8012ae6:	2201      	movs	r2, #1
 8012ae8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8012aea:	68bb      	ldr	r3, [r7, #8]
 8012aec:	4618      	mov	r0, r3
 8012aee:	f7fd fe6b 	bl	80107c8 <sync_fs>
 8012af2:	4603      	mov	r3, r0
 8012af4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	7d1b      	ldrb	r3, [r3, #20]
 8012afa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012afe:	b2da      	uxtb	r2, r3
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8012b04:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b06:	4618      	mov	r0, r3
 8012b08:	3718      	adds	r7, #24
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	bd80      	pop	{r7, pc}

08012b0e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8012b0e:	b580      	push	{r7, lr}
 8012b10:	b084      	sub	sp, #16
 8012b12:	af00      	add	r7, sp, #0
 8012b14:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8012b16:	6878      	ldr	r0, [r7, #4]
 8012b18:	f7ff ff7b 	bl	8012a12 <f_sync>
 8012b1c:	4603      	mov	r3, r0
 8012b1e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8012b20:	7bfb      	ldrb	r3, [r7, #15]
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d118      	bne.n	8012b58 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	f107 0208 	add.w	r2, r7, #8
 8012b2c:	4611      	mov	r1, r2
 8012b2e:	4618      	mov	r0, r3
 8012b30:	f7ff fbb0 	bl	8012294 <validate>
 8012b34:	4603      	mov	r3, r0
 8012b36:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012b38:	7bfb      	ldrb	r3, [r7, #15]
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d10c      	bne.n	8012b58 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	691b      	ldr	r3, [r3, #16]
 8012b42:	4618      	mov	r0, r3
 8012b44:	f7fd fd6e 	bl	8010624 <dec_lock>
 8012b48:	4603      	mov	r3, r0
 8012b4a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8012b4c:	7bfb      	ldrb	r3, [r7, #15]
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d102      	bne.n	8012b58 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	2200      	movs	r2, #0
 8012b56:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8012b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	3710      	adds	r7, #16
 8012b5e:	46bd      	mov	sp, r7
 8012b60:	bd80      	pop	{r7, pc}

08012b62 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8012b62:	b580      	push	{r7, lr}
 8012b64:	b090      	sub	sp, #64	; 0x40
 8012b66:	af00      	add	r7, sp, #0
 8012b68:	6078      	str	r0, [r7, #4]
 8012b6a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	f107 0208 	add.w	r2, r7, #8
 8012b72:	4611      	mov	r1, r2
 8012b74:	4618      	mov	r0, r3
 8012b76:	f7ff fb8d 	bl	8012294 <validate>
 8012b7a:	4603      	mov	r3, r0
 8012b7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8012b80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d103      	bne.n	8012b90 <f_lseek+0x2e>
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	7d5b      	ldrb	r3, [r3, #21]
 8012b8c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8012b90:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d002      	beq.n	8012b9e <f_lseek+0x3c>
 8012b98:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012b9c:	e1e6      	b.n	8012f6c <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	f000 80d1 	beq.w	8012d4a <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8012ba8:	683b      	ldr	r3, [r7, #0]
 8012baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012bae:	d15a      	bne.n	8012c66 <f_lseek+0x104>
			tbl = fp->cltbl;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bb4:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8012bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bb8:	1d1a      	adds	r2, r3, #4
 8012bba:	627a      	str	r2, [r7, #36]	; 0x24
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	617b      	str	r3, [r7, #20]
 8012bc0:	2302      	movs	r3, #2
 8012bc2:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	689b      	ldr	r3, [r3, #8]
 8012bc8:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8012bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d03a      	beq.n	8012c46 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8012bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bd2:	613b      	str	r3, [r7, #16]
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bda:	3302      	adds	r3, #2
 8012bdc:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8012bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012be0:	60fb      	str	r3, [r7, #12]
 8012be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012be4:	3301      	adds	r3, #1
 8012be6:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012bec:	4618      	mov	r0, r3
 8012bee:	f7fd fe78 	bl	80108e2 <get_fat>
 8012bf2:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8012bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bf6:	2b01      	cmp	r3, #1
 8012bf8:	d804      	bhi.n	8012c04 <f_lseek+0xa2>
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	2202      	movs	r2, #2
 8012bfe:	755a      	strb	r2, [r3, #21]
 8012c00:	2302      	movs	r3, #2
 8012c02:	e1b3      	b.n	8012f6c <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c0a:	d104      	bne.n	8012c16 <f_lseek+0xb4>
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	2201      	movs	r2, #1
 8012c10:	755a      	strb	r2, [r3, #21]
 8012c12:	2301      	movs	r3, #1
 8012c14:	e1aa      	b.n	8012f6c <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8012c16:	68fb      	ldr	r3, [r7, #12]
 8012c18:	3301      	adds	r3, #1
 8012c1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012c1c:	429a      	cmp	r2, r3
 8012c1e:	d0de      	beq.n	8012bde <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8012c20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012c22:	697b      	ldr	r3, [r7, #20]
 8012c24:	429a      	cmp	r2, r3
 8012c26:	d809      	bhi.n	8012c3c <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8012c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c2a:	1d1a      	adds	r2, r3, #4
 8012c2c:	627a      	str	r2, [r7, #36]	; 0x24
 8012c2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012c30:	601a      	str	r2, [r3, #0]
 8012c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c34:	1d1a      	adds	r2, r3, #4
 8012c36:	627a      	str	r2, [r7, #36]	; 0x24
 8012c38:	693a      	ldr	r2, [r7, #16]
 8012c3a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8012c3c:	68bb      	ldr	r3, [r7, #8]
 8012c3e:	699b      	ldr	r3, [r3, #24]
 8012c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012c42:	429a      	cmp	r2, r3
 8012c44:	d3c4      	bcc.n	8012bd0 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012c4c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8012c4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012c50:	697b      	ldr	r3, [r7, #20]
 8012c52:	429a      	cmp	r2, r3
 8012c54:	d803      	bhi.n	8012c5e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8012c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c58:	2200      	movs	r2, #0
 8012c5a:	601a      	str	r2, [r3, #0]
 8012c5c:	e184      	b.n	8012f68 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8012c5e:	2311      	movs	r3, #17
 8012c60:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8012c64:	e180      	b.n	8012f68 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	68db      	ldr	r3, [r3, #12]
 8012c6a:	683a      	ldr	r2, [r7, #0]
 8012c6c:	429a      	cmp	r2, r3
 8012c6e:	d902      	bls.n	8012c76 <f_lseek+0x114>
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	68db      	ldr	r3, [r3, #12]
 8012c74:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	683a      	ldr	r2, [r7, #0]
 8012c7a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8012c7c:	683b      	ldr	r3, [r7, #0]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	f000 8172 	beq.w	8012f68 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8012c84:	683b      	ldr	r3, [r7, #0]
 8012c86:	3b01      	subs	r3, #1
 8012c88:	4619      	mov	r1, r3
 8012c8a:	6878      	ldr	r0, [r7, #4]
 8012c8c:	f7fe f8b8 	bl	8010e00 <clmt_clust>
 8012c90:	4602      	mov	r2, r0
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8012c96:	68ba      	ldr	r2, [r7, #8]
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	69db      	ldr	r3, [r3, #28]
 8012c9c:	4619      	mov	r1, r3
 8012c9e:	4610      	mov	r0, r2
 8012ca0:	f7fd fe00 	bl	80108a4 <clust2sect>
 8012ca4:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8012ca6:	69bb      	ldr	r3, [r7, #24]
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d104      	bne.n	8012cb6 <f_lseek+0x154>
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	2202      	movs	r2, #2
 8012cb0:	755a      	strb	r2, [r3, #21]
 8012cb2:	2302      	movs	r3, #2
 8012cb4:	e15a      	b.n	8012f6c <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8012cb6:	683b      	ldr	r3, [r7, #0]
 8012cb8:	3b01      	subs	r3, #1
 8012cba:	0a5b      	lsrs	r3, r3, #9
 8012cbc:	68ba      	ldr	r2, [r7, #8]
 8012cbe:	8952      	ldrh	r2, [r2, #10]
 8012cc0:	3a01      	subs	r2, #1
 8012cc2:	4013      	ands	r3, r2
 8012cc4:	69ba      	ldr	r2, [r7, #24]
 8012cc6:	4413      	add	r3, r2
 8012cc8:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	699b      	ldr	r3, [r3, #24]
 8012cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	f000 8148 	beq.w	8012f68 <f_lseek+0x406>
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	6a1b      	ldr	r3, [r3, #32]
 8012cdc:	69ba      	ldr	r2, [r7, #24]
 8012cde:	429a      	cmp	r2, r3
 8012ce0:	f000 8142 	beq.w	8012f68 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	7d1b      	ldrb	r3, [r3, #20]
 8012ce8:	b25b      	sxtb	r3, r3
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	da18      	bge.n	8012d20 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012cee:	68bb      	ldr	r3, [r7, #8]
 8012cf0:	7858      	ldrb	r0, [r3, #1]
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	6a1a      	ldr	r2, [r3, #32]
 8012cfc:	2301      	movs	r3, #1
 8012cfe:	f7fd fa47 	bl	8010190 <disk_write>
 8012d02:	4603      	mov	r3, r0
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d004      	beq.n	8012d12 <f_lseek+0x1b0>
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	2201      	movs	r2, #1
 8012d0c:	755a      	strb	r2, [r3, #21]
 8012d0e:	2301      	movs	r3, #1
 8012d10:	e12c      	b.n	8012f6c <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	7d1b      	ldrb	r3, [r3, #20]
 8012d16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012d1a:	b2da      	uxtb	r2, r3
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8012d20:	68bb      	ldr	r3, [r7, #8]
 8012d22:	7858      	ldrb	r0, [r3, #1]
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012d2a:	2301      	movs	r3, #1
 8012d2c:	69ba      	ldr	r2, [r7, #24]
 8012d2e:	f7fd fa0f 	bl	8010150 <disk_read>
 8012d32:	4603      	mov	r3, r0
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d004      	beq.n	8012d42 <f_lseek+0x1e0>
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	2201      	movs	r2, #1
 8012d3c:	755a      	strb	r2, [r3, #21]
 8012d3e:	2301      	movs	r3, #1
 8012d40:	e114      	b.n	8012f6c <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	69ba      	ldr	r2, [r7, #24]
 8012d46:	621a      	str	r2, [r3, #32]
 8012d48:	e10e      	b.n	8012f68 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	68db      	ldr	r3, [r3, #12]
 8012d4e:	683a      	ldr	r2, [r7, #0]
 8012d50:	429a      	cmp	r2, r3
 8012d52:	d908      	bls.n	8012d66 <f_lseek+0x204>
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	7d1b      	ldrb	r3, [r3, #20]
 8012d58:	f003 0302 	and.w	r3, r3, #2
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d102      	bne.n	8012d66 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	68db      	ldr	r3, [r3, #12]
 8012d64:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	699b      	ldr	r3, [r3, #24]
 8012d6a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8012d6c:	2300      	movs	r3, #0
 8012d6e:	637b      	str	r3, [r7, #52]	; 0x34
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012d74:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8012d76:	683b      	ldr	r3, [r7, #0]
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	f000 80a7 	beq.w	8012ecc <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8012d7e:	68bb      	ldr	r3, [r7, #8]
 8012d80:	895b      	ldrh	r3, [r3, #10]
 8012d82:	025b      	lsls	r3, r3, #9
 8012d84:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8012d86:	6a3b      	ldr	r3, [r7, #32]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d01b      	beq.n	8012dc4 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8012d8c:	683b      	ldr	r3, [r7, #0]
 8012d8e:	1e5a      	subs	r2, r3, #1
 8012d90:	69fb      	ldr	r3, [r7, #28]
 8012d92:	fbb2 f2f3 	udiv	r2, r2, r3
 8012d96:	6a3b      	ldr	r3, [r7, #32]
 8012d98:	1e59      	subs	r1, r3, #1
 8012d9a:	69fb      	ldr	r3, [r7, #28]
 8012d9c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8012da0:	429a      	cmp	r2, r3
 8012da2:	d30f      	bcc.n	8012dc4 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8012da4:	6a3b      	ldr	r3, [r7, #32]
 8012da6:	1e5a      	subs	r2, r3, #1
 8012da8:	69fb      	ldr	r3, [r7, #28]
 8012daa:	425b      	negs	r3, r3
 8012dac:	401a      	ands	r2, r3
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	699b      	ldr	r3, [r3, #24]
 8012db6:	683a      	ldr	r2, [r7, #0]
 8012db8:	1ad3      	subs	r3, r2, r3
 8012dba:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	69db      	ldr	r3, [r3, #28]
 8012dc0:	63bb      	str	r3, [r7, #56]	; 0x38
 8012dc2:	e022      	b.n	8012e0a <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	689b      	ldr	r3, [r3, #8]
 8012dc8:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8012dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d119      	bne.n	8012e04 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	2100      	movs	r1, #0
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	f7fd ff7b 	bl	8010cd0 <create_chain>
 8012dda:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dde:	2b01      	cmp	r3, #1
 8012de0:	d104      	bne.n	8012dec <f_lseek+0x28a>
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	2202      	movs	r2, #2
 8012de6:	755a      	strb	r2, [r3, #21]
 8012de8:	2302      	movs	r3, #2
 8012dea:	e0bf      	b.n	8012f6c <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012df2:	d104      	bne.n	8012dfe <f_lseek+0x29c>
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	2201      	movs	r2, #1
 8012df8:	755a      	strb	r2, [r3, #21]
 8012dfa:	2301      	movs	r3, #1
 8012dfc:	e0b6      	b.n	8012f6c <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e02:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e08:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8012e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	d05d      	beq.n	8012ecc <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8012e10:	e03a      	b.n	8012e88 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8012e12:	683a      	ldr	r2, [r7, #0]
 8012e14:	69fb      	ldr	r3, [r7, #28]
 8012e16:	1ad3      	subs	r3, r2, r3
 8012e18:	603b      	str	r3, [r7, #0]
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	699a      	ldr	r2, [r3, #24]
 8012e1e:	69fb      	ldr	r3, [r7, #28]
 8012e20:	441a      	add	r2, r3
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	7d1b      	ldrb	r3, [r3, #20]
 8012e2a:	f003 0302 	and.w	r3, r3, #2
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d00b      	beq.n	8012e4a <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012e36:	4618      	mov	r0, r3
 8012e38:	f7fd ff4a 	bl	8010cd0 <create_chain>
 8012e3c:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8012e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d108      	bne.n	8012e56 <f_lseek+0x2f4>
							ofs = 0; break;
 8012e44:	2300      	movs	r3, #0
 8012e46:	603b      	str	r3, [r7, #0]
 8012e48:	e022      	b.n	8012e90 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012e4e:	4618      	mov	r0, r3
 8012e50:	f7fd fd47 	bl	80108e2 <get_fat>
 8012e54:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e5c:	d104      	bne.n	8012e68 <f_lseek+0x306>
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	2201      	movs	r2, #1
 8012e62:	755a      	strb	r2, [r3, #21]
 8012e64:	2301      	movs	r3, #1
 8012e66:	e081      	b.n	8012f6c <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8012e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e6a:	2b01      	cmp	r3, #1
 8012e6c:	d904      	bls.n	8012e78 <f_lseek+0x316>
 8012e6e:	68bb      	ldr	r3, [r7, #8]
 8012e70:	699b      	ldr	r3, [r3, #24]
 8012e72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e74:	429a      	cmp	r2, r3
 8012e76:	d304      	bcc.n	8012e82 <f_lseek+0x320>
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	2202      	movs	r2, #2
 8012e7c:	755a      	strb	r2, [r3, #21]
 8012e7e:	2302      	movs	r3, #2
 8012e80:	e074      	b.n	8012f6c <f_lseek+0x40a>
					fp->clust = clst;
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e86:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8012e88:	683a      	ldr	r2, [r7, #0]
 8012e8a:	69fb      	ldr	r3, [r7, #28]
 8012e8c:	429a      	cmp	r2, r3
 8012e8e:	d8c0      	bhi.n	8012e12 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	699a      	ldr	r2, [r3, #24]
 8012e94:	683b      	ldr	r3, [r7, #0]
 8012e96:	441a      	add	r2, r3
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8012e9c:	683b      	ldr	r3, [r7, #0]
 8012e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d012      	beq.n	8012ecc <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8012ea6:	68bb      	ldr	r3, [r7, #8]
 8012ea8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012eaa:	4618      	mov	r0, r3
 8012eac:	f7fd fcfa 	bl	80108a4 <clust2sect>
 8012eb0:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8012eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d104      	bne.n	8012ec2 <f_lseek+0x360>
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	2202      	movs	r2, #2
 8012ebc:	755a      	strb	r2, [r3, #21]
 8012ebe:	2302      	movs	r3, #2
 8012ec0:	e054      	b.n	8012f6c <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8012ec2:	683b      	ldr	r3, [r7, #0]
 8012ec4:	0a5b      	lsrs	r3, r3, #9
 8012ec6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012ec8:	4413      	add	r3, r2
 8012eca:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	699a      	ldr	r2, [r3, #24]
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	68db      	ldr	r3, [r3, #12]
 8012ed4:	429a      	cmp	r2, r3
 8012ed6:	d90a      	bls.n	8012eee <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	699a      	ldr	r2, [r3, #24]
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	7d1b      	ldrb	r3, [r3, #20]
 8012ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012ee8:	b2da      	uxtb	r2, r3
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	699b      	ldr	r3, [r3, #24]
 8012ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	d036      	beq.n	8012f68 <f_lseek+0x406>
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	6a1b      	ldr	r3, [r3, #32]
 8012efe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012f00:	429a      	cmp	r2, r3
 8012f02:	d031      	beq.n	8012f68 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	7d1b      	ldrb	r3, [r3, #20]
 8012f08:	b25b      	sxtb	r3, r3
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	da18      	bge.n	8012f40 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012f0e:	68bb      	ldr	r3, [r7, #8]
 8012f10:	7858      	ldrb	r0, [r3, #1]
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	6a1a      	ldr	r2, [r3, #32]
 8012f1c:	2301      	movs	r3, #1
 8012f1e:	f7fd f937 	bl	8010190 <disk_write>
 8012f22:	4603      	mov	r3, r0
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d004      	beq.n	8012f32 <f_lseek+0x3d0>
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	2201      	movs	r2, #1
 8012f2c:	755a      	strb	r2, [r3, #21]
 8012f2e:	2301      	movs	r3, #1
 8012f30:	e01c      	b.n	8012f6c <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	7d1b      	ldrb	r3, [r3, #20]
 8012f36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012f3a:	b2da      	uxtb	r2, r3
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8012f40:	68bb      	ldr	r3, [r7, #8]
 8012f42:	7858      	ldrb	r0, [r3, #1]
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012f4a:	2301      	movs	r3, #1
 8012f4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012f4e:	f7fd f8ff 	bl	8010150 <disk_read>
 8012f52:	4603      	mov	r3, r0
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d004      	beq.n	8012f62 <f_lseek+0x400>
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	2201      	movs	r2, #1
 8012f5c:	755a      	strb	r2, [r3, #21]
 8012f5e:	2301      	movs	r3, #1
 8012f60:	e004      	b.n	8012f6c <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012f66:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8012f68:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8012f6c:	4618      	mov	r0, r3
 8012f6e:	3740      	adds	r7, #64	; 0x40
 8012f70:	46bd      	mov	sp, r7
 8012f72:	bd80      	pop	{r7, pc}

08012f74 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8012f74:	b590      	push	{r4, r7, lr}
 8012f76:	b09d      	sub	sp, #116	; 0x74
 8012f78:	af00      	add	r7, sp, #0
 8012f7a:	60f8      	str	r0, [r7, #12]
 8012f7c:	607a      	str	r2, [r7, #4]
 8012f7e:	603b      	str	r3, [r7, #0]
 8012f80:	460b      	mov	r3, r1
 8012f82:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8012f84:	2301      	movs	r3, #1
 8012f86:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8012f88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f8c:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 8012f8e:	f107 030c 	add.w	r3, r7, #12
 8012f92:	4618      	mov	r0, r3
 8012f94:	f7fe fe97 	bl	8011cc6 <get_ldnumber>
 8012f98:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012f9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	da02      	bge.n	8012fa6 <f_mkfs+0x32>
 8012fa0:	230b      	movs	r3, #11
 8012fa2:	f000 bc0d 	b.w	80137c0 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8012fa6:	4a94      	ldr	r2, [pc, #592]	; (80131f8 <f_mkfs+0x284>)
 8012fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d005      	beq.n	8012fbe <f_mkfs+0x4a>
 8012fb2:	4a91      	ldr	r2, [pc, #580]	; (80131f8 <f_mkfs+0x284>)
 8012fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012fba:	2200      	movs	r2, #0
 8012fbc:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 8012fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fc0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8012fc4:	2300      	movs	r3, #0
 8012fc6:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8012fca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8012fce:	4618      	mov	r0, r3
 8012fd0:	f7fd f898 	bl	8010104 <disk_initialize>
 8012fd4:	4603      	mov	r3, r0
 8012fd6:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8012fda:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8012fde:	f003 0301 	and.w	r3, r3, #1
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d001      	beq.n	8012fea <f_mkfs+0x76>
 8012fe6:	2303      	movs	r3, #3
 8012fe8:	e3ea      	b.n	80137c0 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8012fea:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8012fee:	f003 0304 	and.w	r3, r3, #4
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d001      	beq.n	8012ffa <f_mkfs+0x86>
 8012ff6:	230a      	movs	r3, #10
 8012ff8:	e3e2      	b.n	80137c0 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 8012ffa:	f107 0214 	add.w	r2, r7, #20
 8012ffe:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013002:	2103      	movs	r1, #3
 8013004:	4618      	mov	r0, r3
 8013006:	f7fd f8e3 	bl	80101d0 <disk_ioctl>
 801300a:	4603      	mov	r3, r0
 801300c:	2b00      	cmp	r3, #0
 801300e:	d10c      	bne.n	801302a <f_mkfs+0xb6>
 8013010:	697b      	ldr	r3, [r7, #20]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d009      	beq.n	801302a <f_mkfs+0xb6>
 8013016:	697b      	ldr	r3, [r7, #20]
 8013018:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801301c:	d805      	bhi.n	801302a <f_mkfs+0xb6>
 801301e:	697b      	ldr	r3, [r7, #20]
 8013020:	1e5a      	subs	r2, r3, #1
 8013022:	697b      	ldr	r3, [r7, #20]
 8013024:	4013      	ands	r3, r2
 8013026:	2b00      	cmp	r3, #0
 8013028:	d001      	beq.n	801302e <f_mkfs+0xba>
 801302a:	2301      	movs	r3, #1
 801302c:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 801302e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013032:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d003      	beq.n	8013042 <f_mkfs+0xce>
 801303a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801303c:	687a      	ldr	r2, [r7, #4]
 801303e:	429a      	cmp	r2, r3
 8013040:	d309      	bcc.n	8013056 <f_mkfs+0xe2>
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8013048:	d805      	bhi.n	8013056 <f_mkfs+0xe2>
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	1e5a      	subs	r2, r3, #1
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	4013      	ands	r3, r2
 8013052:	2b00      	cmp	r3, #0
 8013054:	d001      	beq.n	801305a <f_mkfs+0xe6>
 8013056:	2313      	movs	r3, #19
 8013058:	e3b2      	b.n	80137c0 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 801305a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801305c:	687a      	ldr	r2, [r7, #4]
 801305e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013062:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8013064:	683b      	ldr	r3, [r7, #0]
 8013066:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8013068:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801306a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801306e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013072:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8013074:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8013076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013078:	fb02 f303 	mul.w	r3, r2, r3
 801307c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 801307e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013080:	2b00      	cmp	r3, #0
 8013082:	d101      	bne.n	8013088 <f_mkfs+0x114>
 8013084:	230e      	movs	r3, #14
 8013086:	e39b      	b.n	80137c0 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8013088:	f107 0210 	add.w	r2, r7, #16
 801308c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013090:	2101      	movs	r1, #1
 8013092:	4618      	mov	r0, r3
 8013094:	f7fd f89c 	bl	80101d0 <disk_ioctl>
 8013098:	4603      	mov	r3, r0
 801309a:	2b00      	cmp	r3, #0
 801309c:	d001      	beq.n	80130a2 <f_mkfs+0x12e>
 801309e:	2301      	movs	r3, #1
 80130a0:	e38e      	b.n	80137c0 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 80130a2:	7afb      	ldrb	r3, [r7, #11]
 80130a4:	f003 0308 	and.w	r3, r3, #8
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d001      	beq.n	80130b0 <f_mkfs+0x13c>
 80130ac:	2300      	movs	r3, #0
 80130ae:	e000      	b.n	80130b2 <f_mkfs+0x13e>
 80130b0:	233f      	movs	r3, #63	; 0x3f
 80130b2:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 80130b4:	693b      	ldr	r3, [r7, #16]
 80130b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80130b8:	429a      	cmp	r2, r3
 80130ba:	d901      	bls.n	80130c0 <f_mkfs+0x14c>
 80130bc:	230e      	movs	r3, #14
 80130be:	e37f      	b.n	80137c0 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 80130c0:	693a      	ldr	r2, [r7, #16]
 80130c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130c4:	1ad3      	subs	r3, r2, r3
 80130c6:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 80130c8:	693b      	ldr	r3, [r7, #16]
 80130ca:	2b7f      	cmp	r3, #127	; 0x7f
 80130cc:	d801      	bhi.n	80130d2 <f_mkfs+0x15e>
 80130ce:	230e      	movs	r3, #14
 80130d0:	e376      	b.n	80137c0 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	2b80      	cmp	r3, #128	; 0x80
 80130d6:	d901      	bls.n	80130dc <f_mkfs+0x168>
 80130d8:	2313      	movs	r3, #19
 80130da:	e371      	b.n	80137c0 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 80130dc:	7afb      	ldrb	r3, [r7, #11]
 80130de:	f003 0302 	and.w	r3, r3, #2
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d00d      	beq.n	8013102 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 80130e6:	7afb      	ldrb	r3, [r7, #11]
 80130e8:	f003 0307 	and.w	r3, r3, #7
 80130ec:	2b02      	cmp	r3, #2
 80130ee:	d004      	beq.n	80130fa <f_mkfs+0x186>
 80130f0:	7afb      	ldrb	r3, [r7, #11]
 80130f2:	f003 0301 	and.w	r3, r3, #1
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d103      	bne.n	8013102 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 80130fa:	2303      	movs	r3, #3
 80130fc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8013100:	e009      	b.n	8013116 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 8013102:	7afb      	ldrb	r3, [r7, #11]
 8013104:	f003 0301 	and.w	r3, r3, #1
 8013108:	2b00      	cmp	r3, #0
 801310a:	d101      	bne.n	8013110 <f_mkfs+0x19c>
 801310c:	2313      	movs	r3, #19
 801310e:	e357      	b.n	80137c0 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8013110:	2302      	movs	r3, #2
 8013112:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 801311a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801311e:	2b03      	cmp	r3, #3
 8013120:	d13c      	bne.n	801319c <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 8013122:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013124:	2b00      	cmp	r3, #0
 8013126:	d11b      	bne.n	8013160 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8013128:	693b      	ldr	r3, [r7, #16]
 801312a:	0c5b      	lsrs	r3, r3, #17
 801312c:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 801312e:	2300      	movs	r3, #0
 8013130:	64bb      	str	r3, [r7, #72]	; 0x48
 8013132:	2301      	movs	r3, #1
 8013134:	653b      	str	r3, [r7, #80]	; 0x50
 8013136:	e005      	b.n	8013144 <f_mkfs+0x1d0>
 8013138:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801313a:	3301      	adds	r3, #1
 801313c:	64bb      	str	r3, [r7, #72]	; 0x48
 801313e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013140:	005b      	lsls	r3, r3, #1
 8013142:	653b      	str	r3, [r7, #80]	; 0x50
 8013144:	4a2d      	ldr	r2, [pc, #180]	; (80131fc <f_mkfs+0x288>)
 8013146:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013148:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801314c:	2b00      	cmp	r3, #0
 801314e:	d007      	beq.n	8013160 <f_mkfs+0x1ec>
 8013150:	4a2a      	ldr	r2, [pc, #168]	; (80131fc <f_mkfs+0x288>)
 8013152:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013154:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013158:	461a      	mov	r2, r3
 801315a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801315c:	4293      	cmp	r3, r2
 801315e:	d2eb      	bcs.n	8013138 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8013160:	693a      	ldr	r2, [r7, #16]
 8013162:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013164:	fbb2 f3f3 	udiv	r3, r2, r3
 8013168:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 801316a:	6a3b      	ldr	r3, [r7, #32]
 801316c:	3302      	adds	r3, #2
 801316e:	009a      	lsls	r2, r3, #2
 8013170:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013172:	4413      	add	r3, r2
 8013174:	1e5a      	subs	r2, r3, #1
 8013176:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013178:	fbb2 f3f3 	udiv	r3, r2, r3
 801317c:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 801317e:	2320      	movs	r3, #32
 8013180:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 8013182:	2300      	movs	r3, #0
 8013184:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8013186:	6a3b      	ldr	r3, [r7, #32]
 8013188:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801318c:	4293      	cmp	r3, r2
 801318e:	d903      	bls.n	8013198 <f_mkfs+0x224>
 8013190:	6a3b      	ldr	r3, [r7, #32]
 8013192:	4a1b      	ldr	r2, [pc, #108]	; (8013200 <f_mkfs+0x28c>)
 8013194:	4293      	cmp	r3, r2
 8013196:	d952      	bls.n	801323e <f_mkfs+0x2ca>
 8013198:	230e      	movs	r3, #14
 801319a:	e311      	b.n	80137c0 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 801319c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d11b      	bne.n	80131da <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 80131a2:	693b      	ldr	r3, [r7, #16]
 80131a4:	0b1b      	lsrs	r3, r3, #12
 80131a6:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80131a8:	2300      	movs	r3, #0
 80131aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80131ac:	2301      	movs	r3, #1
 80131ae:	653b      	str	r3, [r7, #80]	; 0x50
 80131b0:	e005      	b.n	80131be <f_mkfs+0x24a>
 80131b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80131b4:	3301      	adds	r3, #1
 80131b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80131b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80131ba:	005b      	lsls	r3, r3, #1
 80131bc:	653b      	str	r3, [r7, #80]	; 0x50
 80131be:	4a11      	ldr	r2, [pc, #68]	; (8013204 <f_mkfs+0x290>)
 80131c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80131c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d007      	beq.n	80131da <f_mkfs+0x266>
 80131ca:	4a0e      	ldr	r2, [pc, #56]	; (8013204 <f_mkfs+0x290>)
 80131cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80131ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80131d2:	461a      	mov	r2, r3
 80131d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80131d6:	4293      	cmp	r3, r2
 80131d8:	d2eb      	bcs.n	80131b2 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 80131da:	693a      	ldr	r2, [r7, #16]
 80131dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80131de:	fbb2 f3f3 	udiv	r3, r2, r3
 80131e2:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 80131e4:	6a3b      	ldr	r3, [r7, #32]
 80131e6:	f640 72f5 	movw	r2, #4085	; 0xff5
 80131ea:	4293      	cmp	r3, r2
 80131ec:	d90c      	bls.n	8013208 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 80131ee:	6a3b      	ldr	r3, [r7, #32]
 80131f0:	3302      	adds	r3, #2
 80131f2:	005b      	lsls	r3, r3, #1
 80131f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80131f6:	e012      	b.n	801321e <f_mkfs+0x2aa>
 80131f8:	2403134c 	.word	0x2403134c
 80131fc:	0801a8e0 	.word	0x0801a8e0
 8013200:	0ffffff5 	.word	0x0ffffff5
 8013204:	0801a8f0 	.word	0x0801a8f0
				} else {
					fmt = FS_FAT12;
 8013208:	2301      	movs	r3, #1
 801320a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 801320e:	6a3a      	ldr	r2, [r7, #32]
 8013210:	4613      	mov	r3, r2
 8013212:	005b      	lsls	r3, r3, #1
 8013214:	4413      	add	r3, r2
 8013216:	3301      	adds	r3, #1
 8013218:	085b      	lsrs	r3, r3, #1
 801321a:	3303      	adds	r3, #3
 801321c:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 801321e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8013220:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013222:	4413      	add	r3, r2
 8013224:	1e5a      	subs	r2, r3, #1
 8013226:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013228:	fbb2 f3f3 	udiv	r3, r2, r3
 801322c:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 801322e:	2301      	movs	r3, #1
 8013230:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8013232:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013234:	015a      	lsls	r2, r3, #5
 8013236:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013238:	fbb2 f3f3 	udiv	r3, r2, r3
 801323c:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 801323e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013240:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013242:	4413      	add	r3, r2
 8013244:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8013246:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8013248:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801324a:	fb03 f202 	mul.w	r2, r3, r2
 801324e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013250:	4413      	add	r3, r2
 8013252:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8013254:	4413      	add	r3, r2
 8013256:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8013258:	697a      	ldr	r2, [r7, #20]
 801325a:	69fb      	ldr	r3, [r7, #28]
 801325c:	4413      	add	r3, r2
 801325e:	1e5a      	subs	r2, r3, #1
 8013260:	697b      	ldr	r3, [r7, #20]
 8013262:	425b      	negs	r3, r3
 8013264:	401a      	ands	r2, r3
 8013266:	69fb      	ldr	r3, [r7, #28]
 8013268:	1ad3      	subs	r3, r2, r3
 801326a:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 801326c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013270:	2b03      	cmp	r3, #3
 8013272:	d108      	bne.n	8013286 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8013274:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8013276:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013278:	4413      	add	r3, r2
 801327a:	657b      	str	r3, [r7, #84]	; 0x54
 801327c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801327e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013280:	4413      	add	r3, r2
 8013282:	65bb      	str	r3, [r7, #88]	; 0x58
 8013284:	e006      	b.n	8013294 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8013286:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8013288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801328a:	fbb2 f3f3 	udiv	r3, r2, r3
 801328e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8013290:	4413      	add	r3, r2
 8013292:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8013294:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013296:	011a      	lsls	r2, r3, #4
 8013298:	69fb      	ldr	r3, [r7, #28]
 801329a:	441a      	add	r2, r3
 801329c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801329e:	1ad2      	subs	r2, r2, r3
 80132a0:	693b      	ldr	r3, [r7, #16]
 80132a2:	429a      	cmp	r2, r3
 80132a4:	d901      	bls.n	80132aa <f_mkfs+0x336>
 80132a6:	230e      	movs	r3, #14
 80132a8:	e28a      	b.n	80137c0 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 80132aa:	693a      	ldr	r2, [r7, #16]
 80132ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80132ae:	1ad2      	subs	r2, r2, r3
 80132b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80132b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80132b4:	fb01 f303 	mul.w	r3, r1, r3
 80132b8:	1ad2      	subs	r2, r2, r3
 80132ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80132bc:	1ad2      	subs	r2, r2, r3
 80132be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80132c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80132c4:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 80132c6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80132ca:	2b03      	cmp	r3, #3
 80132cc:	d10f      	bne.n	80132ee <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 80132ce:	6a3b      	ldr	r3, [r7, #32]
 80132d0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80132d4:	4293      	cmp	r3, r2
 80132d6:	d80a      	bhi.n	80132ee <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d105      	bne.n	80132ea <f_mkfs+0x376>
 80132de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80132e0:	085b      	lsrs	r3, r3, #1
 80132e2:	607b      	str	r3, [r7, #4]
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d144      	bne.n	8013374 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 80132ea:	230e      	movs	r3, #14
 80132ec:	e268      	b.n	80137c0 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 80132ee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80132f2:	2b02      	cmp	r3, #2
 80132f4:	d133      	bne.n	801335e <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 80132f6:	6a3b      	ldr	r3, [r7, #32]
 80132f8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80132fc:	4293      	cmp	r3, r2
 80132fe:	d91e      	bls.n	801333e <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	2b00      	cmp	r3, #0
 8013304:	d107      	bne.n	8013316 <f_mkfs+0x3a2>
 8013306:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013308:	005b      	lsls	r3, r3, #1
 801330a:	2b40      	cmp	r3, #64	; 0x40
 801330c:	d803      	bhi.n	8013316 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 801330e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013310:	005b      	lsls	r3, r3, #1
 8013312:	607b      	str	r3, [r7, #4]
 8013314:	e033      	b.n	801337e <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8013316:	7afb      	ldrb	r3, [r7, #11]
 8013318:	f003 0302 	and.w	r3, r3, #2
 801331c:	2b00      	cmp	r3, #0
 801331e:	d003      	beq.n	8013328 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8013320:	2303      	movs	r3, #3
 8013322:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8013326:	e02a      	b.n	801337e <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	2b00      	cmp	r3, #0
 801332c:	d105      	bne.n	801333a <f_mkfs+0x3c6>
 801332e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013330:	005b      	lsls	r3, r3, #1
 8013332:	607b      	str	r3, [r7, #4]
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	2b80      	cmp	r3, #128	; 0x80
 8013338:	d91e      	bls.n	8013378 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 801333a:	230e      	movs	r3, #14
 801333c:	e240      	b.n	80137c0 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 801333e:	6a3b      	ldr	r3, [r7, #32]
 8013340:	f640 72f5 	movw	r2, #4085	; 0xff5
 8013344:	4293      	cmp	r3, r2
 8013346:	d80a      	bhi.n	801335e <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d105      	bne.n	801335a <f_mkfs+0x3e6>
 801334e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013350:	005b      	lsls	r3, r3, #1
 8013352:	607b      	str	r3, [r7, #4]
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	2b80      	cmp	r3, #128	; 0x80
 8013358:	d910      	bls.n	801337c <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 801335a:	230e      	movs	r3, #14
 801335c:	e230      	b.n	80137c0 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 801335e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013362:	2b01      	cmp	r3, #1
 8013364:	d10c      	bne.n	8013380 <f_mkfs+0x40c>
 8013366:	6a3b      	ldr	r3, [r7, #32]
 8013368:	f640 72f5 	movw	r2, #4085	; 0xff5
 801336c:	4293      	cmp	r3, r2
 801336e:	d907      	bls.n	8013380 <f_mkfs+0x40c>
 8013370:	230e      	movs	r3, #14
 8013372:	e225      	b.n	80137c0 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8013374:	bf00      	nop
 8013376:	e6ce      	b.n	8013116 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8013378:	bf00      	nop
 801337a:	e6cc      	b.n	8013116 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801337c:	bf00      	nop
			pau = au;
 801337e:	e6ca      	b.n	8013116 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8013380:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8013382:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013384:	461a      	mov	r2, r3
 8013386:	2100      	movs	r1, #0
 8013388:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801338a:	f7fc ffe2 	bl	8010352 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 801338e:	220b      	movs	r2, #11
 8013390:	49b2      	ldr	r1, [pc, #712]	; (801365c <f_mkfs+0x6e8>)
 8013392:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013394:	f7fc ffbc 	bl	8010310 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8013398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801339a:	330b      	adds	r3, #11
 801339c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801339e:	4611      	mov	r1, r2
 80133a0:	4618      	mov	r0, r3
 80133a2:	f7fc ff6e 	bl	8010282 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 80133a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133a8:	330d      	adds	r3, #13
 80133aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80133ac:	b2d2      	uxtb	r2, r2
 80133ae:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 80133b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133b2:	330e      	adds	r3, #14
 80133b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80133b6:	b292      	uxth	r2, r2
 80133b8:	4611      	mov	r1, r2
 80133ba:	4618      	mov	r0, r3
 80133bc:	f7fc ff61 	bl	8010282 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 80133c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133c2:	3310      	adds	r3, #16
 80133c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80133c6:	b2d2      	uxtb	r2, r2
 80133c8:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 80133ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133cc:	f103 0211 	add.w	r2, r3, #17
 80133d0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80133d4:	2b03      	cmp	r3, #3
 80133d6:	d002      	beq.n	80133de <f_mkfs+0x46a>
 80133d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80133da:	b29b      	uxth	r3, r3
 80133dc:	e000      	b.n	80133e0 <f_mkfs+0x46c>
 80133de:	2300      	movs	r3, #0
 80133e0:	4619      	mov	r1, r3
 80133e2:	4610      	mov	r0, r2
 80133e4:	f7fc ff4d 	bl	8010282 <st_word>
		if (sz_vol < 0x10000) {
 80133e8:	693b      	ldr	r3, [r7, #16]
 80133ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80133ee:	d208      	bcs.n	8013402 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 80133f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133f2:	3313      	adds	r3, #19
 80133f4:	693a      	ldr	r2, [r7, #16]
 80133f6:	b292      	uxth	r2, r2
 80133f8:	4611      	mov	r1, r2
 80133fa:	4618      	mov	r0, r3
 80133fc:	f7fc ff41 	bl	8010282 <st_word>
 8013400:	e006      	b.n	8013410 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8013402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013404:	3320      	adds	r3, #32
 8013406:	693a      	ldr	r2, [r7, #16]
 8013408:	4611      	mov	r1, r2
 801340a:	4618      	mov	r0, r3
 801340c:	f7fc ff54 	bl	80102b8 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8013410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013412:	3315      	adds	r3, #21
 8013414:	22f8      	movs	r2, #248	; 0xf8
 8013416:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8013418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801341a:	3318      	adds	r3, #24
 801341c:	213f      	movs	r1, #63	; 0x3f
 801341e:	4618      	mov	r0, r3
 8013420:	f7fc ff2f 	bl	8010282 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8013424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013426:	331a      	adds	r3, #26
 8013428:	21ff      	movs	r1, #255	; 0xff
 801342a:	4618      	mov	r0, r3
 801342c:	f7fc ff29 	bl	8010282 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8013430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013432:	331c      	adds	r3, #28
 8013434:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013436:	4618      	mov	r0, r3
 8013438:	f7fc ff3e 	bl	80102b8 <st_dword>
		if (fmt == FS_FAT32) {
 801343c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013440:	2b03      	cmp	r3, #3
 8013442:	d131      	bne.n	80134a8 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8013444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013446:	f103 0443 	add.w	r4, r3, #67	; 0x43
 801344a:	f7fc fc03 	bl	800fc54 <get_fattime>
 801344e:	4603      	mov	r3, r0
 8013450:	4619      	mov	r1, r3
 8013452:	4620      	mov	r0, r4
 8013454:	f7fc ff30 	bl	80102b8 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8013458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801345a:	3324      	adds	r3, #36	; 0x24
 801345c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 801345e:	4618      	mov	r0, r3
 8013460:	f7fc ff2a 	bl	80102b8 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8013464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013466:	332c      	adds	r3, #44	; 0x2c
 8013468:	2102      	movs	r1, #2
 801346a:	4618      	mov	r0, r3
 801346c:	f7fc ff24 	bl	80102b8 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8013470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013472:	3330      	adds	r3, #48	; 0x30
 8013474:	2101      	movs	r1, #1
 8013476:	4618      	mov	r0, r3
 8013478:	f7fc ff03 	bl	8010282 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 801347c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801347e:	3332      	adds	r3, #50	; 0x32
 8013480:	2106      	movs	r1, #6
 8013482:	4618      	mov	r0, r3
 8013484:	f7fc fefd 	bl	8010282 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8013488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801348a:	3340      	adds	r3, #64	; 0x40
 801348c:	2280      	movs	r2, #128	; 0x80
 801348e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8013490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013492:	3342      	adds	r3, #66	; 0x42
 8013494:	2229      	movs	r2, #41	; 0x29
 8013496:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8013498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801349a:	3347      	adds	r3, #71	; 0x47
 801349c:	2213      	movs	r2, #19
 801349e:	4970      	ldr	r1, [pc, #448]	; (8013660 <f_mkfs+0x6ec>)
 80134a0:	4618      	mov	r0, r3
 80134a2:	f7fc ff35 	bl	8010310 <mem_cpy>
 80134a6:	e020      	b.n	80134ea <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 80134a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134aa:	f103 0427 	add.w	r4, r3, #39	; 0x27
 80134ae:	f7fc fbd1 	bl	800fc54 <get_fattime>
 80134b2:	4603      	mov	r3, r0
 80134b4:	4619      	mov	r1, r3
 80134b6:	4620      	mov	r0, r4
 80134b8:	f7fc fefe 	bl	80102b8 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 80134bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134be:	3316      	adds	r3, #22
 80134c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80134c2:	b292      	uxth	r2, r2
 80134c4:	4611      	mov	r1, r2
 80134c6:	4618      	mov	r0, r3
 80134c8:	f7fc fedb 	bl	8010282 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 80134cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134ce:	3324      	adds	r3, #36	; 0x24
 80134d0:	2280      	movs	r2, #128	; 0x80
 80134d2:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 80134d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134d6:	3326      	adds	r3, #38	; 0x26
 80134d8:	2229      	movs	r2, #41	; 0x29
 80134da:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 80134dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134de:	332b      	adds	r3, #43	; 0x2b
 80134e0:	2213      	movs	r2, #19
 80134e2:	4960      	ldr	r1, [pc, #384]	; (8013664 <f_mkfs+0x6f0>)
 80134e4:	4618      	mov	r0, r3
 80134e6:	f7fc ff13 	bl	8010310 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 80134ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134ec:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80134f0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80134f4:	4618      	mov	r0, r3
 80134f6:	f7fc fec4 	bl	8010282 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 80134fa:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80134fe:	2301      	movs	r3, #1
 8013500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013502:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013504:	f7fc fe44 	bl	8010190 <disk_write>
 8013508:	4603      	mov	r3, r0
 801350a:	2b00      	cmp	r3, #0
 801350c:	d001      	beq.n	8013512 <f_mkfs+0x59e>
 801350e:	2301      	movs	r3, #1
 8013510:	e156      	b.n	80137c0 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8013512:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013516:	2b03      	cmp	r3, #3
 8013518:	d140      	bne.n	801359c <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 801351a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801351c:	1d9a      	adds	r2, r3, #6
 801351e:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8013522:	2301      	movs	r3, #1
 8013524:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013526:	f7fc fe33 	bl	8010190 <disk_write>
			mem_set(buf, 0, ss);
 801352a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801352c:	461a      	mov	r2, r3
 801352e:	2100      	movs	r1, #0
 8013530:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013532:	f7fc ff0e 	bl	8010352 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8013536:	494c      	ldr	r1, [pc, #304]	; (8013668 <f_mkfs+0x6f4>)
 8013538:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801353a:	f7fc febd 	bl	80102b8 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 801353e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013540:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8013544:	4949      	ldr	r1, [pc, #292]	; (801366c <f_mkfs+0x6f8>)
 8013546:	4618      	mov	r0, r3
 8013548:	f7fc feb6 	bl	80102b8 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 801354c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801354e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8013552:	6a3b      	ldr	r3, [r7, #32]
 8013554:	3b01      	subs	r3, #1
 8013556:	4619      	mov	r1, r3
 8013558:	4610      	mov	r0, r2
 801355a:	f7fc fead 	bl	80102b8 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 801355e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013560:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8013564:	2102      	movs	r1, #2
 8013566:	4618      	mov	r0, r3
 8013568:	f7fc fea6 	bl	80102b8 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 801356c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801356e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013572:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8013576:	4618      	mov	r0, r3
 8013578:	f7fc fe83 	bl	8010282 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 801357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801357e:	1dda      	adds	r2, r3, #7
 8013580:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8013584:	2301      	movs	r3, #1
 8013586:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013588:	f7fc fe02 	bl	8010190 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 801358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801358e:	1c5a      	adds	r2, r3, #1
 8013590:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8013594:	2301      	movs	r3, #1
 8013596:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013598:	f7fc fdfa 	bl	8010190 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 801359c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801359e:	2100      	movs	r1, #0
 80135a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135a2:	f7fc fed6 	bl	8010352 <mem_set>
		sect = b_fat;		/* FAT start sector */
 80135a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80135a8:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 80135aa:	2300      	movs	r3, #0
 80135ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80135ae:	e04b      	b.n	8013648 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 80135b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80135b4:	2b03      	cmp	r3, #3
 80135b6:	d113      	bne.n	80135e0 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 80135b8:	f06f 0107 	mvn.w	r1, #7
 80135bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135be:	f7fc fe7b 	bl	80102b8 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 80135c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135c4:	3304      	adds	r3, #4
 80135c6:	f04f 31ff 	mov.w	r1, #4294967295
 80135ca:	4618      	mov	r0, r3
 80135cc:	f7fc fe74 	bl	80102b8 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 80135d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135d2:	3308      	adds	r3, #8
 80135d4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80135d8:	4618      	mov	r0, r3
 80135da:	f7fc fe6d 	bl	80102b8 <st_dword>
 80135de:	e00b      	b.n	80135f8 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 80135e0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80135e4:	2b01      	cmp	r3, #1
 80135e6:	d101      	bne.n	80135ec <f_mkfs+0x678>
 80135e8:	4b21      	ldr	r3, [pc, #132]	; (8013670 <f_mkfs+0x6fc>)
 80135ea:	e001      	b.n	80135f0 <f_mkfs+0x67c>
 80135ec:	f06f 0307 	mvn.w	r3, #7
 80135f0:	4619      	mov	r1, r3
 80135f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135f4:	f7fc fe60 	bl	80102b8 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 80135f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80135fa:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 80135fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80135fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013600:	4293      	cmp	r3, r2
 8013602:	bf28      	it	cs
 8013604:	4613      	movcs	r3, r2
 8013606:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8013608:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801360c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801360e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8013610:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013612:	f7fc fdbd 	bl	8010190 <disk_write>
 8013616:	4603      	mov	r3, r0
 8013618:	2b00      	cmp	r3, #0
 801361a:	d001      	beq.n	8013620 <f_mkfs+0x6ac>
 801361c:	2301      	movs	r3, #1
 801361e:	e0cf      	b.n	80137c0 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8013620:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013622:	461a      	mov	r2, r3
 8013624:	2100      	movs	r1, #0
 8013626:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013628:	f7fc fe93 	bl	8010352 <mem_set>
				sect += n; nsect -= n;
 801362c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801362e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013630:	4413      	add	r3, r2
 8013632:	667b      	str	r3, [r7, #100]	; 0x64
 8013634:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013636:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013638:	1ad3      	subs	r3, r2, r3
 801363a:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 801363c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801363e:	2b00      	cmp	r3, #0
 8013640:	d1dc      	bne.n	80135fc <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8013642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013644:	3301      	adds	r3, #1
 8013646:	64bb      	str	r3, [r7, #72]	; 0x48
 8013648:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801364a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801364c:	429a      	cmp	r2, r3
 801364e:	d3af      	bcc.n	80135b0 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8013650:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013654:	2b03      	cmp	r3, #3
 8013656:	d10d      	bne.n	8013674 <f_mkfs+0x700>
 8013658:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801365a:	e00c      	b.n	8013676 <f_mkfs+0x702>
 801365c:	0801a7bc 	.word	0x0801a7bc
 8013660:	0801a7c8 	.word	0x0801a7c8
 8013664:	0801a7dc 	.word	0x0801a7dc
 8013668:	41615252 	.word	0x41615252
 801366c:	61417272 	.word	0x61417272
 8013670:	00fffff8 	.word	0x00fffff8
 8013674:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013676:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8013678:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801367a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801367c:	4293      	cmp	r3, r2
 801367e:	bf28      	it	cs
 8013680:	4613      	movcs	r3, r2
 8013682:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8013684:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8013688:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801368a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801368c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801368e:	f7fc fd7f 	bl	8010190 <disk_write>
 8013692:	4603      	mov	r3, r0
 8013694:	2b00      	cmp	r3, #0
 8013696:	d001      	beq.n	801369c <f_mkfs+0x728>
 8013698:	2301      	movs	r3, #1
 801369a:	e091      	b.n	80137c0 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 801369c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801369e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80136a0:	4413      	add	r3, r2
 80136a2:	667b      	str	r3, [r7, #100]	; 0x64
 80136a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80136a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80136a8:	1ad3      	subs	r3, r2, r3
 80136aa:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 80136ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d1e2      	bne.n	8013678 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 80136b2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80136b6:	2b03      	cmp	r3, #3
 80136b8:	d103      	bne.n	80136c2 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 80136ba:	230c      	movs	r3, #12
 80136bc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80136c0:	e010      	b.n	80136e4 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 80136c2:	693b      	ldr	r3, [r7, #16]
 80136c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80136c8:	d303      	bcc.n	80136d2 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 80136ca:	2306      	movs	r3, #6
 80136cc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80136d0:	e008      	b.n	80136e4 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 80136d2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80136d6:	2b02      	cmp	r3, #2
 80136d8:	d101      	bne.n	80136de <f_mkfs+0x76a>
 80136da:	2304      	movs	r3, #4
 80136dc:	e000      	b.n	80136e0 <f_mkfs+0x76c>
 80136de:	2301      	movs	r3, #1
 80136e0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 80136e4:	7afb      	ldrb	r3, [r7, #11]
 80136e6:	f003 0308 	and.w	r3, r3, #8
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d15b      	bne.n	80137a6 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 80136ee:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80136f0:	461a      	mov	r2, r3
 80136f2:	2100      	movs	r1, #0
 80136f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80136f6:	f7fc fe2c 	bl	8010352 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 80136fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136fc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013700:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8013704:	4618      	mov	r0, r3
 8013706:	f7fc fdbc 	bl	8010282 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 801370a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801370c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8013710:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8013712:	69bb      	ldr	r3, [r7, #24]
 8013714:	2200      	movs	r2, #0
 8013716:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8013718:	69bb      	ldr	r3, [r7, #24]
 801371a:	3301      	adds	r3, #1
 801371c:	2201      	movs	r2, #1
 801371e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8013720:	69bb      	ldr	r3, [r7, #24]
 8013722:	3302      	adds	r3, #2
 8013724:	2201      	movs	r2, #1
 8013726:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8013728:	69bb      	ldr	r3, [r7, #24]
 801372a:	3303      	adds	r3, #3
 801372c:	2200      	movs	r2, #0
 801372e:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8013730:	69bb      	ldr	r3, [r7, #24]
 8013732:	3304      	adds	r3, #4
 8013734:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8013738:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 801373a:	693a      	ldr	r2, [r7, #16]
 801373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801373e:	441a      	add	r2, r3
 8013740:	4b21      	ldr	r3, [pc, #132]	; (80137c8 <f_mkfs+0x854>)
 8013742:	fba3 1302 	umull	r1, r3, r3, r2
 8013746:	1ad2      	subs	r2, r2, r3
 8013748:	0852      	lsrs	r2, r2, #1
 801374a:	4413      	add	r3, r2
 801374c:	0b5b      	lsrs	r3, r3, #13
 801374e:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8013750:	69bb      	ldr	r3, [r7, #24]
 8013752:	3305      	adds	r3, #5
 8013754:	22fe      	movs	r2, #254	; 0xfe
 8013756:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8013758:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801375a:	089b      	lsrs	r3, r3, #2
 801375c:	b2da      	uxtb	r2, r3
 801375e:	69bb      	ldr	r3, [r7, #24]
 8013760:	3306      	adds	r3, #6
 8013762:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 8013766:	b2d2      	uxtb	r2, r2
 8013768:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 801376a:	69bb      	ldr	r3, [r7, #24]
 801376c:	3307      	adds	r3, #7
 801376e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8013770:	b2d2      	uxtb	r2, r2
 8013772:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8013774:	69bb      	ldr	r3, [r7, #24]
 8013776:	3308      	adds	r3, #8
 8013778:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801377a:	4618      	mov	r0, r3
 801377c:	f7fc fd9c 	bl	80102b8 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8013780:	69bb      	ldr	r3, [r7, #24]
 8013782:	330c      	adds	r3, #12
 8013784:	693a      	ldr	r2, [r7, #16]
 8013786:	4611      	mov	r1, r2
 8013788:	4618      	mov	r0, r3
 801378a:	f7fc fd95 	bl	80102b8 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 801378e:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8013792:	2301      	movs	r3, #1
 8013794:	2200      	movs	r2, #0
 8013796:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013798:	f7fc fcfa 	bl	8010190 <disk_write>
 801379c:	4603      	mov	r3, r0
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d001      	beq.n	80137a6 <f_mkfs+0x832>
 80137a2:	2301      	movs	r3, #1
 80137a4:	e00c      	b.n	80137c0 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 80137a6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80137aa:	2200      	movs	r2, #0
 80137ac:	2100      	movs	r1, #0
 80137ae:	4618      	mov	r0, r3
 80137b0:	f7fc fd0e 	bl	80101d0 <disk_ioctl>
 80137b4:	4603      	mov	r3, r0
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d001      	beq.n	80137be <f_mkfs+0x84a>
 80137ba:	2301      	movs	r3, #1
 80137bc:	e000      	b.n	80137c0 <f_mkfs+0x84c>

	return FR_OK;
 80137be:	2300      	movs	r3, #0
}
 80137c0:	4618      	mov	r0, r3
 80137c2:	3774      	adds	r7, #116	; 0x74
 80137c4:	46bd      	mov	sp, r7
 80137c6:	bd90      	pop	{r4, r7, pc}
 80137c8:	0515565b 	.word	0x0515565b

080137cc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80137cc:	b480      	push	{r7}
 80137ce:	b087      	sub	sp, #28
 80137d0:	af00      	add	r7, sp, #0
 80137d2:	60f8      	str	r0, [r7, #12]
 80137d4:	60b9      	str	r1, [r7, #8]
 80137d6:	4613      	mov	r3, r2
 80137d8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80137da:	2301      	movs	r3, #1
 80137dc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80137de:	2300      	movs	r3, #0
 80137e0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80137e2:	4b1f      	ldr	r3, [pc, #124]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 80137e4:	7a5b      	ldrb	r3, [r3, #9]
 80137e6:	b2db      	uxtb	r3, r3
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d131      	bne.n	8013850 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80137ec:	4b1c      	ldr	r3, [pc, #112]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 80137ee:	7a5b      	ldrb	r3, [r3, #9]
 80137f0:	b2db      	uxtb	r3, r3
 80137f2:	461a      	mov	r2, r3
 80137f4:	4b1a      	ldr	r3, [pc, #104]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 80137f6:	2100      	movs	r1, #0
 80137f8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80137fa:	4b19      	ldr	r3, [pc, #100]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 80137fc:	7a5b      	ldrb	r3, [r3, #9]
 80137fe:	b2db      	uxtb	r3, r3
 8013800:	4a17      	ldr	r2, [pc, #92]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 8013802:	009b      	lsls	r3, r3, #2
 8013804:	4413      	add	r3, r2
 8013806:	68fa      	ldr	r2, [r7, #12]
 8013808:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801380a:	4b15      	ldr	r3, [pc, #84]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 801380c:	7a5b      	ldrb	r3, [r3, #9]
 801380e:	b2db      	uxtb	r3, r3
 8013810:	461a      	mov	r2, r3
 8013812:	4b13      	ldr	r3, [pc, #76]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 8013814:	4413      	add	r3, r2
 8013816:	79fa      	ldrb	r2, [r7, #7]
 8013818:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801381a:	4b11      	ldr	r3, [pc, #68]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 801381c:	7a5b      	ldrb	r3, [r3, #9]
 801381e:	b2db      	uxtb	r3, r3
 8013820:	1c5a      	adds	r2, r3, #1
 8013822:	b2d1      	uxtb	r1, r2
 8013824:	4a0e      	ldr	r2, [pc, #56]	; (8013860 <FATFS_LinkDriverEx+0x94>)
 8013826:	7251      	strb	r1, [r2, #9]
 8013828:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801382a:	7dbb      	ldrb	r3, [r7, #22]
 801382c:	3330      	adds	r3, #48	; 0x30
 801382e:	b2da      	uxtb	r2, r3
 8013830:	68bb      	ldr	r3, [r7, #8]
 8013832:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8013834:	68bb      	ldr	r3, [r7, #8]
 8013836:	3301      	adds	r3, #1
 8013838:	223a      	movs	r2, #58	; 0x3a
 801383a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801383c:	68bb      	ldr	r3, [r7, #8]
 801383e:	3302      	adds	r3, #2
 8013840:	222f      	movs	r2, #47	; 0x2f
 8013842:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8013844:	68bb      	ldr	r3, [r7, #8]
 8013846:	3303      	adds	r3, #3
 8013848:	2200      	movs	r2, #0
 801384a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801384c:	2300      	movs	r3, #0
 801384e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8013850:	7dfb      	ldrb	r3, [r7, #23]
}
 8013852:	4618      	mov	r0, r3
 8013854:	371c      	adds	r7, #28
 8013856:	46bd      	mov	sp, r7
 8013858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801385c:	4770      	bx	lr
 801385e:	bf00      	nop
 8013860:	24031374 	.word	0x24031374

08013864 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b082      	sub	sp, #8
 8013868:	af00      	add	r7, sp, #0
 801386a:	6078      	str	r0, [r7, #4]
 801386c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801386e:	2200      	movs	r2, #0
 8013870:	6839      	ldr	r1, [r7, #0]
 8013872:	6878      	ldr	r0, [r7, #4]
 8013874:	f7ff ffaa 	bl	80137cc <FATFS_LinkDriverEx>
 8013878:	4603      	mov	r3, r0
}
 801387a:	4618      	mov	r0, r3
 801387c:	3708      	adds	r7, #8
 801387e:	46bd      	mov	sp, r7
 8013880:	bd80      	pop	{r7, pc}
	...

08013884 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8013884:	b480      	push	{r7}
 8013886:	b085      	sub	sp, #20
 8013888:	af00      	add	r7, sp, #0
 801388a:	4603      	mov	r3, r0
 801388c:	6039      	str	r1, [r7, #0]
 801388e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8013890:	88fb      	ldrh	r3, [r7, #6]
 8013892:	2b7f      	cmp	r3, #127	; 0x7f
 8013894:	d802      	bhi.n	801389c <ff_convert+0x18>
		c = chr;
 8013896:	88fb      	ldrh	r3, [r7, #6]
 8013898:	81fb      	strh	r3, [r7, #14]
 801389a:	e025      	b.n	80138e8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801389c:	683b      	ldr	r3, [r7, #0]
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d00b      	beq.n	80138ba <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80138a2:	88fb      	ldrh	r3, [r7, #6]
 80138a4:	2bff      	cmp	r3, #255	; 0xff
 80138a6:	d805      	bhi.n	80138b4 <ff_convert+0x30>
 80138a8:	88fb      	ldrh	r3, [r7, #6]
 80138aa:	3b80      	subs	r3, #128	; 0x80
 80138ac:	4a12      	ldr	r2, [pc, #72]	; (80138f8 <ff_convert+0x74>)
 80138ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80138b2:	e000      	b.n	80138b6 <ff_convert+0x32>
 80138b4:	2300      	movs	r3, #0
 80138b6:	81fb      	strh	r3, [r7, #14]
 80138b8:	e016      	b.n	80138e8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80138ba:	2300      	movs	r3, #0
 80138bc:	81fb      	strh	r3, [r7, #14]
 80138be:	e009      	b.n	80138d4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80138c0:	89fb      	ldrh	r3, [r7, #14]
 80138c2:	4a0d      	ldr	r2, [pc, #52]	; (80138f8 <ff_convert+0x74>)
 80138c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80138c8:	88fa      	ldrh	r2, [r7, #6]
 80138ca:	429a      	cmp	r2, r3
 80138cc:	d006      	beq.n	80138dc <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80138ce:	89fb      	ldrh	r3, [r7, #14]
 80138d0:	3301      	adds	r3, #1
 80138d2:	81fb      	strh	r3, [r7, #14]
 80138d4:	89fb      	ldrh	r3, [r7, #14]
 80138d6:	2b7f      	cmp	r3, #127	; 0x7f
 80138d8:	d9f2      	bls.n	80138c0 <ff_convert+0x3c>
 80138da:	e000      	b.n	80138de <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80138dc:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80138de:	89fb      	ldrh	r3, [r7, #14]
 80138e0:	3380      	adds	r3, #128	; 0x80
 80138e2:	b29b      	uxth	r3, r3
 80138e4:	b2db      	uxtb	r3, r3
 80138e6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80138e8:	89fb      	ldrh	r3, [r7, #14]
}
 80138ea:	4618      	mov	r0, r3
 80138ec:	3714      	adds	r7, #20
 80138ee:	46bd      	mov	sp, r7
 80138f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138f4:	4770      	bx	lr
 80138f6:	bf00      	nop
 80138f8:	0801a900 	.word	0x0801a900

080138fc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80138fc:	b480      	push	{r7}
 80138fe:	b087      	sub	sp, #28
 8013900:	af00      	add	r7, sp, #0
 8013902:	4603      	mov	r3, r0
 8013904:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8013906:	88fb      	ldrh	r3, [r7, #6]
 8013908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801390c:	d201      	bcs.n	8013912 <ff_wtoupper+0x16>
 801390e:	4b3e      	ldr	r3, [pc, #248]	; (8013a08 <ff_wtoupper+0x10c>)
 8013910:	e000      	b.n	8013914 <ff_wtoupper+0x18>
 8013912:	4b3e      	ldr	r3, [pc, #248]	; (8013a0c <ff_wtoupper+0x110>)
 8013914:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8013916:	697b      	ldr	r3, [r7, #20]
 8013918:	1c9a      	adds	r2, r3, #2
 801391a:	617a      	str	r2, [r7, #20]
 801391c:	881b      	ldrh	r3, [r3, #0]
 801391e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8013920:	8a7b      	ldrh	r3, [r7, #18]
 8013922:	2b00      	cmp	r3, #0
 8013924:	d068      	beq.n	80139f8 <ff_wtoupper+0xfc>
 8013926:	88fa      	ldrh	r2, [r7, #6]
 8013928:	8a7b      	ldrh	r3, [r7, #18]
 801392a:	429a      	cmp	r2, r3
 801392c:	d364      	bcc.n	80139f8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801392e:	697b      	ldr	r3, [r7, #20]
 8013930:	1c9a      	adds	r2, r3, #2
 8013932:	617a      	str	r2, [r7, #20]
 8013934:	881b      	ldrh	r3, [r3, #0]
 8013936:	823b      	strh	r3, [r7, #16]
 8013938:	8a3b      	ldrh	r3, [r7, #16]
 801393a:	0a1b      	lsrs	r3, r3, #8
 801393c:	81fb      	strh	r3, [r7, #14]
 801393e:	8a3b      	ldrh	r3, [r7, #16]
 8013940:	b2db      	uxtb	r3, r3
 8013942:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8013944:	88fa      	ldrh	r2, [r7, #6]
 8013946:	8a79      	ldrh	r1, [r7, #18]
 8013948:	8a3b      	ldrh	r3, [r7, #16]
 801394a:	440b      	add	r3, r1
 801394c:	429a      	cmp	r2, r3
 801394e:	da49      	bge.n	80139e4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8013950:	89fb      	ldrh	r3, [r7, #14]
 8013952:	2b08      	cmp	r3, #8
 8013954:	d84f      	bhi.n	80139f6 <ff_wtoupper+0xfa>
 8013956:	a201      	add	r2, pc, #4	; (adr r2, 801395c <ff_wtoupper+0x60>)
 8013958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801395c:	08013981 	.word	0x08013981
 8013960:	08013993 	.word	0x08013993
 8013964:	080139a9 	.word	0x080139a9
 8013968:	080139b1 	.word	0x080139b1
 801396c:	080139b9 	.word	0x080139b9
 8013970:	080139c1 	.word	0x080139c1
 8013974:	080139c9 	.word	0x080139c9
 8013978:	080139d1 	.word	0x080139d1
 801397c:	080139d9 	.word	0x080139d9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8013980:	88fa      	ldrh	r2, [r7, #6]
 8013982:	8a7b      	ldrh	r3, [r7, #18]
 8013984:	1ad3      	subs	r3, r2, r3
 8013986:	005b      	lsls	r3, r3, #1
 8013988:	697a      	ldr	r2, [r7, #20]
 801398a:	4413      	add	r3, r2
 801398c:	881b      	ldrh	r3, [r3, #0]
 801398e:	80fb      	strh	r3, [r7, #6]
 8013990:	e027      	b.n	80139e2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8013992:	88fa      	ldrh	r2, [r7, #6]
 8013994:	8a7b      	ldrh	r3, [r7, #18]
 8013996:	1ad3      	subs	r3, r2, r3
 8013998:	b29b      	uxth	r3, r3
 801399a:	f003 0301 	and.w	r3, r3, #1
 801399e:	b29b      	uxth	r3, r3
 80139a0:	88fa      	ldrh	r2, [r7, #6]
 80139a2:	1ad3      	subs	r3, r2, r3
 80139a4:	80fb      	strh	r3, [r7, #6]
 80139a6:	e01c      	b.n	80139e2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80139a8:	88fb      	ldrh	r3, [r7, #6]
 80139aa:	3b10      	subs	r3, #16
 80139ac:	80fb      	strh	r3, [r7, #6]
 80139ae:	e018      	b.n	80139e2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80139b0:	88fb      	ldrh	r3, [r7, #6]
 80139b2:	3b20      	subs	r3, #32
 80139b4:	80fb      	strh	r3, [r7, #6]
 80139b6:	e014      	b.n	80139e2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80139b8:	88fb      	ldrh	r3, [r7, #6]
 80139ba:	3b30      	subs	r3, #48	; 0x30
 80139bc:	80fb      	strh	r3, [r7, #6]
 80139be:	e010      	b.n	80139e2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80139c0:	88fb      	ldrh	r3, [r7, #6]
 80139c2:	3b1a      	subs	r3, #26
 80139c4:	80fb      	strh	r3, [r7, #6]
 80139c6:	e00c      	b.n	80139e2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80139c8:	88fb      	ldrh	r3, [r7, #6]
 80139ca:	3308      	adds	r3, #8
 80139cc:	80fb      	strh	r3, [r7, #6]
 80139ce:	e008      	b.n	80139e2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80139d0:	88fb      	ldrh	r3, [r7, #6]
 80139d2:	3b50      	subs	r3, #80	; 0x50
 80139d4:	80fb      	strh	r3, [r7, #6]
 80139d6:	e004      	b.n	80139e2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80139d8:	88fb      	ldrh	r3, [r7, #6]
 80139da:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80139de:	80fb      	strh	r3, [r7, #6]
 80139e0:	bf00      	nop
			}
			break;
 80139e2:	e008      	b.n	80139f6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80139e4:	89fb      	ldrh	r3, [r7, #14]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d195      	bne.n	8013916 <ff_wtoupper+0x1a>
 80139ea:	8a3b      	ldrh	r3, [r7, #16]
 80139ec:	005b      	lsls	r3, r3, #1
 80139ee:	697a      	ldr	r2, [r7, #20]
 80139f0:	4413      	add	r3, r2
 80139f2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80139f4:	e78f      	b.n	8013916 <ff_wtoupper+0x1a>
			break;
 80139f6:	bf00      	nop
	}

	return chr;
 80139f8:	88fb      	ldrh	r3, [r7, #6]
}
 80139fa:	4618      	mov	r0, r3
 80139fc:	371c      	adds	r7, #28
 80139fe:	46bd      	mov	sp, r7
 8013a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a04:	4770      	bx	lr
 8013a06:	bf00      	nop
 8013a08:	0801aa00 	.word	0x0801aa00
 8013a0c:	0801abf4 	.word	0x0801abf4

08013a10 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b082      	sub	sp, #8
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 8013a18:	6878      	ldr	r0, [r7, #4]
 8013a1a:	f000 fcf1 	bl	8014400 <malloc>
 8013a1e:	4603      	mov	r3, r0
}
 8013a20:	4618      	mov	r0, r3
 8013a22:	3708      	adds	r7, #8
 8013a24:	46bd      	mov	sp, r7
 8013a26:	bd80      	pop	{r7, pc}

08013a28 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 8013a28:	b580      	push	{r7, lr}
 8013a2a:	b082      	sub	sp, #8
 8013a2c:	af00      	add	r7, sp, #0
 8013a2e:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 8013a30:	6878      	ldr	r0, [r7, #4]
 8013a32:	f000 fced 	bl	8014410 <free>
}
 8013a36:	bf00      	nop
 8013a38:	3708      	adds	r7, #8
 8013a3a:	46bd      	mov	sp, r7
 8013a3c:	bd80      	pop	{r7, pc}
	...

08013a40 <arm_rfft_q15>:
 8013a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a44:	b083      	sub	sp, #12
 8013a46:	6805      	ldr	r5, [r0, #0]
 8013a48:	4604      	mov	r4, r0
 8013a4a:	460f      	mov	r7, r1
 8013a4c:	9200      	str	r2, [sp, #0]
 8013a4e:	086d      	lsrs	r5, r5, #1
 8013a50:	7902      	ldrb	r2, [r0, #4]
 8013a52:	00ab      	lsls	r3, r5, #2
 8013a54:	6940      	ldr	r0, [r0, #20]
 8013a56:	2a01      	cmp	r2, #1
 8013a58:	9301      	str	r3, [sp, #4]
 8013a5a:	d052      	beq.n	8013b02 <arm_rfft_q15+0xc2>
 8013a5c:	7963      	ldrb	r3, [r4, #5]
 8013a5e:	f107 0b04 	add.w	fp, r7, #4
 8013a62:	f000 f9d1 	bl	8013e08 <arm_cfft_q15>
 8013a66:	6926      	ldr	r6, [r4, #16]
 8013a68:	00a9      	lsls	r1, r5, #2
 8013a6a:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8013a6e:	f1a1 0804 	sub.w	r8, r1, #4
 8013a72:	00ec      	lsls	r4, r5, #3
 8013a74:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 8013a78:	1e6a      	subs	r2, r5, #1
 8013a7a:	44b8      	add	r8, r7
 8013a7c:	eb03 0c0e 	add.w	ip, r3, lr
 8013a80:	4476      	add	r6, lr
 8013a82:	d027      	beq.n	8013ad4 <arm_rfft_q15+0x94>
 8013a84:	9b00      	ldr	r3, [sp, #0]
 8013a86:	3c08      	subs	r4, #8
 8013a88:	f103 0508 	add.w	r5, r3, #8
 8013a8c:	441c      	add	r4, r3
 8013a8e:	f85b 3b04 	ldr.w	r3, [fp], #4
 8013a92:	f8dc 9000 	ldr.w	r9, [ip]
 8013a96:	fb43 f109 	smusd	r1, r3, r9
 8013a9a:	f858 0904 	ldr.w	r0, [r8], #-4
 8013a9e:	f8d6 a000 	ldr.w	sl, [r6]
 8013aa2:	fb20 110a 	smlad	r1, r0, sl, r1
 8013aa6:	fb40 f01a 	smusdx	r0, r0, sl
 8013aaa:	fb23 0319 	smladx	r3, r3, r9, r0
 8013aae:	141b      	asrs	r3, r3, #16
 8013ab0:	3a01      	subs	r2, #1
 8013ab2:	ea4f 4121 	mov.w	r1, r1, asr #16
 8013ab6:	4476      	add	r6, lr
 8013ab8:	f1c3 0000 	rsb	r0, r3, #0
 8013abc:	f825 3c02 	strh.w	r3, [r5, #-2]
 8013ac0:	f825 1c04 	strh.w	r1, [r5, #-4]
 8013ac4:	44f4      	add	ip, lr
 8013ac6:	80e0      	strh	r0, [r4, #6]
 8013ac8:	f105 0504 	add.w	r5, r5, #4
 8013acc:	80a1      	strh	r1, [r4, #4]
 8013ace:	f1a4 0404 	sub.w	r4, r4, #4
 8013ad2:	d1dc      	bne.n	8013a8e <arm_rfft_q15+0x4e>
 8013ad4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8013ad8:	2200      	movs	r2, #0
 8013ada:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8013ade:	e9dd 4500 	ldrd	r4, r5, [sp]
 8013ae2:	1a1b      	subs	r3, r3, r0
 8013ae4:	1961      	adds	r1, r4, r5
 8013ae6:	105b      	asrs	r3, r3, #1
 8013ae8:	5363      	strh	r3, [r4, r5]
 8013aea:	804a      	strh	r2, [r1, #2]
 8013aec:	f9b7 3000 	ldrsh.w	r3, [r7]
 8013af0:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8013af4:	8062      	strh	r2, [r4, #2]
 8013af6:	440b      	add	r3, r1
 8013af8:	105b      	asrs	r3, r3, #1
 8013afa:	8023      	strh	r3, [r4, #0]
 8013afc:	b003      	add	sp, #12
 8013afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b02:	440b      	add	r3, r1
 8013b04:	e9d4 c603 	ldrd	ip, r6, [r4, #12]
 8013b08:	469a      	mov	sl, r3
 8013b0a:	68a3      	ldr	r3, [r4, #8]
 8013b0c:	b305      	cbz	r5, 8013b50 <arm_rfft_q15+0x110>
 8013b0e:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8013b12:	f8dd b000 	ldr.w	fp, [sp]
 8013b16:	f85a 3904 	ldr.w	r3, [sl], #-4
 8013b1a:	f8d6 8000 	ldr.w	r8, [r6]
 8013b1e:	fb43 f108 	smusd	r1, r3, r8
 8013b22:	f857 eb04 	ldr.w	lr, [r7], #4
 8013b26:	f8dc 2000 	ldr.w	r2, [ip]
 8013b2a:	fb2e 1102 	smlad	r1, lr, r2, r1
 8013b2e:	fb23 f318 	smuadx	r3, r3, r8
 8013b32:	425b      	negs	r3, r3
 8013b34:	fb42 321e 	smlsdx	r2, r2, lr, r3
 8013b38:	4b10      	ldr	r3, [pc, #64]	; (8013b7c <arm_rfft_q15+0x13c>)
 8013b3a:	3d01      	subs	r5, #1
 8013b3c:	444e      	add	r6, r9
 8013b3e:	44cc      	add	ip, r9
 8013b40:	ea03 0302 	and.w	r3, r3, r2
 8013b44:	ea43 4111 	orr.w	r1, r3, r1, lsr #16
 8013b48:	f84b 1b04 	str.w	r1, [fp], #4
 8013b4c:	d1e3      	bne.n	8013b16 <arm_rfft_q15+0xd6>
 8013b4e:	7922      	ldrb	r2, [r4, #4]
 8013b50:	9d00      	ldr	r5, [sp, #0]
 8013b52:	7963      	ldrb	r3, [r4, #5]
 8013b54:	4629      	mov	r1, r5
 8013b56:	f000 f957 	bl	8013e08 <arm_cfft_q15>
 8013b5a:	6823      	ldr	r3, [r4, #0]
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d0cd      	beq.n	8013afc <arm_rfft_q15+0xbc>
 8013b60:	1ea9      	subs	r1, r5, #2
 8013b62:	2200      	movs	r2, #0
 8013b64:	f931 3f02 	ldrsh.w	r3, [r1, #2]!
 8013b68:	3201      	adds	r2, #1
 8013b6a:	005b      	lsls	r3, r3, #1
 8013b6c:	800b      	strh	r3, [r1, #0]
 8013b6e:	6823      	ldr	r3, [r4, #0]
 8013b70:	4293      	cmp	r3, r2
 8013b72:	d8f7      	bhi.n	8013b64 <arm_rfft_q15+0x124>
 8013b74:	b003      	add	sp, #12
 8013b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b7a:	bf00      	nop
 8013b7c:	ffff0000 	.word	0xffff0000

08013b80 <arm_rfft_init_q15>:
 8013b80:	b289      	uxth	r1, r1
 8013b82:	b430      	push	{r4, r5}
 8013b84:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8013b88:	4d2e      	ldr	r5, [pc, #184]	; (8013c44 <arm_rfft_init_q15+0xc4>)
 8013b8a:	4c2f      	ldr	r4, [pc, #188]	; (8013c48 <arm_rfft_init_q15+0xc8>)
 8013b8c:	7102      	strb	r2, [r0, #4]
 8013b8e:	7143      	strb	r3, [r0, #5]
 8013b90:	6001      	str	r1, [r0, #0]
 8013b92:	e9c0 5403 	strd	r5, r4, [r0, #12]
 8013b96:	d037      	beq.n	8013c08 <arm_rfft_init_q15+0x88>
 8013b98:	d91a      	bls.n	8013bd0 <arm_rfft_init_q15+0x50>
 8013b9a:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8013b9e:	d039      	beq.n	8013c14 <arm_rfft_init_q15+0x94>
 8013ba0:	d90d      	bls.n	8013bbe <arm_rfft_init_q15+0x3e>
 8013ba2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8013ba6:	d03b      	beq.n	8013c20 <arm_rfft_init_q15+0xa0>
 8013ba8:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8013bac:	d127      	bne.n	8013bfe <arm_rfft_init_q15+0x7e>
 8013bae:	2101      	movs	r1, #1
 8013bb0:	4a26      	ldr	r2, [pc, #152]	; (8013c4c <arm_rfft_init_q15+0xcc>)
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	6081      	str	r1, [r0, #8]
 8013bb6:	6142      	str	r2, [r0, #20]
 8013bb8:	4618      	mov	r0, r3
 8013bba:	bc30      	pop	{r4, r5}
 8013bbc:	4770      	bx	lr
 8013bbe:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8013bc2:	d11c      	bne.n	8013bfe <arm_rfft_init_q15+0x7e>
 8013bc4:	2108      	movs	r1, #8
 8013bc6:	4a22      	ldr	r2, [pc, #136]	; (8013c50 <arm_rfft_init_q15+0xd0>)
 8013bc8:	2300      	movs	r3, #0
 8013bca:	6081      	str	r1, [r0, #8]
 8013bcc:	6142      	str	r2, [r0, #20]
 8013bce:	e7f3      	b.n	8013bb8 <arm_rfft_init_q15+0x38>
 8013bd0:	2940      	cmp	r1, #64	; 0x40
 8013bd2:	d02b      	beq.n	8013c2c <arm_rfft_init_q15+0xac>
 8013bd4:	d90a      	bls.n	8013bec <arm_rfft_init_q15+0x6c>
 8013bd6:	2980      	cmp	r1, #128	; 0x80
 8013bd8:	d02e      	beq.n	8013c38 <arm_rfft_init_q15+0xb8>
 8013bda:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8013bde:	d10e      	bne.n	8013bfe <arm_rfft_init_q15+0x7e>
 8013be0:	2120      	movs	r1, #32
 8013be2:	4a1c      	ldr	r2, [pc, #112]	; (8013c54 <arm_rfft_init_q15+0xd4>)
 8013be4:	2300      	movs	r3, #0
 8013be6:	6081      	str	r1, [r0, #8]
 8013be8:	6142      	str	r2, [r0, #20]
 8013bea:	e7e5      	b.n	8013bb8 <arm_rfft_init_q15+0x38>
 8013bec:	2920      	cmp	r1, #32
 8013bee:	d106      	bne.n	8013bfe <arm_rfft_init_q15+0x7e>
 8013bf0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8013bf4:	4a18      	ldr	r2, [pc, #96]	; (8013c58 <arm_rfft_init_q15+0xd8>)
 8013bf6:	2300      	movs	r3, #0
 8013bf8:	6081      	str	r1, [r0, #8]
 8013bfa:	6142      	str	r2, [r0, #20]
 8013bfc:	e7dc      	b.n	8013bb8 <arm_rfft_init_q15+0x38>
 8013bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8013c02:	bc30      	pop	{r4, r5}
 8013c04:	4618      	mov	r0, r3
 8013c06:	4770      	bx	lr
 8013c08:	2110      	movs	r1, #16
 8013c0a:	4a14      	ldr	r2, [pc, #80]	; (8013c5c <arm_rfft_init_q15+0xdc>)
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	6081      	str	r1, [r0, #8]
 8013c10:	6142      	str	r2, [r0, #20]
 8013c12:	e7d1      	b.n	8013bb8 <arm_rfft_init_q15+0x38>
 8013c14:	2104      	movs	r1, #4
 8013c16:	4a12      	ldr	r2, [pc, #72]	; (8013c60 <arm_rfft_init_q15+0xe0>)
 8013c18:	2300      	movs	r3, #0
 8013c1a:	6081      	str	r1, [r0, #8]
 8013c1c:	6142      	str	r2, [r0, #20]
 8013c1e:	e7cb      	b.n	8013bb8 <arm_rfft_init_q15+0x38>
 8013c20:	2102      	movs	r1, #2
 8013c22:	4a10      	ldr	r2, [pc, #64]	; (8013c64 <arm_rfft_init_q15+0xe4>)
 8013c24:	2300      	movs	r3, #0
 8013c26:	6081      	str	r1, [r0, #8]
 8013c28:	6142      	str	r2, [r0, #20]
 8013c2a:	e7c5      	b.n	8013bb8 <arm_rfft_init_q15+0x38>
 8013c2c:	2180      	movs	r1, #128	; 0x80
 8013c2e:	4a0e      	ldr	r2, [pc, #56]	; (8013c68 <arm_rfft_init_q15+0xe8>)
 8013c30:	2300      	movs	r3, #0
 8013c32:	6081      	str	r1, [r0, #8]
 8013c34:	6142      	str	r2, [r0, #20]
 8013c36:	e7bf      	b.n	8013bb8 <arm_rfft_init_q15+0x38>
 8013c38:	2140      	movs	r1, #64	; 0x40
 8013c3a:	4a0c      	ldr	r2, [pc, #48]	; (8013c6c <arm_rfft_init_q15+0xec>)
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	6081      	str	r1, [r0, #8]
 8013c40:	6142      	str	r2, [r0, #20]
 8013c42:	e7b9      	b.n	8013bb8 <arm_rfft_init_q15+0x38>
 8013c44:	0801eb38 	.word	0x0801eb38
 8013c48:	08022b38 	.word	0x08022b38
 8013c4c:	0801ad10 	.word	0x0801ad10
 8013c50:	0801ad20 	.word	0x0801ad20
 8013c54:	0801acc0 	.word	0x0801acc0
 8013c58:	0801acd0 	.word	0x0801acd0
 8013c5c:	0801acf0 	.word	0x0801acf0
 8013c60:	0801acb0 	.word	0x0801acb0
 8013c64:	0801ace0 	.word	0x0801ace0
 8013c68:	0801ad00 	.word	0x0801ad00
 8013c6c:	0801ad30 	.word	0x0801ad30

08013c70 <arm_cfft_radix4by2_q15>:
 8013c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c74:	084d      	lsrs	r5, r1, #1
 8013c76:	b081      	sub	sp, #4
 8013c78:	4616      	mov	r6, r2
 8013c7a:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8013c7e:	d04d      	beq.n	8013d1c <arm_cfft_radix4by2_q15+0xac>
 8013c80:	4604      	mov	r4, r0
 8013c82:	4696      	mov	lr, r2
 8013c84:	4638      	mov	r0, r7
 8013c86:	462a      	mov	r2, r5
 8013c88:	4621      	mov	r1, r4
 8013c8a:	f04f 0c00 	mov.w	ip, #0
 8013c8e:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8013d38 <arm_cfft_radix4by2_q15+0xc8>
 8013c92:	f85e 3b04 	ldr.w	r3, [lr], #4
 8013c96:	f8d1 9000 	ldr.w	r9, [r1]
 8013c9a:	fa99 f92c 	shadd16	r9, r9, ip
 8013c9e:	f8d0 b000 	ldr.w	fp, [r0]
 8013ca2:	fa9b fb2c 	shadd16	fp, fp, ip
 8013ca6:	fad9 fa1b 	qsub16	sl, r9, fp
 8013caa:	fa99 f92b 	shadd16	r9, r9, fp
 8013cae:	f841 9b04 	str.w	r9, [r1], #4
 8013cb2:	fb23 f90a 	smuad	r9, r3, sl
 8013cb6:	fb43 f31a 	smusdx	r3, r3, sl
 8013cba:	ea03 0308 	and.w	r3, r3, r8
 8013cbe:	3a01      	subs	r2, #1
 8013cc0:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8013cc4:	f840 3b04 	str.w	r3, [r0], #4
 8013cc8:	d1e3      	bne.n	8013c92 <arm_cfft_radix4by2_q15+0x22>
 8013cca:	4629      	mov	r1, r5
 8013ccc:	2302      	movs	r3, #2
 8013cce:	4632      	mov	r2, r6
 8013cd0:	4620      	mov	r0, r4
 8013cd2:	f000 f905 	bl	8013ee0 <arm_radix4_butterfly_q15>
 8013cd6:	4638      	mov	r0, r7
 8013cd8:	4629      	mov	r1, r5
 8013cda:	4632      	mov	r2, r6
 8013cdc:	2302      	movs	r3, #2
 8013cde:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8013ce2:	f000 f8fd 	bl	8013ee0 <arm_radix4_butterfly_q15>
 8013ce6:	4620      	mov	r0, r4
 8013ce8:	f9b0 6000 	ldrsh.w	r6, [r0]
 8013cec:	3008      	adds	r0, #8
 8013cee:	f930 4c06 	ldrsh.w	r4, [r0, #-6]
 8013cf2:	f930 2c04 	ldrsh.w	r2, [r0, #-4]
 8013cf6:	0076      	lsls	r6, r6, #1
 8013cf8:	f930 3c02 	ldrsh.w	r3, [r0, #-2]
 8013cfc:	0064      	lsls	r4, r4, #1
 8013cfe:	0052      	lsls	r2, r2, #1
 8013d00:	f820 6c08 	strh.w	r6, [r0, #-8]
 8013d04:	005b      	lsls	r3, r3, #1
 8013d06:	f820 4c06 	strh.w	r4, [r0, #-6]
 8013d0a:	f820 2c04 	strh.w	r2, [r0, #-4]
 8013d0e:	f820 3c02 	strh.w	r3, [r0, #-2]
 8013d12:	4285      	cmp	r5, r0
 8013d14:	d1e8      	bne.n	8013ce8 <arm_cfft_radix4by2_q15+0x78>
 8013d16:	b001      	add	sp, #4
 8013d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d1c:	4629      	mov	r1, r5
 8013d1e:	2302      	movs	r3, #2
 8013d20:	f000 f8de 	bl	8013ee0 <arm_radix4_butterfly_q15>
 8013d24:	4632      	mov	r2, r6
 8013d26:	4629      	mov	r1, r5
 8013d28:	4638      	mov	r0, r7
 8013d2a:	2302      	movs	r3, #2
 8013d2c:	b001      	add	sp, #4
 8013d2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d32:	f000 b8d5 	b.w	8013ee0 <arm_radix4_butterfly_q15>
 8013d36:	bf00      	nop
 8013d38:	ffff0000 	.word	0xffff0000

08013d3c <arm_cfft_radix4by2_inverse_q15>:
 8013d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d40:	084d      	lsrs	r5, r1, #1
 8013d42:	b081      	sub	sp, #4
 8013d44:	4616      	mov	r6, r2
 8013d46:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8013d4a:	d04d      	beq.n	8013de8 <arm_cfft_radix4by2_inverse_q15+0xac>
 8013d4c:	4604      	mov	r4, r0
 8013d4e:	4696      	mov	lr, r2
 8013d50:	4638      	mov	r0, r7
 8013d52:	462a      	mov	r2, r5
 8013d54:	4621      	mov	r1, r4
 8013d56:	f04f 0c00 	mov.w	ip, #0
 8013d5a:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8013e04 <arm_cfft_radix4by2_inverse_q15+0xc8>
 8013d5e:	f85e 3b04 	ldr.w	r3, [lr], #4
 8013d62:	f8d1 9000 	ldr.w	r9, [r1]
 8013d66:	fa99 f92c 	shadd16	r9, r9, ip
 8013d6a:	f8d0 b000 	ldr.w	fp, [r0]
 8013d6e:	fa9b fb2c 	shadd16	fp, fp, ip
 8013d72:	fad9 fa1b 	qsub16	sl, r9, fp
 8013d76:	fa99 f92b 	shadd16	r9, r9, fp
 8013d7a:	f841 9b04 	str.w	r9, [r1], #4
 8013d7e:	fb43 f90a 	smusd	r9, r3, sl
 8013d82:	fb23 f31a 	smuadx	r3, r3, sl
 8013d86:	ea03 0308 	and.w	r3, r3, r8
 8013d8a:	3a01      	subs	r2, #1
 8013d8c:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8013d90:	f840 3b04 	str.w	r3, [r0], #4
 8013d94:	d1e3      	bne.n	8013d5e <arm_cfft_radix4by2_inverse_q15+0x22>
 8013d96:	4629      	mov	r1, r5
 8013d98:	2302      	movs	r3, #2
 8013d9a:	4632      	mov	r2, r6
 8013d9c:	4620      	mov	r0, r4
 8013d9e:	f000 f9d5 	bl	801414c <arm_radix4_butterfly_inverse_q15>
 8013da2:	4638      	mov	r0, r7
 8013da4:	4629      	mov	r1, r5
 8013da6:	4632      	mov	r2, r6
 8013da8:	2302      	movs	r3, #2
 8013daa:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8013dae:	f000 f9cd 	bl	801414c <arm_radix4_butterfly_inverse_q15>
 8013db2:	4620      	mov	r0, r4
 8013db4:	f9b0 6000 	ldrsh.w	r6, [r0]
 8013db8:	3008      	adds	r0, #8
 8013dba:	f930 4c06 	ldrsh.w	r4, [r0, #-6]
 8013dbe:	f930 2c04 	ldrsh.w	r2, [r0, #-4]
 8013dc2:	0076      	lsls	r6, r6, #1
 8013dc4:	f930 3c02 	ldrsh.w	r3, [r0, #-2]
 8013dc8:	0064      	lsls	r4, r4, #1
 8013dca:	0052      	lsls	r2, r2, #1
 8013dcc:	f820 6c08 	strh.w	r6, [r0, #-8]
 8013dd0:	005b      	lsls	r3, r3, #1
 8013dd2:	f820 4c06 	strh.w	r4, [r0, #-6]
 8013dd6:	f820 2c04 	strh.w	r2, [r0, #-4]
 8013dda:	f820 3c02 	strh.w	r3, [r0, #-2]
 8013dde:	4285      	cmp	r5, r0
 8013de0:	d1e8      	bne.n	8013db4 <arm_cfft_radix4by2_inverse_q15+0x78>
 8013de2:	b001      	add	sp, #4
 8013de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013de8:	4629      	mov	r1, r5
 8013dea:	2302      	movs	r3, #2
 8013dec:	f000 f9ae 	bl	801414c <arm_radix4_butterfly_inverse_q15>
 8013df0:	4632      	mov	r2, r6
 8013df2:	4629      	mov	r1, r5
 8013df4:	4638      	mov	r0, r7
 8013df6:	2302      	movs	r3, #2
 8013df8:	b001      	add	sp, #4
 8013dfa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dfe:	f000 b9a5 	b.w	801414c <arm_radix4_butterfly_inverse_q15>
 8013e02:	bf00      	nop
 8013e04:	ffff0000 	.word	0xffff0000

08013e08 <arm_cfft_q15>:
 8013e08:	2a01      	cmp	r2, #1
 8013e0a:	b570      	push	{r4, r5, r6, lr}
 8013e0c:	460e      	mov	r6, r1
 8013e0e:	4604      	mov	r4, r0
 8013e10:	461d      	mov	r5, r3
 8013e12:	8801      	ldrh	r1, [r0, #0]
 8013e14:	d033      	beq.n	8013e7e <arm_cfft_q15+0x76>
 8013e16:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8013e1a:	d02a      	beq.n	8013e72 <arm_cfft_q15+0x6a>
 8013e1c:	d90b      	bls.n	8013e36 <arm_cfft_q15+0x2e>
 8013e1e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8013e22:	d026      	beq.n	8013e72 <arm_cfft_q15+0x6a>
 8013e24:	d91b      	bls.n	8013e5e <arm_cfft_q15+0x56>
 8013e26:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8013e2a:	d00b      	beq.n	8013e44 <arm_cfft_q15+0x3c>
 8013e2c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8013e30:	d01f      	beq.n	8013e72 <arm_cfft_q15+0x6a>
 8013e32:	b96d      	cbnz	r5, 8013e50 <arm_cfft_q15+0x48>
 8013e34:	bd70      	pop	{r4, r5, r6, pc}
 8013e36:	2920      	cmp	r1, #32
 8013e38:	d004      	beq.n	8013e44 <arm_cfft_q15+0x3c>
 8013e3a:	d918      	bls.n	8013e6e <arm_cfft_q15+0x66>
 8013e3c:	2940      	cmp	r1, #64	; 0x40
 8013e3e:	d018      	beq.n	8013e72 <arm_cfft_q15+0x6a>
 8013e40:	2980      	cmp	r1, #128	; 0x80
 8013e42:	d1f6      	bne.n	8013e32 <arm_cfft_q15+0x2a>
 8013e44:	6862      	ldr	r2, [r4, #4]
 8013e46:	4630      	mov	r0, r6
 8013e48:	f7ff ff12 	bl	8013c70 <arm_cfft_radix4by2_q15>
 8013e4c:	2d00      	cmp	r5, #0
 8013e4e:	d0f1      	beq.n	8013e34 <arm_cfft_q15+0x2c>
 8013e50:	4630      	mov	r0, r6
 8013e52:	68a2      	ldr	r2, [r4, #8]
 8013e54:	89a1      	ldrh	r1, [r4, #12]
 8013e56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013e5a:	f000 baad 	b.w	80143b8 <arm_bitreversal_16>
 8013e5e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8013e62:	d1e6      	bne.n	8013e32 <arm_cfft_q15+0x2a>
 8013e64:	6862      	ldr	r2, [r4, #4]
 8013e66:	4630      	mov	r0, r6
 8013e68:	f7ff ff02 	bl	8013c70 <arm_cfft_radix4by2_q15>
 8013e6c:	e7ee      	b.n	8013e4c <arm_cfft_q15+0x44>
 8013e6e:	2910      	cmp	r1, #16
 8013e70:	d1df      	bne.n	8013e32 <arm_cfft_q15+0x2a>
 8013e72:	2301      	movs	r3, #1
 8013e74:	6862      	ldr	r2, [r4, #4]
 8013e76:	4630      	mov	r0, r6
 8013e78:	f000 f832 	bl	8013ee0 <arm_radix4_butterfly_q15>
 8013e7c:	e7d9      	b.n	8013e32 <arm_cfft_q15+0x2a>
 8013e7e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8013e82:	d00a      	beq.n	8013e9a <arm_cfft_q15+0x92>
 8013e84:	d90f      	bls.n	8013ea6 <arm_cfft_q15+0x9e>
 8013e86:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8013e8a:	d006      	beq.n	8013e9a <arm_cfft_q15+0x92>
 8013e8c:	d917      	bls.n	8013ebe <arm_cfft_q15+0xb6>
 8013e8e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8013e92:	d00f      	beq.n	8013eb4 <arm_cfft_q15+0xac>
 8013e94:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8013e98:	d1cb      	bne.n	8013e32 <arm_cfft_q15+0x2a>
 8013e9a:	2301      	movs	r3, #1
 8013e9c:	6862      	ldr	r2, [r4, #4]
 8013e9e:	4630      	mov	r0, r6
 8013ea0:	f000 f954 	bl	801414c <arm_radix4_butterfly_inverse_q15>
 8013ea4:	e7c5      	b.n	8013e32 <arm_cfft_q15+0x2a>
 8013ea6:	2920      	cmp	r1, #32
 8013ea8:	d004      	beq.n	8013eb4 <arm_cfft_q15+0xac>
 8013eaa:	d910      	bls.n	8013ece <arm_cfft_q15+0xc6>
 8013eac:	2940      	cmp	r1, #64	; 0x40
 8013eae:	d0f4      	beq.n	8013e9a <arm_cfft_q15+0x92>
 8013eb0:	2980      	cmp	r1, #128	; 0x80
 8013eb2:	d1be      	bne.n	8013e32 <arm_cfft_q15+0x2a>
 8013eb4:	6862      	ldr	r2, [r4, #4]
 8013eb6:	4630      	mov	r0, r6
 8013eb8:	f7ff ff40 	bl	8013d3c <arm_cfft_radix4by2_inverse_q15>
 8013ebc:	e7b9      	b.n	8013e32 <arm_cfft_q15+0x2a>
 8013ebe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8013ec2:	d1b6      	bne.n	8013e32 <arm_cfft_q15+0x2a>
 8013ec4:	6862      	ldr	r2, [r4, #4]
 8013ec6:	4630      	mov	r0, r6
 8013ec8:	f7ff ff38 	bl	8013d3c <arm_cfft_radix4by2_inverse_q15>
 8013ecc:	e7b1      	b.n	8013e32 <arm_cfft_q15+0x2a>
 8013ece:	2910      	cmp	r1, #16
 8013ed0:	d1af      	bne.n	8013e32 <arm_cfft_q15+0x2a>
 8013ed2:	2301      	movs	r3, #1
 8013ed4:	6862      	ldr	r2, [r4, #4]
 8013ed6:	4630      	mov	r0, r6
 8013ed8:	f000 f938 	bl	801414c <arm_radix4_butterfly_inverse_q15>
 8013edc:	e7a9      	b.n	8013e32 <arm_cfft_q15+0x2a>
 8013ede:	bf00      	nop

08013ee0 <arm_radix4_butterfly_q15>:
 8013ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ee4:	460c      	mov	r4, r1
 8013ee6:	b095      	sub	sp, #84	; 0x54
 8013ee8:	4605      	mov	r5, r0
 8013eea:	4607      	mov	r7, r0
 8013eec:	08a4      	lsrs	r4, r4, #2
 8013eee:	9011      	str	r0, [sp, #68]	; 0x44
 8013ef0:	9103      	str	r1, [sp, #12]
 8013ef2:	2100      	movs	r1, #0
 8013ef4:	00a0      	lsls	r0, r4, #2
 8013ef6:	9413      	str	r4, [sp, #76]	; 0x4c
 8013ef8:	46a1      	mov	r9, r4
 8013efa:	462c      	mov	r4, r5
 8013efc:	469a      	mov	sl, r3
 8013efe:	4e92      	ldr	r6, [pc, #584]	; (8014148 <arm_radix4_butterfly_q15+0x268>)
 8013f00:	4404      	add	r4, r0
 8013f02:	460b      	mov	r3, r1
 8013f04:	4694      	mov	ip, r2
 8013f06:	9212      	str	r2, [sp, #72]	; 0x48
 8013f08:	1825      	adds	r5, r4, r0
 8013f0a:	4428      	add	r0, r5
 8013f0c:	f8d7 e000 	ldr.w	lr, [r7]
 8013f10:	fa9e fe23 	shadd16	lr, lr, r3
 8013f14:	fa9e fe23 	shadd16	lr, lr, r3
 8013f18:	682a      	ldr	r2, [r5, #0]
 8013f1a:	fa92 f223 	shadd16	r2, r2, r3
 8013f1e:	fa92 f223 	shadd16	r2, r2, r3
 8013f22:	fa9e f812 	qadd16	r8, lr, r2
 8013f26:	fade fe12 	qsub16	lr, lr, r2
 8013f2a:	6822      	ldr	r2, [r4, #0]
 8013f2c:	fa92 f223 	shadd16	r2, r2, r3
 8013f30:	fa92 f223 	shadd16	r2, r2, r3
 8013f34:	f8d0 b000 	ldr.w	fp, [r0]
 8013f38:	fa9b fb23 	shadd16	fp, fp, r3
 8013f3c:	fa9b fb23 	shadd16	fp, fp, r3
 8013f40:	fa92 f21b 	qadd16	r2, r2, fp
 8013f44:	fa98 fb22 	shadd16	fp, r8, r2
 8013f48:	f847 bb04 	str.w	fp, [r7], #4
 8013f4c:	fad8 f812 	qsub16	r8, r8, r2
 8013f50:	f85c 2031 	ldr.w	r2, [ip, r1, lsl #3]
 8013f54:	fb22 fb08 	smuad	fp, r2, r8
 8013f58:	fb42 f818 	smusdx	r8, r2, r8
 8013f5c:	6822      	ldr	r2, [r4, #0]
 8013f5e:	fa92 f223 	shadd16	r2, r2, r3
 8013f62:	fa92 f223 	shadd16	r2, r2, r3
 8013f66:	ea08 0806 	and.w	r8, r8, r6
 8013f6a:	ea48 481b 	orr.w	r8, r8, fp, lsr #16
 8013f6e:	f844 8b04 	str.w	r8, [r4], #4
 8013f72:	f8d0 8000 	ldr.w	r8, [r0]
 8013f76:	fa98 f823 	shadd16	r8, r8, r3
 8013f7a:	fa98 f823 	shadd16	r8, r8, r3
 8013f7e:	fad2 f218 	qsub16	r2, r2, r8
 8013f82:	faae f812 	qasx	r8, lr, r2
 8013f86:	faee fe12 	qsax	lr, lr, r2
 8013f8a:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 8013f8e:	fb22 fb0e 	smuad	fp, r2, lr
 8013f92:	fb42 f21e 	smusdx	r2, r2, lr
 8013f96:	4032      	ands	r2, r6
 8013f98:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
 8013f9c:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 8013fa0:	f845 2b04 	str.w	r2, [r5], #4
 8013fa4:	f85c 202e 	ldr.w	r2, [ip, lr, lsl #2]
 8013fa8:	fb22 fe08 	smuad	lr, r2, r8
 8013fac:	fb42 f218 	smusdx	r2, r2, r8
 8013fb0:	4032      	ands	r2, r6
 8013fb2:	f1b9 0901 	subs.w	r9, r9, #1
 8013fb6:	4451      	add	r1, sl
 8013fb8:	ea42 421e 	orr.w	r2, r2, lr, lsr #16
 8013fbc:	f840 2b04 	str.w	r2, [r0], #4
 8013fc0:	d1a4      	bne.n	8013f0c <arm_radix4_butterfly_q15+0x2c>
 8013fc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013fc4:	ea4f 038a 	mov.w	r3, sl, lsl #2
 8013fc8:	2a04      	cmp	r2, #4
 8013fca:	f240 80b9 	bls.w	8014140 <arm_radix4_butterfly_q15+0x260>
 8013fce:	f8df a178 	ldr.w	sl, [pc, #376]	; 8014148 <arm_radix4_butterfly_q15+0x268>
 8013fd2:	f8cd 9010 	str.w	r9, [sp, #16]
 8013fd6:	9202      	str	r2, [sp, #8]
 8013fd8:	9d02      	ldr	r5, [sp, #8]
 8013fda:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8013fde:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8013fe0:	08a9      	lsrs	r1, r5, #2
 8013fe2:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8013fe4:	0092      	lsls	r2, r2, #2
 8013fe6:	9608      	str	r6, [sp, #32]
 8013fe8:	0088      	lsls	r0, r1, #2
 8013fea:	9110      	str	r1, [sp, #64]	; 0x40
 8013fec:	920f      	str	r2, [sp, #60]	; 0x3c
 8013fee:	2200      	movs	r2, #0
 8013ff0:	900c      	str	r0, [sp, #48]	; 0x30
 8013ff2:	9803      	ldr	r0, [sp, #12]
 8013ff4:	9205      	str	r2, [sp, #20]
 8013ff6:	009a      	lsls	r2, r3, #2
 8013ff8:	4607      	mov	r7, r0
 8013ffa:	00db      	lsls	r3, r3, #3
 8013ffc:	9409      	str	r4, [sp, #36]	; 0x24
 8013ffe:	428f      	cmp	r7, r1
 8014000:	940a      	str	r4, [sp, #40]	; 0x28
 8014002:	9406      	str	r4, [sp, #24]
 8014004:	bf28      	it	cs
 8014006:	460f      	movcs	r7, r1
 8014008:	eb06 01c1 	add.w	r1, r6, r1, lsl #3
 801400c:	920b      	str	r2, [sp, #44]	; 0x2c
 801400e:	970e      	str	r7, [sp, #56]	; 0x38
 8014010:	00af      	lsls	r7, r5, #2
 8014012:	9107      	str	r1, [sp, #28]
 8014014:	930d      	str	r3, [sp, #52]	; 0x34
 8014016:	9b06      	ldr	r3, [sp, #24]
 8014018:	9a08      	ldr	r2, [sp, #32]
 801401a:	f8d3 9000 	ldr.w	r9, [r3]
 801401e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014020:	4616      	mov	r6, r2
 8014022:	f8dd c014 	ldr.w	ip, [sp, #20]
 8014026:	f8d3 8000 	ldr.w	r8, [r3]
 801402a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801402c:	1898      	adds	r0, r3, r2
 801402e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014030:	f8d2 e000 	ldr.w	lr, [r2]
 8014034:	9a07      	ldr	r2, [sp, #28]
 8014036:	4615      	mov	r5, r2
 8014038:	1899      	adds	r1, r3, r2
 801403a:	6832      	ldr	r2, [r6, #0]
 801403c:	682c      	ldr	r4, [r5, #0]
 801403e:	fa92 f314 	qadd16	r3, r2, r4
 8014042:	fad2 f214 	qsub16	r2, r2, r4
 8014046:	6804      	ldr	r4, [r0, #0]
 8014048:	f8d1 b000 	ldr.w	fp, [r1]
 801404c:	fa94 f41b 	qadd16	r4, r4, fp
 8014050:	9301      	str	r3, [sp, #4]
 8014052:	fa93 fb24 	shadd16	fp, r3, r4
 8014056:	9b04      	ldr	r3, [sp, #16]
 8014058:	fa9b fb23 	shadd16	fp, fp, r3
 801405c:	f8c6 b000 	str.w	fp, [r6]
 8014060:	443e      	add	r6, r7
 8014062:	9b01      	ldr	r3, [sp, #4]
 8014064:	fad3 f324 	shsub16	r3, r3, r4
 8014068:	fb28 fb03 	smuad	fp, r8, r3
 801406c:	fb48 f313 	smusdx	r3, r8, r3
 8014070:	ea03 030a 	and.w	r3, r3, sl
 8014074:	6804      	ldr	r4, [r0, #0]
 8014076:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 801407a:	6003      	str	r3, [r0, #0]
 801407c:	4438      	add	r0, r7
 801407e:	680b      	ldr	r3, [r1, #0]
 8014080:	fad4 f413 	qsub16	r4, r4, r3
 8014084:	faa2 f324 	shasx	r3, r2, r4
 8014088:	fae2 f224 	shsax	r2, r2, r4
 801408c:	fb29 fb02 	smuad	fp, r9, r2
 8014090:	fb49 f212 	smusdx	r2, r9, r2
 8014094:	ea02 020a 	and.w	r2, r2, sl
 8014098:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 801409c:	602a      	str	r2, [r5, #0]
 801409e:	443d      	add	r5, r7
 80140a0:	fb2e f203 	smuad	r2, lr, r3
 80140a4:	fb4e f313 	smusdx	r3, lr, r3
 80140a8:	ea03 030a 	and.w	r3, r3, sl
 80140ac:	9c02      	ldr	r4, [sp, #8]
 80140ae:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 80140b2:	44a4      	add	ip, r4
 80140b4:	600b      	str	r3, [r1, #0]
 80140b6:	4439      	add	r1, r7
 80140b8:	9b03      	ldr	r3, [sp, #12]
 80140ba:	4563      	cmp	r3, ip
 80140bc:	d8bd      	bhi.n	801403a <arm_radix4_butterfly_q15+0x15a>
 80140be:	9a06      	ldr	r2, [sp, #24]
 80140c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80140c2:	9b05      	ldr	r3, [sp, #20]
 80140c4:	440a      	add	r2, r1
 80140c6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80140c8:	3301      	adds	r3, #1
 80140ca:	9206      	str	r2, [sp, #24]
 80140cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80140ce:	9305      	str	r3, [sp, #20]
 80140d0:	440a      	add	r2, r1
 80140d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80140d4:	920a      	str	r2, [sp, #40]	; 0x28
 80140d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80140d8:	440a      	add	r2, r1
 80140da:	9209      	str	r2, [sp, #36]	; 0x24
 80140dc:	9a08      	ldr	r2, [sp, #32]
 80140de:	3204      	adds	r2, #4
 80140e0:	9208      	str	r2, [sp, #32]
 80140e2:	9a07      	ldr	r2, [sp, #28]
 80140e4:	3204      	adds	r2, #4
 80140e6:	9207      	str	r2, [sp, #28]
 80140e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80140ea:	4293      	cmp	r3, r2
 80140ec:	d393      	bcc.n	8014016 <arm_radix4_butterfly_q15+0x136>
 80140ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80140f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80140f2:	2a04      	cmp	r2, #4
 80140f4:	9202      	str	r2, [sp, #8]
 80140f6:	f63f af6f 	bhi.w	8013fd8 <arm_radix4_butterfly_q15+0xf8>
 80140fa:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80140fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80140fe:	681a      	ldr	r2, [r3, #0]
 8014100:	6859      	ldr	r1, [r3, #4]
 8014102:	689f      	ldr	r7, [r3, #8]
 8014104:	68dc      	ldr	r4, [r3, #12]
 8014106:	fa92 f017 	qadd16	r0, r2, r7
 801410a:	fa91 f514 	qadd16	r5, r1, r4
 801410e:	fa90 f525 	shadd16	r5, r0, r5
 8014112:	601d      	str	r5, [r3, #0]
 8014114:	fa91 f514 	qadd16	r5, r1, r4
 8014118:	fad0 f025 	shsub16	r0, r0, r5
 801411c:	6058      	str	r0, [r3, #4]
 801411e:	fad2 f217 	qsub16	r2, r2, r7
 8014122:	fad1 f114 	qsub16	r1, r1, r4
 8014126:	fae2 f021 	shsax	r0, r2, r1
 801412a:	6098      	str	r0, [r3, #8]
 801412c:	faa2 f221 	shasx	r2, r2, r1
 8014130:	3e01      	subs	r6, #1
 8014132:	60da      	str	r2, [r3, #12]
 8014134:	f103 0310 	add.w	r3, r3, #16
 8014138:	d1e1      	bne.n	80140fe <arm_radix4_butterfly_q15+0x21e>
 801413a:	b015      	add	sp, #84	; 0x54
 801413c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014140:	4616      	mov	r6, r2
 8014142:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014144:	e7db      	b.n	80140fe <arm_radix4_butterfly_q15+0x21e>
 8014146:	bf00      	nop
 8014148:	ffff0000 	.word	0xffff0000

0801414c <arm_radix4_butterfly_inverse_q15>:
 801414c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014150:	460c      	mov	r4, r1
 8014152:	b095      	sub	sp, #84	; 0x54
 8014154:	4605      	mov	r5, r0
 8014156:	4607      	mov	r7, r0
 8014158:	08a4      	lsrs	r4, r4, #2
 801415a:	9011      	str	r0, [sp, #68]	; 0x44
 801415c:	9103      	str	r1, [sp, #12]
 801415e:	2100      	movs	r1, #0
 8014160:	00a0      	lsls	r0, r4, #2
 8014162:	9413      	str	r4, [sp, #76]	; 0x4c
 8014164:	46a1      	mov	r9, r4
 8014166:	462c      	mov	r4, r5
 8014168:	469a      	mov	sl, r3
 801416a:	4e92      	ldr	r6, [pc, #584]	; (80143b4 <arm_radix4_butterfly_inverse_q15+0x268>)
 801416c:	4404      	add	r4, r0
 801416e:	460b      	mov	r3, r1
 8014170:	4694      	mov	ip, r2
 8014172:	9212      	str	r2, [sp, #72]	; 0x48
 8014174:	1825      	adds	r5, r4, r0
 8014176:	4428      	add	r0, r5
 8014178:	f8d7 e000 	ldr.w	lr, [r7]
 801417c:	fa9e fe23 	shadd16	lr, lr, r3
 8014180:	fa9e fe23 	shadd16	lr, lr, r3
 8014184:	682a      	ldr	r2, [r5, #0]
 8014186:	fa92 f223 	shadd16	r2, r2, r3
 801418a:	fa92 f223 	shadd16	r2, r2, r3
 801418e:	fa9e f812 	qadd16	r8, lr, r2
 8014192:	fade fe12 	qsub16	lr, lr, r2
 8014196:	6822      	ldr	r2, [r4, #0]
 8014198:	fa92 f223 	shadd16	r2, r2, r3
 801419c:	fa92 f223 	shadd16	r2, r2, r3
 80141a0:	f8d0 b000 	ldr.w	fp, [r0]
 80141a4:	fa9b fb23 	shadd16	fp, fp, r3
 80141a8:	fa9b fb23 	shadd16	fp, fp, r3
 80141ac:	fa92 f21b 	qadd16	r2, r2, fp
 80141b0:	fa98 fb22 	shadd16	fp, r8, r2
 80141b4:	f847 bb04 	str.w	fp, [r7], #4
 80141b8:	fad8 f812 	qsub16	r8, r8, r2
 80141bc:	f85c 2031 	ldr.w	r2, [ip, r1, lsl #3]
 80141c0:	fb42 fb08 	smusd	fp, r2, r8
 80141c4:	fb22 f818 	smuadx	r8, r2, r8
 80141c8:	6822      	ldr	r2, [r4, #0]
 80141ca:	fa92 f223 	shadd16	r2, r2, r3
 80141ce:	fa92 f223 	shadd16	r2, r2, r3
 80141d2:	ea08 0806 	and.w	r8, r8, r6
 80141d6:	ea48 481b 	orr.w	r8, r8, fp, lsr #16
 80141da:	f844 8b04 	str.w	r8, [r4], #4
 80141de:	f8d0 8000 	ldr.w	r8, [r0]
 80141e2:	fa98 f823 	shadd16	r8, r8, r3
 80141e6:	fa98 f823 	shadd16	r8, r8, r3
 80141ea:	fad2 f218 	qsub16	r2, r2, r8
 80141ee:	faee f812 	qsax	r8, lr, r2
 80141f2:	faae fe12 	qasx	lr, lr, r2
 80141f6:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 80141fa:	fb42 fb0e 	smusd	fp, r2, lr
 80141fe:	fb22 f21e 	smuadx	r2, r2, lr
 8014202:	4032      	ands	r2, r6
 8014204:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
 8014208:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 801420c:	f845 2b04 	str.w	r2, [r5], #4
 8014210:	f85c 202e 	ldr.w	r2, [ip, lr, lsl #2]
 8014214:	fb42 fe08 	smusd	lr, r2, r8
 8014218:	fb22 f218 	smuadx	r2, r2, r8
 801421c:	4032      	ands	r2, r6
 801421e:	f1b9 0901 	subs.w	r9, r9, #1
 8014222:	4451      	add	r1, sl
 8014224:	ea42 421e 	orr.w	r2, r2, lr, lsr #16
 8014228:	f840 2b04 	str.w	r2, [r0], #4
 801422c:	d1a4      	bne.n	8014178 <arm_radix4_butterfly_inverse_q15+0x2c>
 801422e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014230:	ea4f 038a 	mov.w	r3, sl, lsl #2
 8014234:	2a04      	cmp	r2, #4
 8014236:	f240 80b9 	bls.w	80143ac <arm_radix4_butterfly_inverse_q15+0x260>
 801423a:	f8df a178 	ldr.w	sl, [pc, #376]	; 80143b4 <arm_radix4_butterfly_inverse_q15+0x268>
 801423e:	f8cd 9010 	str.w	r9, [sp, #16]
 8014242:	9202      	str	r2, [sp, #8]
 8014244:	9d02      	ldr	r5, [sp, #8]
 8014246:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801424a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 801424c:	08a9      	lsrs	r1, r5, #2
 801424e:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8014250:	0092      	lsls	r2, r2, #2
 8014252:	9608      	str	r6, [sp, #32]
 8014254:	0088      	lsls	r0, r1, #2
 8014256:	9110      	str	r1, [sp, #64]	; 0x40
 8014258:	920f      	str	r2, [sp, #60]	; 0x3c
 801425a:	2200      	movs	r2, #0
 801425c:	900c      	str	r0, [sp, #48]	; 0x30
 801425e:	9803      	ldr	r0, [sp, #12]
 8014260:	9205      	str	r2, [sp, #20]
 8014262:	009a      	lsls	r2, r3, #2
 8014264:	4607      	mov	r7, r0
 8014266:	00db      	lsls	r3, r3, #3
 8014268:	9409      	str	r4, [sp, #36]	; 0x24
 801426a:	428f      	cmp	r7, r1
 801426c:	940a      	str	r4, [sp, #40]	; 0x28
 801426e:	9406      	str	r4, [sp, #24]
 8014270:	bf28      	it	cs
 8014272:	460f      	movcs	r7, r1
 8014274:	eb06 01c1 	add.w	r1, r6, r1, lsl #3
 8014278:	920b      	str	r2, [sp, #44]	; 0x2c
 801427a:	970e      	str	r7, [sp, #56]	; 0x38
 801427c:	00af      	lsls	r7, r5, #2
 801427e:	9107      	str	r1, [sp, #28]
 8014280:	930d      	str	r3, [sp, #52]	; 0x34
 8014282:	9b06      	ldr	r3, [sp, #24]
 8014284:	9a08      	ldr	r2, [sp, #32]
 8014286:	f8d3 9000 	ldr.w	r9, [r3]
 801428a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801428c:	4616      	mov	r6, r2
 801428e:	f8dd c014 	ldr.w	ip, [sp, #20]
 8014292:	f8d3 8000 	ldr.w	r8, [r3]
 8014296:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014298:	1898      	adds	r0, r3, r2
 801429a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801429c:	f8d2 e000 	ldr.w	lr, [r2]
 80142a0:	9a07      	ldr	r2, [sp, #28]
 80142a2:	4615      	mov	r5, r2
 80142a4:	1899      	adds	r1, r3, r2
 80142a6:	6832      	ldr	r2, [r6, #0]
 80142a8:	682c      	ldr	r4, [r5, #0]
 80142aa:	fa92 f314 	qadd16	r3, r2, r4
 80142ae:	fad2 f214 	qsub16	r2, r2, r4
 80142b2:	6804      	ldr	r4, [r0, #0]
 80142b4:	f8d1 b000 	ldr.w	fp, [r1]
 80142b8:	fa94 f41b 	qadd16	r4, r4, fp
 80142bc:	9301      	str	r3, [sp, #4]
 80142be:	fa93 fb24 	shadd16	fp, r3, r4
 80142c2:	9b04      	ldr	r3, [sp, #16]
 80142c4:	fa9b fb23 	shadd16	fp, fp, r3
 80142c8:	f8c6 b000 	str.w	fp, [r6]
 80142cc:	443e      	add	r6, r7
 80142ce:	9b01      	ldr	r3, [sp, #4]
 80142d0:	fad3 f324 	shsub16	r3, r3, r4
 80142d4:	fb48 fb03 	smusd	fp, r8, r3
 80142d8:	fb28 f313 	smuadx	r3, r8, r3
 80142dc:	ea03 030a 	and.w	r3, r3, sl
 80142e0:	6804      	ldr	r4, [r0, #0]
 80142e2:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 80142e6:	6003      	str	r3, [r0, #0]
 80142e8:	4438      	add	r0, r7
 80142ea:	680b      	ldr	r3, [r1, #0]
 80142ec:	fad4 f413 	qsub16	r4, r4, r3
 80142f0:	fae2 f324 	shsax	r3, r2, r4
 80142f4:	faa2 f224 	shasx	r2, r2, r4
 80142f8:	fb49 fb02 	smusd	fp, r9, r2
 80142fc:	fb29 f212 	smuadx	r2, r9, r2
 8014300:	ea02 020a 	and.w	r2, r2, sl
 8014304:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 8014308:	602a      	str	r2, [r5, #0]
 801430a:	443d      	add	r5, r7
 801430c:	fb4e f203 	smusd	r2, lr, r3
 8014310:	fb2e f313 	smuadx	r3, lr, r3
 8014314:	ea03 030a 	and.w	r3, r3, sl
 8014318:	9c02      	ldr	r4, [sp, #8]
 801431a:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 801431e:	44a4      	add	ip, r4
 8014320:	600b      	str	r3, [r1, #0]
 8014322:	4439      	add	r1, r7
 8014324:	9b03      	ldr	r3, [sp, #12]
 8014326:	4563      	cmp	r3, ip
 8014328:	d8bd      	bhi.n	80142a6 <arm_radix4_butterfly_inverse_q15+0x15a>
 801432a:	9a06      	ldr	r2, [sp, #24]
 801432c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801432e:	9b05      	ldr	r3, [sp, #20]
 8014330:	440a      	add	r2, r1
 8014332:	990d      	ldr	r1, [sp, #52]	; 0x34
 8014334:	3301      	adds	r3, #1
 8014336:	9206      	str	r2, [sp, #24]
 8014338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801433a:	9305      	str	r3, [sp, #20]
 801433c:	440a      	add	r2, r1
 801433e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8014340:	920a      	str	r2, [sp, #40]	; 0x28
 8014342:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014344:	440a      	add	r2, r1
 8014346:	9209      	str	r2, [sp, #36]	; 0x24
 8014348:	9a08      	ldr	r2, [sp, #32]
 801434a:	3204      	adds	r2, #4
 801434c:	9208      	str	r2, [sp, #32]
 801434e:	9a07      	ldr	r2, [sp, #28]
 8014350:	3204      	adds	r2, #4
 8014352:	9207      	str	r2, [sp, #28]
 8014354:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014356:	4293      	cmp	r3, r2
 8014358:	d393      	bcc.n	8014282 <arm_radix4_butterfly_inverse_q15+0x136>
 801435a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801435c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801435e:	2a04      	cmp	r2, #4
 8014360:	9202      	str	r2, [sp, #8]
 8014362:	f63f af6f 	bhi.w	8014244 <arm_radix4_butterfly_inverse_q15+0xf8>
 8014366:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8014368:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801436a:	681a      	ldr	r2, [r3, #0]
 801436c:	6859      	ldr	r1, [r3, #4]
 801436e:	689f      	ldr	r7, [r3, #8]
 8014370:	68dc      	ldr	r4, [r3, #12]
 8014372:	fa92 f017 	qadd16	r0, r2, r7
 8014376:	fa91 f514 	qadd16	r5, r1, r4
 801437a:	fa90 f525 	shadd16	r5, r0, r5
 801437e:	601d      	str	r5, [r3, #0]
 8014380:	fa91 f514 	qadd16	r5, r1, r4
 8014384:	fad0 f025 	shsub16	r0, r0, r5
 8014388:	6058      	str	r0, [r3, #4]
 801438a:	fad2 f217 	qsub16	r2, r2, r7
 801438e:	fad1 f114 	qsub16	r1, r1, r4
 8014392:	faa2 f021 	shasx	r0, r2, r1
 8014396:	6098      	str	r0, [r3, #8]
 8014398:	fae2 f221 	shsax	r2, r2, r1
 801439c:	3e01      	subs	r6, #1
 801439e:	60da      	str	r2, [r3, #12]
 80143a0:	f103 0310 	add.w	r3, r3, #16
 80143a4:	d1e1      	bne.n	801436a <arm_radix4_butterfly_inverse_q15+0x21e>
 80143a6:	b015      	add	sp, #84	; 0x54
 80143a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143ac:	4616      	mov	r6, r2
 80143ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80143b0:	e7db      	b.n	801436a <arm_radix4_butterfly_inverse_q15+0x21e>
 80143b2:	bf00      	nop
 80143b4:	ffff0000 	.word	0xffff0000

080143b8 <arm_bitreversal_16>:
 80143b8:	b301      	cbz	r1, 80143fc <arm_bitreversal_16+0x44>
 80143ba:	2300      	movs	r3, #0
 80143bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80143be:	eb02 0443 	add.w	r4, r2, r3, lsl #1
 80143c2:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 80143c6:	3302      	adds	r3, #2
 80143c8:	8864      	ldrh	r4, [r4, #2]
 80143ca:	08ad      	lsrs	r5, r5, #2
 80143cc:	b29b      	uxth	r3, r3
 80143ce:	08a4      	lsrs	r4, r4, #2
 80143d0:	f830 c015 	ldrh.w	ip, [r0, r5, lsl #1]
 80143d4:	006f      	lsls	r7, r5, #1
 80143d6:	4299      	cmp	r1, r3
 80143d8:	ea4f 0644 	mov.w	r6, r4, lsl #1
 80143dc:	f830 e014 	ldrh.w	lr, [r0, r4, lsl #1]
 80143e0:	f107 0702 	add.w	r7, r7, #2
 80143e4:	f106 0602 	add.w	r6, r6, #2
 80143e8:	f820 e015 	strh.w	lr, [r0, r5, lsl #1]
 80143ec:	f820 c014 	strh.w	ip, [r0, r4, lsl #1]
 80143f0:	5bc4      	ldrh	r4, [r0, r7]
 80143f2:	5b85      	ldrh	r5, [r0, r6]
 80143f4:	53c5      	strh	r5, [r0, r7]
 80143f6:	5384      	strh	r4, [r0, r6]
 80143f8:	d8e1      	bhi.n	80143be <arm_bitreversal_16+0x6>
 80143fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80143fc:	4770      	bx	lr
 80143fe:	bf00      	nop

08014400 <malloc>:
 8014400:	4b02      	ldr	r3, [pc, #8]	; (801440c <malloc+0xc>)
 8014402:	4601      	mov	r1, r0
 8014404:	6818      	ldr	r0, [r3, #0]
 8014406:	f000 b82b 	b.w	8014460 <_malloc_r>
 801440a:	bf00      	nop
 801440c:	240001d8 	.word	0x240001d8

08014410 <free>:
 8014410:	4b02      	ldr	r3, [pc, #8]	; (801441c <free+0xc>)
 8014412:	4601      	mov	r1, r0
 8014414:	6818      	ldr	r0, [r3, #0]
 8014416:	f002 bb8f 	b.w	8016b38 <_free_r>
 801441a:	bf00      	nop
 801441c:	240001d8 	.word	0x240001d8

08014420 <sbrk_aligned>:
 8014420:	b570      	push	{r4, r5, r6, lr}
 8014422:	4e0e      	ldr	r6, [pc, #56]	; (801445c <sbrk_aligned+0x3c>)
 8014424:	460c      	mov	r4, r1
 8014426:	6831      	ldr	r1, [r6, #0]
 8014428:	4605      	mov	r5, r0
 801442a:	b911      	cbnz	r1, 8014432 <sbrk_aligned+0x12>
 801442c:	f001 fd2a 	bl	8015e84 <_sbrk_r>
 8014430:	6030      	str	r0, [r6, #0]
 8014432:	4621      	mov	r1, r4
 8014434:	4628      	mov	r0, r5
 8014436:	f001 fd25 	bl	8015e84 <_sbrk_r>
 801443a:	1c43      	adds	r3, r0, #1
 801443c:	d00a      	beq.n	8014454 <sbrk_aligned+0x34>
 801443e:	1cc4      	adds	r4, r0, #3
 8014440:	f024 0403 	bic.w	r4, r4, #3
 8014444:	42a0      	cmp	r0, r4
 8014446:	d007      	beq.n	8014458 <sbrk_aligned+0x38>
 8014448:	1a21      	subs	r1, r4, r0
 801444a:	4628      	mov	r0, r5
 801444c:	f001 fd1a 	bl	8015e84 <_sbrk_r>
 8014450:	3001      	adds	r0, #1
 8014452:	d101      	bne.n	8014458 <sbrk_aligned+0x38>
 8014454:	f04f 34ff 	mov.w	r4, #4294967295
 8014458:	4620      	mov	r0, r4
 801445a:	bd70      	pop	{r4, r5, r6, pc}
 801445c:	24031384 	.word	0x24031384

08014460 <_malloc_r>:
 8014460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014464:	1ccd      	adds	r5, r1, #3
 8014466:	f025 0503 	bic.w	r5, r5, #3
 801446a:	3508      	adds	r5, #8
 801446c:	2d0c      	cmp	r5, #12
 801446e:	bf38      	it	cc
 8014470:	250c      	movcc	r5, #12
 8014472:	2d00      	cmp	r5, #0
 8014474:	4607      	mov	r7, r0
 8014476:	db01      	blt.n	801447c <_malloc_r+0x1c>
 8014478:	42a9      	cmp	r1, r5
 801447a:	d905      	bls.n	8014488 <_malloc_r+0x28>
 801447c:	230c      	movs	r3, #12
 801447e:	603b      	str	r3, [r7, #0]
 8014480:	2600      	movs	r6, #0
 8014482:	4630      	mov	r0, r6
 8014484:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014488:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801455c <_malloc_r+0xfc>
 801448c:	f000 f868 	bl	8014560 <__malloc_lock>
 8014490:	f8d8 3000 	ldr.w	r3, [r8]
 8014494:	461c      	mov	r4, r3
 8014496:	bb5c      	cbnz	r4, 80144f0 <_malloc_r+0x90>
 8014498:	4629      	mov	r1, r5
 801449a:	4638      	mov	r0, r7
 801449c:	f7ff ffc0 	bl	8014420 <sbrk_aligned>
 80144a0:	1c43      	adds	r3, r0, #1
 80144a2:	4604      	mov	r4, r0
 80144a4:	d155      	bne.n	8014552 <_malloc_r+0xf2>
 80144a6:	f8d8 4000 	ldr.w	r4, [r8]
 80144aa:	4626      	mov	r6, r4
 80144ac:	2e00      	cmp	r6, #0
 80144ae:	d145      	bne.n	801453c <_malloc_r+0xdc>
 80144b0:	2c00      	cmp	r4, #0
 80144b2:	d048      	beq.n	8014546 <_malloc_r+0xe6>
 80144b4:	6823      	ldr	r3, [r4, #0]
 80144b6:	4631      	mov	r1, r6
 80144b8:	4638      	mov	r0, r7
 80144ba:	eb04 0903 	add.w	r9, r4, r3
 80144be:	f001 fce1 	bl	8015e84 <_sbrk_r>
 80144c2:	4581      	cmp	r9, r0
 80144c4:	d13f      	bne.n	8014546 <_malloc_r+0xe6>
 80144c6:	6821      	ldr	r1, [r4, #0]
 80144c8:	1a6d      	subs	r5, r5, r1
 80144ca:	4629      	mov	r1, r5
 80144cc:	4638      	mov	r0, r7
 80144ce:	f7ff ffa7 	bl	8014420 <sbrk_aligned>
 80144d2:	3001      	adds	r0, #1
 80144d4:	d037      	beq.n	8014546 <_malloc_r+0xe6>
 80144d6:	6823      	ldr	r3, [r4, #0]
 80144d8:	442b      	add	r3, r5
 80144da:	6023      	str	r3, [r4, #0]
 80144dc:	f8d8 3000 	ldr.w	r3, [r8]
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d038      	beq.n	8014556 <_malloc_r+0xf6>
 80144e4:	685a      	ldr	r2, [r3, #4]
 80144e6:	42a2      	cmp	r2, r4
 80144e8:	d12b      	bne.n	8014542 <_malloc_r+0xe2>
 80144ea:	2200      	movs	r2, #0
 80144ec:	605a      	str	r2, [r3, #4]
 80144ee:	e00f      	b.n	8014510 <_malloc_r+0xb0>
 80144f0:	6822      	ldr	r2, [r4, #0]
 80144f2:	1b52      	subs	r2, r2, r5
 80144f4:	d41f      	bmi.n	8014536 <_malloc_r+0xd6>
 80144f6:	2a0b      	cmp	r2, #11
 80144f8:	d917      	bls.n	801452a <_malloc_r+0xca>
 80144fa:	1961      	adds	r1, r4, r5
 80144fc:	42a3      	cmp	r3, r4
 80144fe:	6025      	str	r5, [r4, #0]
 8014500:	bf18      	it	ne
 8014502:	6059      	strne	r1, [r3, #4]
 8014504:	6863      	ldr	r3, [r4, #4]
 8014506:	bf08      	it	eq
 8014508:	f8c8 1000 	streq.w	r1, [r8]
 801450c:	5162      	str	r2, [r4, r5]
 801450e:	604b      	str	r3, [r1, #4]
 8014510:	4638      	mov	r0, r7
 8014512:	f104 060b 	add.w	r6, r4, #11
 8014516:	f000 f829 	bl	801456c <__malloc_unlock>
 801451a:	f026 0607 	bic.w	r6, r6, #7
 801451e:	1d23      	adds	r3, r4, #4
 8014520:	1af2      	subs	r2, r6, r3
 8014522:	d0ae      	beq.n	8014482 <_malloc_r+0x22>
 8014524:	1b9b      	subs	r3, r3, r6
 8014526:	50a3      	str	r3, [r4, r2]
 8014528:	e7ab      	b.n	8014482 <_malloc_r+0x22>
 801452a:	42a3      	cmp	r3, r4
 801452c:	6862      	ldr	r2, [r4, #4]
 801452e:	d1dd      	bne.n	80144ec <_malloc_r+0x8c>
 8014530:	f8c8 2000 	str.w	r2, [r8]
 8014534:	e7ec      	b.n	8014510 <_malloc_r+0xb0>
 8014536:	4623      	mov	r3, r4
 8014538:	6864      	ldr	r4, [r4, #4]
 801453a:	e7ac      	b.n	8014496 <_malloc_r+0x36>
 801453c:	4634      	mov	r4, r6
 801453e:	6876      	ldr	r6, [r6, #4]
 8014540:	e7b4      	b.n	80144ac <_malloc_r+0x4c>
 8014542:	4613      	mov	r3, r2
 8014544:	e7cc      	b.n	80144e0 <_malloc_r+0x80>
 8014546:	230c      	movs	r3, #12
 8014548:	603b      	str	r3, [r7, #0]
 801454a:	4638      	mov	r0, r7
 801454c:	f000 f80e 	bl	801456c <__malloc_unlock>
 8014550:	e797      	b.n	8014482 <_malloc_r+0x22>
 8014552:	6025      	str	r5, [r4, #0]
 8014554:	e7dc      	b.n	8014510 <_malloc_r+0xb0>
 8014556:	605b      	str	r3, [r3, #4]
 8014558:	deff      	udf	#255	; 0xff
 801455a:	bf00      	nop
 801455c:	24031380 	.word	0x24031380

08014560 <__malloc_lock>:
 8014560:	4801      	ldr	r0, [pc, #4]	; (8014568 <__malloc_lock+0x8>)
 8014562:	f001 bcdd 	b.w	8015f20 <__retarget_lock_acquire_recursive>
 8014566:	bf00      	nop
 8014568:	240314c9 	.word	0x240314c9

0801456c <__malloc_unlock>:
 801456c:	4801      	ldr	r0, [pc, #4]	; (8014574 <__malloc_unlock+0x8>)
 801456e:	f001 bcd9 	b.w	8015f24 <__retarget_lock_release_recursive>
 8014572:	bf00      	nop
 8014574:	240314c9 	.word	0x240314c9

08014578 <__cvt>:
 8014578:	b5f0      	push	{r4, r5, r6, r7, lr}
 801457a:	ed2d 8b02 	vpush	{d8}
 801457e:	eeb0 8b40 	vmov.f64	d8, d0
 8014582:	b085      	sub	sp, #20
 8014584:	4617      	mov	r7, r2
 8014586:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8014588:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801458a:	ee18 2a90 	vmov	r2, s17
 801458e:	f025 0520 	bic.w	r5, r5, #32
 8014592:	2a00      	cmp	r2, #0
 8014594:	bfb6      	itet	lt
 8014596:	222d      	movlt	r2, #45	; 0x2d
 8014598:	2200      	movge	r2, #0
 801459a:	eeb1 8b40 	vneglt.f64	d8, d0
 801459e:	2d46      	cmp	r5, #70	; 0x46
 80145a0:	460c      	mov	r4, r1
 80145a2:	701a      	strb	r2, [r3, #0]
 80145a4:	d004      	beq.n	80145b0 <__cvt+0x38>
 80145a6:	2d45      	cmp	r5, #69	; 0x45
 80145a8:	d100      	bne.n	80145ac <__cvt+0x34>
 80145aa:	3401      	adds	r4, #1
 80145ac:	2102      	movs	r1, #2
 80145ae:	e000      	b.n	80145b2 <__cvt+0x3a>
 80145b0:	2103      	movs	r1, #3
 80145b2:	ab03      	add	r3, sp, #12
 80145b4:	9301      	str	r3, [sp, #4]
 80145b6:	ab02      	add	r3, sp, #8
 80145b8:	9300      	str	r3, [sp, #0]
 80145ba:	4622      	mov	r2, r4
 80145bc:	4633      	mov	r3, r6
 80145be:	eeb0 0b48 	vmov.f64	d0, d8
 80145c2:	f001 fd4d 	bl	8016060 <_dtoa_r>
 80145c6:	2d47      	cmp	r5, #71	; 0x47
 80145c8:	d101      	bne.n	80145ce <__cvt+0x56>
 80145ca:	07fb      	lsls	r3, r7, #31
 80145cc:	d51a      	bpl.n	8014604 <__cvt+0x8c>
 80145ce:	2d46      	cmp	r5, #70	; 0x46
 80145d0:	eb00 0204 	add.w	r2, r0, r4
 80145d4:	d10c      	bne.n	80145f0 <__cvt+0x78>
 80145d6:	7803      	ldrb	r3, [r0, #0]
 80145d8:	2b30      	cmp	r3, #48	; 0x30
 80145da:	d107      	bne.n	80145ec <__cvt+0x74>
 80145dc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80145e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80145e4:	bf1c      	itt	ne
 80145e6:	f1c4 0401 	rsbne	r4, r4, #1
 80145ea:	6034      	strne	r4, [r6, #0]
 80145ec:	6833      	ldr	r3, [r6, #0]
 80145ee:	441a      	add	r2, r3
 80145f0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80145f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80145f8:	bf08      	it	eq
 80145fa:	9203      	streq	r2, [sp, #12]
 80145fc:	2130      	movs	r1, #48	; 0x30
 80145fe:	9b03      	ldr	r3, [sp, #12]
 8014600:	4293      	cmp	r3, r2
 8014602:	d307      	bcc.n	8014614 <__cvt+0x9c>
 8014604:	9b03      	ldr	r3, [sp, #12]
 8014606:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014608:	1a1b      	subs	r3, r3, r0
 801460a:	6013      	str	r3, [r2, #0]
 801460c:	b005      	add	sp, #20
 801460e:	ecbd 8b02 	vpop	{d8}
 8014612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014614:	1c5c      	adds	r4, r3, #1
 8014616:	9403      	str	r4, [sp, #12]
 8014618:	7019      	strb	r1, [r3, #0]
 801461a:	e7f0      	b.n	80145fe <__cvt+0x86>

0801461c <__exponent>:
 801461c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801461e:	4603      	mov	r3, r0
 8014620:	2900      	cmp	r1, #0
 8014622:	bfb8      	it	lt
 8014624:	4249      	neglt	r1, r1
 8014626:	f803 2b02 	strb.w	r2, [r3], #2
 801462a:	bfb4      	ite	lt
 801462c:	222d      	movlt	r2, #45	; 0x2d
 801462e:	222b      	movge	r2, #43	; 0x2b
 8014630:	2909      	cmp	r1, #9
 8014632:	7042      	strb	r2, [r0, #1]
 8014634:	dd2a      	ble.n	801468c <__exponent+0x70>
 8014636:	f10d 0207 	add.w	r2, sp, #7
 801463a:	4617      	mov	r7, r2
 801463c:	260a      	movs	r6, #10
 801463e:	4694      	mov	ip, r2
 8014640:	fb91 f5f6 	sdiv	r5, r1, r6
 8014644:	fb06 1415 	mls	r4, r6, r5, r1
 8014648:	3430      	adds	r4, #48	; 0x30
 801464a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801464e:	460c      	mov	r4, r1
 8014650:	2c63      	cmp	r4, #99	; 0x63
 8014652:	f102 32ff 	add.w	r2, r2, #4294967295
 8014656:	4629      	mov	r1, r5
 8014658:	dcf1      	bgt.n	801463e <__exponent+0x22>
 801465a:	3130      	adds	r1, #48	; 0x30
 801465c:	f1ac 0402 	sub.w	r4, ip, #2
 8014660:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014664:	1c41      	adds	r1, r0, #1
 8014666:	4622      	mov	r2, r4
 8014668:	42ba      	cmp	r2, r7
 801466a:	d30a      	bcc.n	8014682 <__exponent+0x66>
 801466c:	f10d 0209 	add.w	r2, sp, #9
 8014670:	eba2 020c 	sub.w	r2, r2, ip
 8014674:	42bc      	cmp	r4, r7
 8014676:	bf88      	it	hi
 8014678:	2200      	movhi	r2, #0
 801467a:	4413      	add	r3, r2
 801467c:	1a18      	subs	r0, r3, r0
 801467e:	b003      	add	sp, #12
 8014680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014682:	f812 5b01 	ldrb.w	r5, [r2], #1
 8014686:	f801 5f01 	strb.w	r5, [r1, #1]!
 801468a:	e7ed      	b.n	8014668 <__exponent+0x4c>
 801468c:	2330      	movs	r3, #48	; 0x30
 801468e:	3130      	adds	r1, #48	; 0x30
 8014690:	7083      	strb	r3, [r0, #2]
 8014692:	70c1      	strb	r1, [r0, #3]
 8014694:	1d03      	adds	r3, r0, #4
 8014696:	e7f1      	b.n	801467c <__exponent+0x60>

08014698 <_printf_float>:
 8014698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801469c:	b08b      	sub	sp, #44	; 0x2c
 801469e:	460c      	mov	r4, r1
 80146a0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80146a4:	4616      	mov	r6, r2
 80146a6:	461f      	mov	r7, r3
 80146a8:	4605      	mov	r5, r0
 80146aa:	f001 fbb3 	bl	8015e14 <_localeconv_r>
 80146ae:	f8d0 b000 	ldr.w	fp, [r0]
 80146b2:	4658      	mov	r0, fp
 80146b4:	f7eb fe8c 	bl	80003d0 <strlen>
 80146b8:	2300      	movs	r3, #0
 80146ba:	9308      	str	r3, [sp, #32]
 80146bc:	f8d8 3000 	ldr.w	r3, [r8]
 80146c0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80146c4:	6822      	ldr	r2, [r4, #0]
 80146c6:	3307      	adds	r3, #7
 80146c8:	f023 0307 	bic.w	r3, r3, #7
 80146cc:	f103 0108 	add.w	r1, r3, #8
 80146d0:	f8c8 1000 	str.w	r1, [r8]
 80146d4:	ed93 0b00 	vldr	d0, [r3]
 80146d8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8014938 <_printf_float+0x2a0>
 80146dc:	eeb0 7bc0 	vabs.f64	d7, d0
 80146e0:	eeb4 7b46 	vcmp.f64	d7, d6
 80146e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146e8:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80146ec:	4682      	mov	sl, r0
 80146ee:	dd24      	ble.n	801473a <_printf_float+0xa2>
 80146f0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80146f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146f8:	d502      	bpl.n	8014700 <_printf_float+0x68>
 80146fa:	232d      	movs	r3, #45	; 0x2d
 80146fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014700:	498f      	ldr	r1, [pc, #572]	; (8014940 <_printf_float+0x2a8>)
 8014702:	4b90      	ldr	r3, [pc, #576]	; (8014944 <_printf_float+0x2ac>)
 8014704:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8014708:	bf94      	ite	ls
 801470a:	4688      	movls	r8, r1
 801470c:	4698      	movhi	r8, r3
 801470e:	2303      	movs	r3, #3
 8014710:	6123      	str	r3, [r4, #16]
 8014712:	f022 0204 	bic.w	r2, r2, #4
 8014716:	2300      	movs	r3, #0
 8014718:	6022      	str	r2, [r4, #0]
 801471a:	9304      	str	r3, [sp, #16]
 801471c:	9700      	str	r7, [sp, #0]
 801471e:	4633      	mov	r3, r6
 8014720:	aa09      	add	r2, sp, #36	; 0x24
 8014722:	4621      	mov	r1, r4
 8014724:	4628      	mov	r0, r5
 8014726:	f000 f9d1 	bl	8014acc <_printf_common>
 801472a:	3001      	adds	r0, #1
 801472c:	f040 808a 	bne.w	8014844 <_printf_float+0x1ac>
 8014730:	f04f 30ff 	mov.w	r0, #4294967295
 8014734:	b00b      	add	sp, #44	; 0x2c
 8014736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801473a:	eeb4 0b40 	vcmp.f64	d0, d0
 801473e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014742:	d709      	bvc.n	8014758 <_printf_float+0xc0>
 8014744:	ee10 3a90 	vmov	r3, s1
 8014748:	2b00      	cmp	r3, #0
 801474a:	bfbc      	itt	lt
 801474c:	232d      	movlt	r3, #45	; 0x2d
 801474e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8014752:	497d      	ldr	r1, [pc, #500]	; (8014948 <_printf_float+0x2b0>)
 8014754:	4b7d      	ldr	r3, [pc, #500]	; (801494c <_printf_float+0x2b4>)
 8014756:	e7d5      	b.n	8014704 <_printf_float+0x6c>
 8014758:	6863      	ldr	r3, [r4, #4]
 801475a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801475e:	9104      	str	r1, [sp, #16]
 8014760:	1c59      	adds	r1, r3, #1
 8014762:	d13c      	bne.n	80147de <_printf_float+0x146>
 8014764:	2306      	movs	r3, #6
 8014766:	6063      	str	r3, [r4, #4]
 8014768:	2300      	movs	r3, #0
 801476a:	9303      	str	r3, [sp, #12]
 801476c:	ab08      	add	r3, sp, #32
 801476e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8014772:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8014776:	ab07      	add	r3, sp, #28
 8014778:	6861      	ldr	r1, [r4, #4]
 801477a:	9300      	str	r3, [sp, #0]
 801477c:	6022      	str	r2, [r4, #0]
 801477e:	f10d 031b 	add.w	r3, sp, #27
 8014782:	4628      	mov	r0, r5
 8014784:	f7ff fef8 	bl	8014578 <__cvt>
 8014788:	9b04      	ldr	r3, [sp, #16]
 801478a:	9907      	ldr	r1, [sp, #28]
 801478c:	2b47      	cmp	r3, #71	; 0x47
 801478e:	4680      	mov	r8, r0
 8014790:	d108      	bne.n	80147a4 <_printf_float+0x10c>
 8014792:	1cc8      	adds	r0, r1, #3
 8014794:	db02      	blt.n	801479c <_printf_float+0x104>
 8014796:	6863      	ldr	r3, [r4, #4]
 8014798:	4299      	cmp	r1, r3
 801479a:	dd41      	ble.n	8014820 <_printf_float+0x188>
 801479c:	f1a9 0902 	sub.w	r9, r9, #2
 80147a0:	fa5f f989 	uxtb.w	r9, r9
 80147a4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80147a8:	d820      	bhi.n	80147ec <_printf_float+0x154>
 80147aa:	3901      	subs	r1, #1
 80147ac:	464a      	mov	r2, r9
 80147ae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80147b2:	9107      	str	r1, [sp, #28]
 80147b4:	f7ff ff32 	bl	801461c <__exponent>
 80147b8:	9a08      	ldr	r2, [sp, #32]
 80147ba:	9004      	str	r0, [sp, #16]
 80147bc:	1813      	adds	r3, r2, r0
 80147be:	2a01      	cmp	r2, #1
 80147c0:	6123      	str	r3, [r4, #16]
 80147c2:	dc02      	bgt.n	80147ca <_printf_float+0x132>
 80147c4:	6822      	ldr	r2, [r4, #0]
 80147c6:	07d2      	lsls	r2, r2, #31
 80147c8:	d501      	bpl.n	80147ce <_printf_float+0x136>
 80147ca:	3301      	adds	r3, #1
 80147cc:	6123      	str	r3, [r4, #16]
 80147ce:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d0a2      	beq.n	801471c <_printf_float+0x84>
 80147d6:	232d      	movs	r3, #45	; 0x2d
 80147d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80147dc:	e79e      	b.n	801471c <_printf_float+0x84>
 80147de:	9904      	ldr	r1, [sp, #16]
 80147e0:	2947      	cmp	r1, #71	; 0x47
 80147e2:	d1c1      	bne.n	8014768 <_printf_float+0xd0>
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	d1bf      	bne.n	8014768 <_printf_float+0xd0>
 80147e8:	2301      	movs	r3, #1
 80147ea:	e7bc      	b.n	8014766 <_printf_float+0xce>
 80147ec:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80147f0:	d118      	bne.n	8014824 <_printf_float+0x18c>
 80147f2:	2900      	cmp	r1, #0
 80147f4:	6863      	ldr	r3, [r4, #4]
 80147f6:	dd0b      	ble.n	8014810 <_printf_float+0x178>
 80147f8:	6121      	str	r1, [r4, #16]
 80147fa:	b913      	cbnz	r3, 8014802 <_printf_float+0x16a>
 80147fc:	6822      	ldr	r2, [r4, #0]
 80147fe:	07d0      	lsls	r0, r2, #31
 8014800:	d502      	bpl.n	8014808 <_printf_float+0x170>
 8014802:	3301      	adds	r3, #1
 8014804:	440b      	add	r3, r1
 8014806:	6123      	str	r3, [r4, #16]
 8014808:	2300      	movs	r3, #0
 801480a:	65a1      	str	r1, [r4, #88]	; 0x58
 801480c:	9304      	str	r3, [sp, #16]
 801480e:	e7de      	b.n	80147ce <_printf_float+0x136>
 8014810:	b913      	cbnz	r3, 8014818 <_printf_float+0x180>
 8014812:	6822      	ldr	r2, [r4, #0]
 8014814:	07d2      	lsls	r2, r2, #31
 8014816:	d501      	bpl.n	801481c <_printf_float+0x184>
 8014818:	3302      	adds	r3, #2
 801481a:	e7f4      	b.n	8014806 <_printf_float+0x16e>
 801481c:	2301      	movs	r3, #1
 801481e:	e7f2      	b.n	8014806 <_printf_float+0x16e>
 8014820:	f04f 0967 	mov.w	r9, #103	; 0x67
 8014824:	9b08      	ldr	r3, [sp, #32]
 8014826:	4299      	cmp	r1, r3
 8014828:	db05      	blt.n	8014836 <_printf_float+0x19e>
 801482a:	6823      	ldr	r3, [r4, #0]
 801482c:	6121      	str	r1, [r4, #16]
 801482e:	07d8      	lsls	r0, r3, #31
 8014830:	d5ea      	bpl.n	8014808 <_printf_float+0x170>
 8014832:	1c4b      	adds	r3, r1, #1
 8014834:	e7e7      	b.n	8014806 <_printf_float+0x16e>
 8014836:	2900      	cmp	r1, #0
 8014838:	bfd4      	ite	le
 801483a:	f1c1 0202 	rsble	r2, r1, #2
 801483e:	2201      	movgt	r2, #1
 8014840:	4413      	add	r3, r2
 8014842:	e7e0      	b.n	8014806 <_printf_float+0x16e>
 8014844:	6823      	ldr	r3, [r4, #0]
 8014846:	055a      	lsls	r2, r3, #21
 8014848:	d407      	bmi.n	801485a <_printf_float+0x1c2>
 801484a:	6923      	ldr	r3, [r4, #16]
 801484c:	4642      	mov	r2, r8
 801484e:	4631      	mov	r1, r6
 8014850:	4628      	mov	r0, r5
 8014852:	47b8      	blx	r7
 8014854:	3001      	adds	r0, #1
 8014856:	d12a      	bne.n	80148ae <_printf_float+0x216>
 8014858:	e76a      	b.n	8014730 <_printf_float+0x98>
 801485a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801485e:	f240 80e0 	bls.w	8014a22 <_printf_float+0x38a>
 8014862:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8014866:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801486a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801486e:	d133      	bne.n	80148d8 <_printf_float+0x240>
 8014870:	4a37      	ldr	r2, [pc, #220]	; (8014950 <_printf_float+0x2b8>)
 8014872:	2301      	movs	r3, #1
 8014874:	4631      	mov	r1, r6
 8014876:	4628      	mov	r0, r5
 8014878:	47b8      	blx	r7
 801487a:	3001      	adds	r0, #1
 801487c:	f43f af58 	beq.w	8014730 <_printf_float+0x98>
 8014880:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8014884:	429a      	cmp	r2, r3
 8014886:	db02      	blt.n	801488e <_printf_float+0x1f6>
 8014888:	6823      	ldr	r3, [r4, #0]
 801488a:	07d8      	lsls	r0, r3, #31
 801488c:	d50f      	bpl.n	80148ae <_printf_float+0x216>
 801488e:	4653      	mov	r3, sl
 8014890:	465a      	mov	r2, fp
 8014892:	4631      	mov	r1, r6
 8014894:	4628      	mov	r0, r5
 8014896:	47b8      	blx	r7
 8014898:	3001      	adds	r0, #1
 801489a:	f43f af49 	beq.w	8014730 <_printf_float+0x98>
 801489e:	f04f 0800 	mov.w	r8, #0
 80148a2:	f104 091a 	add.w	r9, r4, #26
 80148a6:	9b08      	ldr	r3, [sp, #32]
 80148a8:	3b01      	subs	r3, #1
 80148aa:	4543      	cmp	r3, r8
 80148ac:	dc09      	bgt.n	80148c2 <_printf_float+0x22a>
 80148ae:	6823      	ldr	r3, [r4, #0]
 80148b0:	079b      	lsls	r3, r3, #30
 80148b2:	f100 8106 	bmi.w	8014ac2 <_printf_float+0x42a>
 80148b6:	68e0      	ldr	r0, [r4, #12]
 80148b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80148ba:	4298      	cmp	r0, r3
 80148bc:	bfb8      	it	lt
 80148be:	4618      	movlt	r0, r3
 80148c0:	e738      	b.n	8014734 <_printf_float+0x9c>
 80148c2:	2301      	movs	r3, #1
 80148c4:	464a      	mov	r2, r9
 80148c6:	4631      	mov	r1, r6
 80148c8:	4628      	mov	r0, r5
 80148ca:	47b8      	blx	r7
 80148cc:	3001      	adds	r0, #1
 80148ce:	f43f af2f 	beq.w	8014730 <_printf_float+0x98>
 80148d2:	f108 0801 	add.w	r8, r8, #1
 80148d6:	e7e6      	b.n	80148a6 <_printf_float+0x20e>
 80148d8:	9b07      	ldr	r3, [sp, #28]
 80148da:	2b00      	cmp	r3, #0
 80148dc:	dc3a      	bgt.n	8014954 <_printf_float+0x2bc>
 80148de:	4a1c      	ldr	r2, [pc, #112]	; (8014950 <_printf_float+0x2b8>)
 80148e0:	2301      	movs	r3, #1
 80148e2:	4631      	mov	r1, r6
 80148e4:	4628      	mov	r0, r5
 80148e6:	47b8      	blx	r7
 80148e8:	3001      	adds	r0, #1
 80148ea:	f43f af21 	beq.w	8014730 <_printf_float+0x98>
 80148ee:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80148f2:	4313      	orrs	r3, r2
 80148f4:	d102      	bne.n	80148fc <_printf_float+0x264>
 80148f6:	6823      	ldr	r3, [r4, #0]
 80148f8:	07d9      	lsls	r1, r3, #31
 80148fa:	d5d8      	bpl.n	80148ae <_printf_float+0x216>
 80148fc:	4653      	mov	r3, sl
 80148fe:	465a      	mov	r2, fp
 8014900:	4631      	mov	r1, r6
 8014902:	4628      	mov	r0, r5
 8014904:	47b8      	blx	r7
 8014906:	3001      	adds	r0, #1
 8014908:	f43f af12 	beq.w	8014730 <_printf_float+0x98>
 801490c:	f04f 0900 	mov.w	r9, #0
 8014910:	f104 0a1a 	add.w	sl, r4, #26
 8014914:	9b07      	ldr	r3, [sp, #28]
 8014916:	425b      	negs	r3, r3
 8014918:	454b      	cmp	r3, r9
 801491a:	dc01      	bgt.n	8014920 <_printf_float+0x288>
 801491c:	9b08      	ldr	r3, [sp, #32]
 801491e:	e795      	b.n	801484c <_printf_float+0x1b4>
 8014920:	2301      	movs	r3, #1
 8014922:	4652      	mov	r2, sl
 8014924:	4631      	mov	r1, r6
 8014926:	4628      	mov	r0, r5
 8014928:	47b8      	blx	r7
 801492a:	3001      	adds	r0, #1
 801492c:	f43f af00 	beq.w	8014730 <_printf_float+0x98>
 8014930:	f109 0901 	add.w	r9, r9, #1
 8014934:	e7ee      	b.n	8014914 <_printf_float+0x27c>
 8014936:	bf00      	nop
 8014938:	ffffffff 	.word	0xffffffff
 801493c:	7fefffff 	.word	0x7fefffff
 8014940:	0802cb08 	.word	0x0802cb08
 8014944:	0802cb0c 	.word	0x0802cb0c
 8014948:	0802cb10 	.word	0x0802cb10
 801494c:	0802cb14 	.word	0x0802cb14
 8014950:	0802d25c 	.word	0x0802d25c
 8014954:	9a08      	ldr	r2, [sp, #32]
 8014956:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014958:	429a      	cmp	r2, r3
 801495a:	bfa8      	it	ge
 801495c:	461a      	movge	r2, r3
 801495e:	2a00      	cmp	r2, #0
 8014960:	4691      	mov	r9, r2
 8014962:	dc38      	bgt.n	80149d6 <_printf_float+0x33e>
 8014964:	2300      	movs	r3, #0
 8014966:	9305      	str	r3, [sp, #20]
 8014968:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801496c:	f104 021a 	add.w	r2, r4, #26
 8014970:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014972:	9905      	ldr	r1, [sp, #20]
 8014974:	9304      	str	r3, [sp, #16]
 8014976:	eba3 0309 	sub.w	r3, r3, r9
 801497a:	428b      	cmp	r3, r1
 801497c:	dc33      	bgt.n	80149e6 <_printf_float+0x34e>
 801497e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8014982:	429a      	cmp	r2, r3
 8014984:	db3c      	blt.n	8014a00 <_printf_float+0x368>
 8014986:	6823      	ldr	r3, [r4, #0]
 8014988:	07da      	lsls	r2, r3, #31
 801498a:	d439      	bmi.n	8014a00 <_printf_float+0x368>
 801498c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8014990:	eba2 0903 	sub.w	r9, r2, r3
 8014994:	9b04      	ldr	r3, [sp, #16]
 8014996:	1ad2      	subs	r2, r2, r3
 8014998:	4591      	cmp	r9, r2
 801499a:	bfa8      	it	ge
 801499c:	4691      	movge	r9, r2
 801499e:	f1b9 0f00 	cmp.w	r9, #0
 80149a2:	dc35      	bgt.n	8014a10 <_printf_float+0x378>
 80149a4:	f04f 0800 	mov.w	r8, #0
 80149a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80149ac:	f104 0a1a 	add.w	sl, r4, #26
 80149b0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80149b4:	1a9b      	subs	r3, r3, r2
 80149b6:	eba3 0309 	sub.w	r3, r3, r9
 80149ba:	4543      	cmp	r3, r8
 80149bc:	f77f af77 	ble.w	80148ae <_printf_float+0x216>
 80149c0:	2301      	movs	r3, #1
 80149c2:	4652      	mov	r2, sl
 80149c4:	4631      	mov	r1, r6
 80149c6:	4628      	mov	r0, r5
 80149c8:	47b8      	blx	r7
 80149ca:	3001      	adds	r0, #1
 80149cc:	f43f aeb0 	beq.w	8014730 <_printf_float+0x98>
 80149d0:	f108 0801 	add.w	r8, r8, #1
 80149d4:	e7ec      	b.n	80149b0 <_printf_float+0x318>
 80149d6:	4613      	mov	r3, r2
 80149d8:	4631      	mov	r1, r6
 80149da:	4642      	mov	r2, r8
 80149dc:	4628      	mov	r0, r5
 80149de:	47b8      	blx	r7
 80149e0:	3001      	adds	r0, #1
 80149e2:	d1bf      	bne.n	8014964 <_printf_float+0x2cc>
 80149e4:	e6a4      	b.n	8014730 <_printf_float+0x98>
 80149e6:	2301      	movs	r3, #1
 80149e8:	4631      	mov	r1, r6
 80149ea:	4628      	mov	r0, r5
 80149ec:	9204      	str	r2, [sp, #16]
 80149ee:	47b8      	blx	r7
 80149f0:	3001      	adds	r0, #1
 80149f2:	f43f ae9d 	beq.w	8014730 <_printf_float+0x98>
 80149f6:	9b05      	ldr	r3, [sp, #20]
 80149f8:	9a04      	ldr	r2, [sp, #16]
 80149fa:	3301      	adds	r3, #1
 80149fc:	9305      	str	r3, [sp, #20]
 80149fe:	e7b7      	b.n	8014970 <_printf_float+0x2d8>
 8014a00:	4653      	mov	r3, sl
 8014a02:	465a      	mov	r2, fp
 8014a04:	4631      	mov	r1, r6
 8014a06:	4628      	mov	r0, r5
 8014a08:	47b8      	blx	r7
 8014a0a:	3001      	adds	r0, #1
 8014a0c:	d1be      	bne.n	801498c <_printf_float+0x2f4>
 8014a0e:	e68f      	b.n	8014730 <_printf_float+0x98>
 8014a10:	9a04      	ldr	r2, [sp, #16]
 8014a12:	464b      	mov	r3, r9
 8014a14:	4442      	add	r2, r8
 8014a16:	4631      	mov	r1, r6
 8014a18:	4628      	mov	r0, r5
 8014a1a:	47b8      	blx	r7
 8014a1c:	3001      	adds	r0, #1
 8014a1e:	d1c1      	bne.n	80149a4 <_printf_float+0x30c>
 8014a20:	e686      	b.n	8014730 <_printf_float+0x98>
 8014a22:	9a08      	ldr	r2, [sp, #32]
 8014a24:	2a01      	cmp	r2, #1
 8014a26:	dc01      	bgt.n	8014a2c <_printf_float+0x394>
 8014a28:	07db      	lsls	r3, r3, #31
 8014a2a:	d537      	bpl.n	8014a9c <_printf_float+0x404>
 8014a2c:	2301      	movs	r3, #1
 8014a2e:	4642      	mov	r2, r8
 8014a30:	4631      	mov	r1, r6
 8014a32:	4628      	mov	r0, r5
 8014a34:	47b8      	blx	r7
 8014a36:	3001      	adds	r0, #1
 8014a38:	f43f ae7a 	beq.w	8014730 <_printf_float+0x98>
 8014a3c:	4653      	mov	r3, sl
 8014a3e:	465a      	mov	r2, fp
 8014a40:	4631      	mov	r1, r6
 8014a42:	4628      	mov	r0, r5
 8014a44:	47b8      	blx	r7
 8014a46:	3001      	adds	r0, #1
 8014a48:	f43f ae72 	beq.w	8014730 <_printf_float+0x98>
 8014a4c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8014a50:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a58:	9b08      	ldr	r3, [sp, #32]
 8014a5a:	d01a      	beq.n	8014a92 <_printf_float+0x3fa>
 8014a5c:	3b01      	subs	r3, #1
 8014a5e:	f108 0201 	add.w	r2, r8, #1
 8014a62:	4631      	mov	r1, r6
 8014a64:	4628      	mov	r0, r5
 8014a66:	47b8      	blx	r7
 8014a68:	3001      	adds	r0, #1
 8014a6a:	d10e      	bne.n	8014a8a <_printf_float+0x3f2>
 8014a6c:	e660      	b.n	8014730 <_printf_float+0x98>
 8014a6e:	2301      	movs	r3, #1
 8014a70:	464a      	mov	r2, r9
 8014a72:	4631      	mov	r1, r6
 8014a74:	4628      	mov	r0, r5
 8014a76:	47b8      	blx	r7
 8014a78:	3001      	adds	r0, #1
 8014a7a:	f43f ae59 	beq.w	8014730 <_printf_float+0x98>
 8014a7e:	f108 0801 	add.w	r8, r8, #1
 8014a82:	9b08      	ldr	r3, [sp, #32]
 8014a84:	3b01      	subs	r3, #1
 8014a86:	4543      	cmp	r3, r8
 8014a88:	dcf1      	bgt.n	8014a6e <_printf_float+0x3d6>
 8014a8a:	9b04      	ldr	r3, [sp, #16]
 8014a8c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014a90:	e6dd      	b.n	801484e <_printf_float+0x1b6>
 8014a92:	f04f 0800 	mov.w	r8, #0
 8014a96:	f104 091a 	add.w	r9, r4, #26
 8014a9a:	e7f2      	b.n	8014a82 <_printf_float+0x3ea>
 8014a9c:	2301      	movs	r3, #1
 8014a9e:	4642      	mov	r2, r8
 8014aa0:	e7df      	b.n	8014a62 <_printf_float+0x3ca>
 8014aa2:	2301      	movs	r3, #1
 8014aa4:	464a      	mov	r2, r9
 8014aa6:	4631      	mov	r1, r6
 8014aa8:	4628      	mov	r0, r5
 8014aaa:	47b8      	blx	r7
 8014aac:	3001      	adds	r0, #1
 8014aae:	f43f ae3f 	beq.w	8014730 <_printf_float+0x98>
 8014ab2:	f108 0801 	add.w	r8, r8, #1
 8014ab6:	68e3      	ldr	r3, [r4, #12]
 8014ab8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014aba:	1a5b      	subs	r3, r3, r1
 8014abc:	4543      	cmp	r3, r8
 8014abe:	dcf0      	bgt.n	8014aa2 <_printf_float+0x40a>
 8014ac0:	e6f9      	b.n	80148b6 <_printf_float+0x21e>
 8014ac2:	f04f 0800 	mov.w	r8, #0
 8014ac6:	f104 0919 	add.w	r9, r4, #25
 8014aca:	e7f4      	b.n	8014ab6 <_printf_float+0x41e>

08014acc <_printf_common>:
 8014acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014ad0:	4616      	mov	r6, r2
 8014ad2:	4699      	mov	r9, r3
 8014ad4:	688a      	ldr	r2, [r1, #8]
 8014ad6:	690b      	ldr	r3, [r1, #16]
 8014ad8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014adc:	4293      	cmp	r3, r2
 8014ade:	bfb8      	it	lt
 8014ae0:	4613      	movlt	r3, r2
 8014ae2:	6033      	str	r3, [r6, #0]
 8014ae4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014ae8:	4607      	mov	r7, r0
 8014aea:	460c      	mov	r4, r1
 8014aec:	b10a      	cbz	r2, 8014af2 <_printf_common+0x26>
 8014aee:	3301      	adds	r3, #1
 8014af0:	6033      	str	r3, [r6, #0]
 8014af2:	6823      	ldr	r3, [r4, #0]
 8014af4:	0699      	lsls	r1, r3, #26
 8014af6:	bf42      	ittt	mi
 8014af8:	6833      	ldrmi	r3, [r6, #0]
 8014afa:	3302      	addmi	r3, #2
 8014afc:	6033      	strmi	r3, [r6, #0]
 8014afe:	6825      	ldr	r5, [r4, #0]
 8014b00:	f015 0506 	ands.w	r5, r5, #6
 8014b04:	d106      	bne.n	8014b14 <_printf_common+0x48>
 8014b06:	f104 0a19 	add.w	sl, r4, #25
 8014b0a:	68e3      	ldr	r3, [r4, #12]
 8014b0c:	6832      	ldr	r2, [r6, #0]
 8014b0e:	1a9b      	subs	r3, r3, r2
 8014b10:	42ab      	cmp	r3, r5
 8014b12:	dc26      	bgt.n	8014b62 <_printf_common+0x96>
 8014b14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014b18:	1e13      	subs	r3, r2, #0
 8014b1a:	6822      	ldr	r2, [r4, #0]
 8014b1c:	bf18      	it	ne
 8014b1e:	2301      	movne	r3, #1
 8014b20:	0692      	lsls	r2, r2, #26
 8014b22:	d42b      	bmi.n	8014b7c <_printf_common+0xb0>
 8014b24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014b28:	4649      	mov	r1, r9
 8014b2a:	4638      	mov	r0, r7
 8014b2c:	47c0      	blx	r8
 8014b2e:	3001      	adds	r0, #1
 8014b30:	d01e      	beq.n	8014b70 <_printf_common+0xa4>
 8014b32:	6823      	ldr	r3, [r4, #0]
 8014b34:	6922      	ldr	r2, [r4, #16]
 8014b36:	f003 0306 	and.w	r3, r3, #6
 8014b3a:	2b04      	cmp	r3, #4
 8014b3c:	bf02      	ittt	eq
 8014b3e:	68e5      	ldreq	r5, [r4, #12]
 8014b40:	6833      	ldreq	r3, [r6, #0]
 8014b42:	1aed      	subeq	r5, r5, r3
 8014b44:	68a3      	ldr	r3, [r4, #8]
 8014b46:	bf0c      	ite	eq
 8014b48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014b4c:	2500      	movne	r5, #0
 8014b4e:	4293      	cmp	r3, r2
 8014b50:	bfc4      	itt	gt
 8014b52:	1a9b      	subgt	r3, r3, r2
 8014b54:	18ed      	addgt	r5, r5, r3
 8014b56:	2600      	movs	r6, #0
 8014b58:	341a      	adds	r4, #26
 8014b5a:	42b5      	cmp	r5, r6
 8014b5c:	d11a      	bne.n	8014b94 <_printf_common+0xc8>
 8014b5e:	2000      	movs	r0, #0
 8014b60:	e008      	b.n	8014b74 <_printf_common+0xa8>
 8014b62:	2301      	movs	r3, #1
 8014b64:	4652      	mov	r2, sl
 8014b66:	4649      	mov	r1, r9
 8014b68:	4638      	mov	r0, r7
 8014b6a:	47c0      	blx	r8
 8014b6c:	3001      	adds	r0, #1
 8014b6e:	d103      	bne.n	8014b78 <_printf_common+0xac>
 8014b70:	f04f 30ff 	mov.w	r0, #4294967295
 8014b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b78:	3501      	adds	r5, #1
 8014b7a:	e7c6      	b.n	8014b0a <_printf_common+0x3e>
 8014b7c:	18e1      	adds	r1, r4, r3
 8014b7e:	1c5a      	adds	r2, r3, #1
 8014b80:	2030      	movs	r0, #48	; 0x30
 8014b82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014b86:	4422      	add	r2, r4
 8014b88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014b8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014b90:	3302      	adds	r3, #2
 8014b92:	e7c7      	b.n	8014b24 <_printf_common+0x58>
 8014b94:	2301      	movs	r3, #1
 8014b96:	4622      	mov	r2, r4
 8014b98:	4649      	mov	r1, r9
 8014b9a:	4638      	mov	r0, r7
 8014b9c:	47c0      	blx	r8
 8014b9e:	3001      	adds	r0, #1
 8014ba0:	d0e6      	beq.n	8014b70 <_printf_common+0xa4>
 8014ba2:	3601      	adds	r6, #1
 8014ba4:	e7d9      	b.n	8014b5a <_printf_common+0x8e>
	...

08014ba8 <_printf_i>:
 8014ba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014bac:	7e0f      	ldrb	r7, [r1, #24]
 8014bae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014bb0:	2f78      	cmp	r7, #120	; 0x78
 8014bb2:	4691      	mov	r9, r2
 8014bb4:	4680      	mov	r8, r0
 8014bb6:	460c      	mov	r4, r1
 8014bb8:	469a      	mov	sl, r3
 8014bba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014bbe:	d807      	bhi.n	8014bd0 <_printf_i+0x28>
 8014bc0:	2f62      	cmp	r7, #98	; 0x62
 8014bc2:	d80a      	bhi.n	8014bda <_printf_i+0x32>
 8014bc4:	2f00      	cmp	r7, #0
 8014bc6:	f000 80d4 	beq.w	8014d72 <_printf_i+0x1ca>
 8014bca:	2f58      	cmp	r7, #88	; 0x58
 8014bcc:	f000 80c0 	beq.w	8014d50 <_printf_i+0x1a8>
 8014bd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014bd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014bd8:	e03a      	b.n	8014c50 <_printf_i+0xa8>
 8014bda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014bde:	2b15      	cmp	r3, #21
 8014be0:	d8f6      	bhi.n	8014bd0 <_printf_i+0x28>
 8014be2:	a101      	add	r1, pc, #4	; (adr r1, 8014be8 <_printf_i+0x40>)
 8014be4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014be8:	08014c41 	.word	0x08014c41
 8014bec:	08014c55 	.word	0x08014c55
 8014bf0:	08014bd1 	.word	0x08014bd1
 8014bf4:	08014bd1 	.word	0x08014bd1
 8014bf8:	08014bd1 	.word	0x08014bd1
 8014bfc:	08014bd1 	.word	0x08014bd1
 8014c00:	08014c55 	.word	0x08014c55
 8014c04:	08014bd1 	.word	0x08014bd1
 8014c08:	08014bd1 	.word	0x08014bd1
 8014c0c:	08014bd1 	.word	0x08014bd1
 8014c10:	08014bd1 	.word	0x08014bd1
 8014c14:	08014d59 	.word	0x08014d59
 8014c18:	08014c81 	.word	0x08014c81
 8014c1c:	08014d13 	.word	0x08014d13
 8014c20:	08014bd1 	.word	0x08014bd1
 8014c24:	08014bd1 	.word	0x08014bd1
 8014c28:	08014d7b 	.word	0x08014d7b
 8014c2c:	08014bd1 	.word	0x08014bd1
 8014c30:	08014c81 	.word	0x08014c81
 8014c34:	08014bd1 	.word	0x08014bd1
 8014c38:	08014bd1 	.word	0x08014bd1
 8014c3c:	08014d1b 	.word	0x08014d1b
 8014c40:	682b      	ldr	r3, [r5, #0]
 8014c42:	1d1a      	adds	r2, r3, #4
 8014c44:	681b      	ldr	r3, [r3, #0]
 8014c46:	602a      	str	r2, [r5, #0]
 8014c48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014c4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014c50:	2301      	movs	r3, #1
 8014c52:	e09f      	b.n	8014d94 <_printf_i+0x1ec>
 8014c54:	6820      	ldr	r0, [r4, #0]
 8014c56:	682b      	ldr	r3, [r5, #0]
 8014c58:	0607      	lsls	r7, r0, #24
 8014c5a:	f103 0104 	add.w	r1, r3, #4
 8014c5e:	6029      	str	r1, [r5, #0]
 8014c60:	d501      	bpl.n	8014c66 <_printf_i+0xbe>
 8014c62:	681e      	ldr	r6, [r3, #0]
 8014c64:	e003      	b.n	8014c6e <_printf_i+0xc6>
 8014c66:	0646      	lsls	r6, r0, #25
 8014c68:	d5fb      	bpl.n	8014c62 <_printf_i+0xba>
 8014c6a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8014c6e:	2e00      	cmp	r6, #0
 8014c70:	da03      	bge.n	8014c7a <_printf_i+0xd2>
 8014c72:	232d      	movs	r3, #45	; 0x2d
 8014c74:	4276      	negs	r6, r6
 8014c76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014c7a:	485a      	ldr	r0, [pc, #360]	; (8014de4 <_printf_i+0x23c>)
 8014c7c:	230a      	movs	r3, #10
 8014c7e:	e012      	b.n	8014ca6 <_printf_i+0xfe>
 8014c80:	682b      	ldr	r3, [r5, #0]
 8014c82:	6820      	ldr	r0, [r4, #0]
 8014c84:	1d19      	adds	r1, r3, #4
 8014c86:	6029      	str	r1, [r5, #0]
 8014c88:	0605      	lsls	r5, r0, #24
 8014c8a:	d501      	bpl.n	8014c90 <_printf_i+0xe8>
 8014c8c:	681e      	ldr	r6, [r3, #0]
 8014c8e:	e002      	b.n	8014c96 <_printf_i+0xee>
 8014c90:	0641      	lsls	r1, r0, #25
 8014c92:	d5fb      	bpl.n	8014c8c <_printf_i+0xe4>
 8014c94:	881e      	ldrh	r6, [r3, #0]
 8014c96:	4853      	ldr	r0, [pc, #332]	; (8014de4 <_printf_i+0x23c>)
 8014c98:	2f6f      	cmp	r7, #111	; 0x6f
 8014c9a:	bf0c      	ite	eq
 8014c9c:	2308      	moveq	r3, #8
 8014c9e:	230a      	movne	r3, #10
 8014ca0:	2100      	movs	r1, #0
 8014ca2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014ca6:	6865      	ldr	r5, [r4, #4]
 8014ca8:	60a5      	str	r5, [r4, #8]
 8014caa:	2d00      	cmp	r5, #0
 8014cac:	bfa2      	ittt	ge
 8014cae:	6821      	ldrge	r1, [r4, #0]
 8014cb0:	f021 0104 	bicge.w	r1, r1, #4
 8014cb4:	6021      	strge	r1, [r4, #0]
 8014cb6:	b90e      	cbnz	r6, 8014cbc <_printf_i+0x114>
 8014cb8:	2d00      	cmp	r5, #0
 8014cba:	d04b      	beq.n	8014d54 <_printf_i+0x1ac>
 8014cbc:	4615      	mov	r5, r2
 8014cbe:	fbb6 f1f3 	udiv	r1, r6, r3
 8014cc2:	fb03 6711 	mls	r7, r3, r1, r6
 8014cc6:	5dc7      	ldrb	r7, [r0, r7]
 8014cc8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014ccc:	4637      	mov	r7, r6
 8014cce:	42bb      	cmp	r3, r7
 8014cd0:	460e      	mov	r6, r1
 8014cd2:	d9f4      	bls.n	8014cbe <_printf_i+0x116>
 8014cd4:	2b08      	cmp	r3, #8
 8014cd6:	d10b      	bne.n	8014cf0 <_printf_i+0x148>
 8014cd8:	6823      	ldr	r3, [r4, #0]
 8014cda:	07de      	lsls	r6, r3, #31
 8014cdc:	d508      	bpl.n	8014cf0 <_printf_i+0x148>
 8014cde:	6923      	ldr	r3, [r4, #16]
 8014ce0:	6861      	ldr	r1, [r4, #4]
 8014ce2:	4299      	cmp	r1, r3
 8014ce4:	bfde      	ittt	le
 8014ce6:	2330      	movle	r3, #48	; 0x30
 8014ce8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014cec:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014cf0:	1b52      	subs	r2, r2, r5
 8014cf2:	6122      	str	r2, [r4, #16]
 8014cf4:	f8cd a000 	str.w	sl, [sp]
 8014cf8:	464b      	mov	r3, r9
 8014cfa:	aa03      	add	r2, sp, #12
 8014cfc:	4621      	mov	r1, r4
 8014cfe:	4640      	mov	r0, r8
 8014d00:	f7ff fee4 	bl	8014acc <_printf_common>
 8014d04:	3001      	adds	r0, #1
 8014d06:	d14a      	bne.n	8014d9e <_printf_i+0x1f6>
 8014d08:	f04f 30ff 	mov.w	r0, #4294967295
 8014d0c:	b004      	add	sp, #16
 8014d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d12:	6823      	ldr	r3, [r4, #0]
 8014d14:	f043 0320 	orr.w	r3, r3, #32
 8014d18:	6023      	str	r3, [r4, #0]
 8014d1a:	4833      	ldr	r0, [pc, #204]	; (8014de8 <_printf_i+0x240>)
 8014d1c:	2778      	movs	r7, #120	; 0x78
 8014d1e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8014d22:	6823      	ldr	r3, [r4, #0]
 8014d24:	6829      	ldr	r1, [r5, #0]
 8014d26:	061f      	lsls	r7, r3, #24
 8014d28:	f851 6b04 	ldr.w	r6, [r1], #4
 8014d2c:	d402      	bmi.n	8014d34 <_printf_i+0x18c>
 8014d2e:	065f      	lsls	r7, r3, #25
 8014d30:	bf48      	it	mi
 8014d32:	b2b6      	uxthmi	r6, r6
 8014d34:	07df      	lsls	r7, r3, #31
 8014d36:	bf48      	it	mi
 8014d38:	f043 0320 	orrmi.w	r3, r3, #32
 8014d3c:	6029      	str	r1, [r5, #0]
 8014d3e:	bf48      	it	mi
 8014d40:	6023      	strmi	r3, [r4, #0]
 8014d42:	b91e      	cbnz	r6, 8014d4c <_printf_i+0x1a4>
 8014d44:	6823      	ldr	r3, [r4, #0]
 8014d46:	f023 0320 	bic.w	r3, r3, #32
 8014d4a:	6023      	str	r3, [r4, #0]
 8014d4c:	2310      	movs	r3, #16
 8014d4e:	e7a7      	b.n	8014ca0 <_printf_i+0xf8>
 8014d50:	4824      	ldr	r0, [pc, #144]	; (8014de4 <_printf_i+0x23c>)
 8014d52:	e7e4      	b.n	8014d1e <_printf_i+0x176>
 8014d54:	4615      	mov	r5, r2
 8014d56:	e7bd      	b.n	8014cd4 <_printf_i+0x12c>
 8014d58:	682b      	ldr	r3, [r5, #0]
 8014d5a:	6826      	ldr	r6, [r4, #0]
 8014d5c:	6961      	ldr	r1, [r4, #20]
 8014d5e:	1d18      	adds	r0, r3, #4
 8014d60:	6028      	str	r0, [r5, #0]
 8014d62:	0635      	lsls	r5, r6, #24
 8014d64:	681b      	ldr	r3, [r3, #0]
 8014d66:	d501      	bpl.n	8014d6c <_printf_i+0x1c4>
 8014d68:	6019      	str	r1, [r3, #0]
 8014d6a:	e002      	b.n	8014d72 <_printf_i+0x1ca>
 8014d6c:	0670      	lsls	r0, r6, #25
 8014d6e:	d5fb      	bpl.n	8014d68 <_printf_i+0x1c0>
 8014d70:	8019      	strh	r1, [r3, #0]
 8014d72:	2300      	movs	r3, #0
 8014d74:	6123      	str	r3, [r4, #16]
 8014d76:	4615      	mov	r5, r2
 8014d78:	e7bc      	b.n	8014cf4 <_printf_i+0x14c>
 8014d7a:	682b      	ldr	r3, [r5, #0]
 8014d7c:	1d1a      	adds	r2, r3, #4
 8014d7e:	602a      	str	r2, [r5, #0]
 8014d80:	681d      	ldr	r5, [r3, #0]
 8014d82:	6862      	ldr	r2, [r4, #4]
 8014d84:	2100      	movs	r1, #0
 8014d86:	4628      	mov	r0, r5
 8014d88:	f7eb fad2 	bl	8000330 <memchr>
 8014d8c:	b108      	cbz	r0, 8014d92 <_printf_i+0x1ea>
 8014d8e:	1b40      	subs	r0, r0, r5
 8014d90:	6060      	str	r0, [r4, #4]
 8014d92:	6863      	ldr	r3, [r4, #4]
 8014d94:	6123      	str	r3, [r4, #16]
 8014d96:	2300      	movs	r3, #0
 8014d98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014d9c:	e7aa      	b.n	8014cf4 <_printf_i+0x14c>
 8014d9e:	6923      	ldr	r3, [r4, #16]
 8014da0:	462a      	mov	r2, r5
 8014da2:	4649      	mov	r1, r9
 8014da4:	4640      	mov	r0, r8
 8014da6:	47d0      	blx	sl
 8014da8:	3001      	adds	r0, #1
 8014daa:	d0ad      	beq.n	8014d08 <_printf_i+0x160>
 8014dac:	6823      	ldr	r3, [r4, #0]
 8014dae:	079b      	lsls	r3, r3, #30
 8014db0:	d413      	bmi.n	8014dda <_printf_i+0x232>
 8014db2:	68e0      	ldr	r0, [r4, #12]
 8014db4:	9b03      	ldr	r3, [sp, #12]
 8014db6:	4298      	cmp	r0, r3
 8014db8:	bfb8      	it	lt
 8014dba:	4618      	movlt	r0, r3
 8014dbc:	e7a6      	b.n	8014d0c <_printf_i+0x164>
 8014dbe:	2301      	movs	r3, #1
 8014dc0:	4632      	mov	r2, r6
 8014dc2:	4649      	mov	r1, r9
 8014dc4:	4640      	mov	r0, r8
 8014dc6:	47d0      	blx	sl
 8014dc8:	3001      	adds	r0, #1
 8014dca:	d09d      	beq.n	8014d08 <_printf_i+0x160>
 8014dcc:	3501      	adds	r5, #1
 8014dce:	68e3      	ldr	r3, [r4, #12]
 8014dd0:	9903      	ldr	r1, [sp, #12]
 8014dd2:	1a5b      	subs	r3, r3, r1
 8014dd4:	42ab      	cmp	r3, r5
 8014dd6:	dcf2      	bgt.n	8014dbe <_printf_i+0x216>
 8014dd8:	e7eb      	b.n	8014db2 <_printf_i+0x20a>
 8014dda:	2500      	movs	r5, #0
 8014ddc:	f104 0619 	add.w	r6, r4, #25
 8014de0:	e7f5      	b.n	8014dce <_printf_i+0x226>
 8014de2:	bf00      	nop
 8014de4:	0802cb18 	.word	0x0802cb18
 8014de8:	0802cb29 	.word	0x0802cb29

08014dec <_scanf_float>:
 8014dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014df0:	b087      	sub	sp, #28
 8014df2:	4617      	mov	r7, r2
 8014df4:	9303      	str	r3, [sp, #12]
 8014df6:	688b      	ldr	r3, [r1, #8]
 8014df8:	1e5a      	subs	r2, r3, #1
 8014dfa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8014dfe:	bf83      	ittte	hi
 8014e00:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8014e04:	195b      	addhi	r3, r3, r5
 8014e06:	9302      	strhi	r3, [sp, #8]
 8014e08:	2300      	movls	r3, #0
 8014e0a:	bf86      	itte	hi
 8014e0c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014e10:	608b      	strhi	r3, [r1, #8]
 8014e12:	9302      	strls	r3, [sp, #8]
 8014e14:	680b      	ldr	r3, [r1, #0]
 8014e16:	468b      	mov	fp, r1
 8014e18:	2500      	movs	r5, #0
 8014e1a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8014e1e:	f84b 3b1c 	str.w	r3, [fp], #28
 8014e22:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8014e26:	4680      	mov	r8, r0
 8014e28:	460c      	mov	r4, r1
 8014e2a:	465e      	mov	r6, fp
 8014e2c:	46aa      	mov	sl, r5
 8014e2e:	46a9      	mov	r9, r5
 8014e30:	9501      	str	r5, [sp, #4]
 8014e32:	68a2      	ldr	r2, [r4, #8]
 8014e34:	b152      	cbz	r2, 8014e4c <_scanf_float+0x60>
 8014e36:	683b      	ldr	r3, [r7, #0]
 8014e38:	781b      	ldrb	r3, [r3, #0]
 8014e3a:	2b4e      	cmp	r3, #78	; 0x4e
 8014e3c:	d864      	bhi.n	8014f08 <_scanf_float+0x11c>
 8014e3e:	2b40      	cmp	r3, #64	; 0x40
 8014e40:	d83c      	bhi.n	8014ebc <_scanf_float+0xd0>
 8014e42:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8014e46:	b2c8      	uxtb	r0, r1
 8014e48:	280e      	cmp	r0, #14
 8014e4a:	d93a      	bls.n	8014ec2 <_scanf_float+0xd6>
 8014e4c:	f1b9 0f00 	cmp.w	r9, #0
 8014e50:	d003      	beq.n	8014e5a <_scanf_float+0x6e>
 8014e52:	6823      	ldr	r3, [r4, #0]
 8014e54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014e58:	6023      	str	r3, [r4, #0]
 8014e5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014e5e:	f1ba 0f01 	cmp.w	sl, #1
 8014e62:	f200 8113 	bhi.w	801508c <_scanf_float+0x2a0>
 8014e66:	455e      	cmp	r6, fp
 8014e68:	f200 8105 	bhi.w	8015076 <_scanf_float+0x28a>
 8014e6c:	2501      	movs	r5, #1
 8014e6e:	4628      	mov	r0, r5
 8014e70:	b007      	add	sp, #28
 8014e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e76:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8014e7a:	2a0d      	cmp	r2, #13
 8014e7c:	d8e6      	bhi.n	8014e4c <_scanf_float+0x60>
 8014e7e:	a101      	add	r1, pc, #4	; (adr r1, 8014e84 <_scanf_float+0x98>)
 8014e80:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014e84:	08014fc3 	.word	0x08014fc3
 8014e88:	08014e4d 	.word	0x08014e4d
 8014e8c:	08014e4d 	.word	0x08014e4d
 8014e90:	08014e4d 	.word	0x08014e4d
 8014e94:	08015023 	.word	0x08015023
 8014e98:	08014ffb 	.word	0x08014ffb
 8014e9c:	08014e4d 	.word	0x08014e4d
 8014ea0:	08014e4d 	.word	0x08014e4d
 8014ea4:	08014fd1 	.word	0x08014fd1
 8014ea8:	08014e4d 	.word	0x08014e4d
 8014eac:	08014e4d 	.word	0x08014e4d
 8014eb0:	08014e4d 	.word	0x08014e4d
 8014eb4:	08014e4d 	.word	0x08014e4d
 8014eb8:	08014f89 	.word	0x08014f89
 8014ebc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8014ec0:	e7db      	b.n	8014e7a <_scanf_float+0x8e>
 8014ec2:	290e      	cmp	r1, #14
 8014ec4:	d8c2      	bhi.n	8014e4c <_scanf_float+0x60>
 8014ec6:	a001      	add	r0, pc, #4	; (adr r0, 8014ecc <_scanf_float+0xe0>)
 8014ec8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8014ecc:	08014f7b 	.word	0x08014f7b
 8014ed0:	08014e4d 	.word	0x08014e4d
 8014ed4:	08014f7b 	.word	0x08014f7b
 8014ed8:	0801500f 	.word	0x0801500f
 8014edc:	08014e4d 	.word	0x08014e4d
 8014ee0:	08014f29 	.word	0x08014f29
 8014ee4:	08014f65 	.word	0x08014f65
 8014ee8:	08014f65 	.word	0x08014f65
 8014eec:	08014f65 	.word	0x08014f65
 8014ef0:	08014f65 	.word	0x08014f65
 8014ef4:	08014f65 	.word	0x08014f65
 8014ef8:	08014f65 	.word	0x08014f65
 8014efc:	08014f65 	.word	0x08014f65
 8014f00:	08014f65 	.word	0x08014f65
 8014f04:	08014f65 	.word	0x08014f65
 8014f08:	2b6e      	cmp	r3, #110	; 0x6e
 8014f0a:	d809      	bhi.n	8014f20 <_scanf_float+0x134>
 8014f0c:	2b60      	cmp	r3, #96	; 0x60
 8014f0e:	d8b2      	bhi.n	8014e76 <_scanf_float+0x8a>
 8014f10:	2b54      	cmp	r3, #84	; 0x54
 8014f12:	d077      	beq.n	8015004 <_scanf_float+0x218>
 8014f14:	2b59      	cmp	r3, #89	; 0x59
 8014f16:	d199      	bne.n	8014e4c <_scanf_float+0x60>
 8014f18:	2d07      	cmp	r5, #7
 8014f1a:	d197      	bne.n	8014e4c <_scanf_float+0x60>
 8014f1c:	2508      	movs	r5, #8
 8014f1e:	e029      	b.n	8014f74 <_scanf_float+0x188>
 8014f20:	2b74      	cmp	r3, #116	; 0x74
 8014f22:	d06f      	beq.n	8015004 <_scanf_float+0x218>
 8014f24:	2b79      	cmp	r3, #121	; 0x79
 8014f26:	e7f6      	b.n	8014f16 <_scanf_float+0x12a>
 8014f28:	6821      	ldr	r1, [r4, #0]
 8014f2a:	05c8      	lsls	r0, r1, #23
 8014f2c:	d51a      	bpl.n	8014f64 <_scanf_float+0x178>
 8014f2e:	9b02      	ldr	r3, [sp, #8]
 8014f30:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8014f34:	6021      	str	r1, [r4, #0]
 8014f36:	f109 0901 	add.w	r9, r9, #1
 8014f3a:	b11b      	cbz	r3, 8014f44 <_scanf_float+0x158>
 8014f3c:	3b01      	subs	r3, #1
 8014f3e:	3201      	adds	r2, #1
 8014f40:	9302      	str	r3, [sp, #8]
 8014f42:	60a2      	str	r2, [r4, #8]
 8014f44:	68a3      	ldr	r3, [r4, #8]
 8014f46:	3b01      	subs	r3, #1
 8014f48:	60a3      	str	r3, [r4, #8]
 8014f4a:	6923      	ldr	r3, [r4, #16]
 8014f4c:	3301      	adds	r3, #1
 8014f4e:	6123      	str	r3, [r4, #16]
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	3b01      	subs	r3, #1
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	607b      	str	r3, [r7, #4]
 8014f58:	f340 8084 	ble.w	8015064 <_scanf_float+0x278>
 8014f5c:	683b      	ldr	r3, [r7, #0]
 8014f5e:	3301      	adds	r3, #1
 8014f60:	603b      	str	r3, [r7, #0]
 8014f62:	e766      	b.n	8014e32 <_scanf_float+0x46>
 8014f64:	eb1a 0f05 	cmn.w	sl, r5
 8014f68:	f47f af70 	bne.w	8014e4c <_scanf_float+0x60>
 8014f6c:	6822      	ldr	r2, [r4, #0]
 8014f6e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8014f72:	6022      	str	r2, [r4, #0]
 8014f74:	f806 3b01 	strb.w	r3, [r6], #1
 8014f78:	e7e4      	b.n	8014f44 <_scanf_float+0x158>
 8014f7a:	6822      	ldr	r2, [r4, #0]
 8014f7c:	0610      	lsls	r0, r2, #24
 8014f7e:	f57f af65 	bpl.w	8014e4c <_scanf_float+0x60>
 8014f82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014f86:	e7f4      	b.n	8014f72 <_scanf_float+0x186>
 8014f88:	f1ba 0f00 	cmp.w	sl, #0
 8014f8c:	d10e      	bne.n	8014fac <_scanf_float+0x1c0>
 8014f8e:	f1b9 0f00 	cmp.w	r9, #0
 8014f92:	d10e      	bne.n	8014fb2 <_scanf_float+0x1c6>
 8014f94:	6822      	ldr	r2, [r4, #0]
 8014f96:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8014f9a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8014f9e:	d108      	bne.n	8014fb2 <_scanf_float+0x1c6>
 8014fa0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8014fa4:	6022      	str	r2, [r4, #0]
 8014fa6:	f04f 0a01 	mov.w	sl, #1
 8014faa:	e7e3      	b.n	8014f74 <_scanf_float+0x188>
 8014fac:	f1ba 0f02 	cmp.w	sl, #2
 8014fb0:	d055      	beq.n	801505e <_scanf_float+0x272>
 8014fb2:	2d01      	cmp	r5, #1
 8014fb4:	d002      	beq.n	8014fbc <_scanf_float+0x1d0>
 8014fb6:	2d04      	cmp	r5, #4
 8014fb8:	f47f af48 	bne.w	8014e4c <_scanf_float+0x60>
 8014fbc:	3501      	adds	r5, #1
 8014fbe:	b2ed      	uxtb	r5, r5
 8014fc0:	e7d8      	b.n	8014f74 <_scanf_float+0x188>
 8014fc2:	f1ba 0f01 	cmp.w	sl, #1
 8014fc6:	f47f af41 	bne.w	8014e4c <_scanf_float+0x60>
 8014fca:	f04f 0a02 	mov.w	sl, #2
 8014fce:	e7d1      	b.n	8014f74 <_scanf_float+0x188>
 8014fd0:	b97d      	cbnz	r5, 8014ff2 <_scanf_float+0x206>
 8014fd2:	f1b9 0f00 	cmp.w	r9, #0
 8014fd6:	f47f af3c 	bne.w	8014e52 <_scanf_float+0x66>
 8014fda:	6822      	ldr	r2, [r4, #0]
 8014fdc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8014fe0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8014fe4:	f47f af39 	bne.w	8014e5a <_scanf_float+0x6e>
 8014fe8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8014fec:	6022      	str	r2, [r4, #0]
 8014fee:	2501      	movs	r5, #1
 8014ff0:	e7c0      	b.n	8014f74 <_scanf_float+0x188>
 8014ff2:	2d03      	cmp	r5, #3
 8014ff4:	d0e2      	beq.n	8014fbc <_scanf_float+0x1d0>
 8014ff6:	2d05      	cmp	r5, #5
 8014ff8:	e7de      	b.n	8014fb8 <_scanf_float+0x1cc>
 8014ffa:	2d02      	cmp	r5, #2
 8014ffc:	f47f af26 	bne.w	8014e4c <_scanf_float+0x60>
 8015000:	2503      	movs	r5, #3
 8015002:	e7b7      	b.n	8014f74 <_scanf_float+0x188>
 8015004:	2d06      	cmp	r5, #6
 8015006:	f47f af21 	bne.w	8014e4c <_scanf_float+0x60>
 801500a:	2507      	movs	r5, #7
 801500c:	e7b2      	b.n	8014f74 <_scanf_float+0x188>
 801500e:	6822      	ldr	r2, [r4, #0]
 8015010:	0591      	lsls	r1, r2, #22
 8015012:	f57f af1b 	bpl.w	8014e4c <_scanf_float+0x60>
 8015016:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801501a:	6022      	str	r2, [r4, #0]
 801501c:	f8cd 9004 	str.w	r9, [sp, #4]
 8015020:	e7a8      	b.n	8014f74 <_scanf_float+0x188>
 8015022:	6822      	ldr	r2, [r4, #0]
 8015024:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8015028:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801502c:	d006      	beq.n	801503c <_scanf_float+0x250>
 801502e:	0550      	lsls	r0, r2, #21
 8015030:	f57f af0c 	bpl.w	8014e4c <_scanf_float+0x60>
 8015034:	f1b9 0f00 	cmp.w	r9, #0
 8015038:	f43f af0f 	beq.w	8014e5a <_scanf_float+0x6e>
 801503c:	0591      	lsls	r1, r2, #22
 801503e:	bf58      	it	pl
 8015040:	9901      	ldrpl	r1, [sp, #4]
 8015042:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8015046:	bf58      	it	pl
 8015048:	eba9 0101 	subpl.w	r1, r9, r1
 801504c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8015050:	bf58      	it	pl
 8015052:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8015056:	6022      	str	r2, [r4, #0]
 8015058:	f04f 0900 	mov.w	r9, #0
 801505c:	e78a      	b.n	8014f74 <_scanf_float+0x188>
 801505e:	f04f 0a03 	mov.w	sl, #3
 8015062:	e787      	b.n	8014f74 <_scanf_float+0x188>
 8015064:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8015068:	4639      	mov	r1, r7
 801506a:	4640      	mov	r0, r8
 801506c:	4798      	blx	r3
 801506e:	2800      	cmp	r0, #0
 8015070:	f43f aedf 	beq.w	8014e32 <_scanf_float+0x46>
 8015074:	e6ea      	b.n	8014e4c <_scanf_float+0x60>
 8015076:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801507a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801507e:	463a      	mov	r2, r7
 8015080:	4640      	mov	r0, r8
 8015082:	4798      	blx	r3
 8015084:	6923      	ldr	r3, [r4, #16]
 8015086:	3b01      	subs	r3, #1
 8015088:	6123      	str	r3, [r4, #16]
 801508a:	e6ec      	b.n	8014e66 <_scanf_float+0x7a>
 801508c:	1e6b      	subs	r3, r5, #1
 801508e:	2b06      	cmp	r3, #6
 8015090:	d825      	bhi.n	80150de <_scanf_float+0x2f2>
 8015092:	2d02      	cmp	r5, #2
 8015094:	d836      	bhi.n	8015104 <_scanf_float+0x318>
 8015096:	455e      	cmp	r6, fp
 8015098:	f67f aee8 	bls.w	8014e6c <_scanf_float+0x80>
 801509c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80150a0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80150a4:	463a      	mov	r2, r7
 80150a6:	4640      	mov	r0, r8
 80150a8:	4798      	blx	r3
 80150aa:	6923      	ldr	r3, [r4, #16]
 80150ac:	3b01      	subs	r3, #1
 80150ae:	6123      	str	r3, [r4, #16]
 80150b0:	e7f1      	b.n	8015096 <_scanf_float+0x2aa>
 80150b2:	9802      	ldr	r0, [sp, #8]
 80150b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80150b8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80150bc:	9002      	str	r0, [sp, #8]
 80150be:	463a      	mov	r2, r7
 80150c0:	4640      	mov	r0, r8
 80150c2:	4798      	blx	r3
 80150c4:	6923      	ldr	r3, [r4, #16]
 80150c6:	3b01      	subs	r3, #1
 80150c8:	6123      	str	r3, [r4, #16]
 80150ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80150ce:	fa5f fa8a 	uxtb.w	sl, sl
 80150d2:	f1ba 0f02 	cmp.w	sl, #2
 80150d6:	d1ec      	bne.n	80150b2 <_scanf_float+0x2c6>
 80150d8:	3d03      	subs	r5, #3
 80150da:	b2ed      	uxtb	r5, r5
 80150dc:	1b76      	subs	r6, r6, r5
 80150de:	6823      	ldr	r3, [r4, #0]
 80150e0:	05da      	lsls	r2, r3, #23
 80150e2:	d52f      	bpl.n	8015144 <_scanf_float+0x358>
 80150e4:	055b      	lsls	r3, r3, #21
 80150e6:	d510      	bpl.n	801510a <_scanf_float+0x31e>
 80150e8:	455e      	cmp	r6, fp
 80150ea:	f67f aebf 	bls.w	8014e6c <_scanf_float+0x80>
 80150ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80150f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80150f6:	463a      	mov	r2, r7
 80150f8:	4640      	mov	r0, r8
 80150fa:	4798      	blx	r3
 80150fc:	6923      	ldr	r3, [r4, #16]
 80150fe:	3b01      	subs	r3, #1
 8015100:	6123      	str	r3, [r4, #16]
 8015102:	e7f1      	b.n	80150e8 <_scanf_float+0x2fc>
 8015104:	46aa      	mov	sl, r5
 8015106:	9602      	str	r6, [sp, #8]
 8015108:	e7df      	b.n	80150ca <_scanf_float+0x2de>
 801510a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801510e:	6923      	ldr	r3, [r4, #16]
 8015110:	2965      	cmp	r1, #101	; 0x65
 8015112:	f103 33ff 	add.w	r3, r3, #4294967295
 8015116:	f106 35ff 	add.w	r5, r6, #4294967295
 801511a:	6123      	str	r3, [r4, #16]
 801511c:	d00c      	beq.n	8015138 <_scanf_float+0x34c>
 801511e:	2945      	cmp	r1, #69	; 0x45
 8015120:	d00a      	beq.n	8015138 <_scanf_float+0x34c>
 8015122:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015126:	463a      	mov	r2, r7
 8015128:	4640      	mov	r0, r8
 801512a:	4798      	blx	r3
 801512c:	6923      	ldr	r3, [r4, #16]
 801512e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8015132:	3b01      	subs	r3, #1
 8015134:	1eb5      	subs	r5, r6, #2
 8015136:	6123      	str	r3, [r4, #16]
 8015138:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801513c:	463a      	mov	r2, r7
 801513e:	4640      	mov	r0, r8
 8015140:	4798      	blx	r3
 8015142:	462e      	mov	r6, r5
 8015144:	6825      	ldr	r5, [r4, #0]
 8015146:	f015 0510 	ands.w	r5, r5, #16
 801514a:	d14d      	bne.n	80151e8 <_scanf_float+0x3fc>
 801514c:	7035      	strb	r5, [r6, #0]
 801514e:	6823      	ldr	r3, [r4, #0]
 8015150:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8015154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015158:	d11a      	bne.n	8015190 <_scanf_float+0x3a4>
 801515a:	9b01      	ldr	r3, [sp, #4]
 801515c:	454b      	cmp	r3, r9
 801515e:	eba3 0209 	sub.w	r2, r3, r9
 8015162:	d122      	bne.n	80151aa <_scanf_float+0x3be>
 8015164:	2200      	movs	r2, #0
 8015166:	4659      	mov	r1, fp
 8015168:	4640      	mov	r0, r8
 801516a:	f002 ffbb 	bl	80180e4 <_strtod_r>
 801516e:	9b03      	ldr	r3, [sp, #12]
 8015170:	6821      	ldr	r1, [r4, #0]
 8015172:	681b      	ldr	r3, [r3, #0]
 8015174:	f011 0f02 	tst.w	r1, #2
 8015178:	f103 0204 	add.w	r2, r3, #4
 801517c:	d020      	beq.n	80151c0 <_scanf_float+0x3d4>
 801517e:	9903      	ldr	r1, [sp, #12]
 8015180:	600a      	str	r2, [r1, #0]
 8015182:	681b      	ldr	r3, [r3, #0]
 8015184:	ed83 0b00 	vstr	d0, [r3]
 8015188:	68e3      	ldr	r3, [r4, #12]
 801518a:	3301      	adds	r3, #1
 801518c:	60e3      	str	r3, [r4, #12]
 801518e:	e66e      	b.n	8014e6e <_scanf_float+0x82>
 8015190:	9b04      	ldr	r3, [sp, #16]
 8015192:	2b00      	cmp	r3, #0
 8015194:	d0e6      	beq.n	8015164 <_scanf_float+0x378>
 8015196:	9905      	ldr	r1, [sp, #20]
 8015198:	230a      	movs	r3, #10
 801519a:	462a      	mov	r2, r5
 801519c:	3101      	adds	r1, #1
 801519e:	4640      	mov	r0, r8
 80151a0:	f003 f828 	bl	80181f4 <_strtol_r>
 80151a4:	9b04      	ldr	r3, [sp, #16]
 80151a6:	9e05      	ldr	r6, [sp, #20]
 80151a8:	1ac2      	subs	r2, r0, r3
 80151aa:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80151ae:	429e      	cmp	r6, r3
 80151b0:	bf28      	it	cs
 80151b2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80151b6:	490d      	ldr	r1, [pc, #52]	; (80151ec <_scanf_float+0x400>)
 80151b8:	4630      	mov	r0, r6
 80151ba:	f000 f97f 	bl	80154bc <siprintf>
 80151be:	e7d1      	b.n	8015164 <_scanf_float+0x378>
 80151c0:	f011 0f04 	tst.w	r1, #4
 80151c4:	9903      	ldr	r1, [sp, #12]
 80151c6:	600a      	str	r2, [r1, #0]
 80151c8:	d1db      	bne.n	8015182 <_scanf_float+0x396>
 80151ca:	eeb4 0b40 	vcmp.f64	d0, d0
 80151ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151d2:	681e      	ldr	r6, [r3, #0]
 80151d4:	d705      	bvc.n	80151e2 <_scanf_float+0x3f6>
 80151d6:	4806      	ldr	r0, [pc, #24]	; (80151f0 <_scanf_float+0x404>)
 80151d8:	f000 feb4 	bl	8015f44 <nanf>
 80151dc:	ed86 0a00 	vstr	s0, [r6]
 80151e0:	e7d2      	b.n	8015188 <_scanf_float+0x39c>
 80151e2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80151e6:	e7f9      	b.n	80151dc <_scanf_float+0x3f0>
 80151e8:	2500      	movs	r5, #0
 80151ea:	e640      	b.n	8014e6e <_scanf_float+0x82>
 80151ec:	0802cb3a 	.word	0x0802cb3a
 80151f0:	0802d1e5 	.word	0x0802d1e5

080151f4 <std>:
 80151f4:	2300      	movs	r3, #0
 80151f6:	b510      	push	{r4, lr}
 80151f8:	4604      	mov	r4, r0
 80151fa:	e9c0 3300 	strd	r3, r3, [r0]
 80151fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015202:	6083      	str	r3, [r0, #8]
 8015204:	8181      	strh	r1, [r0, #12]
 8015206:	6643      	str	r3, [r0, #100]	; 0x64
 8015208:	81c2      	strh	r2, [r0, #14]
 801520a:	6183      	str	r3, [r0, #24]
 801520c:	4619      	mov	r1, r3
 801520e:	2208      	movs	r2, #8
 8015210:	305c      	adds	r0, #92	; 0x5c
 8015212:	f000 fa4d 	bl	80156b0 <memset>
 8015216:	4b0d      	ldr	r3, [pc, #52]	; (801524c <std+0x58>)
 8015218:	6263      	str	r3, [r4, #36]	; 0x24
 801521a:	4b0d      	ldr	r3, [pc, #52]	; (8015250 <std+0x5c>)
 801521c:	62a3      	str	r3, [r4, #40]	; 0x28
 801521e:	4b0d      	ldr	r3, [pc, #52]	; (8015254 <std+0x60>)
 8015220:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015222:	4b0d      	ldr	r3, [pc, #52]	; (8015258 <std+0x64>)
 8015224:	6323      	str	r3, [r4, #48]	; 0x30
 8015226:	4b0d      	ldr	r3, [pc, #52]	; (801525c <std+0x68>)
 8015228:	6224      	str	r4, [r4, #32]
 801522a:	429c      	cmp	r4, r3
 801522c:	d006      	beq.n	801523c <std+0x48>
 801522e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8015232:	4294      	cmp	r4, r2
 8015234:	d002      	beq.n	801523c <std+0x48>
 8015236:	33d0      	adds	r3, #208	; 0xd0
 8015238:	429c      	cmp	r4, r3
 801523a:	d105      	bne.n	8015248 <std+0x54>
 801523c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8015240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015244:	f000 be6a 	b.w	8015f1c <__retarget_lock_init_recursive>
 8015248:	bd10      	pop	{r4, pc}
 801524a:	bf00      	nop
 801524c:	080154fd 	.word	0x080154fd
 8015250:	08015523 	.word	0x08015523
 8015254:	0801555b 	.word	0x0801555b
 8015258:	0801557f 	.word	0x0801557f
 801525c:	24031388 	.word	0x24031388

08015260 <stdio_exit_handler>:
 8015260:	4a02      	ldr	r2, [pc, #8]	; (801526c <stdio_exit_handler+0xc>)
 8015262:	4903      	ldr	r1, [pc, #12]	; (8015270 <stdio_exit_handler+0x10>)
 8015264:	4803      	ldr	r0, [pc, #12]	; (8015274 <stdio_exit_handler+0x14>)
 8015266:	f000 b869 	b.w	801533c <_fwalk_sglue>
 801526a:	bf00      	nop
 801526c:	24000014 	.word	0x24000014
 8015270:	080189a5 	.word	0x080189a5
 8015274:	2400018c 	.word	0x2400018c

08015278 <cleanup_stdio>:
 8015278:	6841      	ldr	r1, [r0, #4]
 801527a:	4b0c      	ldr	r3, [pc, #48]	; (80152ac <cleanup_stdio+0x34>)
 801527c:	4299      	cmp	r1, r3
 801527e:	b510      	push	{r4, lr}
 8015280:	4604      	mov	r4, r0
 8015282:	d001      	beq.n	8015288 <cleanup_stdio+0x10>
 8015284:	f003 fb8e 	bl	80189a4 <_fflush_r>
 8015288:	68a1      	ldr	r1, [r4, #8]
 801528a:	4b09      	ldr	r3, [pc, #36]	; (80152b0 <cleanup_stdio+0x38>)
 801528c:	4299      	cmp	r1, r3
 801528e:	d002      	beq.n	8015296 <cleanup_stdio+0x1e>
 8015290:	4620      	mov	r0, r4
 8015292:	f003 fb87 	bl	80189a4 <_fflush_r>
 8015296:	68e1      	ldr	r1, [r4, #12]
 8015298:	4b06      	ldr	r3, [pc, #24]	; (80152b4 <cleanup_stdio+0x3c>)
 801529a:	4299      	cmp	r1, r3
 801529c:	d004      	beq.n	80152a8 <cleanup_stdio+0x30>
 801529e:	4620      	mov	r0, r4
 80152a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80152a4:	f003 bb7e 	b.w	80189a4 <_fflush_r>
 80152a8:	bd10      	pop	{r4, pc}
 80152aa:	bf00      	nop
 80152ac:	24031388 	.word	0x24031388
 80152b0:	240313f0 	.word	0x240313f0
 80152b4:	24031458 	.word	0x24031458

080152b8 <global_stdio_init.part.0>:
 80152b8:	b510      	push	{r4, lr}
 80152ba:	4b0b      	ldr	r3, [pc, #44]	; (80152e8 <global_stdio_init.part.0+0x30>)
 80152bc:	4c0b      	ldr	r4, [pc, #44]	; (80152ec <global_stdio_init.part.0+0x34>)
 80152be:	4a0c      	ldr	r2, [pc, #48]	; (80152f0 <global_stdio_init.part.0+0x38>)
 80152c0:	601a      	str	r2, [r3, #0]
 80152c2:	4620      	mov	r0, r4
 80152c4:	2200      	movs	r2, #0
 80152c6:	2104      	movs	r1, #4
 80152c8:	f7ff ff94 	bl	80151f4 <std>
 80152cc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80152d0:	2201      	movs	r2, #1
 80152d2:	2109      	movs	r1, #9
 80152d4:	f7ff ff8e 	bl	80151f4 <std>
 80152d8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80152dc:	2202      	movs	r2, #2
 80152de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80152e2:	2112      	movs	r1, #18
 80152e4:	f7ff bf86 	b.w	80151f4 <std>
 80152e8:	240314c0 	.word	0x240314c0
 80152ec:	24031388 	.word	0x24031388
 80152f0:	08015261 	.word	0x08015261

080152f4 <__sfp_lock_acquire>:
 80152f4:	4801      	ldr	r0, [pc, #4]	; (80152fc <__sfp_lock_acquire+0x8>)
 80152f6:	f000 be13 	b.w	8015f20 <__retarget_lock_acquire_recursive>
 80152fa:	bf00      	nop
 80152fc:	240314ca 	.word	0x240314ca

08015300 <__sfp_lock_release>:
 8015300:	4801      	ldr	r0, [pc, #4]	; (8015308 <__sfp_lock_release+0x8>)
 8015302:	f000 be0f 	b.w	8015f24 <__retarget_lock_release_recursive>
 8015306:	bf00      	nop
 8015308:	240314ca 	.word	0x240314ca

0801530c <__sinit>:
 801530c:	b510      	push	{r4, lr}
 801530e:	4604      	mov	r4, r0
 8015310:	f7ff fff0 	bl	80152f4 <__sfp_lock_acquire>
 8015314:	6a23      	ldr	r3, [r4, #32]
 8015316:	b11b      	cbz	r3, 8015320 <__sinit+0x14>
 8015318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801531c:	f7ff bff0 	b.w	8015300 <__sfp_lock_release>
 8015320:	4b04      	ldr	r3, [pc, #16]	; (8015334 <__sinit+0x28>)
 8015322:	6223      	str	r3, [r4, #32]
 8015324:	4b04      	ldr	r3, [pc, #16]	; (8015338 <__sinit+0x2c>)
 8015326:	681b      	ldr	r3, [r3, #0]
 8015328:	2b00      	cmp	r3, #0
 801532a:	d1f5      	bne.n	8015318 <__sinit+0xc>
 801532c:	f7ff ffc4 	bl	80152b8 <global_stdio_init.part.0>
 8015330:	e7f2      	b.n	8015318 <__sinit+0xc>
 8015332:	bf00      	nop
 8015334:	08015279 	.word	0x08015279
 8015338:	240314c0 	.word	0x240314c0

0801533c <_fwalk_sglue>:
 801533c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015340:	4607      	mov	r7, r0
 8015342:	4688      	mov	r8, r1
 8015344:	4614      	mov	r4, r2
 8015346:	2600      	movs	r6, #0
 8015348:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801534c:	f1b9 0901 	subs.w	r9, r9, #1
 8015350:	d505      	bpl.n	801535e <_fwalk_sglue+0x22>
 8015352:	6824      	ldr	r4, [r4, #0]
 8015354:	2c00      	cmp	r4, #0
 8015356:	d1f7      	bne.n	8015348 <_fwalk_sglue+0xc>
 8015358:	4630      	mov	r0, r6
 801535a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801535e:	89ab      	ldrh	r3, [r5, #12]
 8015360:	2b01      	cmp	r3, #1
 8015362:	d907      	bls.n	8015374 <_fwalk_sglue+0x38>
 8015364:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015368:	3301      	adds	r3, #1
 801536a:	d003      	beq.n	8015374 <_fwalk_sglue+0x38>
 801536c:	4629      	mov	r1, r5
 801536e:	4638      	mov	r0, r7
 8015370:	47c0      	blx	r8
 8015372:	4306      	orrs	r6, r0
 8015374:	3568      	adds	r5, #104	; 0x68
 8015376:	e7e9      	b.n	801534c <_fwalk_sglue+0x10>

08015378 <iprintf>:
 8015378:	b40f      	push	{r0, r1, r2, r3}
 801537a:	b507      	push	{r0, r1, r2, lr}
 801537c:	4906      	ldr	r1, [pc, #24]	; (8015398 <iprintf+0x20>)
 801537e:	ab04      	add	r3, sp, #16
 8015380:	6808      	ldr	r0, [r1, #0]
 8015382:	f853 2b04 	ldr.w	r2, [r3], #4
 8015386:	6881      	ldr	r1, [r0, #8]
 8015388:	9301      	str	r3, [sp, #4]
 801538a:	f003 f96b 	bl	8018664 <_vfiprintf_r>
 801538e:	b003      	add	sp, #12
 8015390:	f85d eb04 	ldr.w	lr, [sp], #4
 8015394:	b004      	add	sp, #16
 8015396:	4770      	bx	lr
 8015398:	240001d8 	.word	0x240001d8

0801539c <_puts_r>:
 801539c:	6a03      	ldr	r3, [r0, #32]
 801539e:	b570      	push	{r4, r5, r6, lr}
 80153a0:	6884      	ldr	r4, [r0, #8]
 80153a2:	4605      	mov	r5, r0
 80153a4:	460e      	mov	r6, r1
 80153a6:	b90b      	cbnz	r3, 80153ac <_puts_r+0x10>
 80153a8:	f7ff ffb0 	bl	801530c <__sinit>
 80153ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80153ae:	07db      	lsls	r3, r3, #31
 80153b0:	d405      	bmi.n	80153be <_puts_r+0x22>
 80153b2:	89a3      	ldrh	r3, [r4, #12]
 80153b4:	0598      	lsls	r0, r3, #22
 80153b6:	d402      	bmi.n	80153be <_puts_r+0x22>
 80153b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80153ba:	f000 fdb1 	bl	8015f20 <__retarget_lock_acquire_recursive>
 80153be:	89a3      	ldrh	r3, [r4, #12]
 80153c0:	0719      	lsls	r1, r3, #28
 80153c2:	d513      	bpl.n	80153ec <_puts_r+0x50>
 80153c4:	6923      	ldr	r3, [r4, #16]
 80153c6:	b18b      	cbz	r3, 80153ec <_puts_r+0x50>
 80153c8:	3e01      	subs	r6, #1
 80153ca:	68a3      	ldr	r3, [r4, #8]
 80153cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80153d0:	3b01      	subs	r3, #1
 80153d2:	60a3      	str	r3, [r4, #8]
 80153d4:	b9e9      	cbnz	r1, 8015412 <_puts_r+0x76>
 80153d6:	2b00      	cmp	r3, #0
 80153d8:	da2e      	bge.n	8015438 <_puts_r+0x9c>
 80153da:	4622      	mov	r2, r4
 80153dc:	210a      	movs	r1, #10
 80153de:	4628      	mov	r0, r5
 80153e0:	f000 f8d1 	bl	8015586 <__swbuf_r>
 80153e4:	3001      	adds	r0, #1
 80153e6:	d007      	beq.n	80153f8 <_puts_r+0x5c>
 80153e8:	250a      	movs	r5, #10
 80153ea:	e007      	b.n	80153fc <_puts_r+0x60>
 80153ec:	4621      	mov	r1, r4
 80153ee:	4628      	mov	r0, r5
 80153f0:	f000 f906 	bl	8015600 <__swsetup_r>
 80153f4:	2800      	cmp	r0, #0
 80153f6:	d0e7      	beq.n	80153c8 <_puts_r+0x2c>
 80153f8:	f04f 35ff 	mov.w	r5, #4294967295
 80153fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80153fe:	07da      	lsls	r2, r3, #31
 8015400:	d405      	bmi.n	801540e <_puts_r+0x72>
 8015402:	89a3      	ldrh	r3, [r4, #12]
 8015404:	059b      	lsls	r3, r3, #22
 8015406:	d402      	bmi.n	801540e <_puts_r+0x72>
 8015408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801540a:	f000 fd8b 	bl	8015f24 <__retarget_lock_release_recursive>
 801540e:	4628      	mov	r0, r5
 8015410:	bd70      	pop	{r4, r5, r6, pc}
 8015412:	2b00      	cmp	r3, #0
 8015414:	da04      	bge.n	8015420 <_puts_r+0x84>
 8015416:	69a2      	ldr	r2, [r4, #24]
 8015418:	429a      	cmp	r2, r3
 801541a:	dc06      	bgt.n	801542a <_puts_r+0x8e>
 801541c:	290a      	cmp	r1, #10
 801541e:	d004      	beq.n	801542a <_puts_r+0x8e>
 8015420:	6823      	ldr	r3, [r4, #0]
 8015422:	1c5a      	adds	r2, r3, #1
 8015424:	6022      	str	r2, [r4, #0]
 8015426:	7019      	strb	r1, [r3, #0]
 8015428:	e7cf      	b.n	80153ca <_puts_r+0x2e>
 801542a:	4622      	mov	r2, r4
 801542c:	4628      	mov	r0, r5
 801542e:	f000 f8aa 	bl	8015586 <__swbuf_r>
 8015432:	3001      	adds	r0, #1
 8015434:	d1c9      	bne.n	80153ca <_puts_r+0x2e>
 8015436:	e7df      	b.n	80153f8 <_puts_r+0x5c>
 8015438:	6823      	ldr	r3, [r4, #0]
 801543a:	250a      	movs	r5, #10
 801543c:	1c5a      	adds	r2, r3, #1
 801543e:	6022      	str	r2, [r4, #0]
 8015440:	701d      	strb	r5, [r3, #0]
 8015442:	e7db      	b.n	80153fc <_puts_r+0x60>

08015444 <puts>:
 8015444:	4b02      	ldr	r3, [pc, #8]	; (8015450 <puts+0xc>)
 8015446:	4601      	mov	r1, r0
 8015448:	6818      	ldr	r0, [r3, #0]
 801544a:	f7ff bfa7 	b.w	801539c <_puts_r>
 801544e:	bf00      	nop
 8015450:	240001d8 	.word	0x240001d8

08015454 <sniprintf>:
 8015454:	b40c      	push	{r2, r3}
 8015456:	b530      	push	{r4, r5, lr}
 8015458:	4b17      	ldr	r3, [pc, #92]	; (80154b8 <sniprintf+0x64>)
 801545a:	1e0c      	subs	r4, r1, #0
 801545c:	681d      	ldr	r5, [r3, #0]
 801545e:	b09d      	sub	sp, #116	; 0x74
 8015460:	da08      	bge.n	8015474 <sniprintf+0x20>
 8015462:	238b      	movs	r3, #139	; 0x8b
 8015464:	602b      	str	r3, [r5, #0]
 8015466:	f04f 30ff 	mov.w	r0, #4294967295
 801546a:	b01d      	add	sp, #116	; 0x74
 801546c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015470:	b002      	add	sp, #8
 8015472:	4770      	bx	lr
 8015474:	f44f 7302 	mov.w	r3, #520	; 0x208
 8015478:	f8ad 3014 	strh.w	r3, [sp, #20]
 801547c:	bf14      	ite	ne
 801547e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015482:	4623      	moveq	r3, r4
 8015484:	9304      	str	r3, [sp, #16]
 8015486:	9307      	str	r3, [sp, #28]
 8015488:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801548c:	9002      	str	r0, [sp, #8]
 801548e:	9006      	str	r0, [sp, #24]
 8015490:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015494:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8015496:	ab21      	add	r3, sp, #132	; 0x84
 8015498:	a902      	add	r1, sp, #8
 801549a:	4628      	mov	r0, r5
 801549c:	9301      	str	r3, [sp, #4]
 801549e:	f002 ffb9 	bl	8018414 <_svfiprintf_r>
 80154a2:	1c43      	adds	r3, r0, #1
 80154a4:	bfbc      	itt	lt
 80154a6:	238b      	movlt	r3, #139	; 0x8b
 80154a8:	602b      	strlt	r3, [r5, #0]
 80154aa:	2c00      	cmp	r4, #0
 80154ac:	d0dd      	beq.n	801546a <sniprintf+0x16>
 80154ae:	9b02      	ldr	r3, [sp, #8]
 80154b0:	2200      	movs	r2, #0
 80154b2:	701a      	strb	r2, [r3, #0]
 80154b4:	e7d9      	b.n	801546a <sniprintf+0x16>
 80154b6:	bf00      	nop
 80154b8:	240001d8 	.word	0x240001d8

080154bc <siprintf>:
 80154bc:	b40e      	push	{r1, r2, r3}
 80154be:	b500      	push	{lr}
 80154c0:	b09c      	sub	sp, #112	; 0x70
 80154c2:	ab1d      	add	r3, sp, #116	; 0x74
 80154c4:	9002      	str	r0, [sp, #8]
 80154c6:	9006      	str	r0, [sp, #24]
 80154c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80154cc:	4809      	ldr	r0, [pc, #36]	; (80154f4 <siprintf+0x38>)
 80154ce:	9107      	str	r1, [sp, #28]
 80154d0:	9104      	str	r1, [sp, #16]
 80154d2:	4909      	ldr	r1, [pc, #36]	; (80154f8 <siprintf+0x3c>)
 80154d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80154d8:	9105      	str	r1, [sp, #20]
 80154da:	6800      	ldr	r0, [r0, #0]
 80154dc:	9301      	str	r3, [sp, #4]
 80154de:	a902      	add	r1, sp, #8
 80154e0:	f002 ff98 	bl	8018414 <_svfiprintf_r>
 80154e4:	9b02      	ldr	r3, [sp, #8]
 80154e6:	2200      	movs	r2, #0
 80154e8:	701a      	strb	r2, [r3, #0]
 80154ea:	b01c      	add	sp, #112	; 0x70
 80154ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80154f0:	b003      	add	sp, #12
 80154f2:	4770      	bx	lr
 80154f4:	240001d8 	.word	0x240001d8
 80154f8:	ffff0208 	.word	0xffff0208

080154fc <__sread>:
 80154fc:	b510      	push	{r4, lr}
 80154fe:	460c      	mov	r4, r1
 8015500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015504:	f000 fcac 	bl	8015e60 <_read_r>
 8015508:	2800      	cmp	r0, #0
 801550a:	bfab      	itete	ge
 801550c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801550e:	89a3      	ldrhlt	r3, [r4, #12]
 8015510:	181b      	addge	r3, r3, r0
 8015512:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015516:	bfac      	ite	ge
 8015518:	6563      	strge	r3, [r4, #84]	; 0x54
 801551a:	81a3      	strhlt	r3, [r4, #12]
 801551c:	bd10      	pop	{r4, pc}

0801551e <__seofread>:
 801551e:	2000      	movs	r0, #0
 8015520:	4770      	bx	lr

08015522 <__swrite>:
 8015522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015526:	461f      	mov	r7, r3
 8015528:	898b      	ldrh	r3, [r1, #12]
 801552a:	05db      	lsls	r3, r3, #23
 801552c:	4605      	mov	r5, r0
 801552e:	460c      	mov	r4, r1
 8015530:	4616      	mov	r6, r2
 8015532:	d505      	bpl.n	8015540 <__swrite+0x1e>
 8015534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015538:	2302      	movs	r3, #2
 801553a:	2200      	movs	r2, #0
 801553c:	f000 fc7e 	bl	8015e3c <_lseek_r>
 8015540:	89a3      	ldrh	r3, [r4, #12]
 8015542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801554a:	81a3      	strh	r3, [r4, #12]
 801554c:	4632      	mov	r2, r6
 801554e:	463b      	mov	r3, r7
 8015550:	4628      	mov	r0, r5
 8015552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015556:	f000 bca5 	b.w	8015ea4 <_write_r>

0801555a <__sseek>:
 801555a:	b510      	push	{r4, lr}
 801555c:	460c      	mov	r4, r1
 801555e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015562:	f000 fc6b 	bl	8015e3c <_lseek_r>
 8015566:	1c43      	adds	r3, r0, #1
 8015568:	89a3      	ldrh	r3, [r4, #12]
 801556a:	bf15      	itete	ne
 801556c:	6560      	strne	r0, [r4, #84]	; 0x54
 801556e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015572:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015576:	81a3      	strheq	r3, [r4, #12]
 8015578:	bf18      	it	ne
 801557a:	81a3      	strhne	r3, [r4, #12]
 801557c:	bd10      	pop	{r4, pc}

0801557e <__sclose>:
 801557e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015582:	f000 bc4b 	b.w	8015e1c <_close_r>

08015586 <__swbuf_r>:
 8015586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015588:	460e      	mov	r6, r1
 801558a:	4614      	mov	r4, r2
 801558c:	4605      	mov	r5, r0
 801558e:	b118      	cbz	r0, 8015598 <__swbuf_r+0x12>
 8015590:	6a03      	ldr	r3, [r0, #32]
 8015592:	b90b      	cbnz	r3, 8015598 <__swbuf_r+0x12>
 8015594:	f7ff feba 	bl	801530c <__sinit>
 8015598:	69a3      	ldr	r3, [r4, #24]
 801559a:	60a3      	str	r3, [r4, #8]
 801559c:	89a3      	ldrh	r3, [r4, #12]
 801559e:	071a      	lsls	r2, r3, #28
 80155a0:	d525      	bpl.n	80155ee <__swbuf_r+0x68>
 80155a2:	6923      	ldr	r3, [r4, #16]
 80155a4:	b31b      	cbz	r3, 80155ee <__swbuf_r+0x68>
 80155a6:	6823      	ldr	r3, [r4, #0]
 80155a8:	6922      	ldr	r2, [r4, #16]
 80155aa:	1a98      	subs	r0, r3, r2
 80155ac:	6963      	ldr	r3, [r4, #20]
 80155ae:	b2f6      	uxtb	r6, r6
 80155b0:	4283      	cmp	r3, r0
 80155b2:	4637      	mov	r7, r6
 80155b4:	dc04      	bgt.n	80155c0 <__swbuf_r+0x3a>
 80155b6:	4621      	mov	r1, r4
 80155b8:	4628      	mov	r0, r5
 80155ba:	f003 f9f3 	bl	80189a4 <_fflush_r>
 80155be:	b9e0      	cbnz	r0, 80155fa <__swbuf_r+0x74>
 80155c0:	68a3      	ldr	r3, [r4, #8]
 80155c2:	3b01      	subs	r3, #1
 80155c4:	60a3      	str	r3, [r4, #8]
 80155c6:	6823      	ldr	r3, [r4, #0]
 80155c8:	1c5a      	adds	r2, r3, #1
 80155ca:	6022      	str	r2, [r4, #0]
 80155cc:	701e      	strb	r6, [r3, #0]
 80155ce:	6962      	ldr	r2, [r4, #20]
 80155d0:	1c43      	adds	r3, r0, #1
 80155d2:	429a      	cmp	r2, r3
 80155d4:	d004      	beq.n	80155e0 <__swbuf_r+0x5a>
 80155d6:	89a3      	ldrh	r3, [r4, #12]
 80155d8:	07db      	lsls	r3, r3, #31
 80155da:	d506      	bpl.n	80155ea <__swbuf_r+0x64>
 80155dc:	2e0a      	cmp	r6, #10
 80155de:	d104      	bne.n	80155ea <__swbuf_r+0x64>
 80155e0:	4621      	mov	r1, r4
 80155e2:	4628      	mov	r0, r5
 80155e4:	f003 f9de 	bl	80189a4 <_fflush_r>
 80155e8:	b938      	cbnz	r0, 80155fa <__swbuf_r+0x74>
 80155ea:	4638      	mov	r0, r7
 80155ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80155ee:	4621      	mov	r1, r4
 80155f0:	4628      	mov	r0, r5
 80155f2:	f000 f805 	bl	8015600 <__swsetup_r>
 80155f6:	2800      	cmp	r0, #0
 80155f8:	d0d5      	beq.n	80155a6 <__swbuf_r+0x20>
 80155fa:	f04f 37ff 	mov.w	r7, #4294967295
 80155fe:	e7f4      	b.n	80155ea <__swbuf_r+0x64>

08015600 <__swsetup_r>:
 8015600:	b538      	push	{r3, r4, r5, lr}
 8015602:	4b2a      	ldr	r3, [pc, #168]	; (80156ac <__swsetup_r+0xac>)
 8015604:	4605      	mov	r5, r0
 8015606:	6818      	ldr	r0, [r3, #0]
 8015608:	460c      	mov	r4, r1
 801560a:	b118      	cbz	r0, 8015614 <__swsetup_r+0x14>
 801560c:	6a03      	ldr	r3, [r0, #32]
 801560e:	b90b      	cbnz	r3, 8015614 <__swsetup_r+0x14>
 8015610:	f7ff fe7c 	bl	801530c <__sinit>
 8015614:	89a3      	ldrh	r3, [r4, #12]
 8015616:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801561a:	0718      	lsls	r0, r3, #28
 801561c:	d422      	bmi.n	8015664 <__swsetup_r+0x64>
 801561e:	06d9      	lsls	r1, r3, #27
 8015620:	d407      	bmi.n	8015632 <__swsetup_r+0x32>
 8015622:	2309      	movs	r3, #9
 8015624:	602b      	str	r3, [r5, #0]
 8015626:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801562a:	81a3      	strh	r3, [r4, #12]
 801562c:	f04f 30ff 	mov.w	r0, #4294967295
 8015630:	e034      	b.n	801569c <__swsetup_r+0x9c>
 8015632:	0758      	lsls	r0, r3, #29
 8015634:	d512      	bpl.n	801565c <__swsetup_r+0x5c>
 8015636:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015638:	b141      	cbz	r1, 801564c <__swsetup_r+0x4c>
 801563a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801563e:	4299      	cmp	r1, r3
 8015640:	d002      	beq.n	8015648 <__swsetup_r+0x48>
 8015642:	4628      	mov	r0, r5
 8015644:	f001 fa78 	bl	8016b38 <_free_r>
 8015648:	2300      	movs	r3, #0
 801564a:	6363      	str	r3, [r4, #52]	; 0x34
 801564c:	89a3      	ldrh	r3, [r4, #12]
 801564e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015652:	81a3      	strh	r3, [r4, #12]
 8015654:	2300      	movs	r3, #0
 8015656:	6063      	str	r3, [r4, #4]
 8015658:	6923      	ldr	r3, [r4, #16]
 801565a:	6023      	str	r3, [r4, #0]
 801565c:	89a3      	ldrh	r3, [r4, #12]
 801565e:	f043 0308 	orr.w	r3, r3, #8
 8015662:	81a3      	strh	r3, [r4, #12]
 8015664:	6923      	ldr	r3, [r4, #16]
 8015666:	b94b      	cbnz	r3, 801567c <__swsetup_r+0x7c>
 8015668:	89a3      	ldrh	r3, [r4, #12]
 801566a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801566e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015672:	d003      	beq.n	801567c <__swsetup_r+0x7c>
 8015674:	4621      	mov	r1, r4
 8015676:	4628      	mov	r0, r5
 8015678:	f003 f9e2 	bl	8018a40 <__smakebuf_r>
 801567c:	89a0      	ldrh	r0, [r4, #12]
 801567e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015682:	f010 0301 	ands.w	r3, r0, #1
 8015686:	d00a      	beq.n	801569e <__swsetup_r+0x9e>
 8015688:	2300      	movs	r3, #0
 801568a:	60a3      	str	r3, [r4, #8]
 801568c:	6963      	ldr	r3, [r4, #20]
 801568e:	425b      	negs	r3, r3
 8015690:	61a3      	str	r3, [r4, #24]
 8015692:	6923      	ldr	r3, [r4, #16]
 8015694:	b943      	cbnz	r3, 80156a8 <__swsetup_r+0xa8>
 8015696:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801569a:	d1c4      	bne.n	8015626 <__swsetup_r+0x26>
 801569c:	bd38      	pop	{r3, r4, r5, pc}
 801569e:	0781      	lsls	r1, r0, #30
 80156a0:	bf58      	it	pl
 80156a2:	6963      	ldrpl	r3, [r4, #20]
 80156a4:	60a3      	str	r3, [r4, #8]
 80156a6:	e7f4      	b.n	8015692 <__swsetup_r+0x92>
 80156a8:	2000      	movs	r0, #0
 80156aa:	e7f7      	b.n	801569c <__swsetup_r+0x9c>
 80156ac:	240001d8 	.word	0x240001d8

080156b0 <memset>:
 80156b0:	4402      	add	r2, r0
 80156b2:	4603      	mov	r3, r0
 80156b4:	4293      	cmp	r3, r2
 80156b6:	d100      	bne.n	80156ba <memset+0xa>
 80156b8:	4770      	bx	lr
 80156ba:	f803 1b01 	strb.w	r1, [r3], #1
 80156be:	e7f9      	b.n	80156b4 <memset+0x4>

080156c0 <is_leap_year>:
 80156c0:	0783      	lsls	r3, r0, #30
 80156c2:	d10f      	bne.n	80156e4 <is_leap_year+0x24>
 80156c4:	2264      	movs	r2, #100	; 0x64
 80156c6:	fb90 f3f2 	sdiv	r3, r0, r2
 80156ca:	fb02 0313 	mls	r3, r2, r3, r0
 80156ce:	b95b      	cbnz	r3, 80156e8 <is_leap_year+0x28>
 80156d0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80156d4:	fb90 f2f3 	sdiv	r2, r0, r3
 80156d8:	fb03 0012 	mls	r0, r3, r2, r0
 80156dc:	fab0 f080 	clz	r0, r0
 80156e0:	0940      	lsrs	r0, r0, #5
 80156e2:	4770      	bx	lr
 80156e4:	2000      	movs	r0, #0
 80156e6:	4770      	bx	lr
 80156e8:	2001      	movs	r0, #1
 80156ea:	4770      	bx	lr

080156ec <first_day>:
 80156ec:	b570      	push	{r4, r5, r6, lr}
 80156ee:	2104      	movs	r1, #4
 80156f0:	4604      	mov	r4, r0
 80156f2:	f240 75b1 	movw	r5, #1969	; 0x7b1
 80156f6:	2607      	movs	r6, #7
 80156f8:	3c01      	subs	r4, #1
 80156fa:	42ac      	cmp	r4, r5
 80156fc:	dc01      	bgt.n	8015702 <first_day+0x16>
 80156fe:	4608      	mov	r0, r1
 8015700:	bd70      	pop	{r4, r5, r6, pc}
 8015702:	4620      	mov	r0, r4
 8015704:	f7ff ffdc 	bl	80156c0 <is_leap_year>
 8015708:	f201 116d 	addw	r1, r1, #365	; 0x16d
 801570c:	4401      	add	r1, r0
 801570e:	fb91 f3f6 	sdiv	r3, r1, r6
 8015712:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8015716:	1ac9      	subs	r1, r1, r3
 8015718:	e7ee      	b.n	80156f8 <first_day+0xc>

0801571a <match_string>:
 801571a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801571e:	4605      	mov	r5, r0
 8015720:	4690      	mov	r8, r2
 8015722:	1f0c      	subs	r4, r1, #4
 8015724:	2600      	movs	r6, #0
 8015726:	f854 0f04 	ldr.w	r0, [r4, #4]!
 801572a:	b910      	cbnz	r0, 8015732 <match_string+0x18>
 801572c:	f04f 36ff 	mov.w	r6, #4294967295
 8015730:	e00c      	b.n	801574c <match_string+0x32>
 8015732:	f7ea fe4d 	bl	80003d0 <strlen>
 8015736:	6821      	ldr	r1, [r4, #0]
 8015738:	4607      	mov	r7, r0
 801573a:	4602      	mov	r2, r0
 801573c:	4643      	mov	r3, r8
 801573e:	6828      	ldr	r0, [r5, #0]
 8015740:	f003 f9e6 	bl	8018b10 <strncasecmp_l>
 8015744:	b928      	cbnz	r0, 8015752 <match_string+0x38>
 8015746:	682b      	ldr	r3, [r5, #0]
 8015748:	443b      	add	r3, r7
 801574a:	602b      	str	r3, [r5, #0]
 801574c:	4630      	mov	r0, r6
 801574e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015752:	3601      	adds	r6, #1
 8015754:	e7e7      	b.n	8015726 <match_string+0xc>
	...

08015758 <strptime_l>:
 8015758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801575c:	b087      	sub	sp, #28
 801575e:	f8df 9334 	ldr.w	r9, [pc, #820]	; 8015a94 <strptime_l+0x33c>
 8015762:	4fc5      	ldr	r7, [pc, #788]	; (8015a78 <strptime_l+0x320>)
 8015764:	9001      	str	r0, [sp, #4]
 8015766:	460e      	mov	r6, r1
 8015768:	4614      	mov	r4, r2
 801576a:	461d      	mov	r5, r3
 801576c:	f04f 0800 	mov.w	r8, #0
 8015770:	7832      	ldrb	r2, [r6, #0]
 8015772:	bb7a      	cbnz	r2, 80157d4 <strptime_l+0x7c>
 8015774:	f008 0307 	and.w	r3, r8, #7
 8015778:	2b07      	cmp	r3, #7
 801577a:	f040 830f 	bne.w	8015d9c <strptime_l+0x644>
 801577e:	f018 0f10 	tst.w	r8, #16
 8015782:	d112      	bne.n	80157aa <strptime_l+0x52>
 8015784:	4bbd      	ldr	r3, [pc, #756]	; (8015a7c <strptime_l+0x324>)
 8015786:	6925      	ldr	r5, [r4, #16]
 8015788:	6960      	ldr	r0, [r4, #20]
 801578a:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 801578e:	68e3      	ldr	r3, [r4, #12]
 8015790:	4419      	add	r1, r3
 8015792:	61e1      	str	r1, [r4, #28]
 8015794:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8015798:	f7ff ff92 	bl	80156c0 <is_leap_year>
 801579c:	b108      	cbz	r0, 80157a2 <strptime_l+0x4a>
 801579e:	2d01      	cmp	r5, #1
 80157a0:	dc01      	bgt.n	80157a6 <strptime_l+0x4e>
 80157a2:	3901      	subs	r1, #1
 80157a4:	61e1      	str	r1, [r4, #28]
 80157a6:	f048 0810 	orr.w	r8, r8, #16
 80157aa:	f008 081c 	and.w	r8, r8, #28
 80157ae:	f1b8 0f14 	cmp.w	r8, #20
 80157b2:	d10d      	bne.n	80157d0 <strptime_l+0x78>
 80157b4:	6960      	ldr	r0, [r4, #20]
 80157b6:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80157ba:	f7ff ff97 	bl	80156ec <first_day>
 80157be:	69e3      	ldr	r3, [r4, #28]
 80157c0:	4418      	add	r0, r3
 80157c2:	2307      	movs	r3, #7
 80157c4:	fb90 f3f3 	sdiv	r3, r0, r3
 80157c8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80157cc:	1ac0      	subs	r0, r0, r3
 80157ce:	61a0      	str	r0, [r4, #24]
 80157d0:	9801      	ldr	r0, [sp, #4]
 80157d2:	e221      	b.n	8015c18 <strptime_l+0x4c0>
 80157d4:	f819 3002 	ldrb.w	r3, [r9, r2]
 80157d8:	0719      	lsls	r1, r3, #28
 80157da:	d50a      	bpl.n	80157f2 <strptime_l+0x9a>
 80157dc:	9b01      	ldr	r3, [sp, #4]
 80157de:	781a      	ldrb	r2, [r3, #0]
 80157e0:	f819 2002 	ldrb.w	r2, [r9, r2]
 80157e4:	0712      	lsls	r2, r2, #28
 80157e6:	d401      	bmi.n	80157ec <strptime_l+0x94>
 80157e8:	3601      	adds	r6, #1
 80157ea:	e7c1      	b.n	8015770 <strptime_l+0x18>
 80157ec:	3301      	adds	r3, #1
 80157ee:	9301      	str	r3, [sp, #4]
 80157f0:	e7f4      	b.n	80157dc <strptime_l+0x84>
 80157f2:	2a25      	cmp	r2, #37	; 0x25
 80157f4:	f040 82c8 	bne.w	8015d88 <strptime_l+0x630>
 80157f8:	7873      	ldrb	r3, [r6, #1]
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	f000 82c4 	beq.w	8015d88 <strptime_l+0x630>
 8015800:	2b45      	cmp	r3, #69	; 0x45
 8015802:	f000 80bb 	beq.w	801597c <strptime_l+0x224>
 8015806:	2b4f      	cmp	r3, #79	; 0x4f
 8015808:	f000 80b8 	beq.w	801597c <strptime_l+0x224>
 801580c:	3601      	adds	r6, #1
 801580e:	f1a3 0225 	sub.w	r2, r3, #37	; 0x25
 8015812:	b2d1      	uxtb	r1, r2
 8015814:	2954      	cmp	r1, #84	; 0x54
 8015816:	f200 82aa 	bhi.w	8015d6e <strptime_l+0x616>
 801581a:	2a54      	cmp	r2, #84	; 0x54
 801581c:	f200 82a7 	bhi.w	8015d6e <strptime_l+0x616>
 8015820:	a101      	add	r1, pc, #4	; (adr r1, 8015828 <strptime_l+0xd0>)
 8015822:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8015826:	bf00      	nop
 8015828:	08015d67 	.word	0x08015d67
 801582c:	08015d6f 	.word	0x08015d6f
 8015830:	08015d6f 	.word	0x08015d6f
 8015834:	08015d6f 	.word	0x08015d6f
 8015838:	08015d6f 	.word	0x08015d6f
 801583c:	08015d6f 	.word	0x08015d6f
 8015840:	08015d6f 	.word	0x08015d6f
 8015844:	08015d6f 	.word	0x08015d6f
 8015848:	08015d6f 	.word	0x08015d6f
 801584c:	08015d6f 	.word	0x08015d6f
 8015850:	08015d6f 	.word	0x08015d6f
 8015854:	08015d6f 	.word	0x08015d6f
 8015858:	08015d6f 	.word	0x08015d6f
 801585c:	08015d6f 	.word	0x08015d6f
 8015860:	08015d6f 	.word	0x08015d6f
 8015864:	08015d6f 	.word	0x08015d6f
 8015868:	08015d6f 	.word	0x08015d6f
 801586c:	08015d6f 	.word	0x08015d6f
 8015870:	08015d6f 	.word	0x08015d6f
 8015874:	08015d6f 	.word	0x08015d6f
 8015878:	08015d6f 	.word	0x08015d6f
 801587c:	08015d6f 	.word	0x08015d6f
 8015880:	08015d6f 	.word	0x08015d6f
 8015884:	08015d6f 	.word	0x08015d6f
 8015888:	08015d6f 	.word	0x08015d6f
 801588c:	08015d6f 	.word	0x08015d6f
 8015890:	08015d6f 	.word	0x08015d6f
 8015894:	08015d6f 	.word	0x08015d6f
 8015898:	0801598b 	.word	0x0801598b
 801589c:	080159a9 	.word	0x080159a9
 80158a0:	080159c7 	.word	0x080159c7
 80158a4:	08015a05 	.word	0x08015a05
 80158a8:	08015d6f 	.word	0x08015d6f
 80158ac:	08015a37 	.word	0x08015a37
 80158b0:	08015d6f 	.word	0x08015d6f
 80158b4:	08015a5b 	.word	0x08015a5b
 80158b8:	08015a99 	.word	0x08015a99
 80158bc:	08015d6f 	.word	0x08015d6f
 80158c0:	08015d6f 	.word	0x08015d6f
 80158c4:	08015d6f 	.word	0x08015d6f
 80158c8:	08015af7 	.word	0x08015af7
 80158cc:	08015d6f 	.word	0x08015d6f
 80158d0:	08015d6f 	.word	0x08015d6f
 80158d4:	08015d6f 	.word	0x08015d6f
 80158d8:	08015d6f 	.word	0x08015d6f
 80158dc:	08015b57 	.word	0x08015b57
 80158e0:	08015bbf 	.word	0x08015bbf
 80158e4:	08015bdf 	.word	0x08015bdf
 80158e8:	08015c1f 	.word	0x08015c1f
 80158ec:	08015c5d 	.word	0x08015c5d
 80158f0:	08015caf 	.word	0x08015caf
 80158f4:	08015d1d 	.word	0x08015d1d
 80158f8:	08015d4d 	.word	0x08015d4d
 80158fc:	080157e9 	.word	0x080157e9
 8015900:	08015d6f 	.word	0x08015d6f
 8015904:	08015d6f 	.word	0x08015d6f
 8015908:	08015d6f 	.word	0x08015d6f
 801590c:	08015d6f 	.word	0x08015d6f
 8015910:	08015d6f 	.word	0x08015d6f
 8015914:	08015d6f 	.word	0x08015d6f
 8015918:	080159a3 	.word	0x080159a3
 801591c:	080159c1 	.word	0x080159c1
 8015920:	080159e7 	.word	0x080159e7
 8015924:	08015a17 	.word	0x08015a17
 8015928:	08015a17 	.word	0x08015a17
 801592c:	08015d6f 	.word	0x08015d6f
 8015930:	08015d6f 	.word	0x08015d6f
 8015934:	080159c1 	.word	0x080159c1
 8015938:	08015d6f 	.word	0x08015d6f
 801593c:	08015ab7 	.word	0x08015ab7
 8015940:	08015a5b 	.word	0x08015a5b
 8015944:	08015a99 	.word	0x08015a99
 8015948:	08015ad9 	.word	0x08015ad9
 801594c:	08015b11 	.word	0x08015b11
 8015950:	08015d6f 	.word	0x08015d6f
 8015954:	08015b1d 	.word	0x08015b1d
 8015958:	08015d6f 	.word	0x08015d6f
 801595c:	08015b3f 	.word	0x08015b3f
 8015960:	08015b5f 	.word	0x08015b5f
 8015964:	08015bd7 	.word	0x08015bd7
 8015968:	08015be7 	.word	0x08015be7
 801596c:	08015d6f 	.word	0x08015d6f
 8015970:	08015c03 	.word	0x08015c03
 8015974:	08015d13 	.word	0x08015d13
 8015978:	08015d27 	.word	0x08015d27
 801597c:	78b3      	ldrb	r3, [r6, #2]
 801597e:	1cb2      	adds	r2, r6, #2
 8015980:	2b00      	cmp	r3, #0
 8015982:	f000 81ef 	beq.w	8015d64 <strptime_l+0x60c>
 8015986:	4616      	mov	r6, r2
 8015988:	e741      	b.n	801580e <strptime_l+0xb6>
 801598a:	493d      	ldr	r1, [pc, #244]	; (8015a80 <strptime_l+0x328>)
 801598c:	462a      	mov	r2, r5
 801598e:	a801      	add	r0, sp, #4
 8015990:	f7ff fec3 	bl	801571a <match_string>
 8015994:	2800      	cmp	r0, #0
 8015996:	f2c0 813e 	blt.w	8015c16 <strptime_l+0x4be>
 801599a:	61a0      	str	r0, [r4, #24]
 801599c:	f048 0808 	orr.w	r8, r8, #8
 80159a0:	e722      	b.n	80157e8 <strptime_l+0x90>
 80159a2:	4938      	ldr	r1, [pc, #224]	; (8015a84 <strptime_l+0x32c>)
 80159a4:	462a      	mov	r2, r5
 80159a6:	e7f2      	b.n	801598e <strptime_l+0x236>
 80159a8:	4937      	ldr	r1, [pc, #220]	; (8015a88 <strptime_l+0x330>)
 80159aa:	462a      	mov	r2, r5
 80159ac:	a801      	add	r0, sp, #4
 80159ae:	f7ff feb4 	bl	801571a <match_string>
 80159b2:	2800      	cmp	r0, #0
 80159b4:	f2c0 812f 	blt.w	8015c16 <strptime_l+0x4be>
 80159b8:	6120      	str	r0, [r4, #16]
 80159ba:	f048 0802 	orr.w	r8, r8, #2
 80159be:	e713      	b.n	80157e8 <strptime_l+0x90>
 80159c0:	462a      	mov	r2, r5
 80159c2:	4639      	mov	r1, r7
 80159c4:	e7f2      	b.n	80159ac <strptime_l+0x254>
 80159c6:	462b      	mov	r3, r5
 80159c8:	220a      	movs	r2, #10
 80159ca:	9801      	ldr	r0, [sp, #4]
 80159cc:	a903      	add	r1, sp, #12
 80159ce:	f002 fc13 	bl	80181f8 <strtol_l>
 80159d2:	9b03      	ldr	r3, [sp, #12]
 80159d4:	9a01      	ldr	r2, [sp, #4]
 80159d6:	4293      	cmp	r3, r2
 80159d8:	f000 811d 	beq.w	8015c16 <strptime_l+0x4be>
 80159dc:	2264      	movs	r2, #100	; 0x64
 80159de:	4350      	muls	r0, r2
 80159e0:	f2a0 706c 	subw	r0, r0, #1900	; 0x76c
 80159e4:	e1ad      	b.n	8015d42 <strptime_l+0x5ea>
 80159e6:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80159ea:	9801      	ldr	r0, [sp, #4]
 80159ec:	462b      	mov	r3, r5
 80159ee:	4622      	mov	r2, r4
 80159f0:	f7ff feb2 	bl	8015758 <strptime_l>
 80159f4:	9003      	str	r0, [sp, #12]
 80159f6:	2800      	cmp	r0, #0
 80159f8:	f000 810d 	beq.w	8015c16 <strptime_l+0x4be>
 80159fc:	9001      	str	r0, [sp, #4]
 80159fe:	f048 080f 	orr.w	r8, r8, #15
 8015a02:	e6f1      	b.n	80157e8 <strptime_l+0x90>
 8015a04:	4921      	ldr	r1, [pc, #132]	; (8015a8c <strptime_l+0x334>)
 8015a06:	462b      	mov	r3, r5
 8015a08:	4622      	mov	r2, r4
 8015a0a:	9801      	ldr	r0, [sp, #4]
 8015a0c:	f7ff fea4 	bl	8015758 <strptime_l>
 8015a10:	9003      	str	r0, [sp, #12]
 8015a12:	b9f0      	cbnz	r0, 8015a52 <strptime_l+0x2fa>
 8015a14:	e0ff      	b.n	8015c16 <strptime_l+0x4be>
 8015a16:	462b      	mov	r3, r5
 8015a18:	220a      	movs	r2, #10
 8015a1a:	9801      	ldr	r0, [sp, #4]
 8015a1c:	a903      	add	r1, sp, #12
 8015a1e:	f002 fbeb 	bl	80181f8 <strtol_l>
 8015a22:	9b03      	ldr	r3, [sp, #12]
 8015a24:	9a01      	ldr	r2, [sp, #4]
 8015a26:	4293      	cmp	r3, r2
 8015a28:	f000 80f5 	beq.w	8015c16 <strptime_l+0x4be>
 8015a2c:	60e0      	str	r0, [r4, #12]
 8015a2e:	9301      	str	r3, [sp, #4]
 8015a30:	f048 0801 	orr.w	r8, r8, #1
 8015a34:	e6d8      	b.n	80157e8 <strptime_l+0x90>
 8015a36:	4916      	ldr	r1, [pc, #88]	; (8015a90 <strptime_l+0x338>)
 8015a38:	9801      	ldr	r0, [sp, #4]
 8015a3a:	462b      	mov	r3, r5
 8015a3c:	4622      	mov	r2, r4
 8015a3e:	f7ff fe8b 	bl	8015758 <strptime_l>
 8015a42:	9003      	str	r0, [sp, #12]
 8015a44:	2800      	cmp	r0, #0
 8015a46:	f000 80e6 	beq.w	8015c16 <strptime_l+0x4be>
 8015a4a:	9b01      	ldr	r3, [sp, #4]
 8015a4c:	4298      	cmp	r0, r3
 8015a4e:	f000 80e2 	beq.w	8015c16 <strptime_l+0x4be>
 8015a52:	9001      	str	r0, [sp, #4]
 8015a54:	f048 0807 	orr.w	r8, r8, #7
 8015a58:	e6c6      	b.n	80157e8 <strptime_l+0x90>
 8015a5a:	462b      	mov	r3, r5
 8015a5c:	220a      	movs	r2, #10
 8015a5e:	9801      	ldr	r0, [sp, #4]
 8015a60:	a903      	add	r1, sp, #12
 8015a62:	f002 fbc9 	bl	80181f8 <strtol_l>
 8015a66:	9b03      	ldr	r3, [sp, #12]
 8015a68:	9a01      	ldr	r2, [sp, #4]
 8015a6a:	4293      	cmp	r3, r2
 8015a6c:	f000 80d3 	beq.w	8015c16 <strptime_l+0x4be>
 8015a70:	60a0      	str	r0, [r4, #8]
 8015a72:	9301      	str	r3, [sp, #4]
 8015a74:	e6b8      	b.n	80157e8 <strptime_l+0x90>
 8015a76:	bf00      	nop
 8015a78:	0802ccb4 	.word	0x0802ccb4
 8015a7c:	0802cb60 	.word	0x0802cb60
 8015a80:	0802cd30 	.word	0x0802cd30
 8015a84:	0802cd14 	.word	0x0802cd14
 8015a88:	0802cce4 	.word	0x0802cce4
 8015a8c:	0802cb3f 	.word	0x0802cb3f
 8015a90:	0802cb48 	.word	0x0802cb48
 8015a94:	0802cfe9 	.word	0x0802cfe9
 8015a98:	462b      	mov	r3, r5
 8015a9a:	220a      	movs	r2, #10
 8015a9c:	9801      	ldr	r0, [sp, #4]
 8015a9e:	a903      	add	r1, sp, #12
 8015aa0:	f002 fbaa 	bl	80181f8 <strtol_l>
 8015aa4:	9b03      	ldr	r3, [sp, #12]
 8015aa6:	9a01      	ldr	r2, [sp, #4]
 8015aa8:	4293      	cmp	r3, r2
 8015aaa:	f000 80b4 	beq.w	8015c16 <strptime_l+0x4be>
 8015aae:	280c      	cmp	r0, #12
 8015ab0:	bf08      	it	eq
 8015ab2:	2000      	moveq	r0, #0
 8015ab4:	e7dc      	b.n	8015a70 <strptime_l+0x318>
 8015ab6:	462b      	mov	r3, r5
 8015ab8:	220a      	movs	r2, #10
 8015aba:	9801      	ldr	r0, [sp, #4]
 8015abc:	a903      	add	r1, sp, #12
 8015abe:	f002 fb9b 	bl	80181f8 <strtol_l>
 8015ac2:	9b03      	ldr	r3, [sp, #12]
 8015ac4:	9a01      	ldr	r2, [sp, #4]
 8015ac6:	4293      	cmp	r3, r2
 8015ac8:	f000 80a5 	beq.w	8015c16 <strptime_l+0x4be>
 8015acc:	3801      	subs	r0, #1
 8015ace:	61e0      	str	r0, [r4, #28]
 8015ad0:	9301      	str	r3, [sp, #4]
 8015ad2:	f048 0810 	orr.w	r8, r8, #16
 8015ad6:	e687      	b.n	80157e8 <strptime_l+0x90>
 8015ad8:	462b      	mov	r3, r5
 8015ada:	220a      	movs	r2, #10
 8015adc:	9801      	ldr	r0, [sp, #4]
 8015ade:	a903      	add	r1, sp, #12
 8015ae0:	f002 fb8a 	bl	80181f8 <strtol_l>
 8015ae4:	9b03      	ldr	r3, [sp, #12]
 8015ae6:	9a01      	ldr	r2, [sp, #4]
 8015ae8:	4293      	cmp	r3, r2
 8015aea:	f000 8094 	beq.w	8015c16 <strptime_l+0x4be>
 8015aee:	3801      	subs	r0, #1
 8015af0:	6120      	str	r0, [r4, #16]
 8015af2:	9301      	str	r3, [sp, #4]
 8015af4:	e761      	b.n	80159ba <strptime_l+0x262>
 8015af6:	462b      	mov	r3, r5
 8015af8:	220a      	movs	r2, #10
 8015afa:	9801      	ldr	r0, [sp, #4]
 8015afc:	a903      	add	r1, sp, #12
 8015afe:	f002 fb7b 	bl	80181f8 <strtol_l>
 8015b02:	9b03      	ldr	r3, [sp, #12]
 8015b04:	9a01      	ldr	r2, [sp, #4]
 8015b06:	4293      	cmp	r3, r2
 8015b08:	f000 8085 	beq.w	8015c16 <strptime_l+0x4be>
 8015b0c:	6060      	str	r0, [r4, #4]
 8015b0e:	e7b0      	b.n	8015a72 <strptime_l+0x31a>
 8015b10:	9b01      	ldr	r3, [sp, #4]
 8015b12:	781a      	ldrb	r2, [r3, #0]
 8015b14:	2a0a      	cmp	r2, #10
 8015b16:	f000 812f 	beq.w	8015d78 <strptime_l+0x620>
 8015b1a:	e07c      	b.n	8015c16 <strptime_l+0x4be>
 8015b1c:	499c      	ldr	r1, [pc, #624]	; (8015d90 <strptime_l+0x638>)
 8015b1e:	462a      	mov	r2, r5
 8015b20:	a801      	add	r0, sp, #4
 8015b22:	f7ff fdfa 	bl	801571a <match_string>
 8015b26:	2800      	cmp	r0, #0
 8015b28:	db75      	blt.n	8015c16 <strptime_l+0x4be>
 8015b2a:	68a3      	ldr	r3, [r4, #8]
 8015b2c:	b92b      	cbnz	r3, 8015b3a <strptime_l+0x3e2>
 8015b2e:	2801      	cmp	r0, #1
 8015b30:	f47f ae5a 	bne.w	80157e8 <strptime_l+0x90>
 8015b34:	230c      	movs	r3, #12
 8015b36:	60a3      	str	r3, [r4, #8]
 8015b38:	e656      	b.n	80157e8 <strptime_l+0x90>
 8015b3a:	330c      	adds	r3, #12
 8015b3c:	e7fb      	b.n	8015b36 <strptime_l+0x3de>
 8015b3e:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8015b42:	462b      	mov	r3, r5
 8015b44:	4622      	mov	r2, r4
 8015b46:	9801      	ldr	r0, [sp, #4]
 8015b48:	f7ff fe06 	bl	8015758 <strptime_l>
 8015b4c:	9003      	str	r0, [sp, #12]
 8015b4e:	2800      	cmp	r0, #0
 8015b50:	d061      	beq.n	8015c16 <strptime_l+0x4be>
 8015b52:	9001      	str	r0, [sp, #4]
 8015b54:	e648      	b.n	80157e8 <strptime_l+0x90>
 8015b56:	498f      	ldr	r1, [pc, #572]	; (8015d94 <strptime_l+0x63c>)
 8015b58:	462b      	mov	r3, r5
 8015b5a:	4622      	mov	r2, r4
 8015b5c:	e7f3      	b.n	8015b46 <strptime_l+0x3ee>
 8015b5e:	f000 f9b3 	bl	8015ec8 <__errno>
 8015b62:	f8d0 b000 	ldr.w	fp, [r0]
 8015b66:	f000 f9af 	bl	8015ec8 <__errno>
 8015b6a:	2300      	movs	r3, #0
 8015b6c:	6003      	str	r3, [r0, #0]
 8015b6e:	220a      	movs	r2, #10
 8015b70:	462b      	mov	r3, r5
 8015b72:	9801      	ldr	r0, [sp, #4]
 8015b74:	a903      	add	r1, sp, #12
 8015b76:	f002 fbe9 	bl	801834c <strtoll_l>
 8015b7a:	9a03      	ldr	r2, [sp, #12]
 8015b7c:	9b01      	ldr	r3, [sp, #4]
 8015b7e:	429a      	cmp	r2, r3
 8015b80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015b84:	4680      	mov	r8, r0
 8015b86:	468a      	mov	sl, r1
 8015b88:	d045      	beq.n	8015c16 <strptime_l+0x4be>
 8015b8a:	f000 f99d 	bl	8015ec8 <__errno>
 8015b8e:	6803      	ldr	r3, [r0, #0]
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d140      	bne.n	8015c16 <strptime_l+0x4be>
 8015b94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015b98:	4553      	cmp	r3, sl
 8015b9a:	bf08      	it	eq
 8015b9c:	4542      	cmpeq	r2, r8
 8015b9e:	d13a      	bne.n	8015c16 <strptime_l+0x4be>
 8015ba0:	4621      	mov	r1, r4
 8015ba2:	a804      	add	r0, sp, #16
 8015ba4:	f002 ffd0 	bl	8018b48 <localtime_r>
 8015ba8:	4284      	cmp	r4, r0
 8015baa:	d134      	bne.n	8015c16 <strptime_l+0x4be>
 8015bac:	f000 f98c 	bl	8015ec8 <__errno>
 8015bb0:	9b03      	ldr	r3, [sp, #12]
 8015bb2:	f8c0 b000 	str.w	fp, [r0]
 8015bb6:	f04f 081f 	mov.w	r8, #31
 8015bba:	9301      	str	r3, [sp, #4]
 8015bbc:	e614      	b.n	80157e8 <strptime_l+0x90>
 8015bbe:	462b      	mov	r3, r5
 8015bc0:	220a      	movs	r2, #10
 8015bc2:	9801      	ldr	r0, [sp, #4]
 8015bc4:	a903      	add	r1, sp, #12
 8015bc6:	f002 fb17 	bl	80181f8 <strtol_l>
 8015bca:	9b03      	ldr	r3, [sp, #12]
 8015bcc:	9a01      	ldr	r2, [sp, #4]
 8015bce:	4293      	cmp	r3, r2
 8015bd0:	d021      	beq.n	8015c16 <strptime_l+0x4be>
 8015bd2:	6020      	str	r0, [r4, #0]
 8015bd4:	e74d      	b.n	8015a72 <strptime_l+0x31a>
 8015bd6:	9b01      	ldr	r3, [sp, #4]
 8015bd8:	781a      	ldrb	r2, [r3, #0]
 8015bda:	2a09      	cmp	r2, #9
 8015bdc:	e79b      	b.n	8015b16 <strptime_l+0x3be>
 8015bde:	496e      	ldr	r1, [pc, #440]	; (8015d98 <strptime_l+0x640>)
 8015be0:	462b      	mov	r3, r5
 8015be2:	4622      	mov	r2, r4
 8015be4:	e7af      	b.n	8015b46 <strptime_l+0x3ee>
 8015be6:	462b      	mov	r3, r5
 8015be8:	220a      	movs	r2, #10
 8015bea:	9801      	ldr	r0, [sp, #4]
 8015bec:	a903      	add	r1, sp, #12
 8015bee:	f002 fb03 	bl	80181f8 <strtol_l>
 8015bf2:	9b03      	ldr	r3, [sp, #12]
 8015bf4:	9a01      	ldr	r2, [sp, #4]
 8015bf6:	4293      	cmp	r3, r2
 8015bf8:	d00d      	beq.n	8015c16 <strptime_l+0x4be>
 8015bfa:	3801      	subs	r0, #1
 8015bfc:	61a0      	str	r0, [r4, #24]
 8015bfe:	9301      	str	r3, [sp, #4]
 8015c00:	e6cc      	b.n	801599c <strptime_l+0x244>
 8015c02:	462b      	mov	r3, r5
 8015c04:	220a      	movs	r2, #10
 8015c06:	9801      	ldr	r0, [sp, #4]
 8015c08:	a903      	add	r1, sp, #12
 8015c0a:	f002 faf5 	bl	80181f8 <strtol_l>
 8015c0e:	9b03      	ldr	r3, [sp, #12]
 8015c10:	9a01      	ldr	r2, [sp, #4]
 8015c12:	4293      	cmp	r3, r2
 8015c14:	d1f2      	bne.n	8015bfc <strptime_l+0x4a4>
 8015c16:	2000      	movs	r0, #0
 8015c18:	b007      	add	sp, #28
 8015c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c1e:	462b      	mov	r3, r5
 8015c20:	9801      	ldr	r0, [sp, #4]
 8015c22:	220a      	movs	r2, #10
 8015c24:	a903      	add	r1, sp, #12
 8015c26:	f002 fae7 	bl	80181f8 <strtol_l>
 8015c2a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8015c2e:	9b01      	ldr	r3, [sp, #4]
 8015c30:	459b      	cmp	fp, r3
 8015c32:	4682      	mov	sl, r0
 8015c34:	d0ef      	beq.n	8015c16 <strptime_l+0x4be>
 8015c36:	6960      	ldr	r0, [r4, #20]
 8015c38:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8015c3c:	f7ff fd56 	bl	80156ec <first_day>
 8015c40:	69a3      	ldr	r3, [r4, #24]
 8015c42:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 8015c46:	4453      	add	r3, sl
 8015c48:	1a1b      	subs	r3, r3, r0
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	61e3      	str	r3, [r4, #28]
 8015c4e:	da02      	bge.n	8015c56 <strptime_l+0x4fe>
 8015c50:	61a0      	str	r0, [r4, #24]
 8015c52:	2300      	movs	r3, #0
 8015c54:	61e3      	str	r3, [r4, #28]
 8015c56:	f8cd b004 	str.w	fp, [sp, #4]
 8015c5a:	e73a      	b.n	8015ad2 <strptime_l+0x37a>
 8015c5c:	462b      	mov	r3, r5
 8015c5e:	9801      	ldr	r0, [sp, #4]
 8015c60:	220a      	movs	r2, #10
 8015c62:	a903      	add	r1, sp, #12
 8015c64:	f002 fac8 	bl	80181f8 <strtol_l>
 8015c68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8015c6c:	9b01      	ldr	r3, [sp, #4]
 8015c6e:	459b      	cmp	fp, r3
 8015c70:	4682      	mov	sl, r0
 8015c72:	d0d0      	beq.n	8015c16 <strptime_l+0x4be>
 8015c74:	6960      	ldr	r0, [r4, #20]
 8015c76:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8015c7a:	f7ff fd37 	bl	80156ec <first_day>
 8015c7e:	2307      	movs	r3, #7
 8015c80:	3006      	adds	r0, #6
 8015c82:	fb90 f3f3 	sdiv	r3, r0, r3
 8015c86:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8015c8a:	1ac1      	subs	r1, r0, r3
 8015c8c:	2903      	cmp	r1, #3
 8015c8e:	f10a 30ff 	add.w	r0, sl, #4294967295
 8015c92:	bfcc      	ite	gt
 8015c94:	2200      	movgt	r2, #0
 8015c96:	2207      	movle	r2, #7
 8015c98:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8015c9c:	4413      	add	r3, r2
 8015c9e:	69a2      	ldr	r2, [r4, #24]
 8015ca0:	4413      	add	r3, r2
 8015ca2:	1a5b      	subs	r3, r3, r1
 8015ca4:	2b00      	cmp	r3, #0
 8015ca6:	61e3      	str	r3, [r4, #28]
 8015ca8:	dad5      	bge.n	8015c56 <strptime_l+0x4fe>
 8015caa:	61a1      	str	r1, [r4, #24]
 8015cac:	e7d1      	b.n	8015c52 <strptime_l+0x4fa>
 8015cae:	462b      	mov	r3, r5
 8015cb0:	9801      	ldr	r0, [sp, #4]
 8015cb2:	220a      	movs	r2, #10
 8015cb4:	a903      	add	r1, sp, #12
 8015cb6:	f002 fa9f 	bl	80181f8 <strtol_l>
 8015cba:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8015cbe:	9b01      	ldr	r3, [sp, #4]
 8015cc0:	459a      	cmp	sl, r3
 8015cc2:	4683      	mov	fp, r0
 8015cc4:	d0a7      	beq.n	8015c16 <strptime_l+0x4be>
 8015cc6:	6960      	ldr	r0, [r4, #20]
 8015cc8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8015ccc:	f7ff fd0e 	bl	80156ec <first_day>
 8015cd0:	2107      	movs	r1, #7
 8015cd2:	3006      	adds	r0, #6
 8015cd4:	fb90 f2f1 	sdiv	r2, r0, r1
 8015cd8:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8015cdc:	1a83      	subs	r3, r0, r2
 8015cde:	69a2      	ldr	r2, [r4, #24]
 8015ce0:	3206      	adds	r2, #6
 8015ce2:	fb92 f0f1 	sdiv	r0, r2, r1
 8015ce6:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8015cea:	1a10      	subs	r0, r2, r0
 8015cec:	ebcb 0bcb 	rsb	fp, fp, fp, lsl #3
 8015cf0:	4458      	add	r0, fp
 8015cf2:	1ac0      	subs	r0, r0, r3
 8015cf4:	2800      	cmp	r0, #0
 8015cf6:	61e0      	str	r0, [r4, #28]
 8015cf8:	da08      	bge.n	8015d0c <strptime_l+0x5b4>
 8015cfa:	3301      	adds	r3, #1
 8015cfc:	fb93 f1f1 	sdiv	r1, r3, r1
 8015d00:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8015d04:	1a5b      	subs	r3, r3, r1
 8015d06:	61a3      	str	r3, [r4, #24]
 8015d08:	2300      	movs	r3, #0
 8015d0a:	61e3      	str	r3, [r4, #28]
 8015d0c:	f8cd a004 	str.w	sl, [sp, #4]
 8015d10:	e6df      	b.n	8015ad2 <strptime_l+0x37a>
 8015d12:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8015d16:	462b      	mov	r3, r5
 8015d18:	4622      	mov	r2, r4
 8015d1a:	e676      	b.n	8015a0a <strptime_l+0x2b2>
 8015d1c:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8015d20:	462b      	mov	r3, r5
 8015d22:	4622      	mov	r2, r4
 8015d24:	e70f      	b.n	8015b46 <strptime_l+0x3ee>
 8015d26:	462b      	mov	r3, r5
 8015d28:	220a      	movs	r2, #10
 8015d2a:	9801      	ldr	r0, [sp, #4]
 8015d2c:	a903      	add	r1, sp, #12
 8015d2e:	f002 fa63 	bl	80181f8 <strtol_l>
 8015d32:	9b03      	ldr	r3, [sp, #12]
 8015d34:	9a01      	ldr	r2, [sp, #4]
 8015d36:	4293      	cmp	r3, r2
 8015d38:	f43f af6d 	beq.w	8015c16 <strptime_l+0x4be>
 8015d3c:	2845      	cmp	r0, #69	; 0x45
 8015d3e:	dc00      	bgt.n	8015d42 <strptime_l+0x5ea>
 8015d40:	3064      	adds	r0, #100	; 0x64
 8015d42:	6160      	str	r0, [r4, #20]
 8015d44:	9301      	str	r3, [sp, #4]
 8015d46:	f048 0804 	orr.w	r8, r8, #4
 8015d4a:	e54d      	b.n	80157e8 <strptime_l+0x90>
 8015d4c:	462b      	mov	r3, r5
 8015d4e:	220a      	movs	r2, #10
 8015d50:	9801      	ldr	r0, [sp, #4]
 8015d52:	a903      	add	r1, sp, #12
 8015d54:	f002 fa50 	bl	80181f8 <strtol_l>
 8015d58:	9b03      	ldr	r3, [sp, #12]
 8015d5a:	9a01      	ldr	r2, [sp, #4]
 8015d5c:	4293      	cmp	r3, r2
 8015d5e:	f47f ae3f 	bne.w	80159e0 <strptime_l+0x288>
 8015d62:	e758      	b.n	8015c16 <strptime_l+0x4be>
 8015d64:	3601      	adds	r6, #1
 8015d66:	9b01      	ldr	r3, [sp, #4]
 8015d68:	781a      	ldrb	r2, [r3, #0]
 8015d6a:	2a25      	cmp	r2, #37	; 0x25
 8015d6c:	e6d3      	b.n	8015b16 <strptime_l+0x3be>
 8015d6e:	9a01      	ldr	r2, [sp, #4]
 8015d70:	7811      	ldrb	r1, [r2, #0]
 8015d72:	2925      	cmp	r1, #37	; 0x25
 8015d74:	d102      	bne.n	8015d7c <strptime_l+0x624>
 8015d76:	9b01      	ldr	r3, [sp, #4]
 8015d78:	3301      	adds	r3, #1
 8015d7a:	e67a      	b.n	8015a72 <strptime_l+0x31a>
 8015d7c:	1c51      	adds	r1, r2, #1
 8015d7e:	9101      	str	r1, [sp, #4]
 8015d80:	7852      	ldrb	r2, [r2, #1]
 8015d82:	429a      	cmp	r2, r3
 8015d84:	d0f7      	beq.n	8015d76 <strptime_l+0x61e>
 8015d86:	e746      	b.n	8015c16 <strptime_l+0x4be>
 8015d88:	9b01      	ldr	r3, [sp, #4]
 8015d8a:	7819      	ldrb	r1, [r3, #0]
 8015d8c:	4291      	cmp	r1, r2
 8015d8e:	e6c2      	b.n	8015b16 <strptime_l+0x3be>
 8015d90:	0802cd58 	.word	0x0802cd58
 8015d94:	0802cb51 	.word	0x0802cb51
 8015d98:	0802cb57 	.word	0x0802cb57
 8015d9c:	f008 0314 	and.w	r3, r8, #20
 8015da0:	2b14      	cmp	r3, #20
 8015da2:	f47f ad02 	bne.w	80157aa <strptime_l+0x52>
 8015da6:	f018 0302 	ands.w	r3, r8, #2
 8015daa:	d103      	bne.n	8015db4 <strptime_l+0x65c>
 8015dac:	69e1      	ldr	r1, [r4, #28]
 8015dae:	291e      	cmp	r1, #30
 8015db0:	dc17      	bgt.n	8015de2 <strptime_l+0x68a>
 8015db2:	6123      	str	r3, [r4, #16]
 8015db4:	f018 0f01 	tst.w	r8, #1
 8015db8:	f47f acf7 	bne.w	80157aa <strptime_l+0x52>
 8015dbc:	6925      	ldr	r5, [r4, #16]
 8015dbe:	4b11      	ldr	r3, [pc, #68]	; (8015e04 <strptime_l+0x6ac>)
 8015dc0:	69e1      	ldr	r1, [r4, #28]
 8015dc2:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8015dc6:	6960      	ldr	r0, [r4, #20]
 8015dc8:	1ac9      	subs	r1, r1, r3
 8015dca:	60e1      	str	r1, [r4, #12]
 8015dcc:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8015dd0:	f7ff fc76 	bl	80156c0 <is_leap_year>
 8015dd4:	b110      	cbz	r0, 8015ddc <strptime_l+0x684>
 8015dd6:	2d01      	cmp	r5, #1
 8015dd8:	f73f ace7 	bgt.w	80157aa <strptime_l+0x52>
 8015ddc:	3101      	adds	r1, #1
 8015dde:	60e1      	str	r1, [r4, #12]
 8015de0:	e4e3      	b.n	80157aa <strptime_l+0x52>
 8015de2:	6960      	ldr	r0, [r4, #20]
 8015de4:	4d07      	ldr	r5, [pc, #28]	; (8015e04 <strptime_l+0x6ac>)
 8015de6:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8015dea:	f7ff fc69 	bl	80156c0 <is_leap_year>
 8015dee:	2302      	movs	r3, #2
 8015df0:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
 8015df4:	4402      	add	r2, r0
 8015df6:	4291      	cmp	r1, r2
 8015df8:	db02      	blt.n	8015e00 <strptime_l+0x6a8>
 8015dfa:	3301      	adds	r3, #1
 8015dfc:	2b0c      	cmp	r3, #12
 8015dfe:	d1f7      	bne.n	8015df0 <strptime_l+0x698>
 8015e00:	3b01      	subs	r3, #1
 8015e02:	e7d6      	b.n	8015db2 <strptime_l+0x65a>
 8015e04:	0802cb60 	.word	0x0802cb60

08015e08 <strptime>:
 8015e08:	4b01      	ldr	r3, [pc, #4]	; (8015e10 <strptime+0x8>)
 8015e0a:	f7ff bca5 	b.w	8015758 <strptime_l>
 8015e0e:	bf00      	nop
 8015e10:	24000020 	.word	0x24000020

08015e14 <_localeconv_r>:
 8015e14:	4800      	ldr	r0, [pc, #0]	; (8015e18 <_localeconv_r+0x4>)
 8015e16:	4770      	bx	lr
 8015e18:	24000110 	.word	0x24000110

08015e1c <_close_r>:
 8015e1c:	b538      	push	{r3, r4, r5, lr}
 8015e1e:	4d06      	ldr	r5, [pc, #24]	; (8015e38 <_close_r+0x1c>)
 8015e20:	2300      	movs	r3, #0
 8015e22:	4604      	mov	r4, r0
 8015e24:	4608      	mov	r0, r1
 8015e26:	602b      	str	r3, [r5, #0]
 8015e28:	f7ec fb09 	bl	800243e <_close>
 8015e2c:	1c43      	adds	r3, r0, #1
 8015e2e:	d102      	bne.n	8015e36 <_close_r+0x1a>
 8015e30:	682b      	ldr	r3, [r5, #0]
 8015e32:	b103      	cbz	r3, 8015e36 <_close_r+0x1a>
 8015e34:	6023      	str	r3, [r4, #0]
 8015e36:	bd38      	pop	{r3, r4, r5, pc}
 8015e38:	240314c4 	.word	0x240314c4

08015e3c <_lseek_r>:
 8015e3c:	b538      	push	{r3, r4, r5, lr}
 8015e3e:	4d07      	ldr	r5, [pc, #28]	; (8015e5c <_lseek_r+0x20>)
 8015e40:	4604      	mov	r4, r0
 8015e42:	4608      	mov	r0, r1
 8015e44:	4611      	mov	r1, r2
 8015e46:	2200      	movs	r2, #0
 8015e48:	602a      	str	r2, [r5, #0]
 8015e4a:	461a      	mov	r2, r3
 8015e4c:	f7ec fb1e 	bl	800248c <_lseek>
 8015e50:	1c43      	adds	r3, r0, #1
 8015e52:	d102      	bne.n	8015e5a <_lseek_r+0x1e>
 8015e54:	682b      	ldr	r3, [r5, #0]
 8015e56:	b103      	cbz	r3, 8015e5a <_lseek_r+0x1e>
 8015e58:	6023      	str	r3, [r4, #0]
 8015e5a:	bd38      	pop	{r3, r4, r5, pc}
 8015e5c:	240314c4 	.word	0x240314c4

08015e60 <_read_r>:
 8015e60:	b538      	push	{r3, r4, r5, lr}
 8015e62:	4d07      	ldr	r5, [pc, #28]	; (8015e80 <_read_r+0x20>)
 8015e64:	4604      	mov	r4, r0
 8015e66:	4608      	mov	r0, r1
 8015e68:	4611      	mov	r1, r2
 8015e6a:	2200      	movs	r2, #0
 8015e6c:	602a      	str	r2, [r5, #0]
 8015e6e:	461a      	mov	r2, r3
 8015e70:	f7ec faac 	bl	80023cc <_read>
 8015e74:	1c43      	adds	r3, r0, #1
 8015e76:	d102      	bne.n	8015e7e <_read_r+0x1e>
 8015e78:	682b      	ldr	r3, [r5, #0]
 8015e7a:	b103      	cbz	r3, 8015e7e <_read_r+0x1e>
 8015e7c:	6023      	str	r3, [r4, #0]
 8015e7e:	bd38      	pop	{r3, r4, r5, pc}
 8015e80:	240314c4 	.word	0x240314c4

08015e84 <_sbrk_r>:
 8015e84:	b538      	push	{r3, r4, r5, lr}
 8015e86:	4d06      	ldr	r5, [pc, #24]	; (8015ea0 <_sbrk_r+0x1c>)
 8015e88:	2300      	movs	r3, #0
 8015e8a:	4604      	mov	r4, r0
 8015e8c:	4608      	mov	r0, r1
 8015e8e:	602b      	str	r3, [r5, #0]
 8015e90:	f7ec fb0a 	bl	80024a8 <_sbrk>
 8015e94:	1c43      	adds	r3, r0, #1
 8015e96:	d102      	bne.n	8015e9e <_sbrk_r+0x1a>
 8015e98:	682b      	ldr	r3, [r5, #0]
 8015e9a:	b103      	cbz	r3, 8015e9e <_sbrk_r+0x1a>
 8015e9c:	6023      	str	r3, [r4, #0]
 8015e9e:	bd38      	pop	{r3, r4, r5, pc}
 8015ea0:	240314c4 	.word	0x240314c4

08015ea4 <_write_r>:
 8015ea4:	b538      	push	{r3, r4, r5, lr}
 8015ea6:	4d07      	ldr	r5, [pc, #28]	; (8015ec4 <_write_r+0x20>)
 8015ea8:	4604      	mov	r4, r0
 8015eaa:	4608      	mov	r0, r1
 8015eac:	4611      	mov	r1, r2
 8015eae:	2200      	movs	r2, #0
 8015eb0:	602a      	str	r2, [r5, #0]
 8015eb2:	461a      	mov	r2, r3
 8015eb4:	f7ec faa7 	bl	8002406 <_write>
 8015eb8:	1c43      	adds	r3, r0, #1
 8015eba:	d102      	bne.n	8015ec2 <_write_r+0x1e>
 8015ebc:	682b      	ldr	r3, [r5, #0]
 8015ebe:	b103      	cbz	r3, 8015ec2 <_write_r+0x1e>
 8015ec0:	6023      	str	r3, [r4, #0]
 8015ec2:	bd38      	pop	{r3, r4, r5, pc}
 8015ec4:	240314c4 	.word	0x240314c4

08015ec8 <__errno>:
 8015ec8:	4b01      	ldr	r3, [pc, #4]	; (8015ed0 <__errno+0x8>)
 8015eca:	6818      	ldr	r0, [r3, #0]
 8015ecc:	4770      	bx	lr
 8015ece:	bf00      	nop
 8015ed0:	240001d8 	.word	0x240001d8

08015ed4 <__libc_init_array>:
 8015ed4:	b570      	push	{r4, r5, r6, lr}
 8015ed6:	4d0d      	ldr	r5, [pc, #52]	; (8015f0c <__libc_init_array+0x38>)
 8015ed8:	4c0d      	ldr	r4, [pc, #52]	; (8015f10 <__libc_init_array+0x3c>)
 8015eda:	1b64      	subs	r4, r4, r5
 8015edc:	10a4      	asrs	r4, r4, #2
 8015ede:	2600      	movs	r6, #0
 8015ee0:	42a6      	cmp	r6, r4
 8015ee2:	d109      	bne.n	8015ef8 <__libc_init_array+0x24>
 8015ee4:	4d0b      	ldr	r5, [pc, #44]	; (8015f14 <__libc_init_array+0x40>)
 8015ee6:	4c0c      	ldr	r4, [pc, #48]	; (8015f18 <__libc_init_array+0x44>)
 8015ee8:	f004 fbb2 	bl	801a650 <_init>
 8015eec:	1b64      	subs	r4, r4, r5
 8015eee:	10a4      	asrs	r4, r4, #2
 8015ef0:	2600      	movs	r6, #0
 8015ef2:	42a6      	cmp	r6, r4
 8015ef4:	d105      	bne.n	8015f02 <__libc_init_array+0x2e>
 8015ef6:	bd70      	pop	{r4, r5, r6, pc}
 8015ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8015efc:	4798      	blx	r3
 8015efe:	3601      	adds	r6, #1
 8015f00:	e7ee      	b.n	8015ee0 <__libc_init_array+0xc>
 8015f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8015f06:	4798      	blx	r3
 8015f08:	3601      	adds	r6, #1
 8015f0a:	e7f2      	b.n	8015ef2 <__libc_init_array+0x1e>
 8015f0c:	0802d26c 	.word	0x0802d26c
 8015f10:	0802d26c 	.word	0x0802d26c
 8015f14:	0802d26c 	.word	0x0802d26c
 8015f18:	0802d270 	.word	0x0802d270

08015f1c <__retarget_lock_init_recursive>:
 8015f1c:	4770      	bx	lr

08015f1e <__retarget_lock_acquire>:
 8015f1e:	4770      	bx	lr

08015f20 <__retarget_lock_acquire_recursive>:
 8015f20:	4770      	bx	lr

08015f22 <__retarget_lock_release>:
 8015f22:	4770      	bx	lr

08015f24 <__retarget_lock_release_recursive>:
 8015f24:	4770      	bx	lr

08015f26 <memcpy>:
 8015f26:	440a      	add	r2, r1
 8015f28:	4291      	cmp	r1, r2
 8015f2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8015f2e:	d100      	bne.n	8015f32 <memcpy+0xc>
 8015f30:	4770      	bx	lr
 8015f32:	b510      	push	{r4, lr}
 8015f34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015f38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015f3c:	4291      	cmp	r1, r2
 8015f3e:	d1f9      	bne.n	8015f34 <memcpy+0xe>
 8015f40:	bd10      	pop	{r4, pc}
	...

08015f44 <nanf>:
 8015f44:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015f4c <nanf+0x8>
 8015f48:	4770      	bx	lr
 8015f4a:	bf00      	nop
 8015f4c:	7fc00000 	.word	0x7fc00000

08015f50 <quorem>:
 8015f50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f54:	6903      	ldr	r3, [r0, #16]
 8015f56:	690c      	ldr	r4, [r1, #16]
 8015f58:	42a3      	cmp	r3, r4
 8015f5a:	4607      	mov	r7, r0
 8015f5c:	db7e      	blt.n	801605c <quorem+0x10c>
 8015f5e:	3c01      	subs	r4, #1
 8015f60:	f101 0814 	add.w	r8, r1, #20
 8015f64:	f100 0514 	add.w	r5, r0, #20
 8015f68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015f6c:	9301      	str	r3, [sp, #4]
 8015f6e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015f72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015f76:	3301      	adds	r3, #1
 8015f78:	429a      	cmp	r2, r3
 8015f7a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8015f7e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015f82:	fbb2 f6f3 	udiv	r6, r2, r3
 8015f86:	d331      	bcc.n	8015fec <quorem+0x9c>
 8015f88:	f04f 0e00 	mov.w	lr, #0
 8015f8c:	4640      	mov	r0, r8
 8015f8e:	46ac      	mov	ip, r5
 8015f90:	46f2      	mov	sl, lr
 8015f92:	f850 2b04 	ldr.w	r2, [r0], #4
 8015f96:	b293      	uxth	r3, r2
 8015f98:	fb06 e303 	mla	r3, r6, r3, lr
 8015f9c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8015fa0:	0c1a      	lsrs	r2, r3, #16
 8015fa2:	b29b      	uxth	r3, r3
 8015fa4:	ebaa 0303 	sub.w	r3, sl, r3
 8015fa8:	f8dc a000 	ldr.w	sl, [ip]
 8015fac:	fa13 f38a 	uxtah	r3, r3, sl
 8015fb0:	fb06 220e 	mla	r2, r6, lr, r2
 8015fb4:	9300      	str	r3, [sp, #0]
 8015fb6:	9b00      	ldr	r3, [sp, #0]
 8015fb8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8015fbc:	b292      	uxth	r2, r2
 8015fbe:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8015fc2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015fc6:	f8bd 3000 	ldrh.w	r3, [sp]
 8015fca:	4581      	cmp	r9, r0
 8015fcc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015fd0:	f84c 3b04 	str.w	r3, [ip], #4
 8015fd4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8015fd8:	d2db      	bcs.n	8015f92 <quorem+0x42>
 8015fda:	f855 300b 	ldr.w	r3, [r5, fp]
 8015fde:	b92b      	cbnz	r3, 8015fec <quorem+0x9c>
 8015fe0:	9b01      	ldr	r3, [sp, #4]
 8015fe2:	3b04      	subs	r3, #4
 8015fe4:	429d      	cmp	r5, r3
 8015fe6:	461a      	mov	r2, r3
 8015fe8:	d32c      	bcc.n	8016044 <quorem+0xf4>
 8015fea:	613c      	str	r4, [r7, #16]
 8015fec:	4638      	mov	r0, r7
 8015fee:	f001 f8c7 	bl	8017180 <__mcmp>
 8015ff2:	2800      	cmp	r0, #0
 8015ff4:	db22      	blt.n	801603c <quorem+0xec>
 8015ff6:	3601      	adds	r6, #1
 8015ff8:	4629      	mov	r1, r5
 8015ffa:	2000      	movs	r0, #0
 8015ffc:	f858 2b04 	ldr.w	r2, [r8], #4
 8016000:	f8d1 c000 	ldr.w	ip, [r1]
 8016004:	b293      	uxth	r3, r2
 8016006:	1ac3      	subs	r3, r0, r3
 8016008:	0c12      	lsrs	r2, r2, #16
 801600a:	fa13 f38c 	uxtah	r3, r3, ip
 801600e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8016012:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016016:	b29b      	uxth	r3, r3
 8016018:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801601c:	45c1      	cmp	r9, r8
 801601e:	f841 3b04 	str.w	r3, [r1], #4
 8016022:	ea4f 4022 	mov.w	r0, r2, asr #16
 8016026:	d2e9      	bcs.n	8015ffc <quorem+0xac>
 8016028:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801602c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016030:	b922      	cbnz	r2, 801603c <quorem+0xec>
 8016032:	3b04      	subs	r3, #4
 8016034:	429d      	cmp	r5, r3
 8016036:	461a      	mov	r2, r3
 8016038:	d30a      	bcc.n	8016050 <quorem+0x100>
 801603a:	613c      	str	r4, [r7, #16]
 801603c:	4630      	mov	r0, r6
 801603e:	b003      	add	sp, #12
 8016040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016044:	6812      	ldr	r2, [r2, #0]
 8016046:	3b04      	subs	r3, #4
 8016048:	2a00      	cmp	r2, #0
 801604a:	d1ce      	bne.n	8015fea <quorem+0x9a>
 801604c:	3c01      	subs	r4, #1
 801604e:	e7c9      	b.n	8015fe4 <quorem+0x94>
 8016050:	6812      	ldr	r2, [r2, #0]
 8016052:	3b04      	subs	r3, #4
 8016054:	2a00      	cmp	r2, #0
 8016056:	d1f0      	bne.n	801603a <quorem+0xea>
 8016058:	3c01      	subs	r4, #1
 801605a:	e7eb      	b.n	8016034 <quorem+0xe4>
 801605c:	2000      	movs	r0, #0
 801605e:	e7ee      	b.n	801603e <quorem+0xee>

08016060 <_dtoa_r>:
 8016060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016064:	ed2d 8b02 	vpush	{d8}
 8016068:	69c5      	ldr	r5, [r0, #28]
 801606a:	b091      	sub	sp, #68	; 0x44
 801606c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8016070:	ec59 8b10 	vmov	r8, r9, d0
 8016074:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8016076:	9106      	str	r1, [sp, #24]
 8016078:	4606      	mov	r6, r0
 801607a:	9208      	str	r2, [sp, #32]
 801607c:	930c      	str	r3, [sp, #48]	; 0x30
 801607e:	b975      	cbnz	r5, 801609e <_dtoa_r+0x3e>
 8016080:	2010      	movs	r0, #16
 8016082:	f7fe f9bd 	bl	8014400 <malloc>
 8016086:	4602      	mov	r2, r0
 8016088:	61f0      	str	r0, [r6, #28]
 801608a:	b920      	cbnz	r0, 8016096 <_dtoa_r+0x36>
 801608c:	4ba6      	ldr	r3, [pc, #664]	; (8016328 <_dtoa_r+0x2c8>)
 801608e:	21ef      	movs	r1, #239	; 0xef
 8016090:	48a6      	ldr	r0, [pc, #664]	; (801632c <_dtoa_r+0x2cc>)
 8016092:	f003 f959 	bl	8019348 <__assert_func>
 8016096:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801609a:	6005      	str	r5, [r0, #0]
 801609c:	60c5      	str	r5, [r0, #12]
 801609e:	69f3      	ldr	r3, [r6, #28]
 80160a0:	6819      	ldr	r1, [r3, #0]
 80160a2:	b151      	cbz	r1, 80160ba <_dtoa_r+0x5a>
 80160a4:	685a      	ldr	r2, [r3, #4]
 80160a6:	604a      	str	r2, [r1, #4]
 80160a8:	2301      	movs	r3, #1
 80160aa:	4093      	lsls	r3, r2
 80160ac:	608b      	str	r3, [r1, #8]
 80160ae:	4630      	mov	r0, r6
 80160b0:	f000 fde0 	bl	8016c74 <_Bfree>
 80160b4:	69f3      	ldr	r3, [r6, #28]
 80160b6:	2200      	movs	r2, #0
 80160b8:	601a      	str	r2, [r3, #0]
 80160ba:	f1b9 0300 	subs.w	r3, r9, #0
 80160be:	bfbb      	ittet	lt
 80160c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80160c4:	9303      	strlt	r3, [sp, #12]
 80160c6:	2300      	movge	r3, #0
 80160c8:	2201      	movlt	r2, #1
 80160ca:	bfac      	ite	ge
 80160cc:	6023      	strge	r3, [r4, #0]
 80160ce:	6022      	strlt	r2, [r4, #0]
 80160d0:	4b97      	ldr	r3, [pc, #604]	; (8016330 <_dtoa_r+0x2d0>)
 80160d2:	9c03      	ldr	r4, [sp, #12]
 80160d4:	43a3      	bics	r3, r4
 80160d6:	d11c      	bne.n	8016112 <_dtoa_r+0xb2>
 80160d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80160da:	f242 730f 	movw	r3, #9999	; 0x270f
 80160de:	6013      	str	r3, [r2, #0]
 80160e0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80160e4:	ea53 0308 	orrs.w	r3, r3, r8
 80160e8:	f000 84fb 	beq.w	8016ae2 <_dtoa_r+0xa82>
 80160ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80160ee:	b963      	cbnz	r3, 801610a <_dtoa_r+0xaa>
 80160f0:	4b90      	ldr	r3, [pc, #576]	; (8016334 <_dtoa_r+0x2d4>)
 80160f2:	e020      	b.n	8016136 <_dtoa_r+0xd6>
 80160f4:	4b90      	ldr	r3, [pc, #576]	; (8016338 <_dtoa_r+0x2d8>)
 80160f6:	9301      	str	r3, [sp, #4]
 80160f8:	3308      	adds	r3, #8
 80160fa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80160fc:	6013      	str	r3, [r2, #0]
 80160fe:	9801      	ldr	r0, [sp, #4]
 8016100:	b011      	add	sp, #68	; 0x44
 8016102:	ecbd 8b02 	vpop	{d8}
 8016106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801610a:	4b8a      	ldr	r3, [pc, #552]	; (8016334 <_dtoa_r+0x2d4>)
 801610c:	9301      	str	r3, [sp, #4]
 801610e:	3303      	adds	r3, #3
 8016110:	e7f3      	b.n	80160fa <_dtoa_r+0x9a>
 8016112:	ed9d 8b02 	vldr	d8, [sp, #8]
 8016116:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801611a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801611e:	d10c      	bne.n	801613a <_dtoa_r+0xda>
 8016120:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016122:	2301      	movs	r3, #1
 8016124:	6013      	str	r3, [r2, #0]
 8016126:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016128:	2b00      	cmp	r3, #0
 801612a:	f000 84d7 	beq.w	8016adc <_dtoa_r+0xa7c>
 801612e:	4b83      	ldr	r3, [pc, #524]	; (801633c <_dtoa_r+0x2dc>)
 8016130:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8016132:	6013      	str	r3, [r2, #0]
 8016134:	3b01      	subs	r3, #1
 8016136:	9301      	str	r3, [sp, #4]
 8016138:	e7e1      	b.n	80160fe <_dtoa_r+0x9e>
 801613a:	aa0e      	add	r2, sp, #56	; 0x38
 801613c:	a90f      	add	r1, sp, #60	; 0x3c
 801613e:	4630      	mov	r0, r6
 8016140:	eeb0 0b48 	vmov.f64	d0, d8
 8016144:	f001 f932 	bl	80173ac <__d2b>
 8016148:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801614c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801614e:	4605      	mov	r5, r0
 8016150:	2b00      	cmp	r3, #0
 8016152:	d046      	beq.n	80161e2 <_dtoa_r+0x182>
 8016154:	eeb0 7b48 	vmov.f64	d7, d8
 8016158:	ee18 1a90 	vmov	r1, s17
 801615c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8016160:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8016164:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8016168:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801616c:	2000      	movs	r0, #0
 801616e:	ee07 1a90 	vmov	s15, r1
 8016172:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8016176:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8016310 <_dtoa_r+0x2b0>
 801617a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801617e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8016318 <_dtoa_r+0x2b8>
 8016182:	eea7 6b05 	vfma.f64	d6, d7, d5
 8016186:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8016320 <_dtoa_r+0x2c0>
 801618a:	ee07 3a90 	vmov	s15, r3
 801618e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8016192:	eeb0 7b46 	vmov.f64	d7, d6
 8016196:	eea4 7b05 	vfma.f64	d7, d4, d5
 801619a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801619e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80161a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161a6:	ee16 ba90 	vmov	fp, s13
 80161aa:	9009      	str	r0, [sp, #36]	; 0x24
 80161ac:	d508      	bpl.n	80161c0 <_dtoa_r+0x160>
 80161ae:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80161b2:	eeb4 6b47 	vcmp.f64	d6, d7
 80161b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161ba:	bf18      	it	ne
 80161bc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80161c0:	f1bb 0f16 	cmp.w	fp, #22
 80161c4:	d82b      	bhi.n	801621e <_dtoa_r+0x1be>
 80161c6:	495e      	ldr	r1, [pc, #376]	; (8016340 <_dtoa_r+0x2e0>)
 80161c8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80161cc:	ed91 7b00 	vldr	d7, [r1]
 80161d0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80161d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161d8:	d501      	bpl.n	80161de <_dtoa_r+0x17e>
 80161da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80161de:	2100      	movs	r1, #0
 80161e0:	e01e      	b.n	8016220 <_dtoa_r+0x1c0>
 80161e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80161e4:	4413      	add	r3, r2
 80161e6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 80161ea:	2920      	cmp	r1, #32
 80161ec:	bfc1      	itttt	gt
 80161ee:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80161f2:	408c      	lslgt	r4, r1
 80161f4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80161f8:	fa28 f101 	lsrgt.w	r1, r8, r1
 80161fc:	bfd6      	itet	le
 80161fe:	f1c1 0120 	rsble	r1, r1, #32
 8016202:	4321      	orrgt	r1, r4
 8016204:	fa08 f101 	lslle.w	r1, r8, r1
 8016208:	ee07 1a90 	vmov	s15, r1
 801620c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8016210:	3b01      	subs	r3, #1
 8016212:	ee17 1a90 	vmov	r1, s15
 8016216:	2001      	movs	r0, #1
 8016218:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801621c:	e7a7      	b.n	801616e <_dtoa_r+0x10e>
 801621e:	2101      	movs	r1, #1
 8016220:	1ad2      	subs	r2, r2, r3
 8016222:	1e53      	subs	r3, r2, #1
 8016224:	9305      	str	r3, [sp, #20]
 8016226:	bf45      	ittet	mi
 8016228:	f1c2 0301 	rsbmi	r3, r2, #1
 801622c:	9304      	strmi	r3, [sp, #16]
 801622e:	2300      	movpl	r3, #0
 8016230:	2300      	movmi	r3, #0
 8016232:	bf4c      	ite	mi
 8016234:	9305      	strmi	r3, [sp, #20]
 8016236:	9304      	strpl	r3, [sp, #16]
 8016238:	f1bb 0f00 	cmp.w	fp, #0
 801623c:	910b      	str	r1, [sp, #44]	; 0x2c
 801623e:	db18      	blt.n	8016272 <_dtoa_r+0x212>
 8016240:	9b05      	ldr	r3, [sp, #20]
 8016242:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8016246:	445b      	add	r3, fp
 8016248:	9305      	str	r3, [sp, #20]
 801624a:	2300      	movs	r3, #0
 801624c:	9a06      	ldr	r2, [sp, #24]
 801624e:	2a09      	cmp	r2, #9
 8016250:	d848      	bhi.n	80162e4 <_dtoa_r+0x284>
 8016252:	2a05      	cmp	r2, #5
 8016254:	bfc4      	itt	gt
 8016256:	3a04      	subgt	r2, #4
 8016258:	9206      	strgt	r2, [sp, #24]
 801625a:	9a06      	ldr	r2, [sp, #24]
 801625c:	f1a2 0202 	sub.w	r2, r2, #2
 8016260:	bfcc      	ite	gt
 8016262:	2400      	movgt	r4, #0
 8016264:	2401      	movle	r4, #1
 8016266:	2a03      	cmp	r2, #3
 8016268:	d847      	bhi.n	80162fa <_dtoa_r+0x29a>
 801626a:	e8df f002 	tbb	[pc, r2]
 801626e:	2d0b      	.short	0x2d0b
 8016270:	392b      	.short	0x392b
 8016272:	9b04      	ldr	r3, [sp, #16]
 8016274:	2200      	movs	r2, #0
 8016276:	eba3 030b 	sub.w	r3, r3, fp
 801627a:	9304      	str	r3, [sp, #16]
 801627c:	920a      	str	r2, [sp, #40]	; 0x28
 801627e:	f1cb 0300 	rsb	r3, fp, #0
 8016282:	e7e3      	b.n	801624c <_dtoa_r+0x1ec>
 8016284:	2200      	movs	r2, #0
 8016286:	9207      	str	r2, [sp, #28]
 8016288:	9a08      	ldr	r2, [sp, #32]
 801628a:	2a00      	cmp	r2, #0
 801628c:	dc38      	bgt.n	8016300 <_dtoa_r+0x2a0>
 801628e:	f04f 0a01 	mov.w	sl, #1
 8016292:	46d1      	mov	r9, sl
 8016294:	4652      	mov	r2, sl
 8016296:	f8cd a020 	str.w	sl, [sp, #32]
 801629a:	69f7      	ldr	r7, [r6, #28]
 801629c:	2100      	movs	r1, #0
 801629e:	2004      	movs	r0, #4
 80162a0:	f100 0c14 	add.w	ip, r0, #20
 80162a4:	4594      	cmp	ip, r2
 80162a6:	d930      	bls.n	801630a <_dtoa_r+0x2aa>
 80162a8:	6079      	str	r1, [r7, #4]
 80162aa:	4630      	mov	r0, r6
 80162ac:	930d      	str	r3, [sp, #52]	; 0x34
 80162ae:	f000 fca1 	bl	8016bf4 <_Balloc>
 80162b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80162b4:	9001      	str	r0, [sp, #4]
 80162b6:	4602      	mov	r2, r0
 80162b8:	2800      	cmp	r0, #0
 80162ba:	d145      	bne.n	8016348 <_dtoa_r+0x2e8>
 80162bc:	4b21      	ldr	r3, [pc, #132]	; (8016344 <_dtoa_r+0x2e4>)
 80162be:	f240 11af 	movw	r1, #431	; 0x1af
 80162c2:	e6e5      	b.n	8016090 <_dtoa_r+0x30>
 80162c4:	2201      	movs	r2, #1
 80162c6:	e7de      	b.n	8016286 <_dtoa_r+0x226>
 80162c8:	2200      	movs	r2, #0
 80162ca:	9207      	str	r2, [sp, #28]
 80162cc:	9a08      	ldr	r2, [sp, #32]
 80162ce:	eb0b 0a02 	add.w	sl, fp, r2
 80162d2:	f10a 0901 	add.w	r9, sl, #1
 80162d6:	464a      	mov	r2, r9
 80162d8:	2a01      	cmp	r2, #1
 80162da:	bfb8      	it	lt
 80162dc:	2201      	movlt	r2, #1
 80162de:	e7dc      	b.n	801629a <_dtoa_r+0x23a>
 80162e0:	2201      	movs	r2, #1
 80162e2:	e7f2      	b.n	80162ca <_dtoa_r+0x26a>
 80162e4:	2401      	movs	r4, #1
 80162e6:	2200      	movs	r2, #0
 80162e8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80162ec:	f04f 3aff 	mov.w	sl, #4294967295
 80162f0:	2100      	movs	r1, #0
 80162f2:	46d1      	mov	r9, sl
 80162f4:	2212      	movs	r2, #18
 80162f6:	9108      	str	r1, [sp, #32]
 80162f8:	e7cf      	b.n	801629a <_dtoa_r+0x23a>
 80162fa:	2201      	movs	r2, #1
 80162fc:	9207      	str	r2, [sp, #28]
 80162fe:	e7f5      	b.n	80162ec <_dtoa_r+0x28c>
 8016300:	f8dd a020 	ldr.w	sl, [sp, #32]
 8016304:	46d1      	mov	r9, sl
 8016306:	4652      	mov	r2, sl
 8016308:	e7c7      	b.n	801629a <_dtoa_r+0x23a>
 801630a:	3101      	adds	r1, #1
 801630c:	0040      	lsls	r0, r0, #1
 801630e:	e7c7      	b.n	80162a0 <_dtoa_r+0x240>
 8016310:	636f4361 	.word	0x636f4361
 8016314:	3fd287a7 	.word	0x3fd287a7
 8016318:	8b60c8b3 	.word	0x8b60c8b3
 801631c:	3fc68a28 	.word	0x3fc68a28
 8016320:	509f79fb 	.word	0x509f79fb
 8016324:	3fd34413 	.word	0x3fd34413
 8016328:	0802cdbd 	.word	0x0802cdbd
 801632c:	0802cdd4 	.word	0x0802cdd4
 8016330:	7ff00000 	.word	0x7ff00000
 8016334:	0802cdb9 	.word	0x0802cdb9
 8016338:	0802cdb0 	.word	0x0802cdb0
 801633c:	0802d25d 	.word	0x0802d25d
 8016340:	0802cec0 	.word	0x0802cec0
 8016344:	0802ce2c 	.word	0x0802ce2c
 8016348:	69f2      	ldr	r2, [r6, #28]
 801634a:	9901      	ldr	r1, [sp, #4]
 801634c:	6011      	str	r1, [r2, #0]
 801634e:	f1b9 0f0e 	cmp.w	r9, #14
 8016352:	d86c      	bhi.n	801642e <_dtoa_r+0x3ce>
 8016354:	2c00      	cmp	r4, #0
 8016356:	d06a      	beq.n	801642e <_dtoa_r+0x3ce>
 8016358:	f1bb 0f00 	cmp.w	fp, #0
 801635c:	f340 80a0 	ble.w	80164a0 <_dtoa_r+0x440>
 8016360:	4ac1      	ldr	r2, [pc, #772]	; (8016668 <_dtoa_r+0x608>)
 8016362:	f00b 010f 	and.w	r1, fp, #15
 8016366:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801636a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801636e:	ed92 7b00 	vldr	d7, [r2]
 8016372:	ea4f 122b 	mov.w	r2, fp, asr #4
 8016376:	f000 8087 	beq.w	8016488 <_dtoa_r+0x428>
 801637a:	49bc      	ldr	r1, [pc, #752]	; (801666c <_dtoa_r+0x60c>)
 801637c:	ed91 6b08 	vldr	d6, [r1, #32]
 8016380:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8016384:	ed8d 6b02 	vstr	d6, [sp, #8]
 8016388:	f002 020f 	and.w	r2, r2, #15
 801638c:	2103      	movs	r1, #3
 801638e:	48b7      	ldr	r0, [pc, #732]	; (801666c <_dtoa_r+0x60c>)
 8016390:	2a00      	cmp	r2, #0
 8016392:	d17b      	bne.n	801648c <_dtoa_r+0x42c>
 8016394:	ed9d 6b02 	vldr	d6, [sp, #8]
 8016398:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801639c:	ed8d 7b02 	vstr	d7, [sp, #8]
 80163a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80163a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80163a6:	2a00      	cmp	r2, #0
 80163a8:	f000 80a0 	beq.w	80164ec <_dtoa_r+0x48c>
 80163ac:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80163b0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80163b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163b8:	f140 8098 	bpl.w	80164ec <_dtoa_r+0x48c>
 80163bc:	f1b9 0f00 	cmp.w	r9, #0
 80163c0:	f000 8094 	beq.w	80164ec <_dtoa_r+0x48c>
 80163c4:	f1ba 0f00 	cmp.w	sl, #0
 80163c8:	dd2f      	ble.n	801642a <_dtoa_r+0x3ca>
 80163ca:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80163ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80163d2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80163d6:	f10b 32ff 	add.w	r2, fp, #4294967295
 80163da:	3101      	adds	r1, #1
 80163dc:	4654      	mov	r4, sl
 80163de:	ed9d 6b02 	vldr	d6, [sp, #8]
 80163e2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80163e6:	ee07 1a90 	vmov	s15, r1
 80163ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80163ee:	eea7 5b06 	vfma.f64	d5, d7, d6
 80163f2:	ee15 7a90 	vmov	r7, s11
 80163f6:	ec51 0b15 	vmov	r0, r1, d5
 80163fa:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80163fe:	2c00      	cmp	r4, #0
 8016400:	d177      	bne.n	80164f2 <_dtoa_r+0x492>
 8016402:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8016406:	ee36 6b47 	vsub.f64	d6, d6, d7
 801640a:	ec41 0b17 	vmov	d7, r0, r1
 801640e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016416:	f300 826a 	bgt.w	80168ee <_dtoa_r+0x88e>
 801641a:	eeb1 7b47 	vneg.f64	d7, d7
 801641e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016426:	f100 8260 	bmi.w	80168ea <_dtoa_r+0x88a>
 801642a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801642e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016430:	2a00      	cmp	r2, #0
 8016432:	f2c0 811d 	blt.w	8016670 <_dtoa_r+0x610>
 8016436:	f1bb 0f0e 	cmp.w	fp, #14
 801643a:	f300 8119 	bgt.w	8016670 <_dtoa_r+0x610>
 801643e:	4b8a      	ldr	r3, [pc, #552]	; (8016668 <_dtoa_r+0x608>)
 8016440:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8016444:	ed93 6b00 	vldr	d6, [r3]
 8016448:	9b08      	ldr	r3, [sp, #32]
 801644a:	2b00      	cmp	r3, #0
 801644c:	f280 80b7 	bge.w	80165be <_dtoa_r+0x55e>
 8016450:	f1b9 0f00 	cmp.w	r9, #0
 8016454:	f300 80b3 	bgt.w	80165be <_dtoa_r+0x55e>
 8016458:	f040 8246 	bne.w	80168e8 <_dtoa_r+0x888>
 801645c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8016460:	ee26 6b07 	vmul.f64	d6, d6, d7
 8016464:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016468:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801646c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016470:	464c      	mov	r4, r9
 8016472:	464f      	mov	r7, r9
 8016474:	f280 821c 	bge.w	80168b0 <_dtoa_r+0x850>
 8016478:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801647c:	2331      	movs	r3, #49	; 0x31
 801647e:	f808 3b01 	strb.w	r3, [r8], #1
 8016482:	f10b 0b01 	add.w	fp, fp, #1
 8016486:	e218      	b.n	80168ba <_dtoa_r+0x85a>
 8016488:	2102      	movs	r1, #2
 801648a:	e780      	b.n	801638e <_dtoa_r+0x32e>
 801648c:	07d4      	lsls	r4, r2, #31
 801648e:	d504      	bpl.n	801649a <_dtoa_r+0x43a>
 8016490:	ed90 6b00 	vldr	d6, [r0]
 8016494:	3101      	adds	r1, #1
 8016496:	ee27 7b06 	vmul.f64	d7, d7, d6
 801649a:	1052      	asrs	r2, r2, #1
 801649c:	3008      	adds	r0, #8
 801649e:	e777      	b.n	8016390 <_dtoa_r+0x330>
 80164a0:	d022      	beq.n	80164e8 <_dtoa_r+0x488>
 80164a2:	f1cb 0200 	rsb	r2, fp, #0
 80164a6:	4970      	ldr	r1, [pc, #448]	; (8016668 <_dtoa_r+0x608>)
 80164a8:	f002 000f 	and.w	r0, r2, #15
 80164ac:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80164b0:	ed91 7b00 	vldr	d7, [r1]
 80164b4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80164b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80164bc:	486b      	ldr	r0, [pc, #428]	; (801666c <_dtoa_r+0x60c>)
 80164be:	1112      	asrs	r2, r2, #4
 80164c0:	2400      	movs	r4, #0
 80164c2:	2102      	movs	r1, #2
 80164c4:	b92a      	cbnz	r2, 80164d2 <_dtoa_r+0x472>
 80164c6:	2c00      	cmp	r4, #0
 80164c8:	f43f af6a 	beq.w	80163a0 <_dtoa_r+0x340>
 80164cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80164d0:	e766      	b.n	80163a0 <_dtoa_r+0x340>
 80164d2:	07d7      	lsls	r7, r2, #31
 80164d4:	d505      	bpl.n	80164e2 <_dtoa_r+0x482>
 80164d6:	ed90 6b00 	vldr	d6, [r0]
 80164da:	3101      	adds	r1, #1
 80164dc:	2401      	movs	r4, #1
 80164de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80164e2:	1052      	asrs	r2, r2, #1
 80164e4:	3008      	adds	r0, #8
 80164e6:	e7ed      	b.n	80164c4 <_dtoa_r+0x464>
 80164e8:	2102      	movs	r1, #2
 80164ea:	e759      	b.n	80163a0 <_dtoa_r+0x340>
 80164ec:	465a      	mov	r2, fp
 80164ee:	464c      	mov	r4, r9
 80164f0:	e775      	b.n	80163de <_dtoa_r+0x37e>
 80164f2:	ec41 0b17 	vmov	d7, r0, r1
 80164f6:	495c      	ldr	r1, [pc, #368]	; (8016668 <_dtoa_r+0x608>)
 80164f8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80164fc:	ed11 4b02 	vldr	d4, [r1, #-8]
 8016500:	9901      	ldr	r1, [sp, #4]
 8016502:	440c      	add	r4, r1
 8016504:	9907      	ldr	r1, [sp, #28]
 8016506:	b351      	cbz	r1, 801655e <_dtoa_r+0x4fe>
 8016508:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801650c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8016510:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016514:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8016518:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801651c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8016520:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8016524:	ee14 1a90 	vmov	r1, s9
 8016528:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801652c:	3130      	adds	r1, #48	; 0x30
 801652e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8016532:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801653a:	f808 1b01 	strb.w	r1, [r8], #1
 801653e:	d439      	bmi.n	80165b4 <_dtoa_r+0x554>
 8016540:	ee32 5b46 	vsub.f64	d5, d2, d6
 8016544:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8016548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801654c:	d472      	bmi.n	8016634 <_dtoa_r+0x5d4>
 801654e:	45a0      	cmp	r8, r4
 8016550:	f43f af6b 	beq.w	801642a <_dtoa_r+0x3ca>
 8016554:	ee27 7b03 	vmul.f64	d7, d7, d3
 8016558:	ee26 6b03 	vmul.f64	d6, d6, d3
 801655c:	e7e0      	b.n	8016520 <_dtoa_r+0x4c0>
 801655e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016562:	ee27 7b04 	vmul.f64	d7, d7, d4
 8016566:	4620      	mov	r0, r4
 8016568:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801656c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8016570:	ee14 1a90 	vmov	r1, s9
 8016574:	3130      	adds	r1, #48	; 0x30
 8016576:	f808 1b01 	strb.w	r1, [r8], #1
 801657a:	45a0      	cmp	r8, r4
 801657c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8016580:	ee36 6b45 	vsub.f64	d6, d6, d5
 8016584:	d118      	bne.n	80165b8 <_dtoa_r+0x558>
 8016586:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801658a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801658e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8016592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016596:	dc4d      	bgt.n	8016634 <_dtoa_r+0x5d4>
 8016598:	ee35 5b47 	vsub.f64	d5, d5, d7
 801659c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80165a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80165a4:	f57f af41 	bpl.w	801642a <_dtoa_r+0x3ca>
 80165a8:	4680      	mov	r8, r0
 80165aa:	3801      	subs	r0, #1
 80165ac:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80165b0:	2b30      	cmp	r3, #48	; 0x30
 80165b2:	d0f9      	beq.n	80165a8 <_dtoa_r+0x548>
 80165b4:	4693      	mov	fp, r2
 80165b6:	e02a      	b.n	801660e <_dtoa_r+0x5ae>
 80165b8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80165bc:	e7d6      	b.n	801656c <_dtoa_r+0x50c>
 80165be:	ed9d 7b02 	vldr	d7, [sp, #8]
 80165c2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80165c6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80165ca:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80165ce:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80165d2:	ee15 3a10 	vmov	r3, s10
 80165d6:	3330      	adds	r3, #48	; 0x30
 80165d8:	f808 3b01 	strb.w	r3, [r8], #1
 80165dc:	9b01      	ldr	r3, [sp, #4]
 80165de:	eba8 0303 	sub.w	r3, r8, r3
 80165e2:	4599      	cmp	r9, r3
 80165e4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80165e8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80165ec:	d133      	bne.n	8016656 <_dtoa_r+0x5f6>
 80165ee:	ee37 7b07 	vadd.f64	d7, d7, d7
 80165f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80165f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80165fa:	dc1a      	bgt.n	8016632 <_dtoa_r+0x5d2>
 80165fc:	eeb4 7b46 	vcmp.f64	d7, d6
 8016600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016604:	d103      	bne.n	801660e <_dtoa_r+0x5ae>
 8016606:	ee15 3a10 	vmov	r3, s10
 801660a:	07d9      	lsls	r1, r3, #31
 801660c:	d411      	bmi.n	8016632 <_dtoa_r+0x5d2>
 801660e:	4629      	mov	r1, r5
 8016610:	4630      	mov	r0, r6
 8016612:	f000 fb2f 	bl	8016c74 <_Bfree>
 8016616:	2300      	movs	r3, #0
 8016618:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801661a:	f888 3000 	strb.w	r3, [r8]
 801661e:	f10b 0301 	add.w	r3, fp, #1
 8016622:	6013      	str	r3, [r2, #0]
 8016624:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016626:	2b00      	cmp	r3, #0
 8016628:	f43f ad69 	beq.w	80160fe <_dtoa_r+0x9e>
 801662c:	f8c3 8000 	str.w	r8, [r3]
 8016630:	e565      	b.n	80160fe <_dtoa_r+0x9e>
 8016632:	465a      	mov	r2, fp
 8016634:	4643      	mov	r3, r8
 8016636:	4698      	mov	r8, r3
 8016638:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801663c:	2939      	cmp	r1, #57	; 0x39
 801663e:	d106      	bne.n	801664e <_dtoa_r+0x5ee>
 8016640:	9901      	ldr	r1, [sp, #4]
 8016642:	4299      	cmp	r1, r3
 8016644:	d1f7      	bne.n	8016636 <_dtoa_r+0x5d6>
 8016646:	9801      	ldr	r0, [sp, #4]
 8016648:	2130      	movs	r1, #48	; 0x30
 801664a:	3201      	adds	r2, #1
 801664c:	7001      	strb	r1, [r0, #0]
 801664e:	7819      	ldrb	r1, [r3, #0]
 8016650:	3101      	adds	r1, #1
 8016652:	7019      	strb	r1, [r3, #0]
 8016654:	e7ae      	b.n	80165b4 <_dtoa_r+0x554>
 8016656:	ee27 7b04 	vmul.f64	d7, d7, d4
 801665a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801665e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016662:	d1b2      	bne.n	80165ca <_dtoa_r+0x56a>
 8016664:	e7d3      	b.n	801660e <_dtoa_r+0x5ae>
 8016666:	bf00      	nop
 8016668:	0802cec0 	.word	0x0802cec0
 801666c:	0802ce98 	.word	0x0802ce98
 8016670:	9907      	ldr	r1, [sp, #28]
 8016672:	2900      	cmp	r1, #0
 8016674:	f000 80d0 	beq.w	8016818 <_dtoa_r+0x7b8>
 8016678:	9906      	ldr	r1, [sp, #24]
 801667a:	2901      	cmp	r1, #1
 801667c:	f300 80b4 	bgt.w	80167e8 <_dtoa_r+0x788>
 8016680:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016682:	2900      	cmp	r1, #0
 8016684:	f000 80ac 	beq.w	80167e0 <_dtoa_r+0x780>
 8016688:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801668c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8016690:	461c      	mov	r4, r3
 8016692:	9309      	str	r3, [sp, #36]	; 0x24
 8016694:	9b04      	ldr	r3, [sp, #16]
 8016696:	4413      	add	r3, r2
 8016698:	9304      	str	r3, [sp, #16]
 801669a:	9b05      	ldr	r3, [sp, #20]
 801669c:	2101      	movs	r1, #1
 801669e:	4413      	add	r3, r2
 80166a0:	4630      	mov	r0, r6
 80166a2:	9305      	str	r3, [sp, #20]
 80166a4:	f000 fbe6 	bl	8016e74 <__i2b>
 80166a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80166aa:	4607      	mov	r7, r0
 80166ac:	f1b8 0f00 	cmp.w	r8, #0
 80166b0:	d00d      	beq.n	80166ce <_dtoa_r+0x66e>
 80166b2:	9a05      	ldr	r2, [sp, #20]
 80166b4:	2a00      	cmp	r2, #0
 80166b6:	dd0a      	ble.n	80166ce <_dtoa_r+0x66e>
 80166b8:	4542      	cmp	r2, r8
 80166ba:	9904      	ldr	r1, [sp, #16]
 80166bc:	bfa8      	it	ge
 80166be:	4642      	movge	r2, r8
 80166c0:	1a89      	subs	r1, r1, r2
 80166c2:	9104      	str	r1, [sp, #16]
 80166c4:	9905      	ldr	r1, [sp, #20]
 80166c6:	eba8 0802 	sub.w	r8, r8, r2
 80166ca:	1a8a      	subs	r2, r1, r2
 80166cc:	9205      	str	r2, [sp, #20]
 80166ce:	b303      	cbz	r3, 8016712 <_dtoa_r+0x6b2>
 80166d0:	9a07      	ldr	r2, [sp, #28]
 80166d2:	2a00      	cmp	r2, #0
 80166d4:	f000 80a5 	beq.w	8016822 <_dtoa_r+0x7c2>
 80166d8:	2c00      	cmp	r4, #0
 80166da:	dd13      	ble.n	8016704 <_dtoa_r+0x6a4>
 80166dc:	4639      	mov	r1, r7
 80166de:	4622      	mov	r2, r4
 80166e0:	4630      	mov	r0, r6
 80166e2:	930d      	str	r3, [sp, #52]	; 0x34
 80166e4:	f000 fc86 	bl	8016ff4 <__pow5mult>
 80166e8:	462a      	mov	r2, r5
 80166ea:	4601      	mov	r1, r0
 80166ec:	4607      	mov	r7, r0
 80166ee:	4630      	mov	r0, r6
 80166f0:	f000 fbd6 	bl	8016ea0 <__multiply>
 80166f4:	4629      	mov	r1, r5
 80166f6:	9009      	str	r0, [sp, #36]	; 0x24
 80166f8:	4630      	mov	r0, r6
 80166fa:	f000 fabb 	bl	8016c74 <_Bfree>
 80166fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016700:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016702:	4615      	mov	r5, r2
 8016704:	1b1a      	subs	r2, r3, r4
 8016706:	d004      	beq.n	8016712 <_dtoa_r+0x6b2>
 8016708:	4629      	mov	r1, r5
 801670a:	4630      	mov	r0, r6
 801670c:	f000 fc72 	bl	8016ff4 <__pow5mult>
 8016710:	4605      	mov	r5, r0
 8016712:	2101      	movs	r1, #1
 8016714:	4630      	mov	r0, r6
 8016716:	f000 fbad 	bl	8016e74 <__i2b>
 801671a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801671c:	2b00      	cmp	r3, #0
 801671e:	4604      	mov	r4, r0
 8016720:	f340 8081 	ble.w	8016826 <_dtoa_r+0x7c6>
 8016724:	461a      	mov	r2, r3
 8016726:	4601      	mov	r1, r0
 8016728:	4630      	mov	r0, r6
 801672a:	f000 fc63 	bl	8016ff4 <__pow5mult>
 801672e:	9b06      	ldr	r3, [sp, #24]
 8016730:	2b01      	cmp	r3, #1
 8016732:	4604      	mov	r4, r0
 8016734:	dd7a      	ble.n	801682c <_dtoa_r+0x7cc>
 8016736:	2300      	movs	r3, #0
 8016738:	9309      	str	r3, [sp, #36]	; 0x24
 801673a:	6922      	ldr	r2, [r4, #16]
 801673c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8016740:	6910      	ldr	r0, [r2, #16]
 8016742:	f000 fb49 	bl	8016dd8 <__hi0bits>
 8016746:	f1c0 0020 	rsb	r0, r0, #32
 801674a:	9b05      	ldr	r3, [sp, #20]
 801674c:	4418      	add	r0, r3
 801674e:	f010 001f 	ands.w	r0, r0, #31
 8016752:	f000 8093 	beq.w	801687c <_dtoa_r+0x81c>
 8016756:	f1c0 0220 	rsb	r2, r0, #32
 801675a:	2a04      	cmp	r2, #4
 801675c:	f340 8085 	ble.w	801686a <_dtoa_r+0x80a>
 8016760:	9b04      	ldr	r3, [sp, #16]
 8016762:	f1c0 001c 	rsb	r0, r0, #28
 8016766:	4403      	add	r3, r0
 8016768:	9304      	str	r3, [sp, #16]
 801676a:	9b05      	ldr	r3, [sp, #20]
 801676c:	4480      	add	r8, r0
 801676e:	4403      	add	r3, r0
 8016770:	9305      	str	r3, [sp, #20]
 8016772:	9b04      	ldr	r3, [sp, #16]
 8016774:	2b00      	cmp	r3, #0
 8016776:	dd05      	ble.n	8016784 <_dtoa_r+0x724>
 8016778:	4629      	mov	r1, r5
 801677a:	461a      	mov	r2, r3
 801677c:	4630      	mov	r0, r6
 801677e:	f000 fc93 	bl	80170a8 <__lshift>
 8016782:	4605      	mov	r5, r0
 8016784:	9b05      	ldr	r3, [sp, #20]
 8016786:	2b00      	cmp	r3, #0
 8016788:	dd05      	ble.n	8016796 <_dtoa_r+0x736>
 801678a:	4621      	mov	r1, r4
 801678c:	461a      	mov	r2, r3
 801678e:	4630      	mov	r0, r6
 8016790:	f000 fc8a 	bl	80170a8 <__lshift>
 8016794:	4604      	mov	r4, r0
 8016796:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016798:	2b00      	cmp	r3, #0
 801679a:	d071      	beq.n	8016880 <_dtoa_r+0x820>
 801679c:	4621      	mov	r1, r4
 801679e:	4628      	mov	r0, r5
 80167a0:	f000 fcee 	bl	8017180 <__mcmp>
 80167a4:	2800      	cmp	r0, #0
 80167a6:	da6b      	bge.n	8016880 <_dtoa_r+0x820>
 80167a8:	2300      	movs	r3, #0
 80167aa:	4629      	mov	r1, r5
 80167ac:	220a      	movs	r2, #10
 80167ae:	4630      	mov	r0, r6
 80167b0:	f000 fa82 	bl	8016cb8 <__multadd>
 80167b4:	9b07      	ldr	r3, [sp, #28]
 80167b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80167ba:	4605      	mov	r5, r0
 80167bc:	2b00      	cmp	r3, #0
 80167be:	f000 8197 	beq.w	8016af0 <_dtoa_r+0xa90>
 80167c2:	4639      	mov	r1, r7
 80167c4:	2300      	movs	r3, #0
 80167c6:	220a      	movs	r2, #10
 80167c8:	4630      	mov	r0, r6
 80167ca:	f000 fa75 	bl	8016cb8 <__multadd>
 80167ce:	f1ba 0f00 	cmp.w	sl, #0
 80167d2:	4607      	mov	r7, r0
 80167d4:	f300 8093 	bgt.w	80168fe <_dtoa_r+0x89e>
 80167d8:	9b06      	ldr	r3, [sp, #24]
 80167da:	2b02      	cmp	r3, #2
 80167dc:	dc57      	bgt.n	801688e <_dtoa_r+0x82e>
 80167de:	e08e      	b.n	80168fe <_dtoa_r+0x89e>
 80167e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80167e2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80167e6:	e751      	b.n	801668c <_dtoa_r+0x62c>
 80167e8:	f109 34ff 	add.w	r4, r9, #4294967295
 80167ec:	42a3      	cmp	r3, r4
 80167ee:	bfbf      	itttt	lt
 80167f0:	1ae2      	sublt	r2, r4, r3
 80167f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80167f4:	189b      	addlt	r3, r3, r2
 80167f6:	930a      	strlt	r3, [sp, #40]	; 0x28
 80167f8:	bfae      	itee	ge
 80167fa:	1b1c      	subge	r4, r3, r4
 80167fc:	4623      	movlt	r3, r4
 80167fe:	2400      	movlt	r4, #0
 8016800:	f1b9 0f00 	cmp.w	r9, #0
 8016804:	bfb5      	itete	lt
 8016806:	9a04      	ldrlt	r2, [sp, #16]
 8016808:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801680c:	eba2 0809 	sublt.w	r8, r2, r9
 8016810:	464a      	movge	r2, r9
 8016812:	bfb8      	it	lt
 8016814:	2200      	movlt	r2, #0
 8016816:	e73c      	b.n	8016692 <_dtoa_r+0x632>
 8016818:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801681c:	9f07      	ldr	r7, [sp, #28]
 801681e:	461c      	mov	r4, r3
 8016820:	e744      	b.n	80166ac <_dtoa_r+0x64c>
 8016822:	461a      	mov	r2, r3
 8016824:	e770      	b.n	8016708 <_dtoa_r+0x6a8>
 8016826:	9b06      	ldr	r3, [sp, #24]
 8016828:	2b01      	cmp	r3, #1
 801682a:	dc18      	bgt.n	801685e <_dtoa_r+0x7fe>
 801682c:	9b02      	ldr	r3, [sp, #8]
 801682e:	b9b3      	cbnz	r3, 801685e <_dtoa_r+0x7fe>
 8016830:	9b03      	ldr	r3, [sp, #12]
 8016832:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8016836:	b9a2      	cbnz	r2, 8016862 <_dtoa_r+0x802>
 8016838:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801683c:	0d12      	lsrs	r2, r2, #20
 801683e:	0512      	lsls	r2, r2, #20
 8016840:	b18a      	cbz	r2, 8016866 <_dtoa_r+0x806>
 8016842:	9b04      	ldr	r3, [sp, #16]
 8016844:	3301      	adds	r3, #1
 8016846:	9304      	str	r3, [sp, #16]
 8016848:	9b05      	ldr	r3, [sp, #20]
 801684a:	3301      	adds	r3, #1
 801684c:	9305      	str	r3, [sp, #20]
 801684e:	2301      	movs	r3, #1
 8016850:	9309      	str	r3, [sp, #36]	; 0x24
 8016852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016854:	2b00      	cmp	r3, #0
 8016856:	f47f af70 	bne.w	801673a <_dtoa_r+0x6da>
 801685a:	2001      	movs	r0, #1
 801685c:	e775      	b.n	801674a <_dtoa_r+0x6ea>
 801685e:	2300      	movs	r3, #0
 8016860:	e7f6      	b.n	8016850 <_dtoa_r+0x7f0>
 8016862:	9b02      	ldr	r3, [sp, #8]
 8016864:	e7f4      	b.n	8016850 <_dtoa_r+0x7f0>
 8016866:	9209      	str	r2, [sp, #36]	; 0x24
 8016868:	e7f3      	b.n	8016852 <_dtoa_r+0x7f2>
 801686a:	d082      	beq.n	8016772 <_dtoa_r+0x712>
 801686c:	9b04      	ldr	r3, [sp, #16]
 801686e:	321c      	adds	r2, #28
 8016870:	4413      	add	r3, r2
 8016872:	9304      	str	r3, [sp, #16]
 8016874:	9b05      	ldr	r3, [sp, #20]
 8016876:	4490      	add	r8, r2
 8016878:	4413      	add	r3, r2
 801687a:	e779      	b.n	8016770 <_dtoa_r+0x710>
 801687c:	4602      	mov	r2, r0
 801687e:	e7f5      	b.n	801686c <_dtoa_r+0x80c>
 8016880:	f1b9 0f00 	cmp.w	r9, #0
 8016884:	dc36      	bgt.n	80168f4 <_dtoa_r+0x894>
 8016886:	9b06      	ldr	r3, [sp, #24]
 8016888:	2b02      	cmp	r3, #2
 801688a:	dd33      	ble.n	80168f4 <_dtoa_r+0x894>
 801688c:	46ca      	mov	sl, r9
 801688e:	f1ba 0f00 	cmp.w	sl, #0
 8016892:	d10d      	bne.n	80168b0 <_dtoa_r+0x850>
 8016894:	4621      	mov	r1, r4
 8016896:	4653      	mov	r3, sl
 8016898:	2205      	movs	r2, #5
 801689a:	4630      	mov	r0, r6
 801689c:	f000 fa0c 	bl	8016cb8 <__multadd>
 80168a0:	4601      	mov	r1, r0
 80168a2:	4604      	mov	r4, r0
 80168a4:	4628      	mov	r0, r5
 80168a6:	f000 fc6b 	bl	8017180 <__mcmp>
 80168aa:	2800      	cmp	r0, #0
 80168ac:	f73f ade4 	bgt.w	8016478 <_dtoa_r+0x418>
 80168b0:	9b08      	ldr	r3, [sp, #32]
 80168b2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80168b6:	ea6f 0b03 	mvn.w	fp, r3
 80168ba:	f04f 0900 	mov.w	r9, #0
 80168be:	4621      	mov	r1, r4
 80168c0:	4630      	mov	r0, r6
 80168c2:	f000 f9d7 	bl	8016c74 <_Bfree>
 80168c6:	2f00      	cmp	r7, #0
 80168c8:	f43f aea1 	beq.w	801660e <_dtoa_r+0x5ae>
 80168cc:	f1b9 0f00 	cmp.w	r9, #0
 80168d0:	d005      	beq.n	80168de <_dtoa_r+0x87e>
 80168d2:	45b9      	cmp	r9, r7
 80168d4:	d003      	beq.n	80168de <_dtoa_r+0x87e>
 80168d6:	4649      	mov	r1, r9
 80168d8:	4630      	mov	r0, r6
 80168da:	f000 f9cb 	bl	8016c74 <_Bfree>
 80168de:	4639      	mov	r1, r7
 80168e0:	4630      	mov	r0, r6
 80168e2:	f000 f9c7 	bl	8016c74 <_Bfree>
 80168e6:	e692      	b.n	801660e <_dtoa_r+0x5ae>
 80168e8:	2400      	movs	r4, #0
 80168ea:	4627      	mov	r7, r4
 80168ec:	e7e0      	b.n	80168b0 <_dtoa_r+0x850>
 80168ee:	4693      	mov	fp, r2
 80168f0:	4627      	mov	r7, r4
 80168f2:	e5c1      	b.n	8016478 <_dtoa_r+0x418>
 80168f4:	9b07      	ldr	r3, [sp, #28]
 80168f6:	46ca      	mov	sl, r9
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	f000 8100 	beq.w	8016afe <_dtoa_r+0xa9e>
 80168fe:	f1b8 0f00 	cmp.w	r8, #0
 8016902:	dd05      	ble.n	8016910 <_dtoa_r+0x8b0>
 8016904:	4639      	mov	r1, r7
 8016906:	4642      	mov	r2, r8
 8016908:	4630      	mov	r0, r6
 801690a:	f000 fbcd 	bl	80170a8 <__lshift>
 801690e:	4607      	mov	r7, r0
 8016910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016912:	2b00      	cmp	r3, #0
 8016914:	d05d      	beq.n	80169d2 <_dtoa_r+0x972>
 8016916:	6879      	ldr	r1, [r7, #4]
 8016918:	4630      	mov	r0, r6
 801691a:	f000 f96b 	bl	8016bf4 <_Balloc>
 801691e:	4680      	mov	r8, r0
 8016920:	b928      	cbnz	r0, 801692e <_dtoa_r+0x8ce>
 8016922:	4b82      	ldr	r3, [pc, #520]	; (8016b2c <_dtoa_r+0xacc>)
 8016924:	4602      	mov	r2, r0
 8016926:	f240 21ef 	movw	r1, #751	; 0x2ef
 801692a:	f7ff bbb1 	b.w	8016090 <_dtoa_r+0x30>
 801692e:	693a      	ldr	r2, [r7, #16]
 8016930:	3202      	adds	r2, #2
 8016932:	0092      	lsls	r2, r2, #2
 8016934:	f107 010c 	add.w	r1, r7, #12
 8016938:	300c      	adds	r0, #12
 801693a:	f7ff faf4 	bl	8015f26 <memcpy>
 801693e:	2201      	movs	r2, #1
 8016940:	4641      	mov	r1, r8
 8016942:	4630      	mov	r0, r6
 8016944:	f000 fbb0 	bl	80170a8 <__lshift>
 8016948:	9b01      	ldr	r3, [sp, #4]
 801694a:	3301      	adds	r3, #1
 801694c:	9304      	str	r3, [sp, #16]
 801694e:	9b01      	ldr	r3, [sp, #4]
 8016950:	4453      	add	r3, sl
 8016952:	9308      	str	r3, [sp, #32]
 8016954:	9b02      	ldr	r3, [sp, #8]
 8016956:	f003 0301 	and.w	r3, r3, #1
 801695a:	46b9      	mov	r9, r7
 801695c:	9307      	str	r3, [sp, #28]
 801695e:	4607      	mov	r7, r0
 8016960:	9b04      	ldr	r3, [sp, #16]
 8016962:	4621      	mov	r1, r4
 8016964:	3b01      	subs	r3, #1
 8016966:	4628      	mov	r0, r5
 8016968:	9302      	str	r3, [sp, #8]
 801696a:	f7ff faf1 	bl	8015f50 <quorem>
 801696e:	4603      	mov	r3, r0
 8016970:	3330      	adds	r3, #48	; 0x30
 8016972:	9005      	str	r0, [sp, #20]
 8016974:	4649      	mov	r1, r9
 8016976:	4628      	mov	r0, r5
 8016978:	9309      	str	r3, [sp, #36]	; 0x24
 801697a:	f000 fc01 	bl	8017180 <__mcmp>
 801697e:	463a      	mov	r2, r7
 8016980:	4682      	mov	sl, r0
 8016982:	4621      	mov	r1, r4
 8016984:	4630      	mov	r0, r6
 8016986:	f000 fc17 	bl	80171b8 <__mdiff>
 801698a:	68c2      	ldr	r2, [r0, #12]
 801698c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801698e:	4680      	mov	r8, r0
 8016990:	bb0a      	cbnz	r2, 80169d6 <_dtoa_r+0x976>
 8016992:	4601      	mov	r1, r0
 8016994:	4628      	mov	r0, r5
 8016996:	f000 fbf3 	bl	8017180 <__mcmp>
 801699a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801699c:	4602      	mov	r2, r0
 801699e:	4641      	mov	r1, r8
 80169a0:	4630      	mov	r0, r6
 80169a2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80169a6:	f000 f965 	bl	8016c74 <_Bfree>
 80169aa:	9b06      	ldr	r3, [sp, #24]
 80169ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80169ae:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80169b2:	ea43 0102 	orr.w	r1, r3, r2
 80169b6:	9b07      	ldr	r3, [sp, #28]
 80169b8:	4319      	orrs	r1, r3
 80169ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80169bc:	d10d      	bne.n	80169da <_dtoa_r+0x97a>
 80169be:	2b39      	cmp	r3, #57	; 0x39
 80169c0:	d029      	beq.n	8016a16 <_dtoa_r+0x9b6>
 80169c2:	f1ba 0f00 	cmp.w	sl, #0
 80169c6:	dd01      	ble.n	80169cc <_dtoa_r+0x96c>
 80169c8:	9b05      	ldr	r3, [sp, #20]
 80169ca:	3331      	adds	r3, #49	; 0x31
 80169cc:	9a02      	ldr	r2, [sp, #8]
 80169ce:	7013      	strb	r3, [r2, #0]
 80169d0:	e775      	b.n	80168be <_dtoa_r+0x85e>
 80169d2:	4638      	mov	r0, r7
 80169d4:	e7b8      	b.n	8016948 <_dtoa_r+0x8e8>
 80169d6:	2201      	movs	r2, #1
 80169d8:	e7e1      	b.n	801699e <_dtoa_r+0x93e>
 80169da:	f1ba 0f00 	cmp.w	sl, #0
 80169de:	db06      	blt.n	80169ee <_dtoa_r+0x98e>
 80169e0:	9906      	ldr	r1, [sp, #24]
 80169e2:	ea41 0a0a 	orr.w	sl, r1, sl
 80169e6:	9907      	ldr	r1, [sp, #28]
 80169e8:	ea5a 0a01 	orrs.w	sl, sl, r1
 80169ec:	d120      	bne.n	8016a30 <_dtoa_r+0x9d0>
 80169ee:	2a00      	cmp	r2, #0
 80169f0:	ddec      	ble.n	80169cc <_dtoa_r+0x96c>
 80169f2:	4629      	mov	r1, r5
 80169f4:	2201      	movs	r2, #1
 80169f6:	4630      	mov	r0, r6
 80169f8:	9304      	str	r3, [sp, #16]
 80169fa:	f000 fb55 	bl	80170a8 <__lshift>
 80169fe:	4621      	mov	r1, r4
 8016a00:	4605      	mov	r5, r0
 8016a02:	f000 fbbd 	bl	8017180 <__mcmp>
 8016a06:	2800      	cmp	r0, #0
 8016a08:	9b04      	ldr	r3, [sp, #16]
 8016a0a:	dc02      	bgt.n	8016a12 <_dtoa_r+0x9b2>
 8016a0c:	d1de      	bne.n	80169cc <_dtoa_r+0x96c>
 8016a0e:	07da      	lsls	r2, r3, #31
 8016a10:	d5dc      	bpl.n	80169cc <_dtoa_r+0x96c>
 8016a12:	2b39      	cmp	r3, #57	; 0x39
 8016a14:	d1d8      	bne.n	80169c8 <_dtoa_r+0x968>
 8016a16:	9a02      	ldr	r2, [sp, #8]
 8016a18:	2339      	movs	r3, #57	; 0x39
 8016a1a:	7013      	strb	r3, [r2, #0]
 8016a1c:	4643      	mov	r3, r8
 8016a1e:	4698      	mov	r8, r3
 8016a20:	3b01      	subs	r3, #1
 8016a22:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8016a26:	2a39      	cmp	r2, #57	; 0x39
 8016a28:	d051      	beq.n	8016ace <_dtoa_r+0xa6e>
 8016a2a:	3201      	adds	r2, #1
 8016a2c:	701a      	strb	r2, [r3, #0]
 8016a2e:	e746      	b.n	80168be <_dtoa_r+0x85e>
 8016a30:	2a00      	cmp	r2, #0
 8016a32:	dd03      	ble.n	8016a3c <_dtoa_r+0x9dc>
 8016a34:	2b39      	cmp	r3, #57	; 0x39
 8016a36:	d0ee      	beq.n	8016a16 <_dtoa_r+0x9b6>
 8016a38:	3301      	adds	r3, #1
 8016a3a:	e7c7      	b.n	80169cc <_dtoa_r+0x96c>
 8016a3c:	9a04      	ldr	r2, [sp, #16]
 8016a3e:	9908      	ldr	r1, [sp, #32]
 8016a40:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016a44:	428a      	cmp	r2, r1
 8016a46:	d02b      	beq.n	8016aa0 <_dtoa_r+0xa40>
 8016a48:	4629      	mov	r1, r5
 8016a4a:	2300      	movs	r3, #0
 8016a4c:	220a      	movs	r2, #10
 8016a4e:	4630      	mov	r0, r6
 8016a50:	f000 f932 	bl	8016cb8 <__multadd>
 8016a54:	45b9      	cmp	r9, r7
 8016a56:	4605      	mov	r5, r0
 8016a58:	f04f 0300 	mov.w	r3, #0
 8016a5c:	f04f 020a 	mov.w	r2, #10
 8016a60:	4649      	mov	r1, r9
 8016a62:	4630      	mov	r0, r6
 8016a64:	d107      	bne.n	8016a76 <_dtoa_r+0xa16>
 8016a66:	f000 f927 	bl	8016cb8 <__multadd>
 8016a6a:	4681      	mov	r9, r0
 8016a6c:	4607      	mov	r7, r0
 8016a6e:	9b04      	ldr	r3, [sp, #16]
 8016a70:	3301      	adds	r3, #1
 8016a72:	9304      	str	r3, [sp, #16]
 8016a74:	e774      	b.n	8016960 <_dtoa_r+0x900>
 8016a76:	f000 f91f 	bl	8016cb8 <__multadd>
 8016a7a:	4639      	mov	r1, r7
 8016a7c:	4681      	mov	r9, r0
 8016a7e:	2300      	movs	r3, #0
 8016a80:	220a      	movs	r2, #10
 8016a82:	4630      	mov	r0, r6
 8016a84:	f000 f918 	bl	8016cb8 <__multadd>
 8016a88:	4607      	mov	r7, r0
 8016a8a:	e7f0      	b.n	8016a6e <_dtoa_r+0xa0e>
 8016a8c:	f1ba 0f00 	cmp.w	sl, #0
 8016a90:	9a01      	ldr	r2, [sp, #4]
 8016a92:	bfcc      	ite	gt
 8016a94:	46d0      	movgt	r8, sl
 8016a96:	f04f 0801 	movle.w	r8, #1
 8016a9a:	4490      	add	r8, r2
 8016a9c:	f04f 0900 	mov.w	r9, #0
 8016aa0:	4629      	mov	r1, r5
 8016aa2:	2201      	movs	r2, #1
 8016aa4:	4630      	mov	r0, r6
 8016aa6:	9302      	str	r3, [sp, #8]
 8016aa8:	f000 fafe 	bl	80170a8 <__lshift>
 8016aac:	4621      	mov	r1, r4
 8016aae:	4605      	mov	r5, r0
 8016ab0:	f000 fb66 	bl	8017180 <__mcmp>
 8016ab4:	2800      	cmp	r0, #0
 8016ab6:	dcb1      	bgt.n	8016a1c <_dtoa_r+0x9bc>
 8016ab8:	d102      	bne.n	8016ac0 <_dtoa_r+0xa60>
 8016aba:	9b02      	ldr	r3, [sp, #8]
 8016abc:	07db      	lsls	r3, r3, #31
 8016abe:	d4ad      	bmi.n	8016a1c <_dtoa_r+0x9bc>
 8016ac0:	4643      	mov	r3, r8
 8016ac2:	4698      	mov	r8, r3
 8016ac4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016ac8:	2a30      	cmp	r2, #48	; 0x30
 8016aca:	d0fa      	beq.n	8016ac2 <_dtoa_r+0xa62>
 8016acc:	e6f7      	b.n	80168be <_dtoa_r+0x85e>
 8016ace:	9a01      	ldr	r2, [sp, #4]
 8016ad0:	429a      	cmp	r2, r3
 8016ad2:	d1a4      	bne.n	8016a1e <_dtoa_r+0x9be>
 8016ad4:	f10b 0b01 	add.w	fp, fp, #1
 8016ad8:	2331      	movs	r3, #49	; 0x31
 8016ada:	e778      	b.n	80169ce <_dtoa_r+0x96e>
 8016adc:	4b14      	ldr	r3, [pc, #80]	; (8016b30 <_dtoa_r+0xad0>)
 8016ade:	f7ff bb2a 	b.w	8016136 <_dtoa_r+0xd6>
 8016ae2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016ae4:	2b00      	cmp	r3, #0
 8016ae6:	f47f ab05 	bne.w	80160f4 <_dtoa_r+0x94>
 8016aea:	4b12      	ldr	r3, [pc, #72]	; (8016b34 <_dtoa_r+0xad4>)
 8016aec:	f7ff bb23 	b.w	8016136 <_dtoa_r+0xd6>
 8016af0:	f1ba 0f00 	cmp.w	sl, #0
 8016af4:	dc03      	bgt.n	8016afe <_dtoa_r+0xa9e>
 8016af6:	9b06      	ldr	r3, [sp, #24]
 8016af8:	2b02      	cmp	r3, #2
 8016afa:	f73f aec8 	bgt.w	801688e <_dtoa_r+0x82e>
 8016afe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016b02:	4621      	mov	r1, r4
 8016b04:	4628      	mov	r0, r5
 8016b06:	f7ff fa23 	bl	8015f50 <quorem>
 8016b0a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8016b0e:	f808 3b01 	strb.w	r3, [r8], #1
 8016b12:	9a01      	ldr	r2, [sp, #4]
 8016b14:	eba8 0202 	sub.w	r2, r8, r2
 8016b18:	4592      	cmp	sl, r2
 8016b1a:	ddb7      	ble.n	8016a8c <_dtoa_r+0xa2c>
 8016b1c:	4629      	mov	r1, r5
 8016b1e:	2300      	movs	r3, #0
 8016b20:	220a      	movs	r2, #10
 8016b22:	4630      	mov	r0, r6
 8016b24:	f000 f8c8 	bl	8016cb8 <__multadd>
 8016b28:	4605      	mov	r5, r0
 8016b2a:	e7ea      	b.n	8016b02 <_dtoa_r+0xaa2>
 8016b2c:	0802ce2c 	.word	0x0802ce2c
 8016b30:	0802d25c 	.word	0x0802d25c
 8016b34:	0802cdb0 	.word	0x0802cdb0

08016b38 <_free_r>:
 8016b38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016b3a:	2900      	cmp	r1, #0
 8016b3c:	d044      	beq.n	8016bc8 <_free_r+0x90>
 8016b3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016b42:	9001      	str	r0, [sp, #4]
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	f1a1 0404 	sub.w	r4, r1, #4
 8016b4a:	bfb8      	it	lt
 8016b4c:	18e4      	addlt	r4, r4, r3
 8016b4e:	f7fd fd07 	bl	8014560 <__malloc_lock>
 8016b52:	4a1e      	ldr	r2, [pc, #120]	; (8016bcc <_free_r+0x94>)
 8016b54:	9801      	ldr	r0, [sp, #4]
 8016b56:	6813      	ldr	r3, [r2, #0]
 8016b58:	b933      	cbnz	r3, 8016b68 <_free_r+0x30>
 8016b5a:	6063      	str	r3, [r4, #4]
 8016b5c:	6014      	str	r4, [r2, #0]
 8016b5e:	b003      	add	sp, #12
 8016b60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b64:	f7fd bd02 	b.w	801456c <__malloc_unlock>
 8016b68:	42a3      	cmp	r3, r4
 8016b6a:	d908      	bls.n	8016b7e <_free_r+0x46>
 8016b6c:	6825      	ldr	r5, [r4, #0]
 8016b6e:	1961      	adds	r1, r4, r5
 8016b70:	428b      	cmp	r3, r1
 8016b72:	bf01      	itttt	eq
 8016b74:	6819      	ldreq	r1, [r3, #0]
 8016b76:	685b      	ldreq	r3, [r3, #4]
 8016b78:	1949      	addeq	r1, r1, r5
 8016b7a:	6021      	streq	r1, [r4, #0]
 8016b7c:	e7ed      	b.n	8016b5a <_free_r+0x22>
 8016b7e:	461a      	mov	r2, r3
 8016b80:	685b      	ldr	r3, [r3, #4]
 8016b82:	b10b      	cbz	r3, 8016b88 <_free_r+0x50>
 8016b84:	42a3      	cmp	r3, r4
 8016b86:	d9fa      	bls.n	8016b7e <_free_r+0x46>
 8016b88:	6811      	ldr	r1, [r2, #0]
 8016b8a:	1855      	adds	r5, r2, r1
 8016b8c:	42a5      	cmp	r5, r4
 8016b8e:	d10b      	bne.n	8016ba8 <_free_r+0x70>
 8016b90:	6824      	ldr	r4, [r4, #0]
 8016b92:	4421      	add	r1, r4
 8016b94:	1854      	adds	r4, r2, r1
 8016b96:	42a3      	cmp	r3, r4
 8016b98:	6011      	str	r1, [r2, #0]
 8016b9a:	d1e0      	bne.n	8016b5e <_free_r+0x26>
 8016b9c:	681c      	ldr	r4, [r3, #0]
 8016b9e:	685b      	ldr	r3, [r3, #4]
 8016ba0:	6053      	str	r3, [r2, #4]
 8016ba2:	440c      	add	r4, r1
 8016ba4:	6014      	str	r4, [r2, #0]
 8016ba6:	e7da      	b.n	8016b5e <_free_r+0x26>
 8016ba8:	d902      	bls.n	8016bb0 <_free_r+0x78>
 8016baa:	230c      	movs	r3, #12
 8016bac:	6003      	str	r3, [r0, #0]
 8016bae:	e7d6      	b.n	8016b5e <_free_r+0x26>
 8016bb0:	6825      	ldr	r5, [r4, #0]
 8016bb2:	1961      	adds	r1, r4, r5
 8016bb4:	428b      	cmp	r3, r1
 8016bb6:	bf04      	itt	eq
 8016bb8:	6819      	ldreq	r1, [r3, #0]
 8016bba:	685b      	ldreq	r3, [r3, #4]
 8016bbc:	6063      	str	r3, [r4, #4]
 8016bbe:	bf04      	itt	eq
 8016bc0:	1949      	addeq	r1, r1, r5
 8016bc2:	6021      	streq	r1, [r4, #0]
 8016bc4:	6054      	str	r4, [r2, #4]
 8016bc6:	e7ca      	b.n	8016b5e <_free_r+0x26>
 8016bc8:	b003      	add	sp, #12
 8016bca:	bd30      	pop	{r4, r5, pc}
 8016bcc:	24031380 	.word	0x24031380

08016bd0 <__ascii_mbtowc>:
 8016bd0:	b082      	sub	sp, #8
 8016bd2:	b901      	cbnz	r1, 8016bd6 <__ascii_mbtowc+0x6>
 8016bd4:	a901      	add	r1, sp, #4
 8016bd6:	b142      	cbz	r2, 8016bea <__ascii_mbtowc+0x1a>
 8016bd8:	b14b      	cbz	r3, 8016bee <__ascii_mbtowc+0x1e>
 8016bda:	7813      	ldrb	r3, [r2, #0]
 8016bdc:	600b      	str	r3, [r1, #0]
 8016bde:	7812      	ldrb	r2, [r2, #0]
 8016be0:	1e10      	subs	r0, r2, #0
 8016be2:	bf18      	it	ne
 8016be4:	2001      	movne	r0, #1
 8016be6:	b002      	add	sp, #8
 8016be8:	4770      	bx	lr
 8016bea:	4610      	mov	r0, r2
 8016bec:	e7fb      	b.n	8016be6 <__ascii_mbtowc+0x16>
 8016bee:	f06f 0001 	mvn.w	r0, #1
 8016bf2:	e7f8      	b.n	8016be6 <__ascii_mbtowc+0x16>

08016bf4 <_Balloc>:
 8016bf4:	b570      	push	{r4, r5, r6, lr}
 8016bf6:	69c6      	ldr	r6, [r0, #28]
 8016bf8:	4604      	mov	r4, r0
 8016bfa:	460d      	mov	r5, r1
 8016bfc:	b976      	cbnz	r6, 8016c1c <_Balloc+0x28>
 8016bfe:	2010      	movs	r0, #16
 8016c00:	f7fd fbfe 	bl	8014400 <malloc>
 8016c04:	4602      	mov	r2, r0
 8016c06:	61e0      	str	r0, [r4, #28]
 8016c08:	b920      	cbnz	r0, 8016c14 <_Balloc+0x20>
 8016c0a:	4b18      	ldr	r3, [pc, #96]	; (8016c6c <_Balloc+0x78>)
 8016c0c:	4818      	ldr	r0, [pc, #96]	; (8016c70 <_Balloc+0x7c>)
 8016c0e:	216b      	movs	r1, #107	; 0x6b
 8016c10:	f002 fb9a 	bl	8019348 <__assert_func>
 8016c14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016c18:	6006      	str	r6, [r0, #0]
 8016c1a:	60c6      	str	r6, [r0, #12]
 8016c1c:	69e6      	ldr	r6, [r4, #28]
 8016c1e:	68f3      	ldr	r3, [r6, #12]
 8016c20:	b183      	cbz	r3, 8016c44 <_Balloc+0x50>
 8016c22:	69e3      	ldr	r3, [r4, #28]
 8016c24:	68db      	ldr	r3, [r3, #12]
 8016c26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016c2a:	b9b8      	cbnz	r0, 8016c5c <_Balloc+0x68>
 8016c2c:	2101      	movs	r1, #1
 8016c2e:	fa01 f605 	lsl.w	r6, r1, r5
 8016c32:	1d72      	adds	r2, r6, #5
 8016c34:	0092      	lsls	r2, r2, #2
 8016c36:	4620      	mov	r0, r4
 8016c38:	f002 fba4 	bl	8019384 <_calloc_r>
 8016c3c:	b160      	cbz	r0, 8016c58 <_Balloc+0x64>
 8016c3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016c42:	e00e      	b.n	8016c62 <_Balloc+0x6e>
 8016c44:	2221      	movs	r2, #33	; 0x21
 8016c46:	2104      	movs	r1, #4
 8016c48:	4620      	mov	r0, r4
 8016c4a:	f002 fb9b 	bl	8019384 <_calloc_r>
 8016c4e:	69e3      	ldr	r3, [r4, #28]
 8016c50:	60f0      	str	r0, [r6, #12]
 8016c52:	68db      	ldr	r3, [r3, #12]
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	d1e4      	bne.n	8016c22 <_Balloc+0x2e>
 8016c58:	2000      	movs	r0, #0
 8016c5a:	bd70      	pop	{r4, r5, r6, pc}
 8016c5c:	6802      	ldr	r2, [r0, #0]
 8016c5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016c62:	2300      	movs	r3, #0
 8016c64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016c68:	e7f7      	b.n	8016c5a <_Balloc+0x66>
 8016c6a:	bf00      	nop
 8016c6c:	0802cdbd 	.word	0x0802cdbd
 8016c70:	0802ce3d 	.word	0x0802ce3d

08016c74 <_Bfree>:
 8016c74:	b570      	push	{r4, r5, r6, lr}
 8016c76:	69c6      	ldr	r6, [r0, #28]
 8016c78:	4605      	mov	r5, r0
 8016c7a:	460c      	mov	r4, r1
 8016c7c:	b976      	cbnz	r6, 8016c9c <_Bfree+0x28>
 8016c7e:	2010      	movs	r0, #16
 8016c80:	f7fd fbbe 	bl	8014400 <malloc>
 8016c84:	4602      	mov	r2, r0
 8016c86:	61e8      	str	r0, [r5, #28]
 8016c88:	b920      	cbnz	r0, 8016c94 <_Bfree+0x20>
 8016c8a:	4b09      	ldr	r3, [pc, #36]	; (8016cb0 <_Bfree+0x3c>)
 8016c8c:	4809      	ldr	r0, [pc, #36]	; (8016cb4 <_Bfree+0x40>)
 8016c8e:	218f      	movs	r1, #143	; 0x8f
 8016c90:	f002 fb5a 	bl	8019348 <__assert_func>
 8016c94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016c98:	6006      	str	r6, [r0, #0]
 8016c9a:	60c6      	str	r6, [r0, #12]
 8016c9c:	b13c      	cbz	r4, 8016cae <_Bfree+0x3a>
 8016c9e:	69eb      	ldr	r3, [r5, #28]
 8016ca0:	6862      	ldr	r2, [r4, #4]
 8016ca2:	68db      	ldr	r3, [r3, #12]
 8016ca4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016ca8:	6021      	str	r1, [r4, #0]
 8016caa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016cae:	bd70      	pop	{r4, r5, r6, pc}
 8016cb0:	0802cdbd 	.word	0x0802cdbd
 8016cb4:	0802ce3d 	.word	0x0802ce3d

08016cb8 <__multadd>:
 8016cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016cbc:	690d      	ldr	r5, [r1, #16]
 8016cbe:	4607      	mov	r7, r0
 8016cc0:	460c      	mov	r4, r1
 8016cc2:	461e      	mov	r6, r3
 8016cc4:	f101 0c14 	add.w	ip, r1, #20
 8016cc8:	2000      	movs	r0, #0
 8016cca:	f8dc 3000 	ldr.w	r3, [ip]
 8016cce:	b299      	uxth	r1, r3
 8016cd0:	fb02 6101 	mla	r1, r2, r1, r6
 8016cd4:	0c1e      	lsrs	r6, r3, #16
 8016cd6:	0c0b      	lsrs	r3, r1, #16
 8016cd8:	fb02 3306 	mla	r3, r2, r6, r3
 8016cdc:	b289      	uxth	r1, r1
 8016cde:	3001      	adds	r0, #1
 8016ce0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016ce4:	4285      	cmp	r5, r0
 8016ce6:	f84c 1b04 	str.w	r1, [ip], #4
 8016cea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016cee:	dcec      	bgt.n	8016cca <__multadd+0x12>
 8016cf0:	b30e      	cbz	r6, 8016d36 <__multadd+0x7e>
 8016cf2:	68a3      	ldr	r3, [r4, #8]
 8016cf4:	42ab      	cmp	r3, r5
 8016cf6:	dc19      	bgt.n	8016d2c <__multadd+0x74>
 8016cf8:	6861      	ldr	r1, [r4, #4]
 8016cfa:	4638      	mov	r0, r7
 8016cfc:	3101      	adds	r1, #1
 8016cfe:	f7ff ff79 	bl	8016bf4 <_Balloc>
 8016d02:	4680      	mov	r8, r0
 8016d04:	b928      	cbnz	r0, 8016d12 <__multadd+0x5a>
 8016d06:	4602      	mov	r2, r0
 8016d08:	4b0c      	ldr	r3, [pc, #48]	; (8016d3c <__multadd+0x84>)
 8016d0a:	480d      	ldr	r0, [pc, #52]	; (8016d40 <__multadd+0x88>)
 8016d0c:	21ba      	movs	r1, #186	; 0xba
 8016d0e:	f002 fb1b 	bl	8019348 <__assert_func>
 8016d12:	6922      	ldr	r2, [r4, #16]
 8016d14:	3202      	adds	r2, #2
 8016d16:	f104 010c 	add.w	r1, r4, #12
 8016d1a:	0092      	lsls	r2, r2, #2
 8016d1c:	300c      	adds	r0, #12
 8016d1e:	f7ff f902 	bl	8015f26 <memcpy>
 8016d22:	4621      	mov	r1, r4
 8016d24:	4638      	mov	r0, r7
 8016d26:	f7ff ffa5 	bl	8016c74 <_Bfree>
 8016d2a:	4644      	mov	r4, r8
 8016d2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016d30:	3501      	adds	r5, #1
 8016d32:	615e      	str	r6, [r3, #20]
 8016d34:	6125      	str	r5, [r4, #16]
 8016d36:	4620      	mov	r0, r4
 8016d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d3c:	0802ce2c 	.word	0x0802ce2c
 8016d40:	0802ce3d 	.word	0x0802ce3d

08016d44 <__s2b>:
 8016d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016d48:	460c      	mov	r4, r1
 8016d4a:	4615      	mov	r5, r2
 8016d4c:	461f      	mov	r7, r3
 8016d4e:	2209      	movs	r2, #9
 8016d50:	3308      	adds	r3, #8
 8016d52:	4606      	mov	r6, r0
 8016d54:	fb93 f3f2 	sdiv	r3, r3, r2
 8016d58:	2100      	movs	r1, #0
 8016d5a:	2201      	movs	r2, #1
 8016d5c:	429a      	cmp	r2, r3
 8016d5e:	db09      	blt.n	8016d74 <__s2b+0x30>
 8016d60:	4630      	mov	r0, r6
 8016d62:	f7ff ff47 	bl	8016bf4 <_Balloc>
 8016d66:	b940      	cbnz	r0, 8016d7a <__s2b+0x36>
 8016d68:	4602      	mov	r2, r0
 8016d6a:	4b19      	ldr	r3, [pc, #100]	; (8016dd0 <__s2b+0x8c>)
 8016d6c:	4819      	ldr	r0, [pc, #100]	; (8016dd4 <__s2b+0x90>)
 8016d6e:	21d3      	movs	r1, #211	; 0xd3
 8016d70:	f002 faea 	bl	8019348 <__assert_func>
 8016d74:	0052      	lsls	r2, r2, #1
 8016d76:	3101      	adds	r1, #1
 8016d78:	e7f0      	b.n	8016d5c <__s2b+0x18>
 8016d7a:	9b08      	ldr	r3, [sp, #32]
 8016d7c:	6143      	str	r3, [r0, #20]
 8016d7e:	2d09      	cmp	r5, #9
 8016d80:	f04f 0301 	mov.w	r3, #1
 8016d84:	6103      	str	r3, [r0, #16]
 8016d86:	dd16      	ble.n	8016db6 <__s2b+0x72>
 8016d88:	f104 0909 	add.w	r9, r4, #9
 8016d8c:	46c8      	mov	r8, r9
 8016d8e:	442c      	add	r4, r5
 8016d90:	f818 3b01 	ldrb.w	r3, [r8], #1
 8016d94:	4601      	mov	r1, r0
 8016d96:	3b30      	subs	r3, #48	; 0x30
 8016d98:	220a      	movs	r2, #10
 8016d9a:	4630      	mov	r0, r6
 8016d9c:	f7ff ff8c 	bl	8016cb8 <__multadd>
 8016da0:	45a0      	cmp	r8, r4
 8016da2:	d1f5      	bne.n	8016d90 <__s2b+0x4c>
 8016da4:	f1a5 0408 	sub.w	r4, r5, #8
 8016da8:	444c      	add	r4, r9
 8016daa:	1b2d      	subs	r5, r5, r4
 8016dac:	1963      	adds	r3, r4, r5
 8016dae:	42bb      	cmp	r3, r7
 8016db0:	db04      	blt.n	8016dbc <__s2b+0x78>
 8016db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016db6:	340a      	adds	r4, #10
 8016db8:	2509      	movs	r5, #9
 8016dba:	e7f6      	b.n	8016daa <__s2b+0x66>
 8016dbc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016dc0:	4601      	mov	r1, r0
 8016dc2:	3b30      	subs	r3, #48	; 0x30
 8016dc4:	220a      	movs	r2, #10
 8016dc6:	4630      	mov	r0, r6
 8016dc8:	f7ff ff76 	bl	8016cb8 <__multadd>
 8016dcc:	e7ee      	b.n	8016dac <__s2b+0x68>
 8016dce:	bf00      	nop
 8016dd0:	0802ce2c 	.word	0x0802ce2c
 8016dd4:	0802ce3d 	.word	0x0802ce3d

08016dd8 <__hi0bits>:
 8016dd8:	0c03      	lsrs	r3, r0, #16
 8016dda:	041b      	lsls	r3, r3, #16
 8016ddc:	b9d3      	cbnz	r3, 8016e14 <__hi0bits+0x3c>
 8016dde:	0400      	lsls	r0, r0, #16
 8016de0:	2310      	movs	r3, #16
 8016de2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8016de6:	bf04      	itt	eq
 8016de8:	0200      	lsleq	r0, r0, #8
 8016dea:	3308      	addeq	r3, #8
 8016dec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8016df0:	bf04      	itt	eq
 8016df2:	0100      	lsleq	r0, r0, #4
 8016df4:	3304      	addeq	r3, #4
 8016df6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8016dfa:	bf04      	itt	eq
 8016dfc:	0080      	lsleq	r0, r0, #2
 8016dfe:	3302      	addeq	r3, #2
 8016e00:	2800      	cmp	r0, #0
 8016e02:	db05      	blt.n	8016e10 <__hi0bits+0x38>
 8016e04:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8016e08:	f103 0301 	add.w	r3, r3, #1
 8016e0c:	bf08      	it	eq
 8016e0e:	2320      	moveq	r3, #32
 8016e10:	4618      	mov	r0, r3
 8016e12:	4770      	bx	lr
 8016e14:	2300      	movs	r3, #0
 8016e16:	e7e4      	b.n	8016de2 <__hi0bits+0xa>

08016e18 <__lo0bits>:
 8016e18:	6803      	ldr	r3, [r0, #0]
 8016e1a:	f013 0207 	ands.w	r2, r3, #7
 8016e1e:	d00c      	beq.n	8016e3a <__lo0bits+0x22>
 8016e20:	07d9      	lsls	r1, r3, #31
 8016e22:	d422      	bmi.n	8016e6a <__lo0bits+0x52>
 8016e24:	079a      	lsls	r2, r3, #30
 8016e26:	bf49      	itett	mi
 8016e28:	085b      	lsrmi	r3, r3, #1
 8016e2a:	089b      	lsrpl	r3, r3, #2
 8016e2c:	6003      	strmi	r3, [r0, #0]
 8016e2e:	2201      	movmi	r2, #1
 8016e30:	bf5c      	itt	pl
 8016e32:	6003      	strpl	r3, [r0, #0]
 8016e34:	2202      	movpl	r2, #2
 8016e36:	4610      	mov	r0, r2
 8016e38:	4770      	bx	lr
 8016e3a:	b299      	uxth	r1, r3
 8016e3c:	b909      	cbnz	r1, 8016e42 <__lo0bits+0x2a>
 8016e3e:	0c1b      	lsrs	r3, r3, #16
 8016e40:	2210      	movs	r2, #16
 8016e42:	b2d9      	uxtb	r1, r3
 8016e44:	b909      	cbnz	r1, 8016e4a <__lo0bits+0x32>
 8016e46:	3208      	adds	r2, #8
 8016e48:	0a1b      	lsrs	r3, r3, #8
 8016e4a:	0719      	lsls	r1, r3, #28
 8016e4c:	bf04      	itt	eq
 8016e4e:	091b      	lsreq	r3, r3, #4
 8016e50:	3204      	addeq	r2, #4
 8016e52:	0799      	lsls	r1, r3, #30
 8016e54:	bf04      	itt	eq
 8016e56:	089b      	lsreq	r3, r3, #2
 8016e58:	3202      	addeq	r2, #2
 8016e5a:	07d9      	lsls	r1, r3, #31
 8016e5c:	d403      	bmi.n	8016e66 <__lo0bits+0x4e>
 8016e5e:	085b      	lsrs	r3, r3, #1
 8016e60:	f102 0201 	add.w	r2, r2, #1
 8016e64:	d003      	beq.n	8016e6e <__lo0bits+0x56>
 8016e66:	6003      	str	r3, [r0, #0]
 8016e68:	e7e5      	b.n	8016e36 <__lo0bits+0x1e>
 8016e6a:	2200      	movs	r2, #0
 8016e6c:	e7e3      	b.n	8016e36 <__lo0bits+0x1e>
 8016e6e:	2220      	movs	r2, #32
 8016e70:	e7e1      	b.n	8016e36 <__lo0bits+0x1e>
	...

08016e74 <__i2b>:
 8016e74:	b510      	push	{r4, lr}
 8016e76:	460c      	mov	r4, r1
 8016e78:	2101      	movs	r1, #1
 8016e7a:	f7ff febb 	bl	8016bf4 <_Balloc>
 8016e7e:	4602      	mov	r2, r0
 8016e80:	b928      	cbnz	r0, 8016e8e <__i2b+0x1a>
 8016e82:	4b05      	ldr	r3, [pc, #20]	; (8016e98 <__i2b+0x24>)
 8016e84:	4805      	ldr	r0, [pc, #20]	; (8016e9c <__i2b+0x28>)
 8016e86:	f240 1145 	movw	r1, #325	; 0x145
 8016e8a:	f002 fa5d 	bl	8019348 <__assert_func>
 8016e8e:	2301      	movs	r3, #1
 8016e90:	6144      	str	r4, [r0, #20]
 8016e92:	6103      	str	r3, [r0, #16]
 8016e94:	bd10      	pop	{r4, pc}
 8016e96:	bf00      	nop
 8016e98:	0802ce2c 	.word	0x0802ce2c
 8016e9c:	0802ce3d 	.word	0x0802ce3d

08016ea0 <__multiply>:
 8016ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ea4:	4691      	mov	r9, r2
 8016ea6:	690a      	ldr	r2, [r1, #16]
 8016ea8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016eac:	429a      	cmp	r2, r3
 8016eae:	bfb8      	it	lt
 8016eb0:	460b      	movlt	r3, r1
 8016eb2:	460c      	mov	r4, r1
 8016eb4:	bfbc      	itt	lt
 8016eb6:	464c      	movlt	r4, r9
 8016eb8:	4699      	movlt	r9, r3
 8016eba:	6927      	ldr	r7, [r4, #16]
 8016ebc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016ec0:	68a3      	ldr	r3, [r4, #8]
 8016ec2:	6861      	ldr	r1, [r4, #4]
 8016ec4:	eb07 060a 	add.w	r6, r7, sl
 8016ec8:	42b3      	cmp	r3, r6
 8016eca:	b085      	sub	sp, #20
 8016ecc:	bfb8      	it	lt
 8016ece:	3101      	addlt	r1, #1
 8016ed0:	f7ff fe90 	bl	8016bf4 <_Balloc>
 8016ed4:	b930      	cbnz	r0, 8016ee4 <__multiply+0x44>
 8016ed6:	4602      	mov	r2, r0
 8016ed8:	4b44      	ldr	r3, [pc, #272]	; (8016fec <__multiply+0x14c>)
 8016eda:	4845      	ldr	r0, [pc, #276]	; (8016ff0 <__multiply+0x150>)
 8016edc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8016ee0:	f002 fa32 	bl	8019348 <__assert_func>
 8016ee4:	f100 0514 	add.w	r5, r0, #20
 8016ee8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8016eec:	462b      	mov	r3, r5
 8016eee:	2200      	movs	r2, #0
 8016ef0:	4543      	cmp	r3, r8
 8016ef2:	d321      	bcc.n	8016f38 <__multiply+0x98>
 8016ef4:	f104 0314 	add.w	r3, r4, #20
 8016ef8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8016efc:	f109 0314 	add.w	r3, r9, #20
 8016f00:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8016f04:	9202      	str	r2, [sp, #8]
 8016f06:	1b3a      	subs	r2, r7, r4
 8016f08:	3a15      	subs	r2, #21
 8016f0a:	f022 0203 	bic.w	r2, r2, #3
 8016f0e:	3204      	adds	r2, #4
 8016f10:	f104 0115 	add.w	r1, r4, #21
 8016f14:	428f      	cmp	r7, r1
 8016f16:	bf38      	it	cc
 8016f18:	2204      	movcc	r2, #4
 8016f1a:	9201      	str	r2, [sp, #4]
 8016f1c:	9a02      	ldr	r2, [sp, #8]
 8016f1e:	9303      	str	r3, [sp, #12]
 8016f20:	429a      	cmp	r2, r3
 8016f22:	d80c      	bhi.n	8016f3e <__multiply+0x9e>
 8016f24:	2e00      	cmp	r6, #0
 8016f26:	dd03      	ble.n	8016f30 <__multiply+0x90>
 8016f28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8016f2c:	2b00      	cmp	r3, #0
 8016f2e:	d05b      	beq.n	8016fe8 <__multiply+0x148>
 8016f30:	6106      	str	r6, [r0, #16]
 8016f32:	b005      	add	sp, #20
 8016f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f38:	f843 2b04 	str.w	r2, [r3], #4
 8016f3c:	e7d8      	b.n	8016ef0 <__multiply+0x50>
 8016f3e:	f8b3 a000 	ldrh.w	sl, [r3]
 8016f42:	f1ba 0f00 	cmp.w	sl, #0
 8016f46:	d024      	beq.n	8016f92 <__multiply+0xf2>
 8016f48:	f104 0e14 	add.w	lr, r4, #20
 8016f4c:	46a9      	mov	r9, r5
 8016f4e:	f04f 0c00 	mov.w	ip, #0
 8016f52:	f85e 2b04 	ldr.w	r2, [lr], #4
 8016f56:	f8d9 1000 	ldr.w	r1, [r9]
 8016f5a:	fa1f fb82 	uxth.w	fp, r2
 8016f5e:	b289      	uxth	r1, r1
 8016f60:	fb0a 110b 	mla	r1, sl, fp, r1
 8016f64:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8016f68:	f8d9 2000 	ldr.w	r2, [r9]
 8016f6c:	4461      	add	r1, ip
 8016f6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8016f72:	fb0a c20b 	mla	r2, sl, fp, ip
 8016f76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016f7a:	b289      	uxth	r1, r1
 8016f7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8016f80:	4577      	cmp	r7, lr
 8016f82:	f849 1b04 	str.w	r1, [r9], #4
 8016f86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8016f8a:	d8e2      	bhi.n	8016f52 <__multiply+0xb2>
 8016f8c:	9a01      	ldr	r2, [sp, #4]
 8016f8e:	f845 c002 	str.w	ip, [r5, r2]
 8016f92:	9a03      	ldr	r2, [sp, #12]
 8016f94:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8016f98:	3304      	adds	r3, #4
 8016f9a:	f1b9 0f00 	cmp.w	r9, #0
 8016f9e:	d021      	beq.n	8016fe4 <__multiply+0x144>
 8016fa0:	6829      	ldr	r1, [r5, #0]
 8016fa2:	f104 0c14 	add.w	ip, r4, #20
 8016fa6:	46ae      	mov	lr, r5
 8016fa8:	f04f 0a00 	mov.w	sl, #0
 8016fac:	f8bc b000 	ldrh.w	fp, [ip]
 8016fb0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8016fb4:	fb09 220b 	mla	r2, r9, fp, r2
 8016fb8:	4452      	add	r2, sl
 8016fba:	b289      	uxth	r1, r1
 8016fbc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8016fc0:	f84e 1b04 	str.w	r1, [lr], #4
 8016fc4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016fc8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8016fcc:	f8be 1000 	ldrh.w	r1, [lr]
 8016fd0:	fb09 110a 	mla	r1, r9, sl, r1
 8016fd4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8016fd8:	4567      	cmp	r7, ip
 8016fda:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8016fde:	d8e5      	bhi.n	8016fac <__multiply+0x10c>
 8016fe0:	9a01      	ldr	r2, [sp, #4]
 8016fe2:	50a9      	str	r1, [r5, r2]
 8016fe4:	3504      	adds	r5, #4
 8016fe6:	e799      	b.n	8016f1c <__multiply+0x7c>
 8016fe8:	3e01      	subs	r6, #1
 8016fea:	e79b      	b.n	8016f24 <__multiply+0x84>
 8016fec:	0802ce2c 	.word	0x0802ce2c
 8016ff0:	0802ce3d 	.word	0x0802ce3d

08016ff4 <__pow5mult>:
 8016ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016ff8:	4615      	mov	r5, r2
 8016ffa:	f012 0203 	ands.w	r2, r2, #3
 8016ffe:	4606      	mov	r6, r0
 8017000:	460f      	mov	r7, r1
 8017002:	d007      	beq.n	8017014 <__pow5mult+0x20>
 8017004:	4c25      	ldr	r4, [pc, #148]	; (801709c <__pow5mult+0xa8>)
 8017006:	3a01      	subs	r2, #1
 8017008:	2300      	movs	r3, #0
 801700a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801700e:	f7ff fe53 	bl	8016cb8 <__multadd>
 8017012:	4607      	mov	r7, r0
 8017014:	10ad      	asrs	r5, r5, #2
 8017016:	d03d      	beq.n	8017094 <__pow5mult+0xa0>
 8017018:	69f4      	ldr	r4, [r6, #28]
 801701a:	b97c      	cbnz	r4, 801703c <__pow5mult+0x48>
 801701c:	2010      	movs	r0, #16
 801701e:	f7fd f9ef 	bl	8014400 <malloc>
 8017022:	4602      	mov	r2, r0
 8017024:	61f0      	str	r0, [r6, #28]
 8017026:	b928      	cbnz	r0, 8017034 <__pow5mult+0x40>
 8017028:	4b1d      	ldr	r3, [pc, #116]	; (80170a0 <__pow5mult+0xac>)
 801702a:	481e      	ldr	r0, [pc, #120]	; (80170a4 <__pow5mult+0xb0>)
 801702c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8017030:	f002 f98a 	bl	8019348 <__assert_func>
 8017034:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017038:	6004      	str	r4, [r0, #0]
 801703a:	60c4      	str	r4, [r0, #12]
 801703c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8017040:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017044:	b94c      	cbnz	r4, 801705a <__pow5mult+0x66>
 8017046:	f240 2171 	movw	r1, #625	; 0x271
 801704a:	4630      	mov	r0, r6
 801704c:	f7ff ff12 	bl	8016e74 <__i2b>
 8017050:	2300      	movs	r3, #0
 8017052:	f8c8 0008 	str.w	r0, [r8, #8]
 8017056:	4604      	mov	r4, r0
 8017058:	6003      	str	r3, [r0, #0]
 801705a:	f04f 0900 	mov.w	r9, #0
 801705e:	07eb      	lsls	r3, r5, #31
 8017060:	d50a      	bpl.n	8017078 <__pow5mult+0x84>
 8017062:	4639      	mov	r1, r7
 8017064:	4622      	mov	r2, r4
 8017066:	4630      	mov	r0, r6
 8017068:	f7ff ff1a 	bl	8016ea0 <__multiply>
 801706c:	4639      	mov	r1, r7
 801706e:	4680      	mov	r8, r0
 8017070:	4630      	mov	r0, r6
 8017072:	f7ff fdff 	bl	8016c74 <_Bfree>
 8017076:	4647      	mov	r7, r8
 8017078:	106d      	asrs	r5, r5, #1
 801707a:	d00b      	beq.n	8017094 <__pow5mult+0xa0>
 801707c:	6820      	ldr	r0, [r4, #0]
 801707e:	b938      	cbnz	r0, 8017090 <__pow5mult+0x9c>
 8017080:	4622      	mov	r2, r4
 8017082:	4621      	mov	r1, r4
 8017084:	4630      	mov	r0, r6
 8017086:	f7ff ff0b 	bl	8016ea0 <__multiply>
 801708a:	6020      	str	r0, [r4, #0]
 801708c:	f8c0 9000 	str.w	r9, [r0]
 8017090:	4604      	mov	r4, r0
 8017092:	e7e4      	b.n	801705e <__pow5mult+0x6a>
 8017094:	4638      	mov	r0, r7
 8017096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801709a:	bf00      	nop
 801709c:	0802cf88 	.word	0x0802cf88
 80170a0:	0802cdbd 	.word	0x0802cdbd
 80170a4:	0802ce3d 	.word	0x0802ce3d

080170a8 <__lshift>:
 80170a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80170ac:	460c      	mov	r4, r1
 80170ae:	6849      	ldr	r1, [r1, #4]
 80170b0:	6923      	ldr	r3, [r4, #16]
 80170b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80170b6:	68a3      	ldr	r3, [r4, #8]
 80170b8:	4607      	mov	r7, r0
 80170ba:	4691      	mov	r9, r2
 80170bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80170c0:	f108 0601 	add.w	r6, r8, #1
 80170c4:	42b3      	cmp	r3, r6
 80170c6:	db0b      	blt.n	80170e0 <__lshift+0x38>
 80170c8:	4638      	mov	r0, r7
 80170ca:	f7ff fd93 	bl	8016bf4 <_Balloc>
 80170ce:	4605      	mov	r5, r0
 80170d0:	b948      	cbnz	r0, 80170e6 <__lshift+0x3e>
 80170d2:	4602      	mov	r2, r0
 80170d4:	4b28      	ldr	r3, [pc, #160]	; (8017178 <__lshift+0xd0>)
 80170d6:	4829      	ldr	r0, [pc, #164]	; (801717c <__lshift+0xd4>)
 80170d8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80170dc:	f002 f934 	bl	8019348 <__assert_func>
 80170e0:	3101      	adds	r1, #1
 80170e2:	005b      	lsls	r3, r3, #1
 80170e4:	e7ee      	b.n	80170c4 <__lshift+0x1c>
 80170e6:	2300      	movs	r3, #0
 80170e8:	f100 0114 	add.w	r1, r0, #20
 80170ec:	f100 0210 	add.w	r2, r0, #16
 80170f0:	4618      	mov	r0, r3
 80170f2:	4553      	cmp	r3, sl
 80170f4:	db33      	blt.n	801715e <__lshift+0xb6>
 80170f6:	6920      	ldr	r0, [r4, #16]
 80170f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80170fc:	f104 0314 	add.w	r3, r4, #20
 8017100:	f019 091f 	ands.w	r9, r9, #31
 8017104:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017108:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801710c:	d02b      	beq.n	8017166 <__lshift+0xbe>
 801710e:	f1c9 0e20 	rsb	lr, r9, #32
 8017112:	468a      	mov	sl, r1
 8017114:	2200      	movs	r2, #0
 8017116:	6818      	ldr	r0, [r3, #0]
 8017118:	fa00 f009 	lsl.w	r0, r0, r9
 801711c:	4310      	orrs	r0, r2
 801711e:	f84a 0b04 	str.w	r0, [sl], #4
 8017122:	f853 2b04 	ldr.w	r2, [r3], #4
 8017126:	459c      	cmp	ip, r3
 8017128:	fa22 f20e 	lsr.w	r2, r2, lr
 801712c:	d8f3      	bhi.n	8017116 <__lshift+0x6e>
 801712e:	ebac 0304 	sub.w	r3, ip, r4
 8017132:	3b15      	subs	r3, #21
 8017134:	f023 0303 	bic.w	r3, r3, #3
 8017138:	3304      	adds	r3, #4
 801713a:	f104 0015 	add.w	r0, r4, #21
 801713e:	4584      	cmp	ip, r0
 8017140:	bf38      	it	cc
 8017142:	2304      	movcc	r3, #4
 8017144:	50ca      	str	r2, [r1, r3]
 8017146:	b10a      	cbz	r2, 801714c <__lshift+0xa4>
 8017148:	f108 0602 	add.w	r6, r8, #2
 801714c:	3e01      	subs	r6, #1
 801714e:	4638      	mov	r0, r7
 8017150:	612e      	str	r6, [r5, #16]
 8017152:	4621      	mov	r1, r4
 8017154:	f7ff fd8e 	bl	8016c74 <_Bfree>
 8017158:	4628      	mov	r0, r5
 801715a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801715e:	f842 0f04 	str.w	r0, [r2, #4]!
 8017162:	3301      	adds	r3, #1
 8017164:	e7c5      	b.n	80170f2 <__lshift+0x4a>
 8017166:	3904      	subs	r1, #4
 8017168:	f853 2b04 	ldr.w	r2, [r3], #4
 801716c:	f841 2f04 	str.w	r2, [r1, #4]!
 8017170:	459c      	cmp	ip, r3
 8017172:	d8f9      	bhi.n	8017168 <__lshift+0xc0>
 8017174:	e7ea      	b.n	801714c <__lshift+0xa4>
 8017176:	bf00      	nop
 8017178:	0802ce2c 	.word	0x0802ce2c
 801717c:	0802ce3d 	.word	0x0802ce3d

08017180 <__mcmp>:
 8017180:	b530      	push	{r4, r5, lr}
 8017182:	6902      	ldr	r2, [r0, #16]
 8017184:	690c      	ldr	r4, [r1, #16]
 8017186:	1b12      	subs	r2, r2, r4
 8017188:	d10e      	bne.n	80171a8 <__mcmp+0x28>
 801718a:	f100 0314 	add.w	r3, r0, #20
 801718e:	3114      	adds	r1, #20
 8017190:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8017194:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8017198:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801719c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80171a0:	42a5      	cmp	r5, r4
 80171a2:	d003      	beq.n	80171ac <__mcmp+0x2c>
 80171a4:	d305      	bcc.n	80171b2 <__mcmp+0x32>
 80171a6:	2201      	movs	r2, #1
 80171a8:	4610      	mov	r0, r2
 80171aa:	bd30      	pop	{r4, r5, pc}
 80171ac:	4283      	cmp	r3, r0
 80171ae:	d3f3      	bcc.n	8017198 <__mcmp+0x18>
 80171b0:	e7fa      	b.n	80171a8 <__mcmp+0x28>
 80171b2:	f04f 32ff 	mov.w	r2, #4294967295
 80171b6:	e7f7      	b.n	80171a8 <__mcmp+0x28>

080171b8 <__mdiff>:
 80171b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171bc:	460c      	mov	r4, r1
 80171be:	4606      	mov	r6, r0
 80171c0:	4611      	mov	r1, r2
 80171c2:	4620      	mov	r0, r4
 80171c4:	4690      	mov	r8, r2
 80171c6:	f7ff ffdb 	bl	8017180 <__mcmp>
 80171ca:	1e05      	subs	r5, r0, #0
 80171cc:	d110      	bne.n	80171f0 <__mdiff+0x38>
 80171ce:	4629      	mov	r1, r5
 80171d0:	4630      	mov	r0, r6
 80171d2:	f7ff fd0f 	bl	8016bf4 <_Balloc>
 80171d6:	b930      	cbnz	r0, 80171e6 <__mdiff+0x2e>
 80171d8:	4b3a      	ldr	r3, [pc, #232]	; (80172c4 <__mdiff+0x10c>)
 80171da:	4602      	mov	r2, r0
 80171dc:	f240 2137 	movw	r1, #567	; 0x237
 80171e0:	4839      	ldr	r0, [pc, #228]	; (80172c8 <__mdiff+0x110>)
 80171e2:	f002 f8b1 	bl	8019348 <__assert_func>
 80171e6:	2301      	movs	r3, #1
 80171e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80171ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171f0:	bfa4      	itt	ge
 80171f2:	4643      	movge	r3, r8
 80171f4:	46a0      	movge	r8, r4
 80171f6:	4630      	mov	r0, r6
 80171f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80171fc:	bfa6      	itte	ge
 80171fe:	461c      	movge	r4, r3
 8017200:	2500      	movge	r5, #0
 8017202:	2501      	movlt	r5, #1
 8017204:	f7ff fcf6 	bl	8016bf4 <_Balloc>
 8017208:	b920      	cbnz	r0, 8017214 <__mdiff+0x5c>
 801720a:	4b2e      	ldr	r3, [pc, #184]	; (80172c4 <__mdiff+0x10c>)
 801720c:	4602      	mov	r2, r0
 801720e:	f240 2145 	movw	r1, #581	; 0x245
 8017212:	e7e5      	b.n	80171e0 <__mdiff+0x28>
 8017214:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8017218:	6926      	ldr	r6, [r4, #16]
 801721a:	60c5      	str	r5, [r0, #12]
 801721c:	f104 0914 	add.w	r9, r4, #20
 8017220:	f108 0514 	add.w	r5, r8, #20
 8017224:	f100 0e14 	add.w	lr, r0, #20
 8017228:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801722c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8017230:	f108 0210 	add.w	r2, r8, #16
 8017234:	46f2      	mov	sl, lr
 8017236:	2100      	movs	r1, #0
 8017238:	f859 3b04 	ldr.w	r3, [r9], #4
 801723c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8017240:	fa11 f88b 	uxtah	r8, r1, fp
 8017244:	b299      	uxth	r1, r3
 8017246:	0c1b      	lsrs	r3, r3, #16
 8017248:	eba8 0801 	sub.w	r8, r8, r1
 801724c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8017250:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8017254:	fa1f f888 	uxth.w	r8, r8
 8017258:	1419      	asrs	r1, r3, #16
 801725a:	454e      	cmp	r6, r9
 801725c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8017260:	f84a 3b04 	str.w	r3, [sl], #4
 8017264:	d8e8      	bhi.n	8017238 <__mdiff+0x80>
 8017266:	1b33      	subs	r3, r6, r4
 8017268:	3b15      	subs	r3, #21
 801726a:	f023 0303 	bic.w	r3, r3, #3
 801726e:	3304      	adds	r3, #4
 8017270:	3415      	adds	r4, #21
 8017272:	42a6      	cmp	r6, r4
 8017274:	bf38      	it	cc
 8017276:	2304      	movcc	r3, #4
 8017278:	441d      	add	r5, r3
 801727a:	4473      	add	r3, lr
 801727c:	469e      	mov	lr, r3
 801727e:	462e      	mov	r6, r5
 8017280:	4566      	cmp	r6, ip
 8017282:	d30e      	bcc.n	80172a2 <__mdiff+0xea>
 8017284:	f10c 0203 	add.w	r2, ip, #3
 8017288:	1b52      	subs	r2, r2, r5
 801728a:	f022 0203 	bic.w	r2, r2, #3
 801728e:	3d03      	subs	r5, #3
 8017290:	45ac      	cmp	ip, r5
 8017292:	bf38      	it	cc
 8017294:	2200      	movcc	r2, #0
 8017296:	4413      	add	r3, r2
 8017298:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801729c:	b17a      	cbz	r2, 80172be <__mdiff+0x106>
 801729e:	6107      	str	r7, [r0, #16]
 80172a0:	e7a4      	b.n	80171ec <__mdiff+0x34>
 80172a2:	f856 8b04 	ldr.w	r8, [r6], #4
 80172a6:	fa11 f288 	uxtah	r2, r1, r8
 80172aa:	1414      	asrs	r4, r2, #16
 80172ac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80172b0:	b292      	uxth	r2, r2
 80172b2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80172b6:	f84e 2b04 	str.w	r2, [lr], #4
 80172ba:	1421      	asrs	r1, r4, #16
 80172bc:	e7e0      	b.n	8017280 <__mdiff+0xc8>
 80172be:	3f01      	subs	r7, #1
 80172c0:	e7ea      	b.n	8017298 <__mdiff+0xe0>
 80172c2:	bf00      	nop
 80172c4:	0802ce2c 	.word	0x0802ce2c
 80172c8:	0802ce3d 	.word	0x0802ce3d

080172cc <__ulp>:
 80172cc:	b082      	sub	sp, #8
 80172ce:	ed8d 0b00 	vstr	d0, [sp]
 80172d2:	9a01      	ldr	r2, [sp, #4]
 80172d4:	4b0f      	ldr	r3, [pc, #60]	; (8017314 <__ulp+0x48>)
 80172d6:	4013      	ands	r3, r2
 80172d8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80172dc:	2b00      	cmp	r3, #0
 80172de:	dc08      	bgt.n	80172f2 <__ulp+0x26>
 80172e0:	425b      	negs	r3, r3
 80172e2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80172e6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80172ea:	da04      	bge.n	80172f6 <__ulp+0x2a>
 80172ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80172f0:	4113      	asrs	r3, r2
 80172f2:	2200      	movs	r2, #0
 80172f4:	e008      	b.n	8017308 <__ulp+0x3c>
 80172f6:	f1a2 0314 	sub.w	r3, r2, #20
 80172fa:	2b1e      	cmp	r3, #30
 80172fc:	bfda      	itte	le
 80172fe:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8017302:	40da      	lsrle	r2, r3
 8017304:	2201      	movgt	r2, #1
 8017306:	2300      	movs	r3, #0
 8017308:	4619      	mov	r1, r3
 801730a:	4610      	mov	r0, r2
 801730c:	ec41 0b10 	vmov	d0, r0, r1
 8017310:	b002      	add	sp, #8
 8017312:	4770      	bx	lr
 8017314:	7ff00000 	.word	0x7ff00000

08017318 <__b2d>:
 8017318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801731c:	6906      	ldr	r6, [r0, #16]
 801731e:	f100 0814 	add.w	r8, r0, #20
 8017322:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8017326:	1f37      	subs	r7, r6, #4
 8017328:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801732c:	4610      	mov	r0, r2
 801732e:	f7ff fd53 	bl	8016dd8 <__hi0bits>
 8017332:	f1c0 0320 	rsb	r3, r0, #32
 8017336:	280a      	cmp	r0, #10
 8017338:	600b      	str	r3, [r1, #0]
 801733a:	491b      	ldr	r1, [pc, #108]	; (80173a8 <__b2d+0x90>)
 801733c:	dc15      	bgt.n	801736a <__b2d+0x52>
 801733e:	f1c0 0c0b 	rsb	ip, r0, #11
 8017342:	fa22 f30c 	lsr.w	r3, r2, ip
 8017346:	45b8      	cmp	r8, r7
 8017348:	ea43 0501 	orr.w	r5, r3, r1
 801734c:	bf34      	ite	cc
 801734e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8017352:	2300      	movcs	r3, #0
 8017354:	3015      	adds	r0, #21
 8017356:	fa02 f000 	lsl.w	r0, r2, r0
 801735a:	fa23 f30c 	lsr.w	r3, r3, ip
 801735e:	4303      	orrs	r3, r0
 8017360:	461c      	mov	r4, r3
 8017362:	ec45 4b10 	vmov	d0, r4, r5
 8017366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801736a:	45b8      	cmp	r8, r7
 801736c:	bf3a      	itte	cc
 801736e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8017372:	f1a6 0708 	subcc.w	r7, r6, #8
 8017376:	2300      	movcs	r3, #0
 8017378:	380b      	subs	r0, #11
 801737a:	d012      	beq.n	80173a2 <__b2d+0x8a>
 801737c:	f1c0 0120 	rsb	r1, r0, #32
 8017380:	fa23 f401 	lsr.w	r4, r3, r1
 8017384:	4082      	lsls	r2, r0
 8017386:	4322      	orrs	r2, r4
 8017388:	4547      	cmp	r7, r8
 801738a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801738e:	bf8c      	ite	hi
 8017390:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8017394:	2200      	movls	r2, #0
 8017396:	4083      	lsls	r3, r0
 8017398:	40ca      	lsrs	r2, r1
 801739a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801739e:	4313      	orrs	r3, r2
 80173a0:	e7de      	b.n	8017360 <__b2d+0x48>
 80173a2:	ea42 0501 	orr.w	r5, r2, r1
 80173a6:	e7db      	b.n	8017360 <__b2d+0x48>
 80173a8:	3ff00000 	.word	0x3ff00000

080173ac <__d2b>:
 80173ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80173b0:	460f      	mov	r7, r1
 80173b2:	2101      	movs	r1, #1
 80173b4:	ec59 8b10 	vmov	r8, r9, d0
 80173b8:	4616      	mov	r6, r2
 80173ba:	f7ff fc1b 	bl	8016bf4 <_Balloc>
 80173be:	4604      	mov	r4, r0
 80173c0:	b930      	cbnz	r0, 80173d0 <__d2b+0x24>
 80173c2:	4602      	mov	r2, r0
 80173c4:	4b24      	ldr	r3, [pc, #144]	; (8017458 <__d2b+0xac>)
 80173c6:	4825      	ldr	r0, [pc, #148]	; (801745c <__d2b+0xb0>)
 80173c8:	f240 310f 	movw	r1, #783	; 0x30f
 80173cc:	f001 ffbc 	bl	8019348 <__assert_func>
 80173d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80173d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80173d8:	bb2d      	cbnz	r5, 8017426 <__d2b+0x7a>
 80173da:	9301      	str	r3, [sp, #4]
 80173dc:	f1b8 0300 	subs.w	r3, r8, #0
 80173e0:	d026      	beq.n	8017430 <__d2b+0x84>
 80173e2:	4668      	mov	r0, sp
 80173e4:	9300      	str	r3, [sp, #0]
 80173e6:	f7ff fd17 	bl	8016e18 <__lo0bits>
 80173ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 80173ee:	b1e8      	cbz	r0, 801742c <__d2b+0x80>
 80173f0:	f1c0 0320 	rsb	r3, r0, #32
 80173f4:	fa02 f303 	lsl.w	r3, r2, r3
 80173f8:	430b      	orrs	r3, r1
 80173fa:	40c2      	lsrs	r2, r0
 80173fc:	6163      	str	r3, [r4, #20]
 80173fe:	9201      	str	r2, [sp, #4]
 8017400:	9b01      	ldr	r3, [sp, #4]
 8017402:	61a3      	str	r3, [r4, #24]
 8017404:	2b00      	cmp	r3, #0
 8017406:	bf14      	ite	ne
 8017408:	2202      	movne	r2, #2
 801740a:	2201      	moveq	r2, #1
 801740c:	6122      	str	r2, [r4, #16]
 801740e:	b1bd      	cbz	r5, 8017440 <__d2b+0x94>
 8017410:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8017414:	4405      	add	r5, r0
 8017416:	603d      	str	r5, [r7, #0]
 8017418:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801741c:	6030      	str	r0, [r6, #0]
 801741e:	4620      	mov	r0, r4
 8017420:	b003      	add	sp, #12
 8017422:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017426:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801742a:	e7d6      	b.n	80173da <__d2b+0x2e>
 801742c:	6161      	str	r1, [r4, #20]
 801742e:	e7e7      	b.n	8017400 <__d2b+0x54>
 8017430:	a801      	add	r0, sp, #4
 8017432:	f7ff fcf1 	bl	8016e18 <__lo0bits>
 8017436:	9b01      	ldr	r3, [sp, #4]
 8017438:	6163      	str	r3, [r4, #20]
 801743a:	3020      	adds	r0, #32
 801743c:	2201      	movs	r2, #1
 801743e:	e7e5      	b.n	801740c <__d2b+0x60>
 8017440:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8017444:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017448:	6038      	str	r0, [r7, #0]
 801744a:	6918      	ldr	r0, [r3, #16]
 801744c:	f7ff fcc4 	bl	8016dd8 <__hi0bits>
 8017450:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8017454:	e7e2      	b.n	801741c <__d2b+0x70>
 8017456:	bf00      	nop
 8017458:	0802ce2c 	.word	0x0802ce2c
 801745c:	0802ce3d 	.word	0x0802ce3d

08017460 <__ratio>:
 8017460:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017464:	4688      	mov	r8, r1
 8017466:	4669      	mov	r1, sp
 8017468:	4681      	mov	r9, r0
 801746a:	f7ff ff55 	bl	8017318 <__b2d>
 801746e:	a901      	add	r1, sp, #4
 8017470:	4640      	mov	r0, r8
 8017472:	ec55 4b10 	vmov	r4, r5, d0
 8017476:	ee10 aa10 	vmov	sl, s0
 801747a:	f7ff ff4d 	bl	8017318 <__b2d>
 801747e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8017482:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8017486:	1ad2      	subs	r2, r2, r3
 8017488:	e9dd 3100 	ldrd	r3, r1, [sp]
 801748c:	1a5b      	subs	r3, r3, r1
 801748e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8017492:	ec57 6b10 	vmov	r6, r7, d0
 8017496:	2b00      	cmp	r3, #0
 8017498:	bfd6      	itet	le
 801749a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801749e:	462a      	movgt	r2, r5
 80174a0:	463a      	movle	r2, r7
 80174a2:	46ab      	mov	fp, r5
 80174a4:	bfd6      	itet	le
 80174a6:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80174aa:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80174ae:	ee00 3a90 	vmovle	s1, r3
 80174b2:	ec4b ab17 	vmov	d7, sl, fp
 80174b6:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80174ba:	b003      	add	sp, #12
 80174bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080174c0 <__copybits>:
 80174c0:	3901      	subs	r1, #1
 80174c2:	b570      	push	{r4, r5, r6, lr}
 80174c4:	1149      	asrs	r1, r1, #5
 80174c6:	6914      	ldr	r4, [r2, #16]
 80174c8:	3101      	adds	r1, #1
 80174ca:	f102 0314 	add.w	r3, r2, #20
 80174ce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80174d2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80174d6:	1f05      	subs	r5, r0, #4
 80174d8:	42a3      	cmp	r3, r4
 80174da:	d30c      	bcc.n	80174f6 <__copybits+0x36>
 80174dc:	1aa3      	subs	r3, r4, r2
 80174de:	3b11      	subs	r3, #17
 80174e0:	f023 0303 	bic.w	r3, r3, #3
 80174e4:	3211      	adds	r2, #17
 80174e6:	42a2      	cmp	r2, r4
 80174e8:	bf88      	it	hi
 80174ea:	2300      	movhi	r3, #0
 80174ec:	4418      	add	r0, r3
 80174ee:	2300      	movs	r3, #0
 80174f0:	4288      	cmp	r0, r1
 80174f2:	d305      	bcc.n	8017500 <__copybits+0x40>
 80174f4:	bd70      	pop	{r4, r5, r6, pc}
 80174f6:	f853 6b04 	ldr.w	r6, [r3], #4
 80174fa:	f845 6f04 	str.w	r6, [r5, #4]!
 80174fe:	e7eb      	b.n	80174d8 <__copybits+0x18>
 8017500:	f840 3b04 	str.w	r3, [r0], #4
 8017504:	e7f4      	b.n	80174f0 <__copybits+0x30>

08017506 <__any_on>:
 8017506:	f100 0214 	add.w	r2, r0, #20
 801750a:	6900      	ldr	r0, [r0, #16]
 801750c:	114b      	asrs	r3, r1, #5
 801750e:	4298      	cmp	r0, r3
 8017510:	b510      	push	{r4, lr}
 8017512:	db11      	blt.n	8017538 <__any_on+0x32>
 8017514:	dd0a      	ble.n	801752c <__any_on+0x26>
 8017516:	f011 011f 	ands.w	r1, r1, #31
 801751a:	d007      	beq.n	801752c <__any_on+0x26>
 801751c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017520:	fa24 f001 	lsr.w	r0, r4, r1
 8017524:	fa00 f101 	lsl.w	r1, r0, r1
 8017528:	428c      	cmp	r4, r1
 801752a:	d10b      	bne.n	8017544 <__any_on+0x3e>
 801752c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017530:	4293      	cmp	r3, r2
 8017532:	d803      	bhi.n	801753c <__any_on+0x36>
 8017534:	2000      	movs	r0, #0
 8017536:	bd10      	pop	{r4, pc}
 8017538:	4603      	mov	r3, r0
 801753a:	e7f7      	b.n	801752c <__any_on+0x26>
 801753c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017540:	2900      	cmp	r1, #0
 8017542:	d0f5      	beq.n	8017530 <__any_on+0x2a>
 8017544:	2001      	movs	r0, #1
 8017546:	e7f6      	b.n	8017536 <__any_on+0x30>

08017548 <sulp>:
 8017548:	b570      	push	{r4, r5, r6, lr}
 801754a:	4604      	mov	r4, r0
 801754c:	460d      	mov	r5, r1
 801754e:	4616      	mov	r6, r2
 8017550:	ec45 4b10 	vmov	d0, r4, r5
 8017554:	f7ff feba 	bl	80172cc <__ulp>
 8017558:	b17e      	cbz	r6, 801757a <sulp+0x32>
 801755a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801755e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017562:	2b00      	cmp	r3, #0
 8017564:	dd09      	ble.n	801757a <sulp+0x32>
 8017566:	051b      	lsls	r3, r3, #20
 8017568:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801756c:	2000      	movs	r0, #0
 801756e:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8017572:	ec41 0b17 	vmov	d7, r0, r1
 8017576:	ee20 0b07 	vmul.f64	d0, d0, d7
 801757a:	bd70      	pop	{r4, r5, r6, pc}
 801757c:	0000      	movs	r0, r0
	...

08017580 <_strtod_l>:
 8017580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017584:	ed2d 8b0e 	vpush	{d8-d14}
 8017588:	b097      	sub	sp, #92	; 0x5c
 801758a:	4604      	mov	r4, r0
 801758c:	920d      	str	r2, [sp, #52]	; 0x34
 801758e:	2200      	movs	r2, #0
 8017590:	9212      	str	r2, [sp, #72]	; 0x48
 8017592:	468a      	mov	sl, r1
 8017594:	f04f 0800 	mov.w	r8, #0
 8017598:	f04f 0900 	mov.w	r9, #0
 801759c:	460a      	mov	r2, r1
 801759e:	9211      	str	r2, [sp, #68]	; 0x44
 80175a0:	7811      	ldrb	r1, [r2, #0]
 80175a2:	292b      	cmp	r1, #43	; 0x2b
 80175a4:	d04c      	beq.n	8017640 <_strtod_l+0xc0>
 80175a6:	d839      	bhi.n	801761c <_strtod_l+0x9c>
 80175a8:	290d      	cmp	r1, #13
 80175aa:	d833      	bhi.n	8017614 <_strtod_l+0x94>
 80175ac:	2908      	cmp	r1, #8
 80175ae:	d833      	bhi.n	8017618 <_strtod_l+0x98>
 80175b0:	2900      	cmp	r1, #0
 80175b2:	d03c      	beq.n	801762e <_strtod_l+0xae>
 80175b4:	2200      	movs	r2, #0
 80175b6:	9208      	str	r2, [sp, #32]
 80175b8:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80175ba:	7832      	ldrb	r2, [r6, #0]
 80175bc:	2a30      	cmp	r2, #48	; 0x30
 80175be:	f040 80b8 	bne.w	8017732 <_strtod_l+0x1b2>
 80175c2:	7872      	ldrb	r2, [r6, #1]
 80175c4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80175c8:	2a58      	cmp	r2, #88	; 0x58
 80175ca:	d170      	bne.n	80176ae <_strtod_l+0x12e>
 80175cc:	9302      	str	r3, [sp, #8]
 80175ce:	9b08      	ldr	r3, [sp, #32]
 80175d0:	9301      	str	r3, [sp, #4]
 80175d2:	ab12      	add	r3, sp, #72	; 0x48
 80175d4:	9300      	str	r3, [sp, #0]
 80175d6:	4a91      	ldr	r2, [pc, #580]	; (801781c <_strtod_l+0x29c>)
 80175d8:	ab13      	add	r3, sp, #76	; 0x4c
 80175da:	a911      	add	r1, sp, #68	; 0x44
 80175dc:	4620      	mov	r0, r4
 80175de:	f001 ff4f 	bl	8019480 <__gethex>
 80175e2:	f010 070f 	ands.w	r7, r0, #15
 80175e6:	4605      	mov	r5, r0
 80175e8:	d005      	beq.n	80175f6 <_strtod_l+0x76>
 80175ea:	2f06      	cmp	r7, #6
 80175ec:	d12a      	bne.n	8017644 <_strtod_l+0xc4>
 80175ee:	3601      	adds	r6, #1
 80175f0:	2300      	movs	r3, #0
 80175f2:	9611      	str	r6, [sp, #68]	; 0x44
 80175f4:	9308      	str	r3, [sp, #32]
 80175f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80175f8:	2b00      	cmp	r3, #0
 80175fa:	f040 8555 	bne.w	80180a8 <_strtod_l+0xb28>
 80175fe:	9b08      	ldr	r3, [sp, #32]
 8017600:	ec49 8b10 	vmov	d0, r8, r9
 8017604:	b1cb      	cbz	r3, 801763a <_strtod_l+0xba>
 8017606:	eeb1 0b40 	vneg.f64	d0, d0
 801760a:	b017      	add	sp, #92	; 0x5c
 801760c:	ecbd 8b0e 	vpop	{d8-d14}
 8017610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017614:	2920      	cmp	r1, #32
 8017616:	d1cd      	bne.n	80175b4 <_strtod_l+0x34>
 8017618:	3201      	adds	r2, #1
 801761a:	e7c0      	b.n	801759e <_strtod_l+0x1e>
 801761c:	292d      	cmp	r1, #45	; 0x2d
 801761e:	d1c9      	bne.n	80175b4 <_strtod_l+0x34>
 8017620:	2101      	movs	r1, #1
 8017622:	9108      	str	r1, [sp, #32]
 8017624:	1c51      	adds	r1, r2, #1
 8017626:	9111      	str	r1, [sp, #68]	; 0x44
 8017628:	7852      	ldrb	r2, [r2, #1]
 801762a:	2a00      	cmp	r2, #0
 801762c:	d1c4      	bne.n	80175b8 <_strtod_l+0x38>
 801762e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017630:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8017634:	2b00      	cmp	r3, #0
 8017636:	f040 8535 	bne.w	80180a4 <_strtod_l+0xb24>
 801763a:	ec49 8b10 	vmov	d0, r8, r9
 801763e:	e7e4      	b.n	801760a <_strtod_l+0x8a>
 8017640:	2100      	movs	r1, #0
 8017642:	e7ee      	b.n	8017622 <_strtod_l+0xa2>
 8017644:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017646:	b13a      	cbz	r2, 8017658 <_strtod_l+0xd8>
 8017648:	2135      	movs	r1, #53	; 0x35
 801764a:	a814      	add	r0, sp, #80	; 0x50
 801764c:	f7ff ff38 	bl	80174c0 <__copybits>
 8017650:	9912      	ldr	r1, [sp, #72]	; 0x48
 8017652:	4620      	mov	r0, r4
 8017654:	f7ff fb0e 	bl	8016c74 <_Bfree>
 8017658:	1e7b      	subs	r3, r7, #1
 801765a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801765c:	2b04      	cmp	r3, #4
 801765e:	d806      	bhi.n	801766e <_strtod_l+0xee>
 8017660:	e8df f003 	tbb	[pc, r3]
 8017664:	201d0314 	.word	0x201d0314
 8017668:	14          	.byte	0x14
 8017669:	00          	.byte	0x00
 801766a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 801766e:	05eb      	lsls	r3, r5, #23
 8017670:	bf48      	it	mi
 8017672:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8017676:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801767a:	0d1b      	lsrs	r3, r3, #20
 801767c:	051b      	lsls	r3, r3, #20
 801767e:	2b00      	cmp	r3, #0
 8017680:	d1b9      	bne.n	80175f6 <_strtod_l+0x76>
 8017682:	f7fe fc21 	bl	8015ec8 <__errno>
 8017686:	2322      	movs	r3, #34	; 0x22
 8017688:	6003      	str	r3, [r0, #0]
 801768a:	e7b4      	b.n	80175f6 <_strtod_l+0x76>
 801768c:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8017690:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8017694:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8017698:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801769c:	e7e7      	b.n	801766e <_strtod_l+0xee>
 801769e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8017824 <_strtod_l+0x2a4>
 80176a2:	e7e4      	b.n	801766e <_strtod_l+0xee>
 80176a4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80176a8:	f04f 38ff 	mov.w	r8, #4294967295
 80176ac:	e7df      	b.n	801766e <_strtod_l+0xee>
 80176ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80176b0:	1c5a      	adds	r2, r3, #1
 80176b2:	9211      	str	r2, [sp, #68]	; 0x44
 80176b4:	785b      	ldrb	r3, [r3, #1]
 80176b6:	2b30      	cmp	r3, #48	; 0x30
 80176b8:	d0f9      	beq.n	80176ae <_strtod_l+0x12e>
 80176ba:	2b00      	cmp	r3, #0
 80176bc:	d09b      	beq.n	80175f6 <_strtod_l+0x76>
 80176be:	2301      	movs	r3, #1
 80176c0:	9306      	str	r3, [sp, #24]
 80176c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80176c4:	9309      	str	r3, [sp, #36]	; 0x24
 80176c6:	2300      	movs	r3, #0
 80176c8:	9305      	str	r3, [sp, #20]
 80176ca:	9307      	str	r3, [sp, #28]
 80176cc:	461e      	mov	r6, r3
 80176ce:	220a      	movs	r2, #10
 80176d0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80176d2:	7805      	ldrb	r5, [r0, #0]
 80176d4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80176d8:	b2d9      	uxtb	r1, r3
 80176da:	2909      	cmp	r1, #9
 80176dc:	d92b      	bls.n	8017736 <_strtod_l+0x1b6>
 80176de:	4950      	ldr	r1, [pc, #320]	; (8017820 <_strtod_l+0x2a0>)
 80176e0:	2201      	movs	r2, #1
 80176e2:	f001 fa03 	bl	8018aec <strncmp>
 80176e6:	2800      	cmp	r0, #0
 80176e8:	d035      	beq.n	8017756 <_strtod_l+0x1d6>
 80176ea:	2000      	movs	r0, #0
 80176ec:	462a      	mov	r2, r5
 80176ee:	4633      	mov	r3, r6
 80176f0:	4683      	mov	fp, r0
 80176f2:	4601      	mov	r1, r0
 80176f4:	2a65      	cmp	r2, #101	; 0x65
 80176f6:	d001      	beq.n	80176fc <_strtod_l+0x17c>
 80176f8:	2a45      	cmp	r2, #69	; 0x45
 80176fa:	d118      	bne.n	801772e <_strtod_l+0x1ae>
 80176fc:	b91b      	cbnz	r3, 8017706 <_strtod_l+0x186>
 80176fe:	9b06      	ldr	r3, [sp, #24]
 8017700:	4303      	orrs	r3, r0
 8017702:	d094      	beq.n	801762e <_strtod_l+0xae>
 8017704:	2300      	movs	r3, #0
 8017706:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 801770a:	f10a 0201 	add.w	r2, sl, #1
 801770e:	9211      	str	r2, [sp, #68]	; 0x44
 8017710:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8017714:	2a2b      	cmp	r2, #43	; 0x2b
 8017716:	d075      	beq.n	8017804 <_strtod_l+0x284>
 8017718:	2a2d      	cmp	r2, #45	; 0x2d
 801771a:	d07b      	beq.n	8017814 <_strtod_l+0x294>
 801771c:	f04f 0e00 	mov.w	lr, #0
 8017720:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8017724:	2d09      	cmp	r5, #9
 8017726:	f240 8083 	bls.w	8017830 <_strtod_l+0x2b0>
 801772a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801772e:	2500      	movs	r5, #0
 8017730:	e09e      	b.n	8017870 <_strtod_l+0x2f0>
 8017732:	2300      	movs	r3, #0
 8017734:	e7c4      	b.n	80176c0 <_strtod_l+0x140>
 8017736:	2e08      	cmp	r6, #8
 8017738:	bfd5      	itete	le
 801773a:	9907      	ldrle	r1, [sp, #28]
 801773c:	9905      	ldrgt	r1, [sp, #20]
 801773e:	fb02 3301 	mlale	r3, r2, r1, r3
 8017742:	fb02 3301 	mlagt	r3, r2, r1, r3
 8017746:	f100 0001 	add.w	r0, r0, #1
 801774a:	bfd4      	ite	le
 801774c:	9307      	strle	r3, [sp, #28]
 801774e:	9305      	strgt	r3, [sp, #20]
 8017750:	3601      	adds	r6, #1
 8017752:	9011      	str	r0, [sp, #68]	; 0x44
 8017754:	e7bc      	b.n	80176d0 <_strtod_l+0x150>
 8017756:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017758:	1c5a      	adds	r2, r3, #1
 801775a:	9211      	str	r2, [sp, #68]	; 0x44
 801775c:	785a      	ldrb	r2, [r3, #1]
 801775e:	b3ae      	cbz	r6, 80177cc <_strtod_l+0x24c>
 8017760:	4683      	mov	fp, r0
 8017762:	4633      	mov	r3, r6
 8017764:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8017768:	2909      	cmp	r1, #9
 801776a:	d912      	bls.n	8017792 <_strtod_l+0x212>
 801776c:	2101      	movs	r1, #1
 801776e:	e7c1      	b.n	80176f4 <_strtod_l+0x174>
 8017770:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017772:	1c5a      	adds	r2, r3, #1
 8017774:	9211      	str	r2, [sp, #68]	; 0x44
 8017776:	785a      	ldrb	r2, [r3, #1]
 8017778:	3001      	adds	r0, #1
 801777a:	2a30      	cmp	r2, #48	; 0x30
 801777c:	d0f8      	beq.n	8017770 <_strtod_l+0x1f0>
 801777e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8017782:	2b08      	cmp	r3, #8
 8017784:	f200 8495 	bhi.w	80180b2 <_strtod_l+0xb32>
 8017788:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801778a:	9309      	str	r3, [sp, #36]	; 0x24
 801778c:	4683      	mov	fp, r0
 801778e:	2000      	movs	r0, #0
 8017790:	4603      	mov	r3, r0
 8017792:	3a30      	subs	r2, #48	; 0x30
 8017794:	f100 0101 	add.w	r1, r0, #1
 8017798:	d012      	beq.n	80177c0 <_strtod_l+0x240>
 801779a:	448b      	add	fp, r1
 801779c:	eb00 0c03 	add.w	ip, r0, r3
 80177a0:	4619      	mov	r1, r3
 80177a2:	250a      	movs	r5, #10
 80177a4:	4561      	cmp	r1, ip
 80177a6:	d113      	bne.n	80177d0 <_strtod_l+0x250>
 80177a8:	1819      	adds	r1, r3, r0
 80177aa:	2908      	cmp	r1, #8
 80177ac:	f103 0301 	add.w	r3, r3, #1
 80177b0:	4403      	add	r3, r0
 80177b2:	dc1b      	bgt.n	80177ec <_strtod_l+0x26c>
 80177b4:	9807      	ldr	r0, [sp, #28]
 80177b6:	210a      	movs	r1, #10
 80177b8:	fb01 2200 	mla	r2, r1, r0, r2
 80177bc:	9207      	str	r2, [sp, #28]
 80177be:	2100      	movs	r1, #0
 80177c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80177c2:	1c50      	adds	r0, r2, #1
 80177c4:	9011      	str	r0, [sp, #68]	; 0x44
 80177c6:	7852      	ldrb	r2, [r2, #1]
 80177c8:	4608      	mov	r0, r1
 80177ca:	e7cb      	b.n	8017764 <_strtod_l+0x1e4>
 80177cc:	4630      	mov	r0, r6
 80177ce:	e7d4      	b.n	801777a <_strtod_l+0x1fa>
 80177d0:	2908      	cmp	r1, #8
 80177d2:	f101 0101 	add.w	r1, r1, #1
 80177d6:	dc03      	bgt.n	80177e0 <_strtod_l+0x260>
 80177d8:	9f07      	ldr	r7, [sp, #28]
 80177da:	436f      	muls	r7, r5
 80177dc:	9707      	str	r7, [sp, #28]
 80177de:	e7e1      	b.n	80177a4 <_strtod_l+0x224>
 80177e0:	2910      	cmp	r1, #16
 80177e2:	bfde      	ittt	le
 80177e4:	9f05      	ldrle	r7, [sp, #20]
 80177e6:	436f      	mulle	r7, r5
 80177e8:	9705      	strle	r7, [sp, #20]
 80177ea:	e7db      	b.n	80177a4 <_strtod_l+0x224>
 80177ec:	2b10      	cmp	r3, #16
 80177ee:	bfdf      	itttt	le
 80177f0:	9805      	ldrle	r0, [sp, #20]
 80177f2:	210a      	movle	r1, #10
 80177f4:	fb01 2200 	mlale	r2, r1, r0, r2
 80177f8:	9205      	strle	r2, [sp, #20]
 80177fa:	e7e0      	b.n	80177be <_strtod_l+0x23e>
 80177fc:	f04f 0b00 	mov.w	fp, #0
 8017800:	2101      	movs	r1, #1
 8017802:	e77c      	b.n	80176fe <_strtod_l+0x17e>
 8017804:	f04f 0e00 	mov.w	lr, #0
 8017808:	f10a 0202 	add.w	r2, sl, #2
 801780c:	9211      	str	r2, [sp, #68]	; 0x44
 801780e:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8017812:	e785      	b.n	8017720 <_strtod_l+0x1a0>
 8017814:	f04f 0e01 	mov.w	lr, #1
 8017818:	e7f6      	b.n	8017808 <_strtod_l+0x288>
 801781a:	bf00      	nop
 801781c:	0802cf94 	.word	0x0802cf94
 8017820:	0802cb98 	.word	0x0802cb98
 8017824:	7ff00000 	.word	0x7ff00000
 8017828:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801782a:	1c55      	adds	r5, r2, #1
 801782c:	9511      	str	r5, [sp, #68]	; 0x44
 801782e:	7852      	ldrb	r2, [r2, #1]
 8017830:	2a30      	cmp	r2, #48	; 0x30
 8017832:	d0f9      	beq.n	8017828 <_strtod_l+0x2a8>
 8017834:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8017838:	2d08      	cmp	r5, #8
 801783a:	f63f af78 	bhi.w	801772e <_strtod_l+0x1ae>
 801783e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8017842:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8017844:	920a      	str	r2, [sp, #40]	; 0x28
 8017846:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8017848:	1c55      	adds	r5, r2, #1
 801784a:	9511      	str	r5, [sp, #68]	; 0x44
 801784c:	7852      	ldrb	r2, [r2, #1]
 801784e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8017852:	2f09      	cmp	r7, #9
 8017854:	d937      	bls.n	80178c6 <_strtod_l+0x346>
 8017856:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8017858:	1bed      	subs	r5, r5, r7
 801785a:	2d08      	cmp	r5, #8
 801785c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8017860:	dc02      	bgt.n	8017868 <_strtod_l+0x2e8>
 8017862:	4565      	cmp	r5, ip
 8017864:	bfa8      	it	ge
 8017866:	4665      	movge	r5, ip
 8017868:	f1be 0f00 	cmp.w	lr, #0
 801786c:	d000      	beq.n	8017870 <_strtod_l+0x2f0>
 801786e:	426d      	negs	r5, r5
 8017870:	2b00      	cmp	r3, #0
 8017872:	d14d      	bne.n	8017910 <_strtod_l+0x390>
 8017874:	9b06      	ldr	r3, [sp, #24]
 8017876:	4303      	orrs	r3, r0
 8017878:	f47f aebd 	bne.w	80175f6 <_strtod_l+0x76>
 801787c:	2900      	cmp	r1, #0
 801787e:	f47f aed6 	bne.w	801762e <_strtod_l+0xae>
 8017882:	2a69      	cmp	r2, #105	; 0x69
 8017884:	d027      	beq.n	80178d6 <_strtod_l+0x356>
 8017886:	dc24      	bgt.n	80178d2 <_strtod_l+0x352>
 8017888:	2a49      	cmp	r2, #73	; 0x49
 801788a:	d024      	beq.n	80178d6 <_strtod_l+0x356>
 801788c:	2a4e      	cmp	r2, #78	; 0x4e
 801788e:	f47f aece 	bne.w	801762e <_strtod_l+0xae>
 8017892:	4995      	ldr	r1, [pc, #596]	; (8017ae8 <_strtod_l+0x568>)
 8017894:	a811      	add	r0, sp, #68	; 0x44
 8017896:	f002 f833 	bl	8019900 <__match>
 801789a:	2800      	cmp	r0, #0
 801789c:	f43f aec7 	beq.w	801762e <_strtod_l+0xae>
 80178a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80178a2:	781b      	ldrb	r3, [r3, #0]
 80178a4:	2b28      	cmp	r3, #40	; 0x28
 80178a6:	d12d      	bne.n	8017904 <_strtod_l+0x384>
 80178a8:	4990      	ldr	r1, [pc, #576]	; (8017aec <_strtod_l+0x56c>)
 80178aa:	aa14      	add	r2, sp, #80	; 0x50
 80178ac:	a811      	add	r0, sp, #68	; 0x44
 80178ae:	f002 f83b 	bl	8019928 <__hexnan>
 80178b2:	2805      	cmp	r0, #5
 80178b4:	d126      	bne.n	8017904 <_strtod_l+0x384>
 80178b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80178b8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80178bc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80178c0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80178c4:	e697      	b.n	80175f6 <_strtod_l+0x76>
 80178c6:	250a      	movs	r5, #10
 80178c8:	fb05 2c0c 	mla	ip, r5, ip, r2
 80178cc:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80178d0:	e7b9      	b.n	8017846 <_strtod_l+0x2c6>
 80178d2:	2a6e      	cmp	r2, #110	; 0x6e
 80178d4:	e7db      	b.n	801788e <_strtod_l+0x30e>
 80178d6:	4986      	ldr	r1, [pc, #536]	; (8017af0 <_strtod_l+0x570>)
 80178d8:	a811      	add	r0, sp, #68	; 0x44
 80178da:	f002 f811 	bl	8019900 <__match>
 80178de:	2800      	cmp	r0, #0
 80178e0:	f43f aea5 	beq.w	801762e <_strtod_l+0xae>
 80178e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80178e6:	4983      	ldr	r1, [pc, #524]	; (8017af4 <_strtod_l+0x574>)
 80178e8:	3b01      	subs	r3, #1
 80178ea:	a811      	add	r0, sp, #68	; 0x44
 80178ec:	9311      	str	r3, [sp, #68]	; 0x44
 80178ee:	f002 f807 	bl	8019900 <__match>
 80178f2:	b910      	cbnz	r0, 80178fa <_strtod_l+0x37a>
 80178f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80178f6:	3301      	adds	r3, #1
 80178f8:	9311      	str	r3, [sp, #68]	; 0x44
 80178fa:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8017b08 <_strtod_l+0x588>
 80178fe:	f04f 0800 	mov.w	r8, #0
 8017902:	e678      	b.n	80175f6 <_strtod_l+0x76>
 8017904:	487c      	ldr	r0, [pc, #496]	; (8017af8 <_strtod_l+0x578>)
 8017906:	f001 fd17 	bl	8019338 <nan>
 801790a:	ec59 8b10 	vmov	r8, r9, d0
 801790e:	e672      	b.n	80175f6 <_strtod_l+0x76>
 8017910:	eddd 7a07 	vldr	s15, [sp, #28]
 8017914:	eba5 020b 	sub.w	r2, r5, fp
 8017918:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801791c:	2e00      	cmp	r6, #0
 801791e:	bf08      	it	eq
 8017920:	461e      	moveq	r6, r3
 8017922:	2b10      	cmp	r3, #16
 8017924:	9206      	str	r2, [sp, #24]
 8017926:	461a      	mov	r2, r3
 8017928:	bfa8      	it	ge
 801792a:	2210      	movge	r2, #16
 801792c:	2b09      	cmp	r3, #9
 801792e:	ec59 8b17 	vmov	r8, r9, d7
 8017932:	dd0c      	ble.n	801794e <_strtod_l+0x3ce>
 8017934:	4971      	ldr	r1, [pc, #452]	; (8017afc <_strtod_l+0x57c>)
 8017936:	eddd 6a05 	vldr	s13, [sp, #20]
 801793a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801793e:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8017942:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8017946:	eea7 6b05 	vfma.f64	d6, d7, d5
 801794a:	ec59 8b16 	vmov	r8, r9, d6
 801794e:	2b0f      	cmp	r3, #15
 8017950:	dc37      	bgt.n	80179c2 <_strtod_l+0x442>
 8017952:	9906      	ldr	r1, [sp, #24]
 8017954:	2900      	cmp	r1, #0
 8017956:	f43f ae4e 	beq.w	80175f6 <_strtod_l+0x76>
 801795a:	dd23      	ble.n	80179a4 <_strtod_l+0x424>
 801795c:	2916      	cmp	r1, #22
 801795e:	dc0b      	bgt.n	8017978 <_strtod_l+0x3f8>
 8017960:	4b66      	ldr	r3, [pc, #408]	; (8017afc <_strtod_l+0x57c>)
 8017962:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8017966:	ed93 7b00 	vldr	d7, [r3]
 801796a:	ec49 8b16 	vmov	d6, r8, r9
 801796e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8017972:	ec59 8b17 	vmov	r8, r9, d7
 8017976:	e63e      	b.n	80175f6 <_strtod_l+0x76>
 8017978:	9806      	ldr	r0, [sp, #24]
 801797a:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801797e:	4281      	cmp	r1, r0
 8017980:	db1f      	blt.n	80179c2 <_strtod_l+0x442>
 8017982:	4a5e      	ldr	r2, [pc, #376]	; (8017afc <_strtod_l+0x57c>)
 8017984:	f1c3 030f 	rsb	r3, r3, #15
 8017988:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801798c:	ed91 7b00 	vldr	d7, [r1]
 8017990:	ec49 8b16 	vmov	d6, r8, r9
 8017994:	1ac3      	subs	r3, r0, r3
 8017996:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801799a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801799e:	ed92 6b00 	vldr	d6, [r2]
 80179a2:	e7e4      	b.n	801796e <_strtod_l+0x3ee>
 80179a4:	9906      	ldr	r1, [sp, #24]
 80179a6:	3116      	adds	r1, #22
 80179a8:	db0b      	blt.n	80179c2 <_strtod_l+0x442>
 80179aa:	4b54      	ldr	r3, [pc, #336]	; (8017afc <_strtod_l+0x57c>)
 80179ac:	ebab 0505 	sub.w	r5, fp, r5
 80179b0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80179b4:	ed95 7b00 	vldr	d7, [r5]
 80179b8:	ec49 8b16 	vmov	d6, r8, r9
 80179bc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80179c0:	e7d7      	b.n	8017972 <_strtod_l+0x3f2>
 80179c2:	9906      	ldr	r1, [sp, #24]
 80179c4:	1a9a      	subs	r2, r3, r2
 80179c6:	440a      	add	r2, r1
 80179c8:	2a00      	cmp	r2, #0
 80179ca:	dd6e      	ble.n	8017aaa <_strtod_l+0x52a>
 80179cc:	f012 000f 	ands.w	r0, r2, #15
 80179d0:	d00a      	beq.n	80179e8 <_strtod_l+0x468>
 80179d2:	494a      	ldr	r1, [pc, #296]	; (8017afc <_strtod_l+0x57c>)
 80179d4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80179d8:	ed91 7b00 	vldr	d7, [r1]
 80179dc:	ec49 8b16 	vmov	d6, r8, r9
 80179e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80179e4:	ec59 8b17 	vmov	r8, r9, d7
 80179e8:	f032 020f 	bics.w	r2, r2, #15
 80179ec:	d04e      	beq.n	8017a8c <_strtod_l+0x50c>
 80179ee:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80179f2:	dd22      	ble.n	8017a3a <_strtod_l+0x4ba>
 80179f4:	2500      	movs	r5, #0
 80179f6:	462e      	mov	r6, r5
 80179f8:	9507      	str	r5, [sp, #28]
 80179fa:	462f      	mov	r7, r5
 80179fc:	2322      	movs	r3, #34	; 0x22
 80179fe:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8017b08 <_strtod_l+0x588>
 8017a02:	6023      	str	r3, [r4, #0]
 8017a04:	f04f 0800 	mov.w	r8, #0
 8017a08:	9b07      	ldr	r3, [sp, #28]
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	f43f adf3 	beq.w	80175f6 <_strtod_l+0x76>
 8017a10:	9912      	ldr	r1, [sp, #72]	; 0x48
 8017a12:	4620      	mov	r0, r4
 8017a14:	f7ff f92e 	bl	8016c74 <_Bfree>
 8017a18:	4639      	mov	r1, r7
 8017a1a:	4620      	mov	r0, r4
 8017a1c:	f7ff f92a 	bl	8016c74 <_Bfree>
 8017a20:	4631      	mov	r1, r6
 8017a22:	4620      	mov	r0, r4
 8017a24:	f7ff f926 	bl	8016c74 <_Bfree>
 8017a28:	9907      	ldr	r1, [sp, #28]
 8017a2a:	4620      	mov	r0, r4
 8017a2c:	f7ff f922 	bl	8016c74 <_Bfree>
 8017a30:	4629      	mov	r1, r5
 8017a32:	4620      	mov	r0, r4
 8017a34:	f7ff f91e 	bl	8016c74 <_Bfree>
 8017a38:	e5dd      	b.n	80175f6 <_strtod_l+0x76>
 8017a3a:	2000      	movs	r0, #0
 8017a3c:	ec49 8b17 	vmov	d7, r8, r9
 8017a40:	4f2f      	ldr	r7, [pc, #188]	; (8017b00 <_strtod_l+0x580>)
 8017a42:	1112      	asrs	r2, r2, #4
 8017a44:	4601      	mov	r1, r0
 8017a46:	2a01      	cmp	r2, #1
 8017a48:	dc23      	bgt.n	8017a92 <_strtod_l+0x512>
 8017a4a:	b108      	cbz	r0, 8017a50 <_strtod_l+0x4d0>
 8017a4c:	ec59 8b17 	vmov	r8, r9, d7
 8017a50:	4a2b      	ldr	r2, [pc, #172]	; (8017b00 <_strtod_l+0x580>)
 8017a52:	482c      	ldr	r0, [pc, #176]	; (8017b04 <_strtod_l+0x584>)
 8017a54:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8017a58:	ed92 7b00 	vldr	d7, [r2]
 8017a5c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8017a60:	ec49 8b16 	vmov	d6, r8, r9
 8017a64:	4a28      	ldr	r2, [pc, #160]	; (8017b08 <_strtod_l+0x588>)
 8017a66:	ee27 7b06 	vmul.f64	d7, d7, d6
 8017a6a:	ee17 1a90 	vmov	r1, s15
 8017a6e:	400a      	ands	r2, r1
 8017a70:	4282      	cmp	r2, r0
 8017a72:	ec59 8b17 	vmov	r8, r9, d7
 8017a76:	d8bd      	bhi.n	80179f4 <_strtod_l+0x474>
 8017a78:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8017a7c:	4282      	cmp	r2, r0
 8017a7e:	bf86      	itte	hi
 8017a80:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 8017b0c <_strtod_l+0x58c>
 8017a84:	f04f 38ff 	movhi.w	r8, #4294967295
 8017a88:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8017a8c:	2200      	movs	r2, #0
 8017a8e:	9205      	str	r2, [sp, #20]
 8017a90:	e076      	b.n	8017b80 <_strtod_l+0x600>
 8017a92:	f012 0f01 	tst.w	r2, #1
 8017a96:	d004      	beq.n	8017aa2 <_strtod_l+0x522>
 8017a98:	ed97 6b00 	vldr	d6, [r7]
 8017a9c:	2001      	movs	r0, #1
 8017a9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8017aa2:	3101      	adds	r1, #1
 8017aa4:	1052      	asrs	r2, r2, #1
 8017aa6:	3708      	adds	r7, #8
 8017aa8:	e7cd      	b.n	8017a46 <_strtod_l+0x4c6>
 8017aaa:	d0ef      	beq.n	8017a8c <_strtod_l+0x50c>
 8017aac:	4252      	negs	r2, r2
 8017aae:	f012 000f 	ands.w	r0, r2, #15
 8017ab2:	d00a      	beq.n	8017aca <_strtod_l+0x54a>
 8017ab4:	4911      	ldr	r1, [pc, #68]	; (8017afc <_strtod_l+0x57c>)
 8017ab6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8017aba:	ed91 7b00 	vldr	d7, [r1]
 8017abe:	ec49 8b16 	vmov	d6, r8, r9
 8017ac2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8017ac6:	ec59 8b17 	vmov	r8, r9, d7
 8017aca:	1112      	asrs	r2, r2, #4
 8017acc:	d0de      	beq.n	8017a8c <_strtod_l+0x50c>
 8017ace:	2a1f      	cmp	r2, #31
 8017ad0:	dd1e      	ble.n	8017b10 <_strtod_l+0x590>
 8017ad2:	2500      	movs	r5, #0
 8017ad4:	462e      	mov	r6, r5
 8017ad6:	9507      	str	r5, [sp, #28]
 8017ad8:	462f      	mov	r7, r5
 8017ada:	2322      	movs	r3, #34	; 0x22
 8017adc:	f04f 0800 	mov.w	r8, #0
 8017ae0:	f04f 0900 	mov.w	r9, #0
 8017ae4:	6023      	str	r3, [r4, #0]
 8017ae6:	e78f      	b.n	8017a08 <_strtod_l+0x488>
 8017ae8:	0802cb9b 	.word	0x0802cb9b
 8017aec:	0802cfa8 	.word	0x0802cfa8
 8017af0:	0802cb0d 	.word	0x0802cb0d
 8017af4:	0802cdb3 	.word	0x0802cdb3
 8017af8:	0802d1e5 	.word	0x0802d1e5
 8017afc:	0802cec0 	.word	0x0802cec0
 8017b00:	0802ce98 	.word	0x0802ce98
 8017b04:	7ca00000 	.word	0x7ca00000
 8017b08:	7ff00000 	.word	0x7ff00000
 8017b0c:	7fefffff 	.word	0x7fefffff
 8017b10:	f012 0110 	ands.w	r1, r2, #16
 8017b14:	bf18      	it	ne
 8017b16:	216a      	movne	r1, #106	; 0x6a
 8017b18:	9105      	str	r1, [sp, #20]
 8017b1a:	ec49 8b17 	vmov	d7, r8, r9
 8017b1e:	49be      	ldr	r1, [pc, #760]	; (8017e18 <_strtod_l+0x898>)
 8017b20:	2000      	movs	r0, #0
 8017b22:	07d7      	lsls	r7, r2, #31
 8017b24:	d504      	bpl.n	8017b30 <_strtod_l+0x5b0>
 8017b26:	ed91 6b00 	vldr	d6, [r1]
 8017b2a:	2001      	movs	r0, #1
 8017b2c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8017b30:	1052      	asrs	r2, r2, #1
 8017b32:	f101 0108 	add.w	r1, r1, #8
 8017b36:	d1f4      	bne.n	8017b22 <_strtod_l+0x5a2>
 8017b38:	b108      	cbz	r0, 8017b3e <_strtod_l+0x5be>
 8017b3a:	ec59 8b17 	vmov	r8, r9, d7
 8017b3e:	9a05      	ldr	r2, [sp, #20]
 8017b40:	b1ba      	cbz	r2, 8017b72 <_strtod_l+0x5f2>
 8017b42:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8017b46:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8017b4a:	2a00      	cmp	r2, #0
 8017b4c:	4648      	mov	r0, r9
 8017b4e:	dd10      	ble.n	8017b72 <_strtod_l+0x5f2>
 8017b50:	2a1f      	cmp	r2, #31
 8017b52:	f340 812c 	ble.w	8017dae <_strtod_l+0x82e>
 8017b56:	2a34      	cmp	r2, #52	; 0x34
 8017b58:	bfde      	ittt	le
 8017b5a:	f04f 32ff 	movle.w	r2, #4294967295
 8017b5e:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8017b62:	408a      	lslle	r2, r1
 8017b64:	f04f 0800 	mov.w	r8, #0
 8017b68:	bfcc      	ite	gt
 8017b6a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8017b6e:	ea02 0900 	andle.w	r9, r2, r0
 8017b72:	ec49 8b17 	vmov	d7, r8, r9
 8017b76:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8017b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b7e:	d0a8      	beq.n	8017ad2 <_strtod_l+0x552>
 8017b80:	9a07      	ldr	r2, [sp, #28]
 8017b82:	9200      	str	r2, [sp, #0]
 8017b84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017b86:	4632      	mov	r2, r6
 8017b88:	4620      	mov	r0, r4
 8017b8a:	f7ff f8db 	bl	8016d44 <__s2b>
 8017b8e:	9007      	str	r0, [sp, #28]
 8017b90:	2800      	cmp	r0, #0
 8017b92:	f43f af2f 	beq.w	80179f4 <_strtod_l+0x474>
 8017b96:	9a06      	ldr	r2, [sp, #24]
 8017b98:	2a00      	cmp	r2, #0
 8017b9a:	ebab 0305 	sub.w	r3, fp, r5
 8017b9e:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8017df8 <_strtod_l+0x878>
 8017ba2:	bfa8      	it	ge
 8017ba4:	2300      	movge	r3, #0
 8017ba6:	ed9f ab96 	vldr	d10, [pc, #600]	; 8017e00 <_strtod_l+0x880>
 8017baa:	ed9f bb97 	vldr	d11, [pc, #604]	; 8017e08 <_strtod_l+0x888>
 8017bae:	9309      	str	r3, [sp, #36]	; 0x24
 8017bb0:	2500      	movs	r5, #0
 8017bb2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8017bb6:	930c      	str	r3, [sp, #48]	; 0x30
 8017bb8:	462e      	mov	r6, r5
 8017bba:	9b07      	ldr	r3, [sp, #28]
 8017bbc:	4620      	mov	r0, r4
 8017bbe:	6859      	ldr	r1, [r3, #4]
 8017bc0:	f7ff f818 	bl	8016bf4 <_Balloc>
 8017bc4:	4607      	mov	r7, r0
 8017bc6:	2800      	cmp	r0, #0
 8017bc8:	f43f af18 	beq.w	80179fc <_strtod_l+0x47c>
 8017bcc:	9b07      	ldr	r3, [sp, #28]
 8017bce:	691a      	ldr	r2, [r3, #16]
 8017bd0:	3202      	adds	r2, #2
 8017bd2:	f103 010c 	add.w	r1, r3, #12
 8017bd6:	0092      	lsls	r2, r2, #2
 8017bd8:	300c      	adds	r0, #12
 8017bda:	f7fe f9a4 	bl	8015f26 <memcpy>
 8017bde:	ec49 8b10 	vmov	d0, r8, r9
 8017be2:	aa14      	add	r2, sp, #80	; 0x50
 8017be4:	a913      	add	r1, sp, #76	; 0x4c
 8017be6:	4620      	mov	r0, r4
 8017be8:	f7ff fbe0 	bl	80173ac <__d2b>
 8017bec:	ec49 8b18 	vmov	d8, r8, r9
 8017bf0:	9012      	str	r0, [sp, #72]	; 0x48
 8017bf2:	2800      	cmp	r0, #0
 8017bf4:	f43f af02 	beq.w	80179fc <_strtod_l+0x47c>
 8017bf8:	2101      	movs	r1, #1
 8017bfa:	4620      	mov	r0, r4
 8017bfc:	f7ff f93a 	bl	8016e74 <__i2b>
 8017c00:	4606      	mov	r6, r0
 8017c02:	2800      	cmp	r0, #0
 8017c04:	f43f aefa 	beq.w	80179fc <_strtod_l+0x47c>
 8017c08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017c0a:	9914      	ldr	r1, [sp, #80]	; 0x50
 8017c0c:	2b00      	cmp	r3, #0
 8017c0e:	bfab      	itete	ge
 8017c10:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8017c12:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8017c14:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8017c18:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8017c1c:	bfac      	ite	ge
 8017c1e:	eb03 0b02 	addge.w	fp, r3, r2
 8017c22:	eba2 0a03 	sublt.w	sl, r2, r3
 8017c26:	9a05      	ldr	r2, [sp, #20]
 8017c28:	1a9b      	subs	r3, r3, r2
 8017c2a:	440b      	add	r3, r1
 8017c2c:	4a7b      	ldr	r2, [pc, #492]	; (8017e1c <_strtod_l+0x89c>)
 8017c2e:	3b01      	subs	r3, #1
 8017c30:	4293      	cmp	r3, r2
 8017c32:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8017c36:	f280 80cd 	bge.w	8017dd4 <_strtod_l+0x854>
 8017c3a:	1ad2      	subs	r2, r2, r3
 8017c3c:	2a1f      	cmp	r2, #31
 8017c3e:	eba1 0102 	sub.w	r1, r1, r2
 8017c42:	f04f 0001 	mov.w	r0, #1
 8017c46:	f300 80b9 	bgt.w	8017dbc <_strtod_l+0x83c>
 8017c4a:	fa00 f302 	lsl.w	r3, r0, r2
 8017c4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8017c50:	2300      	movs	r3, #0
 8017c52:	930a      	str	r3, [sp, #40]	; 0x28
 8017c54:	eb0b 0301 	add.w	r3, fp, r1
 8017c58:	9a05      	ldr	r2, [sp, #20]
 8017c5a:	459b      	cmp	fp, r3
 8017c5c:	448a      	add	sl, r1
 8017c5e:	4492      	add	sl, r2
 8017c60:	465a      	mov	r2, fp
 8017c62:	bfa8      	it	ge
 8017c64:	461a      	movge	r2, r3
 8017c66:	4552      	cmp	r2, sl
 8017c68:	bfa8      	it	ge
 8017c6a:	4652      	movge	r2, sl
 8017c6c:	2a00      	cmp	r2, #0
 8017c6e:	bfc2      	ittt	gt
 8017c70:	1a9b      	subgt	r3, r3, r2
 8017c72:	ebaa 0a02 	subgt.w	sl, sl, r2
 8017c76:	ebab 0b02 	subgt.w	fp, fp, r2
 8017c7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017c7c:	2a00      	cmp	r2, #0
 8017c7e:	dd18      	ble.n	8017cb2 <_strtod_l+0x732>
 8017c80:	4631      	mov	r1, r6
 8017c82:	4620      	mov	r0, r4
 8017c84:	930f      	str	r3, [sp, #60]	; 0x3c
 8017c86:	f7ff f9b5 	bl	8016ff4 <__pow5mult>
 8017c8a:	4606      	mov	r6, r0
 8017c8c:	2800      	cmp	r0, #0
 8017c8e:	f43f aeb5 	beq.w	80179fc <_strtod_l+0x47c>
 8017c92:	4601      	mov	r1, r0
 8017c94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017c96:	4620      	mov	r0, r4
 8017c98:	f7ff f902 	bl	8016ea0 <__multiply>
 8017c9c:	900e      	str	r0, [sp, #56]	; 0x38
 8017c9e:	2800      	cmp	r0, #0
 8017ca0:	f43f aeac 	beq.w	80179fc <_strtod_l+0x47c>
 8017ca4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8017ca6:	4620      	mov	r0, r4
 8017ca8:	f7fe ffe4 	bl	8016c74 <_Bfree>
 8017cac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017cae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017cb0:	9212      	str	r2, [sp, #72]	; 0x48
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	f300 8093 	bgt.w	8017dde <_strtod_l+0x85e>
 8017cb8:	9b06      	ldr	r3, [sp, #24]
 8017cba:	2b00      	cmp	r3, #0
 8017cbc:	dd08      	ble.n	8017cd0 <_strtod_l+0x750>
 8017cbe:	4639      	mov	r1, r7
 8017cc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017cc2:	4620      	mov	r0, r4
 8017cc4:	f7ff f996 	bl	8016ff4 <__pow5mult>
 8017cc8:	4607      	mov	r7, r0
 8017cca:	2800      	cmp	r0, #0
 8017ccc:	f43f ae96 	beq.w	80179fc <_strtod_l+0x47c>
 8017cd0:	f1ba 0f00 	cmp.w	sl, #0
 8017cd4:	dd08      	ble.n	8017ce8 <_strtod_l+0x768>
 8017cd6:	4639      	mov	r1, r7
 8017cd8:	4652      	mov	r2, sl
 8017cda:	4620      	mov	r0, r4
 8017cdc:	f7ff f9e4 	bl	80170a8 <__lshift>
 8017ce0:	4607      	mov	r7, r0
 8017ce2:	2800      	cmp	r0, #0
 8017ce4:	f43f ae8a 	beq.w	80179fc <_strtod_l+0x47c>
 8017ce8:	f1bb 0f00 	cmp.w	fp, #0
 8017cec:	dd08      	ble.n	8017d00 <_strtod_l+0x780>
 8017cee:	4631      	mov	r1, r6
 8017cf0:	465a      	mov	r2, fp
 8017cf2:	4620      	mov	r0, r4
 8017cf4:	f7ff f9d8 	bl	80170a8 <__lshift>
 8017cf8:	4606      	mov	r6, r0
 8017cfa:	2800      	cmp	r0, #0
 8017cfc:	f43f ae7e 	beq.w	80179fc <_strtod_l+0x47c>
 8017d00:	9912      	ldr	r1, [sp, #72]	; 0x48
 8017d02:	463a      	mov	r2, r7
 8017d04:	4620      	mov	r0, r4
 8017d06:	f7ff fa57 	bl	80171b8 <__mdiff>
 8017d0a:	4605      	mov	r5, r0
 8017d0c:	2800      	cmp	r0, #0
 8017d0e:	f43f ae75 	beq.w	80179fc <_strtod_l+0x47c>
 8017d12:	2300      	movs	r3, #0
 8017d14:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8017d18:	60c3      	str	r3, [r0, #12]
 8017d1a:	4631      	mov	r1, r6
 8017d1c:	f7ff fa30 	bl	8017180 <__mcmp>
 8017d20:	2800      	cmp	r0, #0
 8017d22:	da7f      	bge.n	8017e24 <_strtod_l+0x8a4>
 8017d24:	ea5a 0a08 	orrs.w	sl, sl, r8
 8017d28:	f040 80a5 	bne.w	8017e76 <_strtod_l+0x8f6>
 8017d2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017d30:	2b00      	cmp	r3, #0
 8017d32:	f040 80a0 	bne.w	8017e76 <_strtod_l+0x8f6>
 8017d36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017d3a:	0d1b      	lsrs	r3, r3, #20
 8017d3c:	051b      	lsls	r3, r3, #20
 8017d3e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8017d42:	f240 8098 	bls.w	8017e76 <_strtod_l+0x8f6>
 8017d46:	696b      	ldr	r3, [r5, #20]
 8017d48:	b91b      	cbnz	r3, 8017d52 <_strtod_l+0x7d2>
 8017d4a:	692b      	ldr	r3, [r5, #16]
 8017d4c:	2b01      	cmp	r3, #1
 8017d4e:	f340 8092 	ble.w	8017e76 <_strtod_l+0x8f6>
 8017d52:	4629      	mov	r1, r5
 8017d54:	2201      	movs	r2, #1
 8017d56:	4620      	mov	r0, r4
 8017d58:	f7ff f9a6 	bl	80170a8 <__lshift>
 8017d5c:	4631      	mov	r1, r6
 8017d5e:	4605      	mov	r5, r0
 8017d60:	f7ff fa0e 	bl	8017180 <__mcmp>
 8017d64:	2800      	cmp	r0, #0
 8017d66:	f340 8086 	ble.w	8017e76 <_strtod_l+0x8f6>
 8017d6a:	9905      	ldr	r1, [sp, #20]
 8017d6c:	4a2c      	ldr	r2, [pc, #176]	; (8017e20 <_strtod_l+0x8a0>)
 8017d6e:	464b      	mov	r3, r9
 8017d70:	2900      	cmp	r1, #0
 8017d72:	f000 809f 	beq.w	8017eb4 <_strtod_l+0x934>
 8017d76:	ea02 0109 	and.w	r1, r2, r9
 8017d7a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8017d7e:	f300 8099 	bgt.w	8017eb4 <_strtod_l+0x934>
 8017d82:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8017d86:	f77f aea8 	ble.w	8017ada <_strtod_l+0x55a>
 8017d8a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8017e10 <_strtod_l+0x890>
 8017d8e:	ec49 8b16 	vmov	d6, r8, r9
 8017d92:	4b23      	ldr	r3, [pc, #140]	; (8017e20 <_strtod_l+0x8a0>)
 8017d94:	ee26 7b07 	vmul.f64	d7, d6, d7
 8017d98:	ee17 2a90 	vmov	r2, s15
 8017d9c:	4013      	ands	r3, r2
 8017d9e:	ec59 8b17 	vmov	r8, r9, d7
 8017da2:	2b00      	cmp	r3, #0
 8017da4:	f47f ae34 	bne.w	8017a10 <_strtod_l+0x490>
 8017da8:	2322      	movs	r3, #34	; 0x22
 8017daa:	6023      	str	r3, [r4, #0]
 8017dac:	e630      	b.n	8017a10 <_strtod_l+0x490>
 8017dae:	f04f 31ff 	mov.w	r1, #4294967295
 8017db2:	fa01 f202 	lsl.w	r2, r1, r2
 8017db6:	ea02 0808 	and.w	r8, r2, r8
 8017dba:	e6da      	b.n	8017b72 <_strtod_l+0x5f2>
 8017dbc:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8017dc0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8017dc4:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8017dc8:	33e2      	adds	r3, #226	; 0xe2
 8017dca:	fa00 f303 	lsl.w	r3, r0, r3
 8017dce:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8017dd2:	e73f      	b.n	8017c54 <_strtod_l+0x6d4>
 8017dd4:	2200      	movs	r2, #0
 8017dd6:	2301      	movs	r3, #1
 8017dd8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8017ddc:	e73a      	b.n	8017c54 <_strtod_l+0x6d4>
 8017dde:	9912      	ldr	r1, [sp, #72]	; 0x48
 8017de0:	461a      	mov	r2, r3
 8017de2:	4620      	mov	r0, r4
 8017de4:	f7ff f960 	bl	80170a8 <__lshift>
 8017de8:	9012      	str	r0, [sp, #72]	; 0x48
 8017dea:	2800      	cmp	r0, #0
 8017dec:	f47f af64 	bne.w	8017cb8 <_strtod_l+0x738>
 8017df0:	e604      	b.n	80179fc <_strtod_l+0x47c>
 8017df2:	bf00      	nop
 8017df4:	f3af 8000 	nop.w
 8017df8:	94a03595 	.word	0x94a03595
 8017dfc:	3fcfffff 	.word	0x3fcfffff
 8017e00:	94a03595 	.word	0x94a03595
 8017e04:	3fdfffff 	.word	0x3fdfffff
 8017e08:	35afe535 	.word	0x35afe535
 8017e0c:	3fe00000 	.word	0x3fe00000
 8017e10:	00000000 	.word	0x00000000
 8017e14:	39500000 	.word	0x39500000
 8017e18:	0802cfc0 	.word	0x0802cfc0
 8017e1c:	fffffc02 	.word	0xfffffc02
 8017e20:	7ff00000 	.word	0x7ff00000
 8017e24:	46cb      	mov	fp, r9
 8017e26:	d15f      	bne.n	8017ee8 <_strtod_l+0x968>
 8017e28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017e2c:	f1ba 0f00 	cmp.w	sl, #0
 8017e30:	d02a      	beq.n	8017e88 <_strtod_l+0x908>
 8017e32:	4aa7      	ldr	r2, [pc, #668]	; (80180d0 <_strtod_l+0xb50>)
 8017e34:	4293      	cmp	r3, r2
 8017e36:	d12b      	bne.n	8017e90 <_strtod_l+0x910>
 8017e38:	9b05      	ldr	r3, [sp, #20]
 8017e3a:	4642      	mov	r2, r8
 8017e3c:	b1fb      	cbz	r3, 8017e7e <_strtod_l+0x8fe>
 8017e3e:	4ba5      	ldr	r3, [pc, #660]	; (80180d4 <_strtod_l+0xb54>)
 8017e40:	ea09 0303 	and.w	r3, r9, r3
 8017e44:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8017e48:	f04f 31ff 	mov.w	r1, #4294967295
 8017e4c:	d81a      	bhi.n	8017e84 <_strtod_l+0x904>
 8017e4e:	0d1b      	lsrs	r3, r3, #20
 8017e50:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017e54:	fa01 f303 	lsl.w	r3, r1, r3
 8017e58:	429a      	cmp	r2, r3
 8017e5a:	d119      	bne.n	8017e90 <_strtod_l+0x910>
 8017e5c:	4b9e      	ldr	r3, [pc, #632]	; (80180d8 <_strtod_l+0xb58>)
 8017e5e:	459b      	cmp	fp, r3
 8017e60:	d102      	bne.n	8017e68 <_strtod_l+0x8e8>
 8017e62:	3201      	adds	r2, #1
 8017e64:	f43f adca 	beq.w	80179fc <_strtod_l+0x47c>
 8017e68:	4b9a      	ldr	r3, [pc, #616]	; (80180d4 <_strtod_l+0xb54>)
 8017e6a:	ea0b 0303 	and.w	r3, fp, r3
 8017e6e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8017e72:	f04f 0800 	mov.w	r8, #0
 8017e76:	9b05      	ldr	r3, [sp, #20]
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d186      	bne.n	8017d8a <_strtod_l+0x80a>
 8017e7c:	e5c8      	b.n	8017a10 <_strtod_l+0x490>
 8017e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8017e82:	e7e9      	b.n	8017e58 <_strtod_l+0x8d8>
 8017e84:	460b      	mov	r3, r1
 8017e86:	e7e7      	b.n	8017e58 <_strtod_l+0x8d8>
 8017e88:	ea53 0308 	orrs.w	r3, r3, r8
 8017e8c:	f43f af6d 	beq.w	8017d6a <_strtod_l+0x7ea>
 8017e90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e92:	b1cb      	cbz	r3, 8017ec8 <_strtod_l+0x948>
 8017e94:	ea13 0f0b 	tst.w	r3, fp
 8017e98:	d0ed      	beq.n	8017e76 <_strtod_l+0x8f6>
 8017e9a:	9a05      	ldr	r2, [sp, #20]
 8017e9c:	4640      	mov	r0, r8
 8017e9e:	4649      	mov	r1, r9
 8017ea0:	f1ba 0f00 	cmp.w	sl, #0
 8017ea4:	d014      	beq.n	8017ed0 <_strtod_l+0x950>
 8017ea6:	f7ff fb4f 	bl	8017548 <sulp>
 8017eaa:	ee38 7b00 	vadd.f64	d7, d8, d0
 8017eae:	ec59 8b17 	vmov	r8, r9, d7
 8017eb2:	e7e0      	b.n	8017e76 <_strtod_l+0x8f6>
 8017eb4:	4013      	ands	r3, r2
 8017eb6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8017eba:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8017ebe:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8017ec2:	f04f 38ff 	mov.w	r8, #4294967295
 8017ec6:	e7d6      	b.n	8017e76 <_strtod_l+0x8f6>
 8017ec8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017eca:	ea13 0f08 	tst.w	r3, r8
 8017ece:	e7e3      	b.n	8017e98 <_strtod_l+0x918>
 8017ed0:	f7ff fb3a 	bl	8017548 <sulp>
 8017ed4:	ee38 0b40 	vsub.f64	d0, d8, d0
 8017ed8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8017edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ee0:	ec59 8b10 	vmov	r8, r9, d0
 8017ee4:	d1c7      	bne.n	8017e76 <_strtod_l+0x8f6>
 8017ee6:	e5f8      	b.n	8017ada <_strtod_l+0x55a>
 8017ee8:	4631      	mov	r1, r6
 8017eea:	4628      	mov	r0, r5
 8017eec:	f7ff fab8 	bl	8017460 <__ratio>
 8017ef0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8017ef4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8017ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017efc:	d85f      	bhi.n	8017fbe <_strtod_l+0xa3e>
 8017efe:	f1ba 0f00 	cmp.w	sl, #0
 8017f02:	d166      	bne.n	8017fd2 <_strtod_l+0xa52>
 8017f04:	f1b8 0f00 	cmp.w	r8, #0
 8017f08:	d14d      	bne.n	8017fa6 <_strtod_l+0xa26>
 8017f0a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017f0e:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8017f12:	2b00      	cmp	r3, #0
 8017f14:	d162      	bne.n	8017fdc <_strtod_l+0xa5c>
 8017f16:	eeb4 0bcd 	vcmpe.f64	d0, d13
 8017f1a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8017f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f22:	d401      	bmi.n	8017f28 <_strtod_l+0x9a8>
 8017f24:	ee20 db0d 	vmul.f64	d13, d0, d13
 8017f28:	eeb1 cb4d 	vneg.f64	d12, d13
 8017f2c:	4869      	ldr	r0, [pc, #420]	; (80180d4 <_strtod_l+0xb54>)
 8017f2e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 80180e0 <_strtod_l+0xb60>
 8017f32:	ea0b 0100 	and.w	r1, fp, r0
 8017f36:	4561      	cmp	r1, ip
 8017f38:	ec53 2b1c 	vmov	r2, r3, d12
 8017f3c:	d17a      	bne.n	8018034 <_strtod_l+0xab4>
 8017f3e:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8017f42:	ec49 8b10 	vmov	d0, r8, r9
 8017f46:	910a      	str	r1, [sp, #40]	; 0x28
 8017f48:	f7ff f9c0 	bl	80172cc <__ulp>
 8017f4c:	ec49 8b1e 	vmov	d14, r8, r9
 8017f50:	4860      	ldr	r0, [pc, #384]	; (80180d4 <_strtod_l+0xb54>)
 8017f52:	eea0 eb0c 	vfma.f64	d14, d0, d12
 8017f56:	ee1e 3a90 	vmov	r3, s29
 8017f5a:	4a60      	ldr	r2, [pc, #384]	; (80180dc <_strtod_l+0xb5c>)
 8017f5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8017f5e:	4018      	ands	r0, r3
 8017f60:	4290      	cmp	r0, r2
 8017f62:	ec59 8b1e 	vmov	r8, r9, d14
 8017f66:	d93c      	bls.n	8017fe2 <_strtod_l+0xa62>
 8017f68:	ee18 2a90 	vmov	r2, s17
 8017f6c:	4b5a      	ldr	r3, [pc, #360]	; (80180d8 <_strtod_l+0xb58>)
 8017f6e:	429a      	cmp	r2, r3
 8017f70:	d104      	bne.n	8017f7c <_strtod_l+0x9fc>
 8017f72:	ee18 3a10 	vmov	r3, s16
 8017f76:	3301      	adds	r3, #1
 8017f78:	f43f ad40 	beq.w	80179fc <_strtod_l+0x47c>
 8017f7c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 80180d8 <_strtod_l+0xb58>
 8017f80:	f04f 38ff 	mov.w	r8, #4294967295
 8017f84:	9912      	ldr	r1, [sp, #72]	; 0x48
 8017f86:	4620      	mov	r0, r4
 8017f88:	f7fe fe74 	bl	8016c74 <_Bfree>
 8017f8c:	4639      	mov	r1, r7
 8017f8e:	4620      	mov	r0, r4
 8017f90:	f7fe fe70 	bl	8016c74 <_Bfree>
 8017f94:	4631      	mov	r1, r6
 8017f96:	4620      	mov	r0, r4
 8017f98:	f7fe fe6c 	bl	8016c74 <_Bfree>
 8017f9c:	4629      	mov	r1, r5
 8017f9e:	4620      	mov	r0, r4
 8017fa0:	f7fe fe68 	bl	8016c74 <_Bfree>
 8017fa4:	e609      	b.n	8017bba <_strtod_l+0x63a>
 8017fa6:	f1b8 0f01 	cmp.w	r8, #1
 8017faa:	d103      	bne.n	8017fb4 <_strtod_l+0xa34>
 8017fac:	f1b9 0f00 	cmp.w	r9, #0
 8017fb0:	f43f ad93 	beq.w	8017ada <_strtod_l+0x55a>
 8017fb4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8017fb8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8017fbc:	e7b6      	b.n	8017f2c <_strtod_l+0x9ac>
 8017fbe:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8017fc2:	ee20 db0d 	vmul.f64	d13, d0, d13
 8017fc6:	f1ba 0f00 	cmp.w	sl, #0
 8017fca:	d0ad      	beq.n	8017f28 <_strtod_l+0x9a8>
 8017fcc:	eeb0 cb4d 	vmov.f64	d12, d13
 8017fd0:	e7ac      	b.n	8017f2c <_strtod_l+0x9ac>
 8017fd2:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 8017fd6:	eeb0 db4c 	vmov.f64	d13, d12
 8017fda:	e7a7      	b.n	8017f2c <_strtod_l+0x9ac>
 8017fdc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8017fe0:	e7a4      	b.n	8017f2c <_strtod_l+0x9ac>
 8017fe2:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8017fe6:	9b05      	ldr	r3, [sp, #20]
 8017fe8:	46cb      	mov	fp, r9
 8017fea:	2b00      	cmp	r3, #0
 8017fec:	d1ca      	bne.n	8017f84 <_strtod_l+0xa04>
 8017fee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017ff2:	0d1b      	lsrs	r3, r3, #20
 8017ff4:	051b      	lsls	r3, r3, #20
 8017ff6:	4299      	cmp	r1, r3
 8017ff8:	d1c4      	bne.n	8017f84 <_strtod_l+0xa04>
 8017ffa:	ec51 0b1d 	vmov	r0, r1, d13
 8017ffe:	f7e8 fc13 	bl	8000828 <__aeabi_d2lz>
 8018002:	f7e8 fb7b 	bl	80006fc <__aeabi_l2d>
 8018006:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 801800a:	ec41 0b17 	vmov	d7, r0, r1
 801800e:	ea4b 0b08 	orr.w	fp, fp, r8
 8018012:	ea5b 0b0a 	orrs.w	fp, fp, sl
 8018016:	ee3d db47 	vsub.f64	d13, d13, d7
 801801a:	d03c      	beq.n	8018096 <_strtod_l+0xb16>
 801801c:	eeb4 dbca 	vcmpe.f64	d13, d10
 8018020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018024:	f53f acf4 	bmi.w	8017a10 <_strtod_l+0x490>
 8018028:	eeb4 dbcb 	vcmpe.f64	d13, d11
 801802c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018030:	dda8      	ble.n	8017f84 <_strtod_l+0xa04>
 8018032:	e4ed      	b.n	8017a10 <_strtod_l+0x490>
 8018034:	9805      	ldr	r0, [sp, #20]
 8018036:	b1f0      	cbz	r0, 8018076 <_strtod_l+0xaf6>
 8018038:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 801803c:	d81b      	bhi.n	8018076 <_strtod_l+0xaf6>
 801803e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 80180c8 <_strtod_l+0xb48>
 8018042:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8018046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801804a:	d811      	bhi.n	8018070 <_strtod_l+0xaf0>
 801804c:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8018050:	ee1d 3a10 	vmov	r3, s26
 8018054:	2b01      	cmp	r3, #1
 8018056:	bf38      	it	cc
 8018058:	2301      	movcc	r3, #1
 801805a:	ee0d 3a10 	vmov	s26, r3
 801805e:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8018062:	f1ba 0f00 	cmp.w	sl, #0
 8018066:	d113      	bne.n	8018090 <_strtod_l+0xb10>
 8018068:	eeb1 7b4d 	vneg.f64	d7, d13
 801806c:	ec53 2b17 	vmov	r2, r3, d7
 8018070:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8018074:	1a43      	subs	r3, r0, r1
 8018076:	eeb0 0b48 	vmov.f64	d0, d8
 801807a:	ec43 2b1c 	vmov	d12, r2, r3
 801807e:	910a      	str	r1, [sp, #40]	; 0x28
 8018080:	f7ff f924 	bl	80172cc <__ulp>
 8018084:	990a      	ldr	r1, [sp, #40]	; 0x28
 8018086:	eeac 8b00 	vfma.f64	d8, d12, d0
 801808a:	ec59 8b18 	vmov	r8, r9, d8
 801808e:	e7aa      	b.n	8017fe6 <_strtod_l+0xa66>
 8018090:	eeb0 7b4d 	vmov.f64	d7, d13
 8018094:	e7ea      	b.n	801806c <_strtod_l+0xaec>
 8018096:	eeb4 dbc9 	vcmpe.f64	d13, d9
 801809a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801809e:	f57f af71 	bpl.w	8017f84 <_strtod_l+0xa04>
 80180a2:	e4b5      	b.n	8017a10 <_strtod_l+0x490>
 80180a4:	2300      	movs	r3, #0
 80180a6:	9308      	str	r3, [sp, #32]
 80180a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80180aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80180ac:	6013      	str	r3, [r2, #0]
 80180ae:	f7ff baa6 	b.w	80175fe <_strtod_l+0x7e>
 80180b2:	2a65      	cmp	r2, #101	; 0x65
 80180b4:	f43f aba2 	beq.w	80177fc <_strtod_l+0x27c>
 80180b8:	2a45      	cmp	r2, #69	; 0x45
 80180ba:	f43f ab9f 	beq.w	80177fc <_strtod_l+0x27c>
 80180be:	2101      	movs	r1, #1
 80180c0:	f7ff bbd8 	b.w	8017874 <_strtod_l+0x2f4>
 80180c4:	f3af 8000 	nop.w
 80180c8:	ffc00000 	.word	0xffc00000
 80180cc:	41dfffff 	.word	0x41dfffff
 80180d0:	000fffff 	.word	0x000fffff
 80180d4:	7ff00000 	.word	0x7ff00000
 80180d8:	7fefffff 	.word	0x7fefffff
 80180dc:	7c9fffff 	.word	0x7c9fffff
 80180e0:	7fe00000 	.word	0x7fe00000

080180e4 <_strtod_r>:
 80180e4:	4b01      	ldr	r3, [pc, #4]	; (80180ec <_strtod_r+0x8>)
 80180e6:	f7ff ba4b 	b.w	8017580 <_strtod_l>
 80180ea:	bf00      	nop
 80180ec:	24000020 	.word	0x24000020

080180f0 <_strtol_l.constprop.0>:
 80180f0:	2b01      	cmp	r3, #1
 80180f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80180f6:	d001      	beq.n	80180fc <_strtol_l.constprop.0+0xc>
 80180f8:	2b24      	cmp	r3, #36	; 0x24
 80180fa:	d906      	bls.n	801810a <_strtol_l.constprop.0+0x1a>
 80180fc:	f7fd fee4 	bl	8015ec8 <__errno>
 8018100:	2316      	movs	r3, #22
 8018102:	6003      	str	r3, [r0, #0]
 8018104:	2000      	movs	r0, #0
 8018106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801810a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80181f0 <_strtol_l.constprop.0+0x100>
 801810e:	460d      	mov	r5, r1
 8018110:	462e      	mov	r6, r5
 8018112:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018116:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801811a:	f017 0708 	ands.w	r7, r7, #8
 801811e:	d1f7      	bne.n	8018110 <_strtol_l.constprop.0+0x20>
 8018120:	2c2d      	cmp	r4, #45	; 0x2d
 8018122:	d132      	bne.n	801818a <_strtol_l.constprop.0+0x9a>
 8018124:	782c      	ldrb	r4, [r5, #0]
 8018126:	2701      	movs	r7, #1
 8018128:	1cb5      	adds	r5, r6, #2
 801812a:	2b00      	cmp	r3, #0
 801812c:	d05b      	beq.n	80181e6 <_strtol_l.constprop.0+0xf6>
 801812e:	2b10      	cmp	r3, #16
 8018130:	d109      	bne.n	8018146 <_strtol_l.constprop.0+0x56>
 8018132:	2c30      	cmp	r4, #48	; 0x30
 8018134:	d107      	bne.n	8018146 <_strtol_l.constprop.0+0x56>
 8018136:	782c      	ldrb	r4, [r5, #0]
 8018138:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801813c:	2c58      	cmp	r4, #88	; 0x58
 801813e:	d14d      	bne.n	80181dc <_strtol_l.constprop.0+0xec>
 8018140:	786c      	ldrb	r4, [r5, #1]
 8018142:	2310      	movs	r3, #16
 8018144:	3502      	adds	r5, #2
 8018146:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801814a:	f108 38ff 	add.w	r8, r8, #4294967295
 801814e:	f04f 0e00 	mov.w	lr, #0
 8018152:	fbb8 f9f3 	udiv	r9, r8, r3
 8018156:	4676      	mov	r6, lr
 8018158:	fb03 8a19 	mls	sl, r3, r9, r8
 801815c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8018160:	f1bc 0f09 	cmp.w	ip, #9
 8018164:	d816      	bhi.n	8018194 <_strtol_l.constprop.0+0xa4>
 8018166:	4664      	mov	r4, ip
 8018168:	42a3      	cmp	r3, r4
 801816a:	dd24      	ble.n	80181b6 <_strtol_l.constprop.0+0xc6>
 801816c:	f1be 3fff 	cmp.w	lr, #4294967295
 8018170:	d008      	beq.n	8018184 <_strtol_l.constprop.0+0x94>
 8018172:	45b1      	cmp	r9, r6
 8018174:	d31c      	bcc.n	80181b0 <_strtol_l.constprop.0+0xc0>
 8018176:	d101      	bne.n	801817c <_strtol_l.constprop.0+0x8c>
 8018178:	45a2      	cmp	sl, r4
 801817a:	db19      	blt.n	80181b0 <_strtol_l.constprop.0+0xc0>
 801817c:	fb06 4603 	mla	r6, r6, r3, r4
 8018180:	f04f 0e01 	mov.w	lr, #1
 8018184:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018188:	e7e8      	b.n	801815c <_strtol_l.constprop.0+0x6c>
 801818a:	2c2b      	cmp	r4, #43	; 0x2b
 801818c:	bf04      	itt	eq
 801818e:	782c      	ldrbeq	r4, [r5, #0]
 8018190:	1cb5      	addeq	r5, r6, #2
 8018192:	e7ca      	b.n	801812a <_strtol_l.constprop.0+0x3a>
 8018194:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8018198:	f1bc 0f19 	cmp.w	ip, #25
 801819c:	d801      	bhi.n	80181a2 <_strtol_l.constprop.0+0xb2>
 801819e:	3c37      	subs	r4, #55	; 0x37
 80181a0:	e7e2      	b.n	8018168 <_strtol_l.constprop.0+0x78>
 80181a2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80181a6:	f1bc 0f19 	cmp.w	ip, #25
 80181aa:	d804      	bhi.n	80181b6 <_strtol_l.constprop.0+0xc6>
 80181ac:	3c57      	subs	r4, #87	; 0x57
 80181ae:	e7db      	b.n	8018168 <_strtol_l.constprop.0+0x78>
 80181b0:	f04f 3eff 	mov.w	lr, #4294967295
 80181b4:	e7e6      	b.n	8018184 <_strtol_l.constprop.0+0x94>
 80181b6:	f1be 3fff 	cmp.w	lr, #4294967295
 80181ba:	d105      	bne.n	80181c8 <_strtol_l.constprop.0+0xd8>
 80181bc:	2322      	movs	r3, #34	; 0x22
 80181be:	6003      	str	r3, [r0, #0]
 80181c0:	4646      	mov	r6, r8
 80181c2:	b942      	cbnz	r2, 80181d6 <_strtol_l.constprop.0+0xe6>
 80181c4:	4630      	mov	r0, r6
 80181c6:	e79e      	b.n	8018106 <_strtol_l.constprop.0+0x16>
 80181c8:	b107      	cbz	r7, 80181cc <_strtol_l.constprop.0+0xdc>
 80181ca:	4276      	negs	r6, r6
 80181cc:	2a00      	cmp	r2, #0
 80181ce:	d0f9      	beq.n	80181c4 <_strtol_l.constprop.0+0xd4>
 80181d0:	f1be 0f00 	cmp.w	lr, #0
 80181d4:	d000      	beq.n	80181d8 <_strtol_l.constprop.0+0xe8>
 80181d6:	1e69      	subs	r1, r5, #1
 80181d8:	6011      	str	r1, [r2, #0]
 80181da:	e7f3      	b.n	80181c4 <_strtol_l.constprop.0+0xd4>
 80181dc:	2430      	movs	r4, #48	; 0x30
 80181de:	2b00      	cmp	r3, #0
 80181e0:	d1b1      	bne.n	8018146 <_strtol_l.constprop.0+0x56>
 80181e2:	2308      	movs	r3, #8
 80181e4:	e7af      	b.n	8018146 <_strtol_l.constprop.0+0x56>
 80181e6:	2c30      	cmp	r4, #48	; 0x30
 80181e8:	d0a5      	beq.n	8018136 <_strtol_l.constprop.0+0x46>
 80181ea:	230a      	movs	r3, #10
 80181ec:	e7ab      	b.n	8018146 <_strtol_l.constprop.0+0x56>
 80181ee:	bf00      	nop
 80181f0:	0802cfe9 	.word	0x0802cfe9

080181f4 <_strtol_r>:
 80181f4:	f7ff bf7c 	b.w	80180f0 <_strtol_l.constprop.0>

080181f8 <strtol_l>:
 80181f8:	4613      	mov	r3, r2
 80181fa:	460a      	mov	r2, r1
 80181fc:	4601      	mov	r1, r0
 80181fe:	4802      	ldr	r0, [pc, #8]	; (8018208 <strtol_l+0x10>)
 8018200:	6800      	ldr	r0, [r0, #0]
 8018202:	f7ff bf75 	b.w	80180f0 <_strtol_l.constprop.0>
 8018206:	bf00      	nop
 8018208:	240001d8 	.word	0x240001d8

0801820c <__ascii_wctomb>:
 801820c:	b149      	cbz	r1, 8018222 <__ascii_wctomb+0x16>
 801820e:	2aff      	cmp	r2, #255	; 0xff
 8018210:	bf85      	ittet	hi
 8018212:	238a      	movhi	r3, #138	; 0x8a
 8018214:	6003      	strhi	r3, [r0, #0]
 8018216:	700a      	strbls	r2, [r1, #0]
 8018218:	f04f 30ff 	movhi.w	r0, #4294967295
 801821c:	bf98      	it	ls
 801821e:	2001      	movls	r0, #1
 8018220:	4770      	bx	lr
 8018222:	4608      	mov	r0, r1
 8018224:	4770      	bx	lr
	...

08018228 <_strtoll_l.constprop.0>:
 8018228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801822c:	b085      	sub	sp, #20
 801822e:	4688      	mov	r8, r1
 8018230:	9201      	str	r2, [sp, #4]
 8018232:	4a45      	ldr	r2, [pc, #276]	; (8018348 <_strtoll_l.constprop.0+0x120>)
 8018234:	9003      	str	r0, [sp, #12]
 8018236:	461e      	mov	r6, r3
 8018238:	460d      	mov	r5, r1
 801823a:	462b      	mov	r3, r5
 801823c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018240:	5d17      	ldrb	r7, [r2, r4]
 8018242:	f017 0708 	ands.w	r7, r7, #8
 8018246:	d1f8      	bne.n	801823a <_strtoll_l.constprop.0+0x12>
 8018248:	2c2d      	cmp	r4, #45	; 0x2d
 801824a:	d14a      	bne.n	80182e2 <_strtoll_l.constprop.0+0xba>
 801824c:	782c      	ldrb	r4, [r5, #0]
 801824e:	2701      	movs	r7, #1
 8018250:	1c9d      	adds	r5, r3, #2
 8018252:	2e00      	cmp	r6, #0
 8018254:	d073      	beq.n	801833e <_strtoll_l.constprop.0+0x116>
 8018256:	2e10      	cmp	r6, #16
 8018258:	d109      	bne.n	801826e <_strtoll_l.constprop.0+0x46>
 801825a:	2c30      	cmp	r4, #48	; 0x30
 801825c:	d107      	bne.n	801826e <_strtoll_l.constprop.0+0x46>
 801825e:	782b      	ldrb	r3, [r5, #0]
 8018260:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8018264:	2b58      	cmp	r3, #88	; 0x58
 8018266:	d165      	bne.n	8018334 <_strtoll_l.constprop.0+0x10c>
 8018268:	786c      	ldrb	r4, [r5, #1]
 801826a:	2610      	movs	r6, #16
 801826c:	3502      	adds	r5, #2
 801826e:	f107 4a00 	add.w	sl, r7, #2147483648	; 0x80000000
 8018272:	f107 3bff 	add.w	fp, r7, #4294967295
 8018276:	f10a 3aff 	add.w	sl, sl, #4294967295
 801827a:	ea4f 79e6 	mov.w	r9, r6, asr #31
 801827e:	4632      	mov	r2, r6
 8018280:	464b      	mov	r3, r9
 8018282:	4658      	mov	r0, fp
 8018284:	4651      	mov	r1, sl
 8018286:	f7e8 fab7 	bl	80007f8 <__aeabi_uldivmod>
 801828a:	9202      	str	r2, [sp, #8]
 801828c:	2200      	movs	r2, #0
 801828e:	4684      	mov	ip, r0
 8018290:	468e      	mov	lr, r1
 8018292:	4610      	mov	r0, r2
 8018294:	4611      	mov	r1, r2
 8018296:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801829a:	2b09      	cmp	r3, #9
 801829c:	d905      	bls.n	80182aa <_strtoll_l.constprop.0+0x82>
 801829e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80182a2:	2b19      	cmp	r3, #25
 80182a4:	d822      	bhi.n	80182ec <_strtoll_l.constprop.0+0xc4>
 80182a6:	f1a4 0337 	sub.w	r3, r4, #55	; 0x37
 80182aa:	429e      	cmp	r6, r3
 80182ac:	dd28      	ble.n	8018300 <_strtoll_l.constprop.0+0xd8>
 80182ae:	1c54      	adds	r4, r2, #1
 80182b0:	d014      	beq.n	80182dc <_strtoll_l.constprop.0+0xb4>
 80182b2:	4584      	cmp	ip, r0
 80182b4:	eb7e 0201 	sbcs.w	r2, lr, r1
 80182b8:	d31f      	bcc.n	80182fa <_strtoll_l.constprop.0+0xd2>
 80182ba:	458e      	cmp	lr, r1
 80182bc:	bf08      	it	eq
 80182be:	4584      	cmpeq	ip, r0
 80182c0:	d102      	bne.n	80182c8 <_strtoll_l.constprop.0+0xa0>
 80182c2:	9a02      	ldr	r2, [sp, #8]
 80182c4:	429a      	cmp	r2, r3
 80182c6:	db18      	blt.n	80182fa <_strtoll_l.constprop.0+0xd2>
 80182c8:	4371      	muls	r1, r6
 80182ca:	fb00 1109 	mla	r1, r0, r9, r1
 80182ce:	fba6 0200 	umull	r0, r2, r6, r0
 80182d2:	440a      	add	r2, r1
 80182d4:	1818      	adds	r0, r3, r0
 80182d6:	eb42 71e3 	adc.w	r1, r2, r3, asr #31
 80182da:	2201      	movs	r2, #1
 80182dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80182e0:	e7d9      	b.n	8018296 <_strtoll_l.constprop.0+0x6e>
 80182e2:	2c2b      	cmp	r4, #43	; 0x2b
 80182e4:	bf04      	itt	eq
 80182e6:	782c      	ldrbeq	r4, [r5, #0]
 80182e8:	1c9d      	addeq	r5, r3, #2
 80182ea:	e7b2      	b.n	8018252 <_strtoll_l.constprop.0+0x2a>
 80182ec:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80182f0:	2b19      	cmp	r3, #25
 80182f2:	d805      	bhi.n	8018300 <_strtoll_l.constprop.0+0xd8>
 80182f4:	f1a4 0357 	sub.w	r3, r4, #87	; 0x57
 80182f8:	e7d7      	b.n	80182aa <_strtoll_l.constprop.0+0x82>
 80182fa:	f04f 32ff 	mov.w	r2, #4294967295
 80182fe:	e7ed      	b.n	80182dc <_strtoll_l.constprop.0+0xb4>
 8018300:	1c53      	adds	r3, r2, #1
 8018302:	d109      	bne.n	8018318 <_strtoll_l.constprop.0+0xf0>
 8018304:	9a03      	ldr	r2, [sp, #12]
 8018306:	2322      	movs	r3, #34	; 0x22
 8018308:	6013      	str	r3, [r2, #0]
 801830a:	9b01      	ldr	r3, [sp, #4]
 801830c:	4658      	mov	r0, fp
 801830e:	4651      	mov	r1, sl
 8018310:	b953      	cbnz	r3, 8018328 <_strtoll_l.constprop.0+0x100>
 8018312:	b005      	add	sp, #20
 8018314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018318:	b117      	cbz	r7, 8018320 <_strtoll_l.constprop.0+0xf8>
 801831a:	4240      	negs	r0, r0
 801831c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8018320:	9b01      	ldr	r3, [sp, #4]
 8018322:	2b00      	cmp	r3, #0
 8018324:	d0f5      	beq.n	8018312 <_strtoll_l.constprop.0+0xea>
 8018326:	b10a      	cbz	r2, 801832c <_strtoll_l.constprop.0+0x104>
 8018328:	f105 38ff 	add.w	r8, r5, #4294967295
 801832c:	9b01      	ldr	r3, [sp, #4]
 801832e:	f8c3 8000 	str.w	r8, [r3]
 8018332:	e7ee      	b.n	8018312 <_strtoll_l.constprop.0+0xea>
 8018334:	2430      	movs	r4, #48	; 0x30
 8018336:	2e00      	cmp	r6, #0
 8018338:	d199      	bne.n	801826e <_strtoll_l.constprop.0+0x46>
 801833a:	2608      	movs	r6, #8
 801833c:	e797      	b.n	801826e <_strtoll_l.constprop.0+0x46>
 801833e:	2c30      	cmp	r4, #48	; 0x30
 8018340:	d08d      	beq.n	801825e <_strtoll_l.constprop.0+0x36>
 8018342:	260a      	movs	r6, #10
 8018344:	e793      	b.n	801826e <_strtoll_l.constprop.0+0x46>
 8018346:	bf00      	nop
 8018348:	0802cfe9 	.word	0x0802cfe9

0801834c <strtoll_l>:
 801834c:	4613      	mov	r3, r2
 801834e:	460a      	mov	r2, r1
 8018350:	4601      	mov	r1, r0
 8018352:	4802      	ldr	r0, [pc, #8]	; (801835c <strtoll_l+0x10>)
 8018354:	6800      	ldr	r0, [r0, #0]
 8018356:	f7ff bf67 	b.w	8018228 <_strtoll_l.constprop.0>
 801835a:	bf00      	nop
 801835c:	240001d8 	.word	0x240001d8

08018360 <__ssputs_r>:
 8018360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018364:	688e      	ldr	r6, [r1, #8]
 8018366:	461f      	mov	r7, r3
 8018368:	42be      	cmp	r6, r7
 801836a:	680b      	ldr	r3, [r1, #0]
 801836c:	4682      	mov	sl, r0
 801836e:	460c      	mov	r4, r1
 8018370:	4690      	mov	r8, r2
 8018372:	d82c      	bhi.n	80183ce <__ssputs_r+0x6e>
 8018374:	898a      	ldrh	r2, [r1, #12]
 8018376:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801837a:	d026      	beq.n	80183ca <__ssputs_r+0x6a>
 801837c:	6965      	ldr	r5, [r4, #20]
 801837e:	6909      	ldr	r1, [r1, #16]
 8018380:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018384:	eba3 0901 	sub.w	r9, r3, r1
 8018388:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801838c:	1c7b      	adds	r3, r7, #1
 801838e:	444b      	add	r3, r9
 8018390:	106d      	asrs	r5, r5, #1
 8018392:	429d      	cmp	r5, r3
 8018394:	bf38      	it	cc
 8018396:	461d      	movcc	r5, r3
 8018398:	0553      	lsls	r3, r2, #21
 801839a:	d527      	bpl.n	80183ec <__ssputs_r+0x8c>
 801839c:	4629      	mov	r1, r5
 801839e:	f7fc f85f 	bl	8014460 <_malloc_r>
 80183a2:	4606      	mov	r6, r0
 80183a4:	b360      	cbz	r0, 8018400 <__ssputs_r+0xa0>
 80183a6:	6921      	ldr	r1, [r4, #16]
 80183a8:	464a      	mov	r2, r9
 80183aa:	f7fd fdbc 	bl	8015f26 <memcpy>
 80183ae:	89a3      	ldrh	r3, [r4, #12]
 80183b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80183b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80183b8:	81a3      	strh	r3, [r4, #12]
 80183ba:	6126      	str	r6, [r4, #16]
 80183bc:	6165      	str	r5, [r4, #20]
 80183be:	444e      	add	r6, r9
 80183c0:	eba5 0509 	sub.w	r5, r5, r9
 80183c4:	6026      	str	r6, [r4, #0]
 80183c6:	60a5      	str	r5, [r4, #8]
 80183c8:	463e      	mov	r6, r7
 80183ca:	42be      	cmp	r6, r7
 80183cc:	d900      	bls.n	80183d0 <__ssputs_r+0x70>
 80183ce:	463e      	mov	r6, r7
 80183d0:	6820      	ldr	r0, [r4, #0]
 80183d2:	4632      	mov	r2, r6
 80183d4:	4641      	mov	r1, r8
 80183d6:	f000 fb6f 	bl	8018ab8 <memmove>
 80183da:	68a3      	ldr	r3, [r4, #8]
 80183dc:	1b9b      	subs	r3, r3, r6
 80183de:	60a3      	str	r3, [r4, #8]
 80183e0:	6823      	ldr	r3, [r4, #0]
 80183e2:	4433      	add	r3, r6
 80183e4:	6023      	str	r3, [r4, #0]
 80183e6:	2000      	movs	r0, #0
 80183e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80183ec:	462a      	mov	r2, r5
 80183ee:	f001 fb7a 	bl	8019ae6 <_realloc_r>
 80183f2:	4606      	mov	r6, r0
 80183f4:	2800      	cmp	r0, #0
 80183f6:	d1e0      	bne.n	80183ba <__ssputs_r+0x5a>
 80183f8:	6921      	ldr	r1, [r4, #16]
 80183fa:	4650      	mov	r0, sl
 80183fc:	f7fe fb9c 	bl	8016b38 <_free_r>
 8018400:	230c      	movs	r3, #12
 8018402:	f8ca 3000 	str.w	r3, [sl]
 8018406:	89a3      	ldrh	r3, [r4, #12]
 8018408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801840c:	81a3      	strh	r3, [r4, #12]
 801840e:	f04f 30ff 	mov.w	r0, #4294967295
 8018412:	e7e9      	b.n	80183e8 <__ssputs_r+0x88>

08018414 <_svfiprintf_r>:
 8018414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018418:	4698      	mov	r8, r3
 801841a:	898b      	ldrh	r3, [r1, #12]
 801841c:	061b      	lsls	r3, r3, #24
 801841e:	b09d      	sub	sp, #116	; 0x74
 8018420:	4607      	mov	r7, r0
 8018422:	460d      	mov	r5, r1
 8018424:	4614      	mov	r4, r2
 8018426:	d50e      	bpl.n	8018446 <_svfiprintf_r+0x32>
 8018428:	690b      	ldr	r3, [r1, #16]
 801842a:	b963      	cbnz	r3, 8018446 <_svfiprintf_r+0x32>
 801842c:	2140      	movs	r1, #64	; 0x40
 801842e:	f7fc f817 	bl	8014460 <_malloc_r>
 8018432:	6028      	str	r0, [r5, #0]
 8018434:	6128      	str	r0, [r5, #16]
 8018436:	b920      	cbnz	r0, 8018442 <_svfiprintf_r+0x2e>
 8018438:	230c      	movs	r3, #12
 801843a:	603b      	str	r3, [r7, #0]
 801843c:	f04f 30ff 	mov.w	r0, #4294967295
 8018440:	e0d0      	b.n	80185e4 <_svfiprintf_r+0x1d0>
 8018442:	2340      	movs	r3, #64	; 0x40
 8018444:	616b      	str	r3, [r5, #20]
 8018446:	2300      	movs	r3, #0
 8018448:	9309      	str	r3, [sp, #36]	; 0x24
 801844a:	2320      	movs	r3, #32
 801844c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018450:	f8cd 800c 	str.w	r8, [sp, #12]
 8018454:	2330      	movs	r3, #48	; 0x30
 8018456:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80185fc <_svfiprintf_r+0x1e8>
 801845a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801845e:	f04f 0901 	mov.w	r9, #1
 8018462:	4623      	mov	r3, r4
 8018464:	469a      	mov	sl, r3
 8018466:	f813 2b01 	ldrb.w	r2, [r3], #1
 801846a:	b10a      	cbz	r2, 8018470 <_svfiprintf_r+0x5c>
 801846c:	2a25      	cmp	r2, #37	; 0x25
 801846e:	d1f9      	bne.n	8018464 <_svfiprintf_r+0x50>
 8018470:	ebba 0b04 	subs.w	fp, sl, r4
 8018474:	d00b      	beq.n	801848e <_svfiprintf_r+0x7a>
 8018476:	465b      	mov	r3, fp
 8018478:	4622      	mov	r2, r4
 801847a:	4629      	mov	r1, r5
 801847c:	4638      	mov	r0, r7
 801847e:	f7ff ff6f 	bl	8018360 <__ssputs_r>
 8018482:	3001      	adds	r0, #1
 8018484:	f000 80a9 	beq.w	80185da <_svfiprintf_r+0x1c6>
 8018488:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801848a:	445a      	add	r2, fp
 801848c:	9209      	str	r2, [sp, #36]	; 0x24
 801848e:	f89a 3000 	ldrb.w	r3, [sl]
 8018492:	2b00      	cmp	r3, #0
 8018494:	f000 80a1 	beq.w	80185da <_svfiprintf_r+0x1c6>
 8018498:	2300      	movs	r3, #0
 801849a:	f04f 32ff 	mov.w	r2, #4294967295
 801849e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80184a2:	f10a 0a01 	add.w	sl, sl, #1
 80184a6:	9304      	str	r3, [sp, #16]
 80184a8:	9307      	str	r3, [sp, #28]
 80184aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80184ae:	931a      	str	r3, [sp, #104]	; 0x68
 80184b0:	4654      	mov	r4, sl
 80184b2:	2205      	movs	r2, #5
 80184b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80184b8:	4850      	ldr	r0, [pc, #320]	; (80185fc <_svfiprintf_r+0x1e8>)
 80184ba:	f7e7 ff39 	bl	8000330 <memchr>
 80184be:	9a04      	ldr	r2, [sp, #16]
 80184c0:	b9d8      	cbnz	r0, 80184fa <_svfiprintf_r+0xe6>
 80184c2:	06d0      	lsls	r0, r2, #27
 80184c4:	bf44      	itt	mi
 80184c6:	2320      	movmi	r3, #32
 80184c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80184cc:	0711      	lsls	r1, r2, #28
 80184ce:	bf44      	itt	mi
 80184d0:	232b      	movmi	r3, #43	; 0x2b
 80184d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80184d6:	f89a 3000 	ldrb.w	r3, [sl]
 80184da:	2b2a      	cmp	r3, #42	; 0x2a
 80184dc:	d015      	beq.n	801850a <_svfiprintf_r+0xf6>
 80184de:	9a07      	ldr	r2, [sp, #28]
 80184e0:	4654      	mov	r4, sl
 80184e2:	2000      	movs	r0, #0
 80184e4:	f04f 0c0a 	mov.w	ip, #10
 80184e8:	4621      	mov	r1, r4
 80184ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80184ee:	3b30      	subs	r3, #48	; 0x30
 80184f0:	2b09      	cmp	r3, #9
 80184f2:	d94d      	bls.n	8018590 <_svfiprintf_r+0x17c>
 80184f4:	b1b0      	cbz	r0, 8018524 <_svfiprintf_r+0x110>
 80184f6:	9207      	str	r2, [sp, #28]
 80184f8:	e014      	b.n	8018524 <_svfiprintf_r+0x110>
 80184fa:	eba0 0308 	sub.w	r3, r0, r8
 80184fe:	fa09 f303 	lsl.w	r3, r9, r3
 8018502:	4313      	orrs	r3, r2
 8018504:	9304      	str	r3, [sp, #16]
 8018506:	46a2      	mov	sl, r4
 8018508:	e7d2      	b.n	80184b0 <_svfiprintf_r+0x9c>
 801850a:	9b03      	ldr	r3, [sp, #12]
 801850c:	1d19      	adds	r1, r3, #4
 801850e:	681b      	ldr	r3, [r3, #0]
 8018510:	9103      	str	r1, [sp, #12]
 8018512:	2b00      	cmp	r3, #0
 8018514:	bfbb      	ittet	lt
 8018516:	425b      	neglt	r3, r3
 8018518:	f042 0202 	orrlt.w	r2, r2, #2
 801851c:	9307      	strge	r3, [sp, #28]
 801851e:	9307      	strlt	r3, [sp, #28]
 8018520:	bfb8      	it	lt
 8018522:	9204      	strlt	r2, [sp, #16]
 8018524:	7823      	ldrb	r3, [r4, #0]
 8018526:	2b2e      	cmp	r3, #46	; 0x2e
 8018528:	d10c      	bne.n	8018544 <_svfiprintf_r+0x130>
 801852a:	7863      	ldrb	r3, [r4, #1]
 801852c:	2b2a      	cmp	r3, #42	; 0x2a
 801852e:	d134      	bne.n	801859a <_svfiprintf_r+0x186>
 8018530:	9b03      	ldr	r3, [sp, #12]
 8018532:	1d1a      	adds	r2, r3, #4
 8018534:	681b      	ldr	r3, [r3, #0]
 8018536:	9203      	str	r2, [sp, #12]
 8018538:	2b00      	cmp	r3, #0
 801853a:	bfb8      	it	lt
 801853c:	f04f 33ff 	movlt.w	r3, #4294967295
 8018540:	3402      	adds	r4, #2
 8018542:	9305      	str	r3, [sp, #20]
 8018544:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801860c <_svfiprintf_r+0x1f8>
 8018548:	7821      	ldrb	r1, [r4, #0]
 801854a:	2203      	movs	r2, #3
 801854c:	4650      	mov	r0, sl
 801854e:	f7e7 feef 	bl	8000330 <memchr>
 8018552:	b138      	cbz	r0, 8018564 <_svfiprintf_r+0x150>
 8018554:	9b04      	ldr	r3, [sp, #16]
 8018556:	eba0 000a 	sub.w	r0, r0, sl
 801855a:	2240      	movs	r2, #64	; 0x40
 801855c:	4082      	lsls	r2, r0
 801855e:	4313      	orrs	r3, r2
 8018560:	3401      	adds	r4, #1
 8018562:	9304      	str	r3, [sp, #16]
 8018564:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018568:	4825      	ldr	r0, [pc, #148]	; (8018600 <_svfiprintf_r+0x1ec>)
 801856a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801856e:	2206      	movs	r2, #6
 8018570:	f7e7 fede 	bl	8000330 <memchr>
 8018574:	2800      	cmp	r0, #0
 8018576:	d038      	beq.n	80185ea <_svfiprintf_r+0x1d6>
 8018578:	4b22      	ldr	r3, [pc, #136]	; (8018604 <_svfiprintf_r+0x1f0>)
 801857a:	bb1b      	cbnz	r3, 80185c4 <_svfiprintf_r+0x1b0>
 801857c:	9b03      	ldr	r3, [sp, #12]
 801857e:	3307      	adds	r3, #7
 8018580:	f023 0307 	bic.w	r3, r3, #7
 8018584:	3308      	adds	r3, #8
 8018586:	9303      	str	r3, [sp, #12]
 8018588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801858a:	4433      	add	r3, r6
 801858c:	9309      	str	r3, [sp, #36]	; 0x24
 801858e:	e768      	b.n	8018462 <_svfiprintf_r+0x4e>
 8018590:	fb0c 3202 	mla	r2, ip, r2, r3
 8018594:	460c      	mov	r4, r1
 8018596:	2001      	movs	r0, #1
 8018598:	e7a6      	b.n	80184e8 <_svfiprintf_r+0xd4>
 801859a:	2300      	movs	r3, #0
 801859c:	3401      	adds	r4, #1
 801859e:	9305      	str	r3, [sp, #20]
 80185a0:	4619      	mov	r1, r3
 80185a2:	f04f 0c0a 	mov.w	ip, #10
 80185a6:	4620      	mov	r0, r4
 80185a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80185ac:	3a30      	subs	r2, #48	; 0x30
 80185ae:	2a09      	cmp	r2, #9
 80185b0:	d903      	bls.n	80185ba <_svfiprintf_r+0x1a6>
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	d0c6      	beq.n	8018544 <_svfiprintf_r+0x130>
 80185b6:	9105      	str	r1, [sp, #20]
 80185b8:	e7c4      	b.n	8018544 <_svfiprintf_r+0x130>
 80185ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80185be:	4604      	mov	r4, r0
 80185c0:	2301      	movs	r3, #1
 80185c2:	e7f0      	b.n	80185a6 <_svfiprintf_r+0x192>
 80185c4:	ab03      	add	r3, sp, #12
 80185c6:	9300      	str	r3, [sp, #0]
 80185c8:	462a      	mov	r2, r5
 80185ca:	4b0f      	ldr	r3, [pc, #60]	; (8018608 <_svfiprintf_r+0x1f4>)
 80185cc:	a904      	add	r1, sp, #16
 80185ce:	4638      	mov	r0, r7
 80185d0:	f7fc f862 	bl	8014698 <_printf_float>
 80185d4:	1c42      	adds	r2, r0, #1
 80185d6:	4606      	mov	r6, r0
 80185d8:	d1d6      	bne.n	8018588 <_svfiprintf_r+0x174>
 80185da:	89ab      	ldrh	r3, [r5, #12]
 80185dc:	065b      	lsls	r3, r3, #25
 80185de:	f53f af2d 	bmi.w	801843c <_svfiprintf_r+0x28>
 80185e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80185e4:	b01d      	add	sp, #116	; 0x74
 80185e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80185ea:	ab03      	add	r3, sp, #12
 80185ec:	9300      	str	r3, [sp, #0]
 80185ee:	462a      	mov	r2, r5
 80185f0:	4b05      	ldr	r3, [pc, #20]	; (8018608 <_svfiprintf_r+0x1f4>)
 80185f2:	a904      	add	r1, sp, #16
 80185f4:	4638      	mov	r0, r7
 80185f6:	f7fc fad7 	bl	8014ba8 <_printf_i>
 80185fa:	e7eb      	b.n	80185d4 <_svfiprintf_r+0x1c0>
 80185fc:	0802d0e9 	.word	0x0802d0e9
 8018600:	0802d0f3 	.word	0x0802d0f3
 8018604:	08014699 	.word	0x08014699
 8018608:	08018361 	.word	0x08018361
 801860c:	0802d0ef 	.word	0x0802d0ef

08018610 <__sfputc_r>:
 8018610:	6893      	ldr	r3, [r2, #8]
 8018612:	3b01      	subs	r3, #1
 8018614:	2b00      	cmp	r3, #0
 8018616:	b410      	push	{r4}
 8018618:	6093      	str	r3, [r2, #8]
 801861a:	da08      	bge.n	801862e <__sfputc_r+0x1e>
 801861c:	6994      	ldr	r4, [r2, #24]
 801861e:	42a3      	cmp	r3, r4
 8018620:	db01      	blt.n	8018626 <__sfputc_r+0x16>
 8018622:	290a      	cmp	r1, #10
 8018624:	d103      	bne.n	801862e <__sfputc_r+0x1e>
 8018626:	f85d 4b04 	ldr.w	r4, [sp], #4
 801862a:	f7fc bfac 	b.w	8015586 <__swbuf_r>
 801862e:	6813      	ldr	r3, [r2, #0]
 8018630:	1c58      	adds	r0, r3, #1
 8018632:	6010      	str	r0, [r2, #0]
 8018634:	7019      	strb	r1, [r3, #0]
 8018636:	4608      	mov	r0, r1
 8018638:	f85d 4b04 	ldr.w	r4, [sp], #4
 801863c:	4770      	bx	lr

0801863e <__sfputs_r>:
 801863e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018640:	4606      	mov	r6, r0
 8018642:	460f      	mov	r7, r1
 8018644:	4614      	mov	r4, r2
 8018646:	18d5      	adds	r5, r2, r3
 8018648:	42ac      	cmp	r4, r5
 801864a:	d101      	bne.n	8018650 <__sfputs_r+0x12>
 801864c:	2000      	movs	r0, #0
 801864e:	e007      	b.n	8018660 <__sfputs_r+0x22>
 8018650:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018654:	463a      	mov	r2, r7
 8018656:	4630      	mov	r0, r6
 8018658:	f7ff ffda 	bl	8018610 <__sfputc_r>
 801865c:	1c43      	adds	r3, r0, #1
 801865e:	d1f3      	bne.n	8018648 <__sfputs_r+0xa>
 8018660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018664 <_vfiprintf_r>:
 8018664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018668:	460d      	mov	r5, r1
 801866a:	b09d      	sub	sp, #116	; 0x74
 801866c:	4614      	mov	r4, r2
 801866e:	4698      	mov	r8, r3
 8018670:	4606      	mov	r6, r0
 8018672:	b118      	cbz	r0, 801867c <_vfiprintf_r+0x18>
 8018674:	6a03      	ldr	r3, [r0, #32]
 8018676:	b90b      	cbnz	r3, 801867c <_vfiprintf_r+0x18>
 8018678:	f7fc fe48 	bl	801530c <__sinit>
 801867c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801867e:	07d9      	lsls	r1, r3, #31
 8018680:	d405      	bmi.n	801868e <_vfiprintf_r+0x2a>
 8018682:	89ab      	ldrh	r3, [r5, #12]
 8018684:	059a      	lsls	r2, r3, #22
 8018686:	d402      	bmi.n	801868e <_vfiprintf_r+0x2a>
 8018688:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801868a:	f7fd fc49 	bl	8015f20 <__retarget_lock_acquire_recursive>
 801868e:	89ab      	ldrh	r3, [r5, #12]
 8018690:	071b      	lsls	r3, r3, #28
 8018692:	d501      	bpl.n	8018698 <_vfiprintf_r+0x34>
 8018694:	692b      	ldr	r3, [r5, #16]
 8018696:	b99b      	cbnz	r3, 80186c0 <_vfiprintf_r+0x5c>
 8018698:	4629      	mov	r1, r5
 801869a:	4630      	mov	r0, r6
 801869c:	f7fc ffb0 	bl	8015600 <__swsetup_r>
 80186a0:	b170      	cbz	r0, 80186c0 <_vfiprintf_r+0x5c>
 80186a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80186a4:	07dc      	lsls	r4, r3, #31
 80186a6:	d504      	bpl.n	80186b2 <_vfiprintf_r+0x4e>
 80186a8:	f04f 30ff 	mov.w	r0, #4294967295
 80186ac:	b01d      	add	sp, #116	; 0x74
 80186ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186b2:	89ab      	ldrh	r3, [r5, #12]
 80186b4:	0598      	lsls	r0, r3, #22
 80186b6:	d4f7      	bmi.n	80186a8 <_vfiprintf_r+0x44>
 80186b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80186ba:	f7fd fc33 	bl	8015f24 <__retarget_lock_release_recursive>
 80186be:	e7f3      	b.n	80186a8 <_vfiprintf_r+0x44>
 80186c0:	2300      	movs	r3, #0
 80186c2:	9309      	str	r3, [sp, #36]	; 0x24
 80186c4:	2320      	movs	r3, #32
 80186c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80186ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80186ce:	2330      	movs	r3, #48	; 0x30
 80186d0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8018884 <_vfiprintf_r+0x220>
 80186d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80186d8:	f04f 0901 	mov.w	r9, #1
 80186dc:	4623      	mov	r3, r4
 80186de:	469a      	mov	sl, r3
 80186e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80186e4:	b10a      	cbz	r2, 80186ea <_vfiprintf_r+0x86>
 80186e6:	2a25      	cmp	r2, #37	; 0x25
 80186e8:	d1f9      	bne.n	80186de <_vfiprintf_r+0x7a>
 80186ea:	ebba 0b04 	subs.w	fp, sl, r4
 80186ee:	d00b      	beq.n	8018708 <_vfiprintf_r+0xa4>
 80186f0:	465b      	mov	r3, fp
 80186f2:	4622      	mov	r2, r4
 80186f4:	4629      	mov	r1, r5
 80186f6:	4630      	mov	r0, r6
 80186f8:	f7ff ffa1 	bl	801863e <__sfputs_r>
 80186fc:	3001      	adds	r0, #1
 80186fe:	f000 80a9 	beq.w	8018854 <_vfiprintf_r+0x1f0>
 8018702:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018704:	445a      	add	r2, fp
 8018706:	9209      	str	r2, [sp, #36]	; 0x24
 8018708:	f89a 3000 	ldrb.w	r3, [sl]
 801870c:	2b00      	cmp	r3, #0
 801870e:	f000 80a1 	beq.w	8018854 <_vfiprintf_r+0x1f0>
 8018712:	2300      	movs	r3, #0
 8018714:	f04f 32ff 	mov.w	r2, #4294967295
 8018718:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801871c:	f10a 0a01 	add.w	sl, sl, #1
 8018720:	9304      	str	r3, [sp, #16]
 8018722:	9307      	str	r3, [sp, #28]
 8018724:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018728:	931a      	str	r3, [sp, #104]	; 0x68
 801872a:	4654      	mov	r4, sl
 801872c:	2205      	movs	r2, #5
 801872e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018732:	4854      	ldr	r0, [pc, #336]	; (8018884 <_vfiprintf_r+0x220>)
 8018734:	f7e7 fdfc 	bl	8000330 <memchr>
 8018738:	9a04      	ldr	r2, [sp, #16]
 801873a:	b9d8      	cbnz	r0, 8018774 <_vfiprintf_r+0x110>
 801873c:	06d1      	lsls	r1, r2, #27
 801873e:	bf44      	itt	mi
 8018740:	2320      	movmi	r3, #32
 8018742:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018746:	0713      	lsls	r3, r2, #28
 8018748:	bf44      	itt	mi
 801874a:	232b      	movmi	r3, #43	; 0x2b
 801874c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018750:	f89a 3000 	ldrb.w	r3, [sl]
 8018754:	2b2a      	cmp	r3, #42	; 0x2a
 8018756:	d015      	beq.n	8018784 <_vfiprintf_r+0x120>
 8018758:	9a07      	ldr	r2, [sp, #28]
 801875a:	4654      	mov	r4, sl
 801875c:	2000      	movs	r0, #0
 801875e:	f04f 0c0a 	mov.w	ip, #10
 8018762:	4621      	mov	r1, r4
 8018764:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018768:	3b30      	subs	r3, #48	; 0x30
 801876a:	2b09      	cmp	r3, #9
 801876c:	d94d      	bls.n	801880a <_vfiprintf_r+0x1a6>
 801876e:	b1b0      	cbz	r0, 801879e <_vfiprintf_r+0x13a>
 8018770:	9207      	str	r2, [sp, #28]
 8018772:	e014      	b.n	801879e <_vfiprintf_r+0x13a>
 8018774:	eba0 0308 	sub.w	r3, r0, r8
 8018778:	fa09 f303 	lsl.w	r3, r9, r3
 801877c:	4313      	orrs	r3, r2
 801877e:	9304      	str	r3, [sp, #16]
 8018780:	46a2      	mov	sl, r4
 8018782:	e7d2      	b.n	801872a <_vfiprintf_r+0xc6>
 8018784:	9b03      	ldr	r3, [sp, #12]
 8018786:	1d19      	adds	r1, r3, #4
 8018788:	681b      	ldr	r3, [r3, #0]
 801878a:	9103      	str	r1, [sp, #12]
 801878c:	2b00      	cmp	r3, #0
 801878e:	bfbb      	ittet	lt
 8018790:	425b      	neglt	r3, r3
 8018792:	f042 0202 	orrlt.w	r2, r2, #2
 8018796:	9307      	strge	r3, [sp, #28]
 8018798:	9307      	strlt	r3, [sp, #28]
 801879a:	bfb8      	it	lt
 801879c:	9204      	strlt	r2, [sp, #16]
 801879e:	7823      	ldrb	r3, [r4, #0]
 80187a0:	2b2e      	cmp	r3, #46	; 0x2e
 80187a2:	d10c      	bne.n	80187be <_vfiprintf_r+0x15a>
 80187a4:	7863      	ldrb	r3, [r4, #1]
 80187a6:	2b2a      	cmp	r3, #42	; 0x2a
 80187a8:	d134      	bne.n	8018814 <_vfiprintf_r+0x1b0>
 80187aa:	9b03      	ldr	r3, [sp, #12]
 80187ac:	1d1a      	adds	r2, r3, #4
 80187ae:	681b      	ldr	r3, [r3, #0]
 80187b0:	9203      	str	r2, [sp, #12]
 80187b2:	2b00      	cmp	r3, #0
 80187b4:	bfb8      	it	lt
 80187b6:	f04f 33ff 	movlt.w	r3, #4294967295
 80187ba:	3402      	adds	r4, #2
 80187bc:	9305      	str	r3, [sp, #20]
 80187be:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8018894 <_vfiprintf_r+0x230>
 80187c2:	7821      	ldrb	r1, [r4, #0]
 80187c4:	2203      	movs	r2, #3
 80187c6:	4650      	mov	r0, sl
 80187c8:	f7e7 fdb2 	bl	8000330 <memchr>
 80187cc:	b138      	cbz	r0, 80187de <_vfiprintf_r+0x17a>
 80187ce:	9b04      	ldr	r3, [sp, #16]
 80187d0:	eba0 000a 	sub.w	r0, r0, sl
 80187d4:	2240      	movs	r2, #64	; 0x40
 80187d6:	4082      	lsls	r2, r0
 80187d8:	4313      	orrs	r3, r2
 80187da:	3401      	adds	r4, #1
 80187dc:	9304      	str	r3, [sp, #16]
 80187de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80187e2:	4829      	ldr	r0, [pc, #164]	; (8018888 <_vfiprintf_r+0x224>)
 80187e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80187e8:	2206      	movs	r2, #6
 80187ea:	f7e7 fda1 	bl	8000330 <memchr>
 80187ee:	2800      	cmp	r0, #0
 80187f0:	d03f      	beq.n	8018872 <_vfiprintf_r+0x20e>
 80187f2:	4b26      	ldr	r3, [pc, #152]	; (801888c <_vfiprintf_r+0x228>)
 80187f4:	bb1b      	cbnz	r3, 801883e <_vfiprintf_r+0x1da>
 80187f6:	9b03      	ldr	r3, [sp, #12]
 80187f8:	3307      	adds	r3, #7
 80187fa:	f023 0307 	bic.w	r3, r3, #7
 80187fe:	3308      	adds	r3, #8
 8018800:	9303      	str	r3, [sp, #12]
 8018802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018804:	443b      	add	r3, r7
 8018806:	9309      	str	r3, [sp, #36]	; 0x24
 8018808:	e768      	b.n	80186dc <_vfiprintf_r+0x78>
 801880a:	fb0c 3202 	mla	r2, ip, r2, r3
 801880e:	460c      	mov	r4, r1
 8018810:	2001      	movs	r0, #1
 8018812:	e7a6      	b.n	8018762 <_vfiprintf_r+0xfe>
 8018814:	2300      	movs	r3, #0
 8018816:	3401      	adds	r4, #1
 8018818:	9305      	str	r3, [sp, #20]
 801881a:	4619      	mov	r1, r3
 801881c:	f04f 0c0a 	mov.w	ip, #10
 8018820:	4620      	mov	r0, r4
 8018822:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018826:	3a30      	subs	r2, #48	; 0x30
 8018828:	2a09      	cmp	r2, #9
 801882a:	d903      	bls.n	8018834 <_vfiprintf_r+0x1d0>
 801882c:	2b00      	cmp	r3, #0
 801882e:	d0c6      	beq.n	80187be <_vfiprintf_r+0x15a>
 8018830:	9105      	str	r1, [sp, #20]
 8018832:	e7c4      	b.n	80187be <_vfiprintf_r+0x15a>
 8018834:	fb0c 2101 	mla	r1, ip, r1, r2
 8018838:	4604      	mov	r4, r0
 801883a:	2301      	movs	r3, #1
 801883c:	e7f0      	b.n	8018820 <_vfiprintf_r+0x1bc>
 801883e:	ab03      	add	r3, sp, #12
 8018840:	9300      	str	r3, [sp, #0]
 8018842:	462a      	mov	r2, r5
 8018844:	4b12      	ldr	r3, [pc, #72]	; (8018890 <_vfiprintf_r+0x22c>)
 8018846:	a904      	add	r1, sp, #16
 8018848:	4630      	mov	r0, r6
 801884a:	f7fb ff25 	bl	8014698 <_printf_float>
 801884e:	4607      	mov	r7, r0
 8018850:	1c78      	adds	r0, r7, #1
 8018852:	d1d6      	bne.n	8018802 <_vfiprintf_r+0x19e>
 8018854:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018856:	07d9      	lsls	r1, r3, #31
 8018858:	d405      	bmi.n	8018866 <_vfiprintf_r+0x202>
 801885a:	89ab      	ldrh	r3, [r5, #12]
 801885c:	059a      	lsls	r2, r3, #22
 801885e:	d402      	bmi.n	8018866 <_vfiprintf_r+0x202>
 8018860:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018862:	f7fd fb5f 	bl	8015f24 <__retarget_lock_release_recursive>
 8018866:	89ab      	ldrh	r3, [r5, #12]
 8018868:	065b      	lsls	r3, r3, #25
 801886a:	f53f af1d 	bmi.w	80186a8 <_vfiprintf_r+0x44>
 801886e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018870:	e71c      	b.n	80186ac <_vfiprintf_r+0x48>
 8018872:	ab03      	add	r3, sp, #12
 8018874:	9300      	str	r3, [sp, #0]
 8018876:	462a      	mov	r2, r5
 8018878:	4b05      	ldr	r3, [pc, #20]	; (8018890 <_vfiprintf_r+0x22c>)
 801887a:	a904      	add	r1, sp, #16
 801887c:	4630      	mov	r0, r6
 801887e:	f7fc f993 	bl	8014ba8 <_printf_i>
 8018882:	e7e4      	b.n	801884e <_vfiprintf_r+0x1ea>
 8018884:	0802d0e9 	.word	0x0802d0e9
 8018888:	0802d0f3 	.word	0x0802d0f3
 801888c:	08014699 	.word	0x08014699
 8018890:	0801863f 	.word	0x0801863f
 8018894:	0802d0ef 	.word	0x0802d0ef

08018898 <__sflush_r>:
 8018898:	898a      	ldrh	r2, [r1, #12]
 801889a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801889e:	4605      	mov	r5, r0
 80188a0:	0710      	lsls	r0, r2, #28
 80188a2:	460c      	mov	r4, r1
 80188a4:	d458      	bmi.n	8018958 <__sflush_r+0xc0>
 80188a6:	684b      	ldr	r3, [r1, #4]
 80188a8:	2b00      	cmp	r3, #0
 80188aa:	dc05      	bgt.n	80188b8 <__sflush_r+0x20>
 80188ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80188ae:	2b00      	cmp	r3, #0
 80188b0:	dc02      	bgt.n	80188b8 <__sflush_r+0x20>
 80188b2:	2000      	movs	r0, #0
 80188b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80188b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80188ba:	2e00      	cmp	r6, #0
 80188bc:	d0f9      	beq.n	80188b2 <__sflush_r+0x1a>
 80188be:	2300      	movs	r3, #0
 80188c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80188c4:	682f      	ldr	r7, [r5, #0]
 80188c6:	6a21      	ldr	r1, [r4, #32]
 80188c8:	602b      	str	r3, [r5, #0]
 80188ca:	d032      	beq.n	8018932 <__sflush_r+0x9a>
 80188cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80188ce:	89a3      	ldrh	r3, [r4, #12]
 80188d0:	075a      	lsls	r2, r3, #29
 80188d2:	d505      	bpl.n	80188e0 <__sflush_r+0x48>
 80188d4:	6863      	ldr	r3, [r4, #4]
 80188d6:	1ac0      	subs	r0, r0, r3
 80188d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80188da:	b10b      	cbz	r3, 80188e0 <__sflush_r+0x48>
 80188dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80188de:	1ac0      	subs	r0, r0, r3
 80188e0:	2300      	movs	r3, #0
 80188e2:	4602      	mov	r2, r0
 80188e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80188e6:	6a21      	ldr	r1, [r4, #32]
 80188e8:	4628      	mov	r0, r5
 80188ea:	47b0      	blx	r6
 80188ec:	1c43      	adds	r3, r0, #1
 80188ee:	89a3      	ldrh	r3, [r4, #12]
 80188f0:	d106      	bne.n	8018900 <__sflush_r+0x68>
 80188f2:	6829      	ldr	r1, [r5, #0]
 80188f4:	291d      	cmp	r1, #29
 80188f6:	d82b      	bhi.n	8018950 <__sflush_r+0xb8>
 80188f8:	4a29      	ldr	r2, [pc, #164]	; (80189a0 <__sflush_r+0x108>)
 80188fa:	410a      	asrs	r2, r1
 80188fc:	07d6      	lsls	r6, r2, #31
 80188fe:	d427      	bmi.n	8018950 <__sflush_r+0xb8>
 8018900:	2200      	movs	r2, #0
 8018902:	6062      	str	r2, [r4, #4]
 8018904:	04d9      	lsls	r1, r3, #19
 8018906:	6922      	ldr	r2, [r4, #16]
 8018908:	6022      	str	r2, [r4, #0]
 801890a:	d504      	bpl.n	8018916 <__sflush_r+0x7e>
 801890c:	1c42      	adds	r2, r0, #1
 801890e:	d101      	bne.n	8018914 <__sflush_r+0x7c>
 8018910:	682b      	ldr	r3, [r5, #0]
 8018912:	b903      	cbnz	r3, 8018916 <__sflush_r+0x7e>
 8018914:	6560      	str	r0, [r4, #84]	; 0x54
 8018916:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018918:	602f      	str	r7, [r5, #0]
 801891a:	2900      	cmp	r1, #0
 801891c:	d0c9      	beq.n	80188b2 <__sflush_r+0x1a>
 801891e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018922:	4299      	cmp	r1, r3
 8018924:	d002      	beq.n	801892c <__sflush_r+0x94>
 8018926:	4628      	mov	r0, r5
 8018928:	f7fe f906 	bl	8016b38 <_free_r>
 801892c:	2000      	movs	r0, #0
 801892e:	6360      	str	r0, [r4, #52]	; 0x34
 8018930:	e7c0      	b.n	80188b4 <__sflush_r+0x1c>
 8018932:	2301      	movs	r3, #1
 8018934:	4628      	mov	r0, r5
 8018936:	47b0      	blx	r6
 8018938:	1c41      	adds	r1, r0, #1
 801893a:	d1c8      	bne.n	80188ce <__sflush_r+0x36>
 801893c:	682b      	ldr	r3, [r5, #0]
 801893e:	2b00      	cmp	r3, #0
 8018940:	d0c5      	beq.n	80188ce <__sflush_r+0x36>
 8018942:	2b1d      	cmp	r3, #29
 8018944:	d001      	beq.n	801894a <__sflush_r+0xb2>
 8018946:	2b16      	cmp	r3, #22
 8018948:	d101      	bne.n	801894e <__sflush_r+0xb6>
 801894a:	602f      	str	r7, [r5, #0]
 801894c:	e7b1      	b.n	80188b2 <__sflush_r+0x1a>
 801894e:	89a3      	ldrh	r3, [r4, #12]
 8018950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018954:	81a3      	strh	r3, [r4, #12]
 8018956:	e7ad      	b.n	80188b4 <__sflush_r+0x1c>
 8018958:	690f      	ldr	r7, [r1, #16]
 801895a:	2f00      	cmp	r7, #0
 801895c:	d0a9      	beq.n	80188b2 <__sflush_r+0x1a>
 801895e:	0793      	lsls	r3, r2, #30
 8018960:	680e      	ldr	r6, [r1, #0]
 8018962:	bf08      	it	eq
 8018964:	694b      	ldreq	r3, [r1, #20]
 8018966:	600f      	str	r7, [r1, #0]
 8018968:	bf18      	it	ne
 801896a:	2300      	movne	r3, #0
 801896c:	eba6 0807 	sub.w	r8, r6, r7
 8018970:	608b      	str	r3, [r1, #8]
 8018972:	f1b8 0f00 	cmp.w	r8, #0
 8018976:	dd9c      	ble.n	80188b2 <__sflush_r+0x1a>
 8018978:	6a21      	ldr	r1, [r4, #32]
 801897a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801897c:	4643      	mov	r3, r8
 801897e:	463a      	mov	r2, r7
 8018980:	4628      	mov	r0, r5
 8018982:	47b0      	blx	r6
 8018984:	2800      	cmp	r0, #0
 8018986:	dc06      	bgt.n	8018996 <__sflush_r+0xfe>
 8018988:	89a3      	ldrh	r3, [r4, #12]
 801898a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801898e:	81a3      	strh	r3, [r4, #12]
 8018990:	f04f 30ff 	mov.w	r0, #4294967295
 8018994:	e78e      	b.n	80188b4 <__sflush_r+0x1c>
 8018996:	4407      	add	r7, r0
 8018998:	eba8 0800 	sub.w	r8, r8, r0
 801899c:	e7e9      	b.n	8018972 <__sflush_r+0xda>
 801899e:	bf00      	nop
 80189a0:	dfbffffe 	.word	0xdfbffffe

080189a4 <_fflush_r>:
 80189a4:	b538      	push	{r3, r4, r5, lr}
 80189a6:	690b      	ldr	r3, [r1, #16]
 80189a8:	4605      	mov	r5, r0
 80189aa:	460c      	mov	r4, r1
 80189ac:	b913      	cbnz	r3, 80189b4 <_fflush_r+0x10>
 80189ae:	2500      	movs	r5, #0
 80189b0:	4628      	mov	r0, r5
 80189b2:	bd38      	pop	{r3, r4, r5, pc}
 80189b4:	b118      	cbz	r0, 80189be <_fflush_r+0x1a>
 80189b6:	6a03      	ldr	r3, [r0, #32]
 80189b8:	b90b      	cbnz	r3, 80189be <_fflush_r+0x1a>
 80189ba:	f7fc fca7 	bl	801530c <__sinit>
 80189be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80189c2:	2b00      	cmp	r3, #0
 80189c4:	d0f3      	beq.n	80189ae <_fflush_r+0xa>
 80189c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80189c8:	07d0      	lsls	r0, r2, #31
 80189ca:	d404      	bmi.n	80189d6 <_fflush_r+0x32>
 80189cc:	0599      	lsls	r1, r3, #22
 80189ce:	d402      	bmi.n	80189d6 <_fflush_r+0x32>
 80189d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80189d2:	f7fd faa5 	bl	8015f20 <__retarget_lock_acquire_recursive>
 80189d6:	4628      	mov	r0, r5
 80189d8:	4621      	mov	r1, r4
 80189da:	f7ff ff5d 	bl	8018898 <__sflush_r>
 80189de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80189e0:	07da      	lsls	r2, r3, #31
 80189e2:	4605      	mov	r5, r0
 80189e4:	d4e4      	bmi.n	80189b0 <_fflush_r+0xc>
 80189e6:	89a3      	ldrh	r3, [r4, #12]
 80189e8:	059b      	lsls	r3, r3, #22
 80189ea:	d4e1      	bmi.n	80189b0 <_fflush_r+0xc>
 80189ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80189ee:	f7fd fa99 	bl	8015f24 <__retarget_lock_release_recursive>
 80189f2:	e7dd      	b.n	80189b0 <_fflush_r+0xc>

080189f4 <__swhatbuf_r>:
 80189f4:	b570      	push	{r4, r5, r6, lr}
 80189f6:	460c      	mov	r4, r1
 80189f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80189fc:	2900      	cmp	r1, #0
 80189fe:	b096      	sub	sp, #88	; 0x58
 8018a00:	4615      	mov	r5, r2
 8018a02:	461e      	mov	r6, r3
 8018a04:	da0d      	bge.n	8018a22 <__swhatbuf_r+0x2e>
 8018a06:	89a3      	ldrh	r3, [r4, #12]
 8018a08:	f013 0f80 	tst.w	r3, #128	; 0x80
 8018a0c:	f04f 0100 	mov.w	r1, #0
 8018a10:	bf0c      	ite	eq
 8018a12:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8018a16:	2340      	movne	r3, #64	; 0x40
 8018a18:	2000      	movs	r0, #0
 8018a1a:	6031      	str	r1, [r6, #0]
 8018a1c:	602b      	str	r3, [r5, #0]
 8018a1e:	b016      	add	sp, #88	; 0x58
 8018a20:	bd70      	pop	{r4, r5, r6, pc}
 8018a22:	466a      	mov	r2, sp
 8018a24:	f000 fc5e 	bl	80192e4 <_fstat_r>
 8018a28:	2800      	cmp	r0, #0
 8018a2a:	dbec      	blt.n	8018a06 <__swhatbuf_r+0x12>
 8018a2c:	9901      	ldr	r1, [sp, #4]
 8018a2e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8018a32:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8018a36:	4259      	negs	r1, r3
 8018a38:	4159      	adcs	r1, r3
 8018a3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018a3e:	e7eb      	b.n	8018a18 <__swhatbuf_r+0x24>

08018a40 <__smakebuf_r>:
 8018a40:	898b      	ldrh	r3, [r1, #12]
 8018a42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018a44:	079d      	lsls	r5, r3, #30
 8018a46:	4606      	mov	r6, r0
 8018a48:	460c      	mov	r4, r1
 8018a4a:	d507      	bpl.n	8018a5c <__smakebuf_r+0x1c>
 8018a4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8018a50:	6023      	str	r3, [r4, #0]
 8018a52:	6123      	str	r3, [r4, #16]
 8018a54:	2301      	movs	r3, #1
 8018a56:	6163      	str	r3, [r4, #20]
 8018a58:	b002      	add	sp, #8
 8018a5a:	bd70      	pop	{r4, r5, r6, pc}
 8018a5c:	ab01      	add	r3, sp, #4
 8018a5e:	466a      	mov	r2, sp
 8018a60:	f7ff ffc8 	bl	80189f4 <__swhatbuf_r>
 8018a64:	9900      	ldr	r1, [sp, #0]
 8018a66:	4605      	mov	r5, r0
 8018a68:	4630      	mov	r0, r6
 8018a6a:	f7fb fcf9 	bl	8014460 <_malloc_r>
 8018a6e:	b948      	cbnz	r0, 8018a84 <__smakebuf_r+0x44>
 8018a70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018a74:	059a      	lsls	r2, r3, #22
 8018a76:	d4ef      	bmi.n	8018a58 <__smakebuf_r+0x18>
 8018a78:	f023 0303 	bic.w	r3, r3, #3
 8018a7c:	f043 0302 	orr.w	r3, r3, #2
 8018a80:	81a3      	strh	r3, [r4, #12]
 8018a82:	e7e3      	b.n	8018a4c <__smakebuf_r+0xc>
 8018a84:	89a3      	ldrh	r3, [r4, #12]
 8018a86:	6020      	str	r0, [r4, #0]
 8018a88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018a8c:	81a3      	strh	r3, [r4, #12]
 8018a8e:	9b00      	ldr	r3, [sp, #0]
 8018a90:	6163      	str	r3, [r4, #20]
 8018a92:	9b01      	ldr	r3, [sp, #4]
 8018a94:	6120      	str	r0, [r4, #16]
 8018a96:	b15b      	cbz	r3, 8018ab0 <__smakebuf_r+0x70>
 8018a98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018a9c:	4630      	mov	r0, r6
 8018a9e:	f000 fc33 	bl	8019308 <_isatty_r>
 8018aa2:	b128      	cbz	r0, 8018ab0 <__smakebuf_r+0x70>
 8018aa4:	89a3      	ldrh	r3, [r4, #12]
 8018aa6:	f023 0303 	bic.w	r3, r3, #3
 8018aaa:	f043 0301 	orr.w	r3, r3, #1
 8018aae:	81a3      	strh	r3, [r4, #12]
 8018ab0:	89a3      	ldrh	r3, [r4, #12]
 8018ab2:	431d      	orrs	r5, r3
 8018ab4:	81a5      	strh	r5, [r4, #12]
 8018ab6:	e7cf      	b.n	8018a58 <__smakebuf_r+0x18>

08018ab8 <memmove>:
 8018ab8:	4288      	cmp	r0, r1
 8018aba:	b510      	push	{r4, lr}
 8018abc:	eb01 0402 	add.w	r4, r1, r2
 8018ac0:	d902      	bls.n	8018ac8 <memmove+0x10>
 8018ac2:	4284      	cmp	r4, r0
 8018ac4:	4623      	mov	r3, r4
 8018ac6:	d807      	bhi.n	8018ad8 <memmove+0x20>
 8018ac8:	1e43      	subs	r3, r0, #1
 8018aca:	42a1      	cmp	r1, r4
 8018acc:	d008      	beq.n	8018ae0 <memmove+0x28>
 8018ace:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018ad2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018ad6:	e7f8      	b.n	8018aca <memmove+0x12>
 8018ad8:	4402      	add	r2, r0
 8018ada:	4601      	mov	r1, r0
 8018adc:	428a      	cmp	r2, r1
 8018ade:	d100      	bne.n	8018ae2 <memmove+0x2a>
 8018ae0:	bd10      	pop	{r4, pc}
 8018ae2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018ae6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018aea:	e7f7      	b.n	8018adc <memmove+0x24>

08018aec <strncmp>:
 8018aec:	b510      	push	{r4, lr}
 8018aee:	b16a      	cbz	r2, 8018b0c <strncmp+0x20>
 8018af0:	3901      	subs	r1, #1
 8018af2:	1884      	adds	r4, r0, r2
 8018af4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018af8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8018afc:	429a      	cmp	r2, r3
 8018afe:	d103      	bne.n	8018b08 <strncmp+0x1c>
 8018b00:	42a0      	cmp	r0, r4
 8018b02:	d001      	beq.n	8018b08 <strncmp+0x1c>
 8018b04:	2a00      	cmp	r2, #0
 8018b06:	d1f5      	bne.n	8018af4 <strncmp+0x8>
 8018b08:	1ad0      	subs	r0, r2, r3
 8018b0a:	bd10      	pop	{r4, pc}
 8018b0c:	4610      	mov	r0, r2
 8018b0e:	e7fc      	b.n	8018b0a <strncmp+0x1e>

08018b10 <strncasecmp_l>:
 8018b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b14:	4605      	mov	r5, r0
 8018b16:	460e      	mov	r6, r1
 8018b18:	461f      	mov	r7, r3
 8018b1a:	eb00 0802 	add.w	r8, r0, r2
 8018b1e:	4545      	cmp	r5, r8
 8018b20:	d00e      	beq.n	8018b40 <strncasecmp_l+0x30>
 8018b22:	4639      	mov	r1, r7
 8018b24:	f815 0b01 	ldrb.w	r0, [r5], #1
 8018b28:	f001 f88a 	bl	8019c40 <tolower_l>
 8018b2c:	4639      	mov	r1, r7
 8018b2e:	4604      	mov	r4, r0
 8018b30:	f816 0b01 	ldrb.w	r0, [r6], #1
 8018b34:	f001 f884 	bl	8019c40 <tolower_l>
 8018b38:	1a24      	subs	r4, r4, r0
 8018b3a:	d102      	bne.n	8018b42 <strncasecmp_l+0x32>
 8018b3c:	2800      	cmp	r0, #0
 8018b3e:	d1ee      	bne.n	8018b1e <strncasecmp_l+0xe>
 8018b40:	2400      	movs	r4, #0
 8018b42:	4620      	mov	r0, r4
 8018b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018b48 <localtime_r>:
 8018b48:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8018b4c:	4680      	mov	r8, r0
 8018b4e:	9101      	str	r1, [sp, #4]
 8018b50:	f001 f8be 	bl	8019cd0 <__gettzinfo>
 8018b54:	9901      	ldr	r1, [sp, #4]
 8018b56:	4605      	mov	r5, r0
 8018b58:	4640      	mov	r0, r8
 8018b5a:	f001 f8bd 	bl	8019cd8 <gmtime_r>
 8018b5e:	6943      	ldr	r3, [r0, #20]
 8018b60:	0799      	lsls	r1, r3, #30
 8018b62:	4604      	mov	r4, r0
 8018b64:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 8018b68:	d105      	bne.n	8018b76 <localtime_r+0x2e>
 8018b6a:	2264      	movs	r2, #100	; 0x64
 8018b6c:	fb97 f3f2 	sdiv	r3, r7, r2
 8018b70:	fb02 7313 	mls	r3, r2, r3, r7
 8018b74:	bb7b      	cbnz	r3, 8018bd6 <localtime_r+0x8e>
 8018b76:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8018b7a:	fb97 f3f2 	sdiv	r3, r7, r2
 8018b7e:	fb02 7313 	mls	r3, r2, r3, r7
 8018b82:	fab3 f383 	clz	r3, r3
 8018b86:	095b      	lsrs	r3, r3, #5
 8018b88:	4e68      	ldr	r6, [pc, #416]	; (8018d2c <localtime_r+0x1e4>)
 8018b8a:	2230      	movs	r2, #48	; 0x30
 8018b8c:	fb02 6603 	mla	r6, r2, r3, r6
 8018b90:	f000 f976 	bl	8018e80 <__tz_lock>
 8018b94:	f000 f980 	bl	8018e98 <_tzset_unlocked>
 8018b98:	4b65      	ldr	r3, [pc, #404]	; (8018d30 <localtime_r+0x1e8>)
 8018b9a:	681b      	ldr	r3, [r3, #0]
 8018b9c:	b353      	cbz	r3, 8018bf4 <localtime_r+0xac>
 8018b9e:	686b      	ldr	r3, [r5, #4]
 8018ba0:	42bb      	cmp	r3, r7
 8018ba2:	d11a      	bne.n	8018bda <localtime_r+0x92>
 8018ba4:	682f      	ldr	r7, [r5, #0]
 8018ba6:	e9d8 2300 	ldrd	r2, r3, [r8]
 8018baa:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 8018bae:	b9e7      	cbnz	r7, 8018bea <localtime_r+0xa2>
 8018bb0:	4282      	cmp	r2, r0
 8018bb2:	eb73 0101 	sbcs.w	r1, r3, r1
 8018bb6:	da25      	bge.n	8018c04 <localtime_r+0xbc>
 8018bb8:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8018bbc:	4282      	cmp	r2, r0
 8018bbe:	eb73 0701 	sbcs.w	r7, r3, r1
 8018bc2:	bfb4      	ite	lt
 8018bc4:	2701      	movlt	r7, #1
 8018bc6:	2700      	movge	r7, #0
 8018bc8:	4282      	cmp	r2, r0
 8018bca:	eb73 0101 	sbcs.w	r1, r3, r1
 8018bce:	6227      	str	r7, [r4, #32]
 8018bd0:	db1a      	blt.n	8018c08 <localtime_r+0xc0>
 8018bd2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8018bd4:	e019      	b.n	8018c0a <localtime_r+0xc2>
 8018bd6:	2301      	movs	r3, #1
 8018bd8:	e7d6      	b.n	8018b88 <localtime_r+0x40>
 8018bda:	4638      	mov	r0, r7
 8018bdc:	f000 f8aa 	bl	8018d34 <__tzcalc_limits>
 8018be0:	2800      	cmp	r0, #0
 8018be2:	d1df      	bne.n	8018ba4 <localtime_r+0x5c>
 8018be4:	f04f 33ff 	mov.w	r3, #4294967295
 8018be8:	e004      	b.n	8018bf4 <localtime_r+0xac>
 8018bea:	4282      	cmp	r2, r0
 8018bec:	eb73 0101 	sbcs.w	r1, r3, r1
 8018bf0:	da02      	bge.n	8018bf8 <localtime_r+0xb0>
 8018bf2:	2300      	movs	r3, #0
 8018bf4:	6223      	str	r3, [r4, #32]
 8018bf6:	e7ec      	b.n	8018bd2 <localtime_r+0x8a>
 8018bf8:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8018bfc:	4282      	cmp	r2, r0
 8018bfe:	eb73 0101 	sbcs.w	r1, r3, r1
 8018c02:	daf6      	bge.n	8018bf2 <localtime_r+0xaa>
 8018c04:	2301      	movs	r3, #1
 8018c06:	6223      	str	r3, [r4, #32]
 8018c08:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8018c0a:	6861      	ldr	r1, [r4, #4]
 8018c0c:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8018c10:	fb93 f0f2 	sdiv	r0, r3, r2
 8018c14:	fb02 3310 	mls	r3, r2, r0, r3
 8018c18:	223c      	movs	r2, #60	; 0x3c
 8018c1a:	fb93 f5f2 	sdiv	r5, r3, r2
 8018c1e:	fb02 3215 	mls	r2, r2, r5, r3
 8018c22:	6823      	ldr	r3, [r4, #0]
 8018c24:	1a9b      	subs	r3, r3, r2
 8018c26:	68a2      	ldr	r2, [r4, #8]
 8018c28:	6023      	str	r3, [r4, #0]
 8018c2a:	1b49      	subs	r1, r1, r5
 8018c2c:	1a12      	subs	r2, r2, r0
 8018c2e:	2b3b      	cmp	r3, #59	; 0x3b
 8018c30:	6061      	str	r1, [r4, #4]
 8018c32:	60a2      	str	r2, [r4, #8]
 8018c34:	dd35      	ble.n	8018ca2 <localtime_r+0x15a>
 8018c36:	3101      	adds	r1, #1
 8018c38:	6061      	str	r1, [r4, #4]
 8018c3a:	3b3c      	subs	r3, #60	; 0x3c
 8018c3c:	6023      	str	r3, [r4, #0]
 8018c3e:	6863      	ldr	r3, [r4, #4]
 8018c40:	2b3b      	cmp	r3, #59	; 0x3b
 8018c42:	dd34      	ble.n	8018cae <localtime_r+0x166>
 8018c44:	3201      	adds	r2, #1
 8018c46:	60a2      	str	r2, [r4, #8]
 8018c48:	3b3c      	subs	r3, #60	; 0x3c
 8018c4a:	6063      	str	r3, [r4, #4]
 8018c4c:	68a3      	ldr	r3, [r4, #8]
 8018c4e:	2b17      	cmp	r3, #23
 8018c50:	dd33      	ble.n	8018cba <localtime_r+0x172>
 8018c52:	69e2      	ldr	r2, [r4, #28]
 8018c54:	3201      	adds	r2, #1
 8018c56:	61e2      	str	r2, [r4, #28]
 8018c58:	69a2      	ldr	r2, [r4, #24]
 8018c5a:	3201      	adds	r2, #1
 8018c5c:	2a07      	cmp	r2, #7
 8018c5e:	bfa8      	it	ge
 8018c60:	2200      	movge	r2, #0
 8018c62:	61a2      	str	r2, [r4, #24]
 8018c64:	68e2      	ldr	r2, [r4, #12]
 8018c66:	3b18      	subs	r3, #24
 8018c68:	3201      	adds	r2, #1
 8018c6a:	60a3      	str	r3, [r4, #8]
 8018c6c:	6923      	ldr	r3, [r4, #16]
 8018c6e:	60e2      	str	r2, [r4, #12]
 8018c70:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8018c74:	428a      	cmp	r2, r1
 8018c76:	dd0e      	ble.n	8018c96 <localtime_r+0x14e>
 8018c78:	2b0b      	cmp	r3, #11
 8018c7a:	eba2 0201 	sub.w	r2, r2, r1
 8018c7e:	60e2      	str	r2, [r4, #12]
 8018c80:	f103 0201 	add.w	r2, r3, #1
 8018c84:	bf09      	itett	eq
 8018c86:	6963      	ldreq	r3, [r4, #20]
 8018c88:	6122      	strne	r2, [r4, #16]
 8018c8a:	2200      	moveq	r2, #0
 8018c8c:	3301      	addeq	r3, #1
 8018c8e:	bf02      	ittt	eq
 8018c90:	6122      	streq	r2, [r4, #16]
 8018c92:	6163      	streq	r3, [r4, #20]
 8018c94:	61e2      	streq	r2, [r4, #28]
 8018c96:	f000 f8f9 	bl	8018e8c <__tz_unlock>
 8018c9a:	4620      	mov	r0, r4
 8018c9c:	b002      	add	sp, #8
 8018c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ca2:	2b00      	cmp	r3, #0
 8018ca4:	dacb      	bge.n	8018c3e <localtime_r+0xf6>
 8018ca6:	3901      	subs	r1, #1
 8018ca8:	6061      	str	r1, [r4, #4]
 8018caa:	333c      	adds	r3, #60	; 0x3c
 8018cac:	e7c6      	b.n	8018c3c <localtime_r+0xf4>
 8018cae:	2b00      	cmp	r3, #0
 8018cb0:	dacc      	bge.n	8018c4c <localtime_r+0x104>
 8018cb2:	3a01      	subs	r2, #1
 8018cb4:	60a2      	str	r2, [r4, #8]
 8018cb6:	333c      	adds	r3, #60	; 0x3c
 8018cb8:	e7c7      	b.n	8018c4a <localtime_r+0x102>
 8018cba:	2b00      	cmp	r3, #0
 8018cbc:	daeb      	bge.n	8018c96 <localtime_r+0x14e>
 8018cbe:	69e2      	ldr	r2, [r4, #28]
 8018cc0:	3a01      	subs	r2, #1
 8018cc2:	61e2      	str	r2, [r4, #28]
 8018cc4:	69a2      	ldr	r2, [r4, #24]
 8018cc6:	3a01      	subs	r2, #1
 8018cc8:	bf48      	it	mi
 8018cca:	2206      	movmi	r2, #6
 8018ccc:	61a2      	str	r2, [r4, #24]
 8018cce:	68e2      	ldr	r2, [r4, #12]
 8018cd0:	3318      	adds	r3, #24
 8018cd2:	3a01      	subs	r2, #1
 8018cd4:	60e2      	str	r2, [r4, #12]
 8018cd6:	60a3      	str	r3, [r4, #8]
 8018cd8:	2a00      	cmp	r2, #0
 8018cda:	d1dc      	bne.n	8018c96 <localtime_r+0x14e>
 8018cdc:	6923      	ldr	r3, [r4, #16]
 8018cde:	3b01      	subs	r3, #1
 8018ce0:	d405      	bmi.n	8018cee <localtime_r+0x1a6>
 8018ce2:	6123      	str	r3, [r4, #16]
 8018ce4:	6923      	ldr	r3, [r4, #16]
 8018ce6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8018cea:	60e3      	str	r3, [r4, #12]
 8018cec:	e7d3      	b.n	8018c96 <localtime_r+0x14e>
 8018cee:	230b      	movs	r3, #11
 8018cf0:	6123      	str	r3, [r4, #16]
 8018cf2:	6963      	ldr	r3, [r4, #20]
 8018cf4:	1e5a      	subs	r2, r3, #1
 8018cf6:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8018cfa:	6162      	str	r2, [r4, #20]
 8018cfc:	079a      	lsls	r2, r3, #30
 8018cfe:	d105      	bne.n	8018d0c <localtime_r+0x1c4>
 8018d00:	2164      	movs	r1, #100	; 0x64
 8018d02:	fb93 f2f1 	sdiv	r2, r3, r1
 8018d06:	fb01 3212 	mls	r2, r1, r2, r3
 8018d0a:	b962      	cbnz	r2, 8018d26 <localtime_r+0x1de>
 8018d0c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8018d10:	fb93 f1f2 	sdiv	r1, r3, r2
 8018d14:	fb02 3311 	mls	r3, r2, r1, r3
 8018d18:	fab3 f383 	clz	r3, r3
 8018d1c:	095b      	lsrs	r3, r3, #5
 8018d1e:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8018d22:	61e3      	str	r3, [r4, #28]
 8018d24:	e7de      	b.n	8018ce4 <localtime_r+0x19c>
 8018d26:	2301      	movs	r3, #1
 8018d28:	e7f9      	b.n	8018d1e <localtime_r+0x1d6>
 8018d2a:	bf00      	nop
 8018d2c:	0802d0fc 	.word	0x0802d0fc
 8018d30:	240314e8 	.word	0x240314e8

08018d34 <__tzcalc_limits>:
 8018d34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d38:	4605      	mov	r5, r0
 8018d3a:	f000 ffc9 	bl	8019cd0 <__gettzinfo>
 8018d3e:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8018d42:	429d      	cmp	r5, r3
 8018d44:	f340 8095 	ble.w	8018e72 <__tzcalc_limits+0x13e>
 8018d48:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 8018d4c:	18ac      	adds	r4, r5, r2
 8018d4e:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 8018d52:	f240 126d 	movw	r2, #365	; 0x16d
 8018d56:	10a4      	asrs	r4, r4, #2
 8018d58:	fb02 4403 	mla	r4, r2, r3, r4
 8018d5c:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8018d60:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 8018d64:	fb93 f3f2 	sdiv	r3, r3, r2
 8018d68:	441c      	add	r4, r3
 8018d6a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8018d6e:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 8018d72:	fb95 fcf3 	sdiv	ip, r5, r3
 8018d76:	fb03 5c1c 	mls	ip, r3, ip, r5
 8018d7a:	186a      	adds	r2, r5, r1
 8018d7c:	fabc f68c 	clz	r6, ip
 8018d80:	fbb2 f2f3 	udiv	r2, r2, r3
 8018d84:	f005 0303 	and.w	r3, r5, #3
 8018d88:	4414      	add	r4, r2
 8018d8a:	2264      	movs	r2, #100	; 0x64
 8018d8c:	6045      	str	r5, [r0, #4]
 8018d8e:	fb95 f7f2 	sdiv	r7, r5, r2
 8018d92:	0976      	lsrs	r6, r6, #5
 8018d94:	fb02 5717 	mls	r7, r2, r7, r5
 8018d98:	4601      	mov	r1, r0
 8018d9a:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8018d9e:	9300      	str	r3, [sp, #0]
 8018da0:	f04f 0a07 	mov.w	sl, #7
 8018da4:	7a0d      	ldrb	r5, [r1, #8]
 8018da6:	694b      	ldr	r3, [r1, #20]
 8018da8:	2d4a      	cmp	r5, #74	; 0x4a
 8018daa:	d12b      	bne.n	8018e04 <__tzcalc_limits+0xd0>
 8018dac:	9a00      	ldr	r2, [sp, #0]
 8018dae:	18e5      	adds	r5, r4, r3
 8018db0:	b902      	cbnz	r2, 8018db4 <__tzcalc_limits+0x80>
 8018db2:	b917      	cbnz	r7, 8018dba <__tzcalc_limits+0x86>
 8018db4:	f1bc 0f00 	cmp.w	ip, #0
 8018db8:	d122      	bne.n	8018e00 <__tzcalc_limits+0xcc>
 8018dba:	2b3b      	cmp	r3, #59	; 0x3b
 8018dbc:	bfd4      	ite	le
 8018dbe:	2300      	movle	r3, #0
 8018dc0:	2301      	movgt	r3, #1
 8018dc2:	442b      	add	r3, r5
 8018dc4:	3b01      	subs	r3, #1
 8018dc6:	698d      	ldr	r5, [r1, #24]
 8018dc8:	4a2b      	ldr	r2, [pc, #172]	; (8018e78 <__tzcalc_limits+0x144>)
 8018dca:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 8018dce:	fbc3 5e02 	smlal	r5, lr, r3, r2
 8018dd2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8018dd4:	18ed      	adds	r5, r5, r3
 8018dd6:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 8018dda:	e9c1 5308 	strd	r5, r3, [r1, #32]
 8018dde:	3128      	adds	r1, #40	; 0x28
 8018de0:	458b      	cmp	fp, r1
 8018de2:	d1df      	bne.n	8018da4 <__tzcalc_limits+0x70>
 8018de4:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 8018de8:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	; 0x48
 8018dec:	428c      	cmp	r4, r1
 8018dee:	4193      	sbcs	r3, r2
 8018df0:	bfb4      	ite	lt
 8018df2:	2301      	movlt	r3, #1
 8018df4:	2300      	movge	r3, #0
 8018df6:	6003      	str	r3, [r0, #0]
 8018df8:	2001      	movs	r0, #1
 8018dfa:	b003      	add	sp, #12
 8018dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e00:	2300      	movs	r3, #0
 8018e02:	e7de      	b.n	8018dc2 <__tzcalc_limits+0x8e>
 8018e04:	2d44      	cmp	r5, #68	; 0x44
 8018e06:	d101      	bne.n	8018e0c <__tzcalc_limits+0xd8>
 8018e08:	4423      	add	r3, r4
 8018e0a:	e7dc      	b.n	8018dc6 <__tzcalc_limits+0x92>
 8018e0c:	9a00      	ldr	r2, [sp, #0]
 8018e0e:	bb52      	cbnz	r2, 8018e66 <__tzcalc_limits+0x132>
 8018e10:	2f00      	cmp	r7, #0
 8018e12:	bf0c      	ite	eq
 8018e14:	4635      	moveq	r5, r6
 8018e16:	2501      	movne	r5, #1
 8018e18:	68ca      	ldr	r2, [r1, #12]
 8018e1a:	9201      	str	r2, [sp, #4]
 8018e1c:	4a17      	ldr	r2, [pc, #92]	; (8018e7c <__tzcalc_limits+0x148>)
 8018e1e:	f04f 0930 	mov.w	r9, #48	; 0x30
 8018e22:	fb09 2505 	mla	r5, r9, r5, r2
 8018e26:	46a6      	mov	lr, r4
 8018e28:	f04f 0800 	mov.w	r8, #0
 8018e2c:	3d04      	subs	r5, #4
 8018e2e:	9a01      	ldr	r2, [sp, #4]
 8018e30:	f108 0801 	add.w	r8, r8, #1
 8018e34:	4542      	cmp	r2, r8
 8018e36:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 8018e3a:	dc16      	bgt.n	8018e6a <__tzcalc_limits+0x136>
 8018e3c:	f10e 0504 	add.w	r5, lr, #4
 8018e40:	fb95 f8fa 	sdiv	r8, r5, sl
 8018e44:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8018e48:	eba5 0508 	sub.w	r5, r5, r8
 8018e4c:	1b5d      	subs	r5, r3, r5
 8018e4e:	690b      	ldr	r3, [r1, #16]
 8018e50:	f103 33ff 	add.w	r3, r3, #4294967295
 8018e54:	bf48      	it	mi
 8018e56:	3507      	addmi	r5, #7
 8018e58:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8018e5c:	442b      	add	r3, r5
 8018e5e:	454b      	cmp	r3, r9
 8018e60:	da05      	bge.n	8018e6e <__tzcalc_limits+0x13a>
 8018e62:	4473      	add	r3, lr
 8018e64:	e7af      	b.n	8018dc6 <__tzcalc_limits+0x92>
 8018e66:	4635      	mov	r5, r6
 8018e68:	e7d6      	b.n	8018e18 <__tzcalc_limits+0xe4>
 8018e6a:	44ce      	add	lr, r9
 8018e6c:	e7df      	b.n	8018e2e <__tzcalc_limits+0xfa>
 8018e6e:	3b07      	subs	r3, #7
 8018e70:	e7f5      	b.n	8018e5e <__tzcalc_limits+0x12a>
 8018e72:	2000      	movs	r0, #0
 8018e74:	e7c1      	b.n	8018dfa <__tzcalc_limits+0xc6>
 8018e76:	bf00      	nop
 8018e78:	00015180 	.word	0x00015180
 8018e7c:	0802d0fc 	.word	0x0802d0fc

08018e80 <__tz_lock>:
 8018e80:	4801      	ldr	r0, [pc, #4]	; (8018e88 <__tz_lock+0x8>)
 8018e82:	f7fd b84c 	b.w	8015f1e <__retarget_lock_acquire>
 8018e86:	bf00      	nop
 8018e88:	240314cb 	.word	0x240314cb

08018e8c <__tz_unlock>:
 8018e8c:	4801      	ldr	r0, [pc, #4]	; (8018e94 <__tz_unlock+0x8>)
 8018e8e:	f7fd b848 	b.w	8015f22 <__retarget_lock_release>
 8018e92:	bf00      	nop
 8018e94:	240314cb 	.word	0x240314cb

08018e98 <_tzset_unlocked>:
 8018e98:	4b01      	ldr	r3, [pc, #4]	; (8018ea0 <_tzset_unlocked+0x8>)
 8018e9a:	6818      	ldr	r0, [r3, #0]
 8018e9c:	f000 b802 	b.w	8018ea4 <_tzset_unlocked_r>
 8018ea0:	240001d8 	.word	0x240001d8

08018ea4 <_tzset_unlocked_r>:
 8018ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ea8:	b08d      	sub	sp, #52	; 0x34
 8018eaa:	4607      	mov	r7, r0
 8018eac:	f000 ff10 	bl	8019cd0 <__gettzinfo>
 8018eb0:	49bb      	ldr	r1, [pc, #748]	; (80191a0 <_tzset_unlocked_r+0x2fc>)
 8018eb2:	4dbc      	ldr	r5, [pc, #752]	; (80191a4 <_tzset_unlocked_r+0x300>)
 8018eb4:	4604      	mov	r4, r0
 8018eb6:	4638      	mov	r0, r7
 8018eb8:	f000 fe0e 	bl	8019ad8 <_getenv_r>
 8018ebc:	4606      	mov	r6, r0
 8018ebe:	bb10      	cbnz	r0, 8018f06 <_tzset_unlocked_r+0x62>
 8018ec0:	4bb9      	ldr	r3, [pc, #740]	; (80191a8 <_tzset_unlocked_r+0x304>)
 8018ec2:	4aba      	ldr	r2, [pc, #744]	; (80191ac <_tzset_unlocked_r+0x308>)
 8018ec4:	6018      	str	r0, [r3, #0]
 8018ec6:	4bba      	ldr	r3, [pc, #744]	; (80191b0 <_tzset_unlocked_r+0x30c>)
 8018ec8:	62a0      	str	r0, [r4, #40]	; 0x28
 8018eca:	6018      	str	r0, [r3, #0]
 8018ecc:	4bb9      	ldr	r3, [pc, #740]	; (80191b4 <_tzset_unlocked_r+0x310>)
 8018ece:	6520      	str	r0, [r4, #80]	; 0x50
 8018ed0:	e9c3 2200 	strd	r2, r2, [r3]
 8018ed4:	214a      	movs	r1, #74	; 0x4a
 8018ed6:	2200      	movs	r2, #0
 8018ed8:	2300      	movs	r3, #0
 8018eda:	e9c4 0003 	strd	r0, r0, [r4, #12]
 8018ede:	e9c4 0005 	strd	r0, r0, [r4, #20]
 8018ee2:	e9c4 000d 	strd	r0, r0, [r4, #52]	; 0x34
 8018ee6:	e9c4 000f 	strd	r0, r0, [r4, #60]	; 0x3c
 8018eea:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8018eee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8018ef2:	6828      	ldr	r0, [r5, #0]
 8018ef4:	7221      	strb	r1, [r4, #8]
 8018ef6:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
 8018efa:	f7fb fa89 	bl	8014410 <free>
 8018efe:	602e      	str	r6, [r5, #0]
 8018f00:	b00d      	add	sp, #52	; 0x34
 8018f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f06:	6829      	ldr	r1, [r5, #0]
 8018f08:	2900      	cmp	r1, #0
 8018f0a:	f040 808e 	bne.w	801902a <_tzset_unlocked_r+0x186>
 8018f0e:	6828      	ldr	r0, [r5, #0]
 8018f10:	f7fb fa7e 	bl	8014410 <free>
 8018f14:	4630      	mov	r0, r6
 8018f16:	f7e7 fa5b 	bl	80003d0 <strlen>
 8018f1a:	1c41      	adds	r1, r0, #1
 8018f1c:	4638      	mov	r0, r7
 8018f1e:	f7fb fa9f 	bl	8014460 <_malloc_r>
 8018f22:	6028      	str	r0, [r5, #0]
 8018f24:	2800      	cmp	r0, #0
 8018f26:	f040 8086 	bne.w	8019036 <_tzset_unlocked_r+0x192>
 8018f2a:	4aa1      	ldr	r2, [pc, #644]	; (80191b0 <_tzset_unlocked_r+0x30c>)
 8018f2c:	f8df 8284 	ldr.w	r8, [pc, #644]	; 80191b4 <_tzset_unlocked_r+0x310>
 8018f30:	f8df a274 	ldr.w	sl, [pc, #628]	; 80191a8 <_tzset_unlocked_r+0x304>
 8018f34:	2300      	movs	r3, #0
 8018f36:	6013      	str	r3, [r2, #0]
 8018f38:	4a9f      	ldr	r2, [pc, #636]	; (80191b8 <_tzset_unlocked_r+0x314>)
 8018f3a:	f8ca 3000 	str.w	r3, [sl]
 8018f3e:	2000      	movs	r0, #0
 8018f40:	2100      	movs	r1, #0
 8018f42:	e9c8 2200 	strd	r2, r2, [r8]
 8018f46:	e9c4 3303 	strd	r3, r3, [r4, #12]
 8018f4a:	e9c4 3305 	strd	r3, r3, [r4, #20]
 8018f4e:	e9c4 0108 	strd	r0, r1, [r4, #32]
 8018f52:	e9c4 330d 	strd	r3, r3, [r4, #52]	; 0x34
 8018f56:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
 8018f5a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8018f5e:	224a      	movs	r2, #74	; 0x4a
 8018f60:	7222      	strb	r2, [r4, #8]
 8018f62:	62a3      	str	r3, [r4, #40]	; 0x28
 8018f64:	f884 2030 	strb.w	r2, [r4, #48]	; 0x30
 8018f68:	6523      	str	r3, [r4, #80]	; 0x50
 8018f6a:	7833      	ldrb	r3, [r6, #0]
 8018f6c:	2b3a      	cmp	r3, #58	; 0x3a
 8018f6e:	bf08      	it	eq
 8018f70:	3601      	addeq	r6, #1
 8018f72:	7833      	ldrb	r3, [r6, #0]
 8018f74:	2b3c      	cmp	r3, #60	; 0x3c
 8018f76:	d162      	bne.n	801903e <_tzset_unlocked_r+0x19a>
 8018f78:	1c75      	adds	r5, r6, #1
 8018f7a:	4a90      	ldr	r2, [pc, #576]	; (80191bc <_tzset_unlocked_r+0x318>)
 8018f7c:	4990      	ldr	r1, [pc, #576]	; (80191c0 <_tzset_unlocked_r+0x31c>)
 8018f7e:	ab0a      	add	r3, sp, #40	; 0x28
 8018f80:	4628      	mov	r0, r5
 8018f82:	f000 fe79 	bl	8019c78 <siscanf>
 8018f86:	2800      	cmp	r0, #0
 8018f88:	ddba      	ble.n	8018f00 <_tzset_unlocked_r+0x5c>
 8018f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018f8c:	1eda      	subs	r2, r3, #3
 8018f8e:	2a07      	cmp	r2, #7
 8018f90:	d8b6      	bhi.n	8018f00 <_tzset_unlocked_r+0x5c>
 8018f92:	5ceb      	ldrb	r3, [r5, r3]
 8018f94:	2b3e      	cmp	r3, #62	; 0x3e
 8018f96:	d1b3      	bne.n	8018f00 <_tzset_unlocked_r+0x5c>
 8018f98:	3602      	adds	r6, #2
 8018f9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018f9c:	18f5      	adds	r5, r6, r3
 8018f9e:	5cf3      	ldrb	r3, [r6, r3]
 8018fa0:	2b2d      	cmp	r3, #45	; 0x2d
 8018fa2:	d15a      	bne.n	801905a <_tzset_unlocked_r+0x1b6>
 8018fa4:	3501      	adds	r5, #1
 8018fa6:	f04f 39ff 	mov.w	r9, #4294967295
 8018faa:	2300      	movs	r3, #0
 8018fac:	f8ad 301e 	strh.w	r3, [sp, #30]
 8018fb0:	f8ad 3020 	strh.w	r3, [sp, #32]
 8018fb4:	af08      	add	r7, sp, #32
 8018fb6:	ab0a      	add	r3, sp, #40	; 0x28
 8018fb8:	e9cd 3701 	strd	r3, r7, [sp, #4]
 8018fbc:	9303      	str	r3, [sp, #12]
 8018fbe:	f10d 031e 	add.w	r3, sp, #30
 8018fc2:	9300      	str	r3, [sp, #0]
 8018fc4:	497f      	ldr	r1, [pc, #508]	; (80191c4 <_tzset_unlocked_r+0x320>)
 8018fc6:	ab0a      	add	r3, sp, #40	; 0x28
 8018fc8:	aa07      	add	r2, sp, #28
 8018fca:	4628      	mov	r0, r5
 8018fcc:	f000 fe54 	bl	8019c78 <siscanf>
 8018fd0:	2800      	cmp	r0, #0
 8018fd2:	dd95      	ble.n	8018f00 <_tzset_unlocked_r+0x5c>
 8018fd4:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8018fd8:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 8018fdc:	223c      	movs	r2, #60	; 0x3c
 8018fde:	fb02 6603 	mla	r6, r2, r3, r6
 8018fe2:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8018fe6:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8018fea:	fb02 6603 	mla	r6, r2, r3, r6
 8018fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018ff0:	fb09 f606 	mul.w	r6, r9, r6
 8018ff4:	eb05 0903 	add.w	r9, r5, r3
 8018ff8:	5ceb      	ldrb	r3, [r5, r3]
 8018ffa:	2b3c      	cmp	r3, #60	; 0x3c
 8018ffc:	f040 80ec 	bne.w	80191d8 <_tzset_unlocked_r+0x334>
 8019000:	f109 0501 	add.w	r5, r9, #1
 8019004:	4a70      	ldr	r2, [pc, #448]	; (80191c8 <_tzset_unlocked_r+0x324>)
 8019006:	496e      	ldr	r1, [pc, #440]	; (80191c0 <_tzset_unlocked_r+0x31c>)
 8019008:	ab0a      	add	r3, sp, #40	; 0x28
 801900a:	4628      	mov	r0, r5
 801900c:	f000 fe34 	bl	8019c78 <siscanf>
 8019010:	2800      	cmp	r0, #0
 8019012:	dc28      	bgt.n	8019066 <_tzset_unlocked_r+0x1c2>
 8019014:	f899 3001 	ldrb.w	r3, [r9, #1]
 8019018:	2b3e      	cmp	r3, #62	; 0x3e
 801901a:	d124      	bne.n	8019066 <_tzset_unlocked_r+0x1c2>
 801901c:	4b67      	ldr	r3, [pc, #412]	; (80191bc <_tzset_unlocked_r+0x318>)
 801901e:	62a6      	str	r6, [r4, #40]	; 0x28
 8019020:	e9c8 3300 	strd	r3, r3, [r8]
 8019024:	f8ca 6000 	str.w	r6, [sl]
 8019028:	e76a      	b.n	8018f00 <_tzset_unlocked_r+0x5c>
 801902a:	f7e7 f971 	bl	8000310 <strcmp>
 801902e:	2800      	cmp	r0, #0
 8019030:	f47f af6d 	bne.w	8018f0e <_tzset_unlocked_r+0x6a>
 8019034:	e764      	b.n	8018f00 <_tzset_unlocked_r+0x5c>
 8019036:	4631      	mov	r1, r6
 8019038:	f000 f976 	bl	8019328 <strcpy>
 801903c:	e775      	b.n	8018f2a <_tzset_unlocked_r+0x86>
 801903e:	4a5f      	ldr	r2, [pc, #380]	; (80191bc <_tzset_unlocked_r+0x318>)
 8019040:	4962      	ldr	r1, [pc, #392]	; (80191cc <_tzset_unlocked_r+0x328>)
 8019042:	ab0a      	add	r3, sp, #40	; 0x28
 8019044:	4630      	mov	r0, r6
 8019046:	f000 fe17 	bl	8019c78 <siscanf>
 801904a:	2800      	cmp	r0, #0
 801904c:	f77f af58 	ble.w	8018f00 <_tzset_unlocked_r+0x5c>
 8019050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019052:	3b03      	subs	r3, #3
 8019054:	2b07      	cmp	r3, #7
 8019056:	d9a0      	bls.n	8018f9a <_tzset_unlocked_r+0xf6>
 8019058:	e752      	b.n	8018f00 <_tzset_unlocked_r+0x5c>
 801905a:	2b2b      	cmp	r3, #43	; 0x2b
 801905c:	bf08      	it	eq
 801905e:	3501      	addeq	r5, #1
 8019060:	f04f 0901 	mov.w	r9, #1
 8019064:	e7a1      	b.n	8018faa <_tzset_unlocked_r+0x106>
 8019066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019068:	1eda      	subs	r2, r3, #3
 801906a:	2a07      	cmp	r2, #7
 801906c:	f63f af48 	bhi.w	8018f00 <_tzset_unlocked_r+0x5c>
 8019070:	5ceb      	ldrb	r3, [r5, r3]
 8019072:	2b3e      	cmp	r3, #62	; 0x3e
 8019074:	f47f af44 	bne.w	8018f00 <_tzset_unlocked_r+0x5c>
 8019078:	f109 0902 	add.w	r9, r9, #2
 801907c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801907e:	eb09 0503 	add.w	r5, r9, r3
 8019082:	f819 3003 	ldrb.w	r3, [r9, r3]
 8019086:	2b2d      	cmp	r3, #45	; 0x2d
 8019088:	f040 80b5 	bne.w	80191f6 <_tzset_unlocked_r+0x352>
 801908c:	3501      	adds	r5, #1
 801908e:	f04f 39ff 	mov.w	r9, #4294967295
 8019092:	2300      	movs	r3, #0
 8019094:	f8ad 301c 	strh.w	r3, [sp, #28]
 8019098:	f8ad 301e 	strh.w	r3, [sp, #30]
 801909c:	f8ad 3020 	strh.w	r3, [sp, #32]
 80190a0:	930a      	str	r3, [sp, #40]	; 0x28
 80190a2:	ab0a      	add	r3, sp, #40	; 0x28
 80190a4:	e9cd 7302 	strd	r7, r3, [sp, #8]
 80190a8:	9301      	str	r3, [sp, #4]
 80190aa:	f10d 031e 	add.w	r3, sp, #30
 80190ae:	9300      	str	r3, [sp, #0]
 80190b0:	4944      	ldr	r1, [pc, #272]	; (80191c4 <_tzset_unlocked_r+0x320>)
 80190b2:	ab0a      	add	r3, sp, #40	; 0x28
 80190b4:	aa07      	add	r2, sp, #28
 80190b6:	4628      	mov	r0, r5
 80190b8:	f000 fdde 	bl	8019c78 <siscanf>
 80190bc:	2800      	cmp	r0, #0
 80190be:	f300 80a0 	bgt.w	8019202 <_tzset_unlocked_r+0x35e>
 80190c2:	f5a6 6361 	sub.w	r3, r6, #3600	; 0xe10
 80190c6:	9304      	str	r3, [sp, #16]
 80190c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80190ca:	4627      	mov	r7, r4
 80190cc:	441d      	add	r5, r3
 80190ce:	f04f 0b00 	mov.w	fp, #0
 80190d2:	782b      	ldrb	r3, [r5, #0]
 80190d4:	2b2c      	cmp	r3, #44	; 0x2c
 80190d6:	bf08      	it	eq
 80190d8:	3501      	addeq	r5, #1
 80190da:	f895 9000 	ldrb.w	r9, [r5]
 80190de:	f1b9 0f4d 	cmp.w	r9, #77	; 0x4d
 80190e2:	f040 80a1 	bne.w	8019228 <_tzset_unlocked_r+0x384>
 80190e6:	ab0a      	add	r3, sp, #40	; 0x28
 80190e8:	f10d 0226 	add.w	r2, sp, #38	; 0x26
 80190ec:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80190f0:	aa09      	add	r2, sp, #36	; 0x24
 80190f2:	9200      	str	r2, [sp, #0]
 80190f4:	4936      	ldr	r1, [pc, #216]	; (80191d0 <_tzset_unlocked_r+0x32c>)
 80190f6:	9303      	str	r3, [sp, #12]
 80190f8:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80190fc:	4628      	mov	r0, r5
 80190fe:	f000 fdbb 	bl	8019c78 <siscanf>
 8019102:	2803      	cmp	r0, #3
 8019104:	f47f aefc 	bne.w	8018f00 <_tzset_unlocked_r+0x5c>
 8019108:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 801910c:	1e4b      	subs	r3, r1, #1
 801910e:	2b0b      	cmp	r3, #11
 8019110:	f63f aef6 	bhi.w	8018f00 <_tzset_unlocked_r+0x5c>
 8019114:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8019118:	1e53      	subs	r3, r2, #1
 801911a:	2b04      	cmp	r3, #4
 801911c:	f63f aef0 	bhi.w	8018f00 <_tzset_unlocked_r+0x5c>
 8019120:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8019124:	2b06      	cmp	r3, #6
 8019126:	f63f aeeb 	bhi.w	8018f00 <_tzset_unlocked_r+0x5c>
 801912a:	e9c7 1203 	strd	r1, r2, [r7, #12]
 801912e:	f887 9008 	strb.w	r9, [r7, #8]
 8019132:	617b      	str	r3, [r7, #20]
 8019134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019136:	eb05 0903 	add.w	r9, r5, r3
 801913a:	2500      	movs	r5, #0
 801913c:	2302      	movs	r3, #2
 801913e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8019142:	f8ad 501e 	strh.w	r5, [sp, #30]
 8019146:	f8ad 5020 	strh.w	r5, [sp, #32]
 801914a:	950a      	str	r5, [sp, #40]	; 0x28
 801914c:	f899 3000 	ldrb.w	r3, [r9]
 8019150:	2b2f      	cmp	r3, #47	; 0x2f
 8019152:	f040 8095 	bne.w	8019280 <_tzset_unlocked_r+0x3dc>
 8019156:	ab0a      	add	r3, sp, #40	; 0x28
 8019158:	aa08      	add	r2, sp, #32
 801915a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801915e:	f10d 021e 	add.w	r2, sp, #30
 8019162:	9200      	str	r2, [sp, #0]
 8019164:	491b      	ldr	r1, [pc, #108]	; (80191d4 <_tzset_unlocked_r+0x330>)
 8019166:	9303      	str	r3, [sp, #12]
 8019168:	aa07      	add	r2, sp, #28
 801916a:	4648      	mov	r0, r9
 801916c:	f000 fd84 	bl	8019c78 <siscanf>
 8019170:	42a8      	cmp	r0, r5
 8019172:	f300 8085 	bgt.w	8019280 <_tzset_unlocked_r+0x3dc>
 8019176:	214a      	movs	r1, #74	; 0x4a
 8019178:	2200      	movs	r2, #0
 801917a:	2300      	movs	r3, #0
 801917c:	e9c4 5503 	strd	r5, r5, [r4, #12]
 8019180:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8019184:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8019188:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801918c:	e9c4 550f 	strd	r5, r5, [r4, #60]	; 0x3c
 8019190:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8019194:	7221      	strb	r1, [r4, #8]
 8019196:	62a5      	str	r5, [r4, #40]	; 0x28
 8019198:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
 801919c:	6525      	str	r5, [r4, #80]	; 0x50
 801919e:	e6af      	b.n	8018f00 <_tzset_unlocked_r+0x5c>
 80191a0:	0802d15c 	.word	0x0802d15c
 80191a4:	240314e4 	.word	0x240314e4
 80191a8:	240314ec 	.word	0x240314ec
 80191ac:	0802d15f 	.word	0x0802d15f
 80191b0:	240314e8 	.word	0x240314e8
 80191b4:	240001dc 	.word	0x240001dc
 80191b8:	0802d1e5 	.word	0x0802d1e5
 80191bc:	240314d8 	.word	0x240314d8
 80191c0:	0802d163 	.word	0x0802d163
 80191c4:	0802d198 	.word	0x0802d198
 80191c8:	240314cc 	.word	0x240314cc
 80191cc:	0802d176 	.word	0x0802d176
 80191d0:	0802d184 	.word	0x0802d184
 80191d4:	0802d197 	.word	0x0802d197
 80191d8:	4a3e      	ldr	r2, [pc, #248]	; (80192d4 <_tzset_unlocked_r+0x430>)
 80191da:	493f      	ldr	r1, [pc, #252]	; (80192d8 <_tzset_unlocked_r+0x434>)
 80191dc:	ab0a      	add	r3, sp, #40	; 0x28
 80191de:	4648      	mov	r0, r9
 80191e0:	f000 fd4a 	bl	8019c78 <siscanf>
 80191e4:	2800      	cmp	r0, #0
 80191e6:	f77f af19 	ble.w	801901c <_tzset_unlocked_r+0x178>
 80191ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80191ec:	3b03      	subs	r3, #3
 80191ee:	2b07      	cmp	r3, #7
 80191f0:	f67f af44 	bls.w	801907c <_tzset_unlocked_r+0x1d8>
 80191f4:	e684      	b.n	8018f00 <_tzset_unlocked_r+0x5c>
 80191f6:	2b2b      	cmp	r3, #43	; 0x2b
 80191f8:	bf08      	it	eq
 80191fa:	3501      	addeq	r5, #1
 80191fc:	f04f 0901 	mov.w	r9, #1
 8019200:	e747      	b.n	8019092 <_tzset_unlocked_r+0x1ee>
 8019202:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8019206:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 801920a:	213c      	movs	r1, #60	; 0x3c
 801920c:	fb01 3302 	mla	r3, r1, r2, r3
 8019210:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8019214:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8019218:	fb01 3302 	mla	r3, r1, r2, r3
 801921c:	fb09 f303 	mul.w	r3, r9, r3
 8019220:	e751      	b.n	80190c6 <_tzset_unlocked_r+0x222>
 8019222:	f04f 0b01 	mov.w	fp, #1
 8019226:	e754      	b.n	80190d2 <_tzset_unlocked_r+0x22e>
 8019228:	f1b9 0f4a 	cmp.w	r9, #74	; 0x4a
 801922c:	bf06      	itte	eq
 801922e:	3501      	addeq	r5, #1
 8019230:	464b      	moveq	r3, r9
 8019232:	2344      	movne	r3, #68	; 0x44
 8019234:	220a      	movs	r2, #10
 8019236:	a90b      	add	r1, sp, #44	; 0x2c
 8019238:	4628      	mov	r0, r5
 801923a:	9305      	str	r3, [sp, #20]
 801923c:	f000 fcf6 	bl	8019c2c <strtoul>
 8019240:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8019244:	9b05      	ldr	r3, [sp, #20]
 8019246:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 801924a:	45a9      	cmp	r9, r5
 801924c:	d114      	bne.n	8019278 <_tzset_unlocked_r+0x3d4>
 801924e:	234d      	movs	r3, #77	; 0x4d
 8019250:	f1bb 0f00 	cmp.w	fp, #0
 8019254:	d107      	bne.n	8019266 <_tzset_unlocked_r+0x3c2>
 8019256:	7223      	strb	r3, [r4, #8]
 8019258:	2103      	movs	r1, #3
 801925a:	2302      	movs	r3, #2
 801925c:	e9c4 1303 	strd	r1, r3, [r4, #12]
 8019260:	f8c4 b014 	str.w	fp, [r4, #20]
 8019264:	e769      	b.n	801913a <_tzset_unlocked_r+0x296>
 8019266:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 801926a:	220b      	movs	r2, #11
 801926c:	2301      	movs	r3, #1
 801926e:	e9c4 230d 	strd	r2, r3, [r4, #52]	; 0x34
 8019272:	2300      	movs	r3, #0
 8019274:	63e3      	str	r3, [r4, #60]	; 0x3c
 8019276:	e760      	b.n	801913a <_tzset_unlocked_r+0x296>
 8019278:	b280      	uxth	r0, r0
 801927a:	723b      	strb	r3, [r7, #8]
 801927c:	6178      	str	r0, [r7, #20]
 801927e:	e75c      	b.n	801913a <_tzset_unlocked_r+0x296>
 8019280:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8019284:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8019288:	213c      	movs	r1, #60	; 0x3c
 801928a:	fb01 3302 	mla	r3, r1, r2, r3
 801928e:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8019292:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8019296:	fb01 3302 	mla	r3, r1, r2, r3
 801929a:	61bb      	str	r3, [r7, #24]
 801929c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801929e:	3728      	adds	r7, #40	; 0x28
 80192a0:	444d      	add	r5, r9
 80192a2:	f1bb 0f00 	cmp.w	fp, #0
 80192a6:	d0bc      	beq.n	8019222 <_tzset_unlocked_r+0x37e>
 80192a8:	9b04      	ldr	r3, [sp, #16]
 80192aa:	6523      	str	r3, [r4, #80]	; 0x50
 80192ac:	4b0b      	ldr	r3, [pc, #44]	; (80192dc <_tzset_unlocked_r+0x438>)
 80192ae:	f8c8 3000 	str.w	r3, [r8]
 80192b2:	6860      	ldr	r0, [r4, #4]
 80192b4:	4b07      	ldr	r3, [pc, #28]	; (80192d4 <_tzset_unlocked_r+0x430>)
 80192b6:	62a6      	str	r6, [r4, #40]	; 0x28
 80192b8:	f8c8 3004 	str.w	r3, [r8, #4]
 80192bc:	f7ff fd3a 	bl	8018d34 <__tzcalc_limits>
 80192c0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80192c2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80192c4:	f8ca 2000 	str.w	r2, [sl]
 80192c8:	1a9b      	subs	r3, r3, r2
 80192ca:	4a05      	ldr	r2, [pc, #20]	; (80192e0 <_tzset_unlocked_r+0x43c>)
 80192cc:	bf18      	it	ne
 80192ce:	2301      	movne	r3, #1
 80192d0:	6013      	str	r3, [r2, #0]
 80192d2:	e615      	b.n	8018f00 <_tzset_unlocked_r+0x5c>
 80192d4:	240314cc 	.word	0x240314cc
 80192d8:	0802d176 	.word	0x0802d176
 80192dc:	240314d8 	.word	0x240314d8
 80192e0:	240314e8 	.word	0x240314e8

080192e4 <_fstat_r>:
 80192e4:	b538      	push	{r3, r4, r5, lr}
 80192e6:	4d07      	ldr	r5, [pc, #28]	; (8019304 <_fstat_r+0x20>)
 80192e8:	2300      	movs	r3, #0
 80192ea:	4604      	mov	r4, r0
 80192ec:	4608      	mov	r0, r1
 80192ee:	4611      	mov	r1, r2
 80192f0:	602b      	str	r3, [r5, #0]
 80192f2:	f7e9 f8b0 	bl	8002456 <_fstat>
 80192f6:	1c43      	adds	r3, r0, #1
 80192f8:	d102      	bne.n	8019300 <_fstat_r+0x1c>
 80192fa:	682b      	ldr	r3, [r5, #0]
 80192fc:	b103      	cbz	r3, 8019300 <_fstat_r+0x1c>
 80192fe:	6023      	str	r3, [r4, #0]
 8019300:	bd38      	pop	{r3, r4, r5, pc}
 8019302:	bf00      	nop
 8019304:	240314c4 	.word	0x240314c4

08019308 <_isatty_r>:
 8019308:	b538      	push	{r3, r4, r5, lr}
 801930a:	4d06      	ldr	r5, [pc, #24]	; (8019324 <_isatty_r+0x1c>)
 801930c:	2300      	movs	r3, #0
 801930e:	4604      	mov	r4, r0
 8019310:	4608      	mov	r0, r1
 8019312:	602b      	str	r3, [r5, #0]
 8019314:	f7e9 f8af 	bl	8002476 <_isatty>
 8019318:	1c43      	adds	r3, r0, #1
 801931a:	d102      	bne.n	8019322 <_isatty_r+0x1a>
 801931c:	682b      	ldr	r3, [r5, #0]
 801931e:	b103      	cbz	r3, 8019322 <_isatty_r+0x1a>
 8019320:	6023      	str	r3, [r4, #0]
 8019322:	bd38      	pop	{r3, r4, r5, pc}
 8019324:	240314c4 	.word	0x240314c4

08019328 <strcpy>:
 8019328:	4603      	mov	r3, r0
 801932a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801932e:	f803 2b01 	strb.w	r2, [r3], #1
 8019332:	2a00      	cmp	r2, #0
 8019334:	d1f9      	bne.n	801932a <strcpy+0x2>
 8019336:	4770      	bx	lr

08019338 <nan>:
 8019338:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8019340 <nan+0x8>
 801933c:	4770      	bx	lr
 801933e:	bf00      	nop
 8019340:	00000000 	.word	0x00000000
 8019344:	7ff80000 	.word	0x7ff80000

08019348 <__assert_func>:
 8019348:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801934a:	4614      	mov	r4, r2
 801934c:	461a      	mov	r2, r3
 801934e:	4b09      	ldr	r3, [pc, #36]	; (8019374 <__assert_func+0x2c>)
 8019350:	681b      	ldr	r3, [r3, #0]
 8019352:	4605      	mov	r5, r0
 8019354:	68d8      	ldr	r0, [r3, #12]
 8019356:	b14c      	cbz	r4, 801936c <__assert_func+0x24>
 8019358:	4b07      	ldr	r3, [pc, #28]	; (8019378 <__assert_func+0x30>)
 801935a:	9100      	str	r1, [sp, #0]
 801935c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019360:	4906      	ldr	r1, [pc, #24]	; (801937c <__assert_func+0x34>)
 8019362:	462b      	mov	r3, r5
 8019364:	f000 fc76 	bl	8019c54 <fiprintf>
 8019368:	f000 fd5c 	bl	8019e24 <abort>
 801936c:	4b04      	ldr	r3, [pc, #16]	; (8019380 <__assert_func+0x38>)
 801936e:	461c      	mov	r4, r3
 8019370:	e7f3      	b.n	801935a <__assert_func+0x12>
 8019372:	bf00      	nop
 8019374:	240001d8 	.word	0x240001d8
 8019378:	0802d1aa 	.word	0x0802d1aa
 801937c:	0802d1b7 	.word	0x0802d1b7
 8019380:	0802d1e5 	.word	0x0802d1e5

08019384 <_calloc_r>:
 8019384:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019386:	fba1 2402 	umull	r2, r4, r1, r2
 801938a:	b94c      	cbnz	r4, 80193a0 <_calloc_r+0x1c>
 801938c:	4611      	mov	r1, r2
 801938e:	9201      	str	r2, [sp, #4]
 8019390:	f7fb f866 	bl	8014460 <_malloc_r>
 8019394:	9a01      	ldr	r2, [sp, #4]
 8019396:	4605      	mov	r5, r0
 8019398:	b930      	cbnz	r0, 80193a8 <_calloc_r+0x24>
 801939a:	4628      	mov	r0, r5
 801939c:	b003      	add	sp, #12
 801939e:	bd30      	pop	{r4, r5, pc}
 80193a0:	220c      	movs	r2, #12
 80193a2:	6002      	str	r2, [r0, #0]
 80193a4:	2500      	movs	r5, #0
 80193a6:	e7f8      	b.n	801939a <_calloc_r+0x16>
 80193a8:	4621      	mov	r1, r4
 80193aa:	f7fc f981 	bl	80156b0 <memset>
 80193ae:	e7f4      	b.n	801939a <_calloc_r+0x16>

080193b0 <rshift>:
 80193b0:	6903      	ldr	r3, [r0, #16]
 80193b2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80193b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80193ba:	ea4f 1261 	mov.w	r2, r1, asr #5
 80193be:	f100 0414 	add.w	r4, r0, #20
 80193c2:	dd45      	ble.n	8019450 <rshift+0xa0>
 80193c4:	f011 011f 	ands.w	r1, r1, #31
 80193c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80193cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80193d0:	d10c      	bne.n	80193ec <rshift+0x3c>
 80193d2:	f100 0710 	add.w	r7, r0, #16
 80193d6:	4629      	mov	r1, r5
 80193d8:	42b1      	cmp	r1, r6
 80193da:	d334      	bcc.n	8019446 <rshift+0x96>
 80193dc:	1a9b      	subs	r3, r3, r2
 80193de:	009b      	lsls	r3, r3, #2
 80193e0:	1eea      	subs	r2, r5, #3
 80193e2:	4296      	cmp	r6, r2
 80193e4:	bf38      	it	cc
 80193e6:	2300      	movcc	r3, #0
 80193e8:	4423      	add	r3, r4
 80193ea:	e015      	b.n	8019418 <rshift+0x68>
 80193ec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80193f0:	f1c1 0820 	rsb	r8, r1, #32
 80193f4:	40cf      	lsrs	r7, r1
 80193f6:	f105 0e04 	add.w	lr, r5, #4
 80193fa:	46a1      	mov	r9, r4
 80193fc:	4576      	cmp	r6, lr
 80193fe:	46f4      	mov	ip, lr
 8019400:	d815      	bhi.n	801942e <rshift+0x7e>
 8019402:	1a9a      	subs	r2, r3, r2
 8019404:	0092      	lsls	r2, r2, #2
 8019406:	3a04      	subs	r2, #4
 8019408:	3501      	adds	r5, #1
 801940a:	42ae      	cmp	r6, r5
 801940c:	bf38      	it	cc
 801940e:	2200      	movcc	r2, #0
 8019410:	18a3      	adds	r3, r4, r2
 8019412:	50a7      	str	r7, [r4, r2]
 8019414:	b107      	cbz	r7, 8019418 <rshift+0x68>
 8019416:	3304      	adds	r3, #4
 8019418:	1b1a      	subs	r2, r3, r4
 801941a:	42a3      	cmp	r3, r4
 801941c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8019420:	bf08      	it	eq
 8019422:	2300      	moveq	r3, #0
 8019424:	6102      	str	r2, [r0, #16]
 8019426:	bf08      	it	eq
 8019428:	6143      	streq	r3, [r0, #20]
 801942a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801942e:	f8dc c000 	ldr.w	ip, [ip]
 8019432:	fa0c fc08 	lsl.w	ip, ip, r8
 8019436:	ea4c 0707 	orr.w	r7, ip, r7
 801943a:	f849 7b04 	str.w	r7, [r9], #4
 801943e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8019442:	40cf      	lsrs	r7, r1
 8019444:	e7da      	b.n	80193fc <rshift+0x4c>
 8019446:	f851 cb04 	ldr.w	ip, [r1], #4
 801944a:	f847 cf04 	str.w	ip, [r7, #4]!
 801944e:	e7c3      	b.n	80193d8 <rshift+0x28>
 8019450:	4623      	mov	r3, r4
 8019452:	e7e1      	b.n	8019418 <rshift+0x68>

08019454 <__hexdig_fun>:
 8019454:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8019458:	2b09      	cmp	r3, #9
 801945a:	d802      	bhi.n	8019462 <__hexdig_fun+0xe>
 801945c:	3820      	subs	r0, #32
 801945e:	b2c0      	uxtb	r0, r0
 8019460:	4770      	bx	lr
 8019462:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8019466:	2b05      	cmp	r3, #5
 8019468:	d801      	bhi.n	801946e <__hexdig_fun+0x1a>
 801946a:	3847      	subs	r0, #71	; 0x47
 801946c:	e7f7      	b.n	801945e <__hexdig_fun+0xa>
 801946e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8019472:	2b05      	cmp	r3, #5
 8019474:	d801      	bhi.n	801947a <__hexdig_fun+0x26>
 8019476:	3827      	subs	r0, #39	; 0x27
 8019478:	e7f1      	b.n	801945e <__hexdig_fun+0xa>
 801947a:	2000      	movs	r0, #0
 801947c:	4770      	bx	lr
	...

08019480 <__gethex>:
 8019480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019484:	4617      	mov	r7, r2
 8019486:	680a      	ldr	r2, [r1, #0]
 8019488:	b085      	sub	sp, #20
 801948a:	f102 0b02 	add.w	fp, r2, #2
 801948e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8019492:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8019496:	4681      	mov	r9, r0
 8019498:	468a      	mov	sl, r1
 801949a:	9302      	str	r3, [sp, #8]
 801949c:	32fe      	adds	r2, #254	; 0xfe
 801949e:	eb02 030b 	add.w	r3, r2, fp
 80194a2:	46d8      	mov	r8, fp
 80194a4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80194a8:	9301      	str	r3, [sp, #4]
 80194aa:	2830      	cmp	r0, #48	; 0x30
 80194ac:	d0f7      	beq.n	801949e <__gethex+0x1e>
 80194ae:	f7ff ffd1 	bl	8019454 <__hexdig_fun>
 80194b2:	4604      	mov	r4, r0
 80194b4:	2800      	cmp	r0, #0
 80194b6:	d138      	bne.n	801952a <__gethex+0xaa>
 80194b8:	49a7      	ldr	r1, [pc, #668]	; (8019758 <__gethex+0x2d8>)
 80194ba:	2201      	movs	r2, #1
 80194bc:	4640      	mov	r0, r8
 80194be:	f7ff fb15 	bl	8018aec <strncmp>
 80194c2:	4606      	mov	r6, r0
 80194c4:	2800      	cmp	r0, #0
 80194c6:	d169      	bne.n	801959c <__gethex+0x11c>
 80194c8:	f898 0001 	ldrb.w	r0, [r8, #1]
 80194cc:	465d      	mov	r5, fp
 80194ce:	f7ff ffc1 	bl	8019454 <__hexdig_fun>
 80194d2:	2800      	cmp	r0, #0
 80194d4:	d064      	beq.n	80195a0 <__gethex+0x120>
 80194d6:	465a      	mov	r2, fp
 80194d8:	7810      	ldrb	r0, [r2, #0]
 80194da:	2830      	cmp	r0, #48	; 0x30
 80194dc:	4690      	mov	r8, r2
 80194de:	f102 0201 	add.w	r2, r2, #1
 80194e2:	d0f9      	beq.n	80194d8 <__gethex+0x58>
 80194e4:	f7ff ffb6 	bl	8019454 <__hexdig_fun>
 80194e8:	2301      	movs	r3, #1
 80194ea:	fab0 f480 	clz	r4, r0
 80194ee:	0964      	lsrs	r4, r4, #5
 80194f0:	465e      	mov	r6, fp
 80194f2:	9301      	str	r3, [sp, #4]
 80194f4:	4642      	mov	r2, r8
 80194f6:	4615      	mov	r5, r2
 80194f8:	3201      	adds	r2, #1
 80194fa:	7828      	ldrb	r0, [r5, #0]
 80194fc:	f7ff ffaa 	bl	8019454 <__hexdig_fun>
 8019500:	2800      	cmp	r0, #0
 8019502:	d1f8      	bne.n	80194f6 <__gethex+0x76>
 8019504:	4994      	ldr	r1, [pc, #592]	; (8019758 <__gethex+0x2d8>)
 8019506:	2201      	movs	r2, #1
 8019508:	4628      	mov	r0, r5
 801950a:	f7ff faef 	bl	8018aec <strncmp>
 801950e:	b978      	cbnz	r0, 8019530 <__gethex+0xb0>
 8019510:	b946      	cbnz	r6, 8019524 <__gethex+0xa4>
 8019512:	1c6e      	adds	r6, r5, #1
 8019514:	4632      	mov	r2, r6
 8019516:	4615      	mov	r5, r2
 8019518:	3201      	adds	r2, #1
 801951a:	7828      	ldrb	r0, [r5, #0]
 801951c:	f7ff ff9a 	bl	8019454 <__hexdig_fun>
 8019520:	2800      	cmp	r0, #0
 8019522:	d1f8      	bne.n	8019516 <__gethex+0x96>
 8019524:	1b73      	subs	r3, r6, r5
 8019526:	009e      	lsls	r6, r3, #2
 8019528:	e004      	b.n	8019534 <__gethex+0xb4>
 801952a:	2400      	movs	r4, #0
 801952c:	4626      	mov	r6, r4
 801952e:	e7e1      	b.n	80194f4 <__gethex+0x74>
 8019530:	2e00      	cmp	r6, #0
 8019532:	d1f7      	bne.n	8019524 <__gethex+0xa4>
 8019534:	782b      	ldrb	r3, [r5, #0]
 8019536:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801953a:	2b50      	cmp	r3, #80	; 0x50
 801953c:	d13d      	bne.n	80195ba <__gethex+0x13a>
 801953e:	786b      	ldrb	r3, [r5, #1]
 8019540:	2b2b      	cmp	r3, #43	; 0x2b
 8019542:	d02f      	beq.n	80195a4 <__gethex+0x124>
 8019544:	2b2d      	cmp	r3, #45	; 0x2d
 8019546:	d031      	beq.n	80195ac <__gethex+0x12c>
 8019548:	1c69      	adds	r1, r5, #1
 801954a:	f04f 0b00 	mov.w	fp, #0
 801954e:	7808      	ldrb	r0, [r1, #0]
 8019550:	f7ff ff80 	bl	8019454 <__hexdig_fun>
 8019554:	1e42      	subs	r2, r0, #1
 8019556:	b2d2      	uxtb	r2, r2
 8019558:	2a18      	cmp	r2, #24
 801955a:	d82e      	bhi.n	80195ba <__gethex+0x13a>
 801955c:	f1a0 0210 	sub.w	r2, r0, #16
 8019560:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8019564:	f7ff ff76 	bl	8019454 <__hexdig_fun>
 8019568:	f100 3cff 	add.w	ip, r0, #4294967295
 801956c:	fa5f fc8c 	uxtb.w	ip, ip
 8019570:	f1bc 0f18 	cmp.w	ip, #24
 8019574:	d91d      	bls.n	80195b2 <__gethex+0x132>
 8019576:	f1bb 0f00 	cmp.w	fp, #0
 801957a:	d000      	beq.n	801957e <__gethex+0xfe>
 801957c:	4252      	negs	r2, r2
 801957e:	4416      	add	r6, r2
 8019580:	f8ca 1000 	str.w	r1, [sl]
 8019584:	b1dc      	cbz	r4, 80195be <__gethex+0x13e>
 8019586:	9b01      	ldr	r3, [sp, #4]
 8019588:	2b00      	cmp	r3, #0
 801958a:	bf14      	ite	ne
 801958c:	f04f 0800 	movne.w	r8, #0
 8019590:	f04f 0806 	moveq.w	r8, #6
 8019594:	4640      	mov	r0, r8
 8019596:	b005      	add	sp, #20
 8019598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801959c:	4645      	mov	r5, r8
 801959e:	4626      	mov	r6, r4
 80195a0:	2401      	movs	r4, #1
 80195a2:	e7c7      	b.n	8019534 <__gethex+0xb4>
 80195a4:	f04f 0b00 	mov.w	fp, #0
 80195a8:	1ca9      	adds	r1, r5, #2
 80195aa:	e7d0      	b.n	801954e <__gethex+0xce>
 80195ac:	f04f 0b01 	mov.w	fp, #1
 80195b0:	e7fa      	b.n	80195a8 <__gethex+0x128>
 80195b2:	230a      	movs	r3, #10
 80195b4:	fb03 0002 	mla	r0, r3, r2, r0
 80195b8:	e7d0      	b.n	801955c <__gethex+0xdc>
 80195ba:	4629      	mov	r1, r5
 80195bc:	e7e0      	b.n	8019580 <__gethex+0x100>
 80195be:	eba5 0308 	sub.w	r3, r5, r8
 80195c2:	3b01      	subs	r3, #1
 80195c4:	4621      	mov	r1, r4
 80195c6:	2b07      	cmp	r3, #7
 80195c8:	dc0a      	bgt.n	80195e0 <__gethex+0x160>
 80195ca:	4648      	mov	r0, r9
 80195cc:	f7fd fb12 	bl	8016bf4 <_Balloc>
 80195d0:	4604      	mov	r4, r0
 80195d2:	b940      	cbnz	r0, 80195e6 <__gethex+0x166>
 80195d4:	4b61      	ldr	r3, [pc, #388]	; (801975c <__gethex+0x2dc>)
 80195d6:	4602      	mov	r2, r0
 80195d8:	21e4      	movs	r1, #228	; 0xe4
 80195da:	4861      	ldr	r0, [pc, #388]	; (8019760 <__gethex+0x2e0>)
 80195dc:	f7ff feb4 	bl	8019348 <__assert_func>
 80195e0:	3101      	adds	r1, #1
 80195e2:	105b      	asrs	r3, r3, #1
 80195e4:	e7ef      	b.n	80195c6 <__gethex+0x146>
 80195e6:	f100 0a14 	add.w	sl, r0, #20
 80195ea:	2300      	movs	r3, #0
 80195ec:	495a      	ldr	r1, [pc, #360]	; (8019758 <__gethex+0x2d8>)
 80195ee:	f8cd a004 	str.w	sl, [sp, #4]
 80195f2:	469b      	mov	fp, r3
 80195f4:	45a8      	cmp	r8, r5
 80195f6:	d342      	bcc.n	801967e <__gethex+0x1fe>
 80195f8:	9801      	ldr	r0, [sp, #4]
 80195fa:	f840 bb04 	str.w	fp, [r0], #4
 80195fe:	eba0 000a 	sub.w	r0, r0, sl
 8019602:	1080      	asrs	r0, r0, #2
 8019604:	6120      	str	r0, [r4, #16]
 8019606:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801960a:	4658      	mov	r0, fp
 801960c:	f7fd fbe4 	bl	8016dd8 <__hi0bits>
 8019610:	683d      	ldr	r5, [r7, #0]
 8019612:	eba8 0000 	sub.w	r0, r8, r0
 8019616:	42a8      	cmp	r0, r5
 8019618:	dd59      	ble.n	80196ce <__gethex+0x24e>
 801961a:	eba0 0805 	sub.w	r8, r0, r5
 801961e:	4641      	mov	r1, r8
 8019620:	4620      	mov	r0, r4
 8019622:	f7fd ff70 	bl	8017506 <__any_on>
 8019626:	4683      	mov	fp, r0
 8019628:	b1b8      	cbz	r0, 801965a <__gethex+0x1da>
 801962a:	f108 33ff 	add.w	r3, r8, #4294967295
 801962e:	1159      	asrs	r1, r3, #5
 8019630:	f003 021f 	and.w	r2, r3, #31
 8019634:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8019638:	f04f 0b01 	mov.w	fp, #1
 801963c:	fa0b f202 	lsl.w	r2, fp, r2
 8019640:	420a      	tst	r2, r1
 8019642:	d00a      	beq.n	801965a <__gethex+0x1da>
 8019644:	455b      	cmp	r3, fp
 8019646:	dd06      	ble.n	8019656 <__gethex+0x1d6>
 8019648:	f1a8 0102 	sub.w	r1, r8, #2
 801964c:	4620      	mov	r0, r4
 801964e:	f7fd ff5a 	bl	8017506 <__any_on>
 8019652:	2800      	cmp	r0, #0
 8019654:	d138      	bne.n	80196c8 <__gethex+0x248>
 8019656:	f04f 0b02 	mov.w	fp, #2
 801965a:	4641      	mov	r1, r8
 801965c:	4620      	mov	r0, r4
 801965e:	f7ff fea7 	bl	80193b0 <rshift>
 8019662:	4446      	add	r6, r8
 8019664:	68bb      	ldr	r3, [r7, #8]
 8019666:	42b3      	cmp	r3, r6
 8019668:	da41      	bge.n	80196ee <__gethex+0x26e>
 801966a:	4621      	mov	r1, r4
 801966c:	4648      	mov	r0, r9
 801966e:	f7fd fb01 	bl	8016c74 <_Bfree>
 8019672:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019674:	2300      	movs	r3, #0
 8019676:	6013      	str	r3, [r2, #0]
 8019678:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801967c:	e78a      	b.n	8019594 <__gethex+0x114>
 801967e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8019682:	2a2e      	cmp	r2, #46	; 0x2e
 8019684:	d014      	beq.n	80196b0 <__gethex+0x230>
 8019686:	2b20      	cmp	r3, #32
 8019688:	d106      	bne.n	8019698 <__gethex+0x218>
 801968a:	9b01      	ldr	r3, [sp, #4]
 801968c:	f843 bb04 	str.w	fp, [r3], #4
 8019690:	f04f 0b00 	mov.w	fp, #0
 8019694:	9301      	str	r3, [sp, #4]
 8019696:	465b      	mov	r3, fp
 8019698:	7828      	ldrb	r0, [r5, #0]
 801969a:	9303      	str	r3, [sp, #12]
 801969c:	f7ff feda 	bl	8019454 <__hexdig_fun>
 80196a0:	9b03      	ldr	r3, [sp, #12]
 80196a2:	f000 000f 	and.w	r0, r0, #15
 80196a6:	4098      	lsls	r0, r3
 80196a8:	ea4b 0b00 	orr.w	fp, fp, r0
 80196ac:	3304      	adds	r3, #4
 80196ae:	e7a1      	b.n	80195f4 <__gethex+0x174>
 80196b0:	45a8      	cmp	r8, r5
 80196b2:	d8e8      	bhi.n	8019686 <__gethex+0x206>
 80196b4:	2201      	movs	r2, #1
 80196b6:	4628      	mov	r0, r5
 80196b8:	9303      	str	r3, [sp, #12]
 80196ba:	f7ff fa17 	bl	8018aec <strncmp>
 80196be:	4926      	ldr	r1, [pc, #152]	; (8019758 <__gethex+0x2d8>)
 80196c0:	9b03      	ldr	r3, [sp, #12]
 80196c2:	2800      	cmp	r0, #0
 80196c4:	d1df      	bne.n	8019686 <__gethex+0x206>
 80196c6:	e795      	b.n	80195f4 <__gethex+0x174>
 80196c8:	f04f 0b03 	mov.w	fp, #3
 80196cc:	e7c5      	b.n	801965a <__gethex+0x1da>
 80196ce:	da0b      	bge.n	80196e8 <__gethex+0x268>
 80196d0:	eba5 0800 	sub.w	r8, r5, r0
 80196d4:	4621      	mov	r1, r4
 80196d6:	4642      	mov	r2, r8
 80196d8:	4648      	mov	r0, r9
 80196da:	f7fd fce5 	bl	80170a8 <__lshift>
 80196de:	eba6 0608 	sub.w	r6, r6, r8
 80196e2:	4604      	mov	r4, r0
 80196e4:	f100 0a14 	add.w	sl, r0, #20
 80196e8:	f04f 0b00 	mov.w	fp, #0
 80196ec:	e7ba      	b.n	8019664 <__gethex+0x1e4>
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	42b3      	cmp	r3, r6
 80196f2:	dd73      	ble.n	80197dc <__gethex+0x35c>
 80196f4:	1b9e      	subs	r6, r3, r6
 80196f6:	42b5      	cmp	r5, r6
 80196f8:	dc34      	bgt.n	8019764 <__gethex+0x2e4>
 80196fa:	68fb      	ldr	r3, [r7, #12]
 80196fc:	2b02      	cmp	r3, #2
 80196fe:	d023      	beq.n	8019748 <__gethex+0x2c8>
 8019700:	2b03      	cmp	r3, #3
 8019702:	d025      	beq.n	8019750 <__gethex+0x2d0>
 8019704:	2b01      	cmp	r3, #1
 8019706:	d115      	bne.n	8019734 <__gethex+0x2b4>
 8019708:	42b5      	cmp	r5, r6
 801970a:	d113      	bne.n	8019734 <__gethex+0x2b4>
 801970c:	2d01      	cmp	r5, #1
 801970e:	d10b      	bne.n	8019728 <__gethex+0x2a8>
 8019710:	9a02      	ldr	r2, [sp, #8]
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	6013      	str	r3, [r2, #0]
 8019716:	2301      	movs	r3, #1
 8019718:	6123      	str	r3, [r4, #16]
 801971a:	f8ca 3000 	str.w	r3, [sl]
 801971e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019720:	f04f 0862 	mov.w	r8, #98	; 0x62
 8019724:	601c      	str	r4, [r3, #0]
 8019726:	e735      	b.n	8019594 <__gethex+0x114>
 8019728:	1e69      	subs	r1, r5, #1
 801972a:	4620      	mov	r0, r4
 801972c:	f7fd feeb 	bl	8017506 <__any_on>
 8019730:	2800      	cmp	r0, #0
 8019732:	d1ed      	bne.n	8019710 <__gethex+0x290>
 8019734:	4621      	mov	r1, r4
 8019736:	4648      	mov	r0, r9
 8019738:	f7fd fa9c 	bl	8016c74 <_Bfree>
 801973c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801973e:	2300      	movs	r3, #0
 8019740:	6013      	str	r3, [r2, #0]
 8019742:	f04f 0850 	mov.w	r8, #80	; 0x50
 8019746:	e725      	b.n	8019594 <__gethex+0x114>
 8019748:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801974a:	2b00      	cmp	r3, #0
 801974c:	d1f2      	bne.n	8019734 <__gethex+0x2b4>
 801974e:	e7df      	b.n	8019710 <__gethex+0x290>
 8019750:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019752:	2b00      	cmp	r3, #0
 8019754:	d1dc      	bne.n	8019710 <__gethex+0x290>
 8019756:	e7ed      	b.n	8019734 <__gethex+0x2b4>
 8019758:	0802cb98 	.word	0x0802cb98
 801975c:	0802ce2c 	.word	0x0802ce2c
 8019760:	0802d1e6 	.word	0x0802d1e6
 8019764:	f106 38ff 	add.w	r8, r6, #4294967295
 8019768:	f1bb 0f00 	cmp.w	fp, #0
 801976c:	d133      	bne.n	80197d6 <__gethex+0x356>
 801976e:	f1b8 0f00 	cmp.w	r8, #0
 8019772:	d004      	beq.n	801977e <__gethex+0x2fe>
 8019774:	4641      	mov	r1, r8
 8019776:	4620      	mov	r0, r4
 8019778:	f7fd fec5 	bl	8017506 <__any_on>
 801977c:	4683      	mov	fp, r0
 801977e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8019782:	2301      	movs	r3, #1
 8019784:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8019788:	f008 081f 	and.w	r8, r8, #31
 801978c:	fa03 f308 	lsl.w	r3, r3, r8
 8019790:	4213      	tst	r3, r2
 8019792:	4631      	mov	r1, r6
 8019794:	4620      	mov	r0, r4
 8019796:	bf18      	it	ne
 8019798:	f04b 0b02 	orrne.w	fp, fp, #2
 801979c:	1bad      	subs	r5, r5, r6
 801979e:	f7ff fe07 	bl	80193b0 <rshift>
 80197a2:	687e      	ldr	r6, [r7, #4]
 80197a4:	f04f 0802 	mov.w	r8, #2
 80197a8:	f1bb 0f00 	cmp.w	fp, #0
 80197ac:	d04a      	beq.n	8019844 <__gethex+0x3c4>
 80197ae:	68fb      	ldr	r3, [r7, #12]
 80197b0:	2b02      	cmp	r3, #2
 80197b2:	d016      	beq.n	80197e2 <__gethex+0x362>
 80197b4:	2b03      	cmp	r3, #3
 80197b6:	d018      	beq.n	80197ea <__gethex+0x36a>
 80197b8:	2b01      	cmp	r3, #1
 80197ba:	d109      	bne.n	80197d0 <__gethex+0x350>
 80197bc:	f01b 0f02 	tst.w	fp, #2
 80197c0:	d006      	beq.n	80197d0 <__gethex+0x350>
 80197c2:	f8da 3000 	ldr.w	r3, [sl]
 80197c6:	ea4b 0b03 	orr.w	fp, fp, r3
 80197ca:	f01b 0f01 	tst.w	fp, #1
 80197ce:	d10f      	bne.n	80197f0 <__gethex+0x370>
 80197d0:	f048 0810 	orr.w	r8, r8, #16
 80197d4:	e036      	b.n	8019844 <__gethex+0x3c4>
 80197d6:	f04f 0b01 	mov.w	fp, #1
 80197da:	e7d0      	b.n	801977e <__gethex+0x2fe>
 80197dc:	f04f 0801 	mov.w	r8, #1
 80197e0:	e7e2      	b.n	80197a8 <__gethex+0x328>
 80197e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80197e4:	f1c3 0301 	rsb	r3, r3, #1
 80197e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80197ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	d0ef      	beq.n	80197d0 <__gethex+0x350>
 80197f0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80197f4:	f104 0214 	add.w	r2, r4, #20
 80197f8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80197fc:	9301      	str	r3, [sp, #4]
 80197fe:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8019802:	2300      	movs	r3, #0
 8019804:	4694      	mov	ip, r2
 8019806:	f852 1b04 	ldr.w	r1, [r2], #4
 801980a:	f1b1 3fff 	cmp.w	r1, #4294967295
 801980e:	d01e      	beq.n	801984e <__gethex+0x3ce>
 8019810:	3101      	adds	r1, #1
 8019812:	f8cc 1000 	str.w	r1, [ip]
 8019816:	f1b8 0f02 	cmp.w	r8, #2
 801981a:	f104 0214 	add.w	r2, r4, #20
 801981e:	d13d      	bne.n	801989c <__gethex+0x41c>
 8019820:	683b      	ldr	r3, [r7, #0]
 8019822:	3b01      	subs	r3, #1
 8019824:	42ab      	cmp	r3, r5
 8019826:	d10b      	bne.n	8019840 <__gethex+0x3c0>
 8019828:	1169      	asrs	r1, r5, #5
 801982a:	2301      	movs	r3, #1
 801982c:	f005 051f 	and.w	r5, r5, #31
 8019830:	fa03 f505 	lsl.w	r5, r3, r5
 8019834:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019838:	421d      	tst	r5, r3
 801983a:	bf18      	it	ne
 801983c:	f04f 0801 	movne.w	r8, #1
 8019840:	f048 0820 	orr.w	r8, r8, #32
 8019844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019846:	601c      	str	r4, [r3, #0]
 8019848:	9b02      	ldr	r3, [sp, #8]
 801984a:	601e      	str	r6, [r3, #0]
 801984c:	e6a2      	b.n	8019594 <__gethex+0x114>
 801984e:	4290      	cmp	r0, r2
 8019850:	f842 3c04 	str.w	r3, [r2, #-4]
 8019854:	d8d6      	bhi.n	8019804 <__gethex+0x384>
 8019856:	68a2      	ldr	r2, [r4, #8]
 8019858:	4593      	cmp	fp, r2
 801985a:	db17      	blt.n	801988c <__gethex+0x40c>
 801985c:	6861      	ldr	r1, [r4, #4]
 801985e:	4648      	mov	r0, r9
 8019860:	3101      	adds	r1, #1
 8019862:	f7fd f9c7 	bl	8016bf4 <_Balloc>
 8019866:	4682      	mov	sl, r0
 8019868:	b918      	cbnz	r0, 8019872 <__gethex+0x3f2>
 801986a:	4b1b      	ldr	r3, [pc, #108]	; (80198d8 <__gethex+0x458>)
 801986c:	4602      	mov	r2, r0
 801986e:	2184      	movs	r1, #132	; 0x84
 8019870:	e6b3      	b.n	80195da <__gethex+0x15a>
 8019872:	6922      	ldr	r2, [r4, #16]
 8019874:	3202      	adds	r2, #2
 8019876:	f104 010c 	add.w	r1, r4, #12
 801987a:	0092      	lsls	r2, r2, #2
 801987c:	300c      	adds	r0, #12
 801987e:	f7fc fb52 	bl	8015f26 <memcpy>
 8019882:	4621      	mov	r1, r4
 8019884:	4648      	mov	r0, r9
 8019886:	f7fd f9f5 	bl	8016c74 <_Bfree>
 801988a:	4654      	mov	r4, sl
 801988c:	6922      	ldr	r2, [r4, #16]
 801988e:	1c51      	adds	r1, r2, #1
 8019890:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8019894:	6121      	str	r1, [r4, #16]
 8019896:	2101      	movs	r1, #1
 8019898:	6151      	str	r1, [r2, #20]
 801989a:	e7bc      	b.n	8019816 <__gethex+0x396>
 801989c:	6921      	ldr	r1, [r4, #16]
 801989e:	4559      	cmp	r1, fp
 80198a0:	dd0b      	ble.n	80198ba <__gethex+0x43a>
 80198a2:	2101      	movs	r1, #1
 80198a4:	4620      	mov	r0, r4
 80198a6:	f7ff fd83 	bl	80193b0 <rshift>
 80198aa:	68bb      	ldr	r3, [r7, #8]
 80198ac:	3601      	adds	r6, #1
 80198ae:	42b3      	cmp	r3, r6
 80198b0:	f6ff aedb 	blt.w	801966a <__gethex+0x1ea>
 80198b4:	f04f 0801 	mov.w	r8, #1
 80198b8:	e7c2      	b.n	8019840 <__gethex+0x3c0>
 80198ba:	f015 051f 	ands.w	r5, r5, #31
 80198be:	d0f9      	beq.n	80198b4 <__gethex+0x434>
 80198c0:	9b01      	ldr	r3, [sp, #4]
 80198c2:	441a      	add	r2, r3
 80198c4:	f1c5 0520 	rsb	r5, r5, #32
 80198c8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80198cc:	f7fd fa84 	bl	8016dd8 <__hi0bits>
 80198d0:	42a8      	cmp	r0, r5
 80198d2:	dbe6      	blt.n	80198a2 <__gethex+0x422>
 80198d4:	e7ee      	b.n	80198b4 <__gethex+0x434>
 80198d6:	bf00      	nop
 80198d8:	0802ce2c 	.word	0x0802ce2c

080198dc <L_shift>:
 80198dc:	f1c2 0208 	rsb	r2, r2, #8
 80198e0:	0092      	lsls	r2, r2, #2
 80198e2:	b570      	push	{r4, r5, r6, lr}
 80198e4:	f1c2 0620 	rsb	r6, r2, #32
 80198e8:	6843      	ldr	r3, [r0, #4]
 80198ea:	6804      	ldr	r4, [r0, #0]
 80198ec:	fa03 f506 	lsl.w	r5, r3, r6
 80198f0:	432c      	orrs	r4, r5
 80198f2:	40d3      	lsrs	r3, r2
 80198f4:	6004      	str	r4, [r0, #0]
 80198f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80198fa:	4288      	cmp	r0, r1
 80198fc:	d3f4      	bcc.n	80198e8 <L_shift+0xc>
 80198fe:	bd70      	pop	{r4, r5, r6, pc}

08019900 <__match>:
 8019900:	b530      	push	{r4, r5, lr}
 8019902:	6803      	ldr	r3, [r0, #0]
 8019904:	3301      	adds	r3, #1
 8019906:	f811 4b01 	ldrb.w	r4, [r1], #1
 801990a:	b914      	cbnz	r4, 8019912 <__match+0x12>
 801990c:	6003      	str	r3, [r0, #0]
 801990e:	2001      	movs	r0, #1
 8019910:	bd30      	pop	{r4, r5, pc}
 8019912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019916:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801991a:	2d19      	cmp	r5, #25
 801991c:	bf98      	it	ls
 801991e:	3220      	addls	r2, #32
 8019920:	42a2      	cmp	r2, r4
 8019922:	d0f0      	beq.n	8019906 <__match+0x6>
 8019924:	2000      	movs	r0, #0
 8019926:	e7f3      	b.n	8019910 <__match+0x10>

08019928 <__hexnan>:
 8019928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801992c:	680b      	ldr	r3, [r1, #0]
 801992e:	6801      	ldr	r1, [r0, #0]
 8019930:	115e      	asrs	r6, r3, #5
 8019932:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8019936:	f013 031f 	ands.w	r3, r3, #31
 801993a:	b087      	sub	sp, #28
 801993c:	bf18      	it	ne
 801993e:	3604      	addne	r6, #4
 8019940:	2500      	movs	r5, #0
 8019942:	1f37      	subs	r7, r6, #4
 8019944:	4682      	mov	sl, r0
 8019946:	4690      	mov	r8, r2
 8019948:	9301      	str	r3, [sp, #4]
 801994a:	f846 5c04 	str.w	r5, [r6, #-4]
 801994e:	46b9      	mov	r9, r7
 8019950:	463c      	mov	r4, r7
 8019952:	9502      	str	r5, [sp, #8]
 8019954:	46ab      	mov	fp, r5
 8019956:	784a      	ldrb	r2, [r1, #1]
 8019958:	1c4b      	adds	r3, r1, #1
 801995a:	9303      	str	r3, [sp, #12]
 801995c:	b342      	cbz	r2, 80199b0 <__hexnan+0x88>
 801995e:	4610      	mov	r0, r2
 8019960:	9105      	str	r1, [sp, #20]
 8019962:	9204      	str	r2, [sp, #16]
 8019964:	f7ff fd76 	bl	8019454 <__hexdig_fun>
 8019968:	2800      	cmp	r0, #0
 801996a:	d14f      	bne.n	8019a0c <__hexnan+0xe4>
 801996c:	9a04      	ldr	r2, [sp, #16]
 801996e:	9905      	ldr	r1, [sp, #20]
 8019970:	2a20      	cmp	r2, #32
 8019972:	d818      	bhi.n	80199a6 <__hexnan+0x7e>
 8019974:	9b02      	ldr	r3, [sp, #8]
 8019976:	459b      	cmp	fp, r3
 8019978:	dd13      	ble.n	80199a2 <__hexnan+0x7a>
 801997a:	454c      	cmp	r4, r9
 801997c:	d206      	bcs.n	801998c <__hexnan+0x64>
 801997e:	2d07      	cmp	r5, #7
 8019980:	dc04      	bgt.n	801998c <__hexnan+0x64>
 8019982:	462a      	mov	r2, r5
 8019984:	4649      	mov	r1, r9
 8019986:	4620      	mov	r0, r4
 8019988:	f7ff ffa8 	bl	80198dc <L_shift>
 801998c:	4544      	cmp	r4, r8
 801998e:	d950      	bls.n	8019a32 <__hexnan+0x10a>
 8019990:	2300      	movs	r3, #0
 8019992:	f1a4 0904 	sub.w	r9, r4, #4
 8019996:	f844 3c04 	str.w	r3, [r4, #-4]
 801999a:	f8cd b008 	str.w	fp, [sp, #8]
 801999e:	464c      	mov	r4, r9
 80199a0:	461d      	mov	r5, r3
 80199a2:	9903      	ldr	r1, [sp, #12]
 80199a4:	e7d7      	b.n	8019956 <__hexnan+0x2e>
 80199a6:	2a29      	cmp	r2, #41	; 0x29
 80199a8:	d155      	bne.n	8019a56 <__hexnan+0x12e>
 80199aa:	3102      	adds	r1, #2
 80199ac:	f8ca 1000 	str.w	r1, [sl]
 80199b0:	f1bb 0f00 	cmp.w	fp, #0
 80199b4:	d04f      	beq.n	8019a56 <__hexnan+0x12e>
 80199b6:	454c      	cmp	r4, r9
 80199b8:	d206      	bcs.n	80199c8 <__hexnan+0xa0>
 80199ba:	2d07      	cmp	r5, #7
 80199bc:	dc04      	bgt.n	80199c8 <__hexnan+0xa0>
 80199be:	462a      	mov	r2, r5
 80199c0:	4649      	mov	r1, r9
 80199c2:	4620      	mov	r0, r4
 80199c4:	f7ff ff8a 	bl	80198dc <L_shift>
 80199c8:	4544      	cmp	r4, r8
 80199ca:	d934      	bls.n	8019a36 <__hexnan+0x10e>
 80199cc:	f1a8 0204 	sub.w	r2, r8, #4
 80199d0:	4623      	mov	r3, r4
 80199d2:	f853 1b04 	ldr.w	r1, [r3], #4
 80199d6:	f842 1f04 	str.w	r1, [r2, #4]!
 80199da:	429f      	cmp	r7, r3
 80199dc:	d2f9      	bcs.n	80199d2 <__hexnan+0xaa>
 80199de:	1b3b      	subs	r3, r7, r4
 80199e0:	f023 0303 	bic.w	r3, r3, #3
 80199e4:	3304      	adds	r3, #4
 80199e6:	3e03      	subs	r6, #3
 80199e8:	3401      	adds	r4, #1
 80199ea:	42a6      	cmp	r6, r4
 80199ec:	bf38      	it	cc
 80199ee:	2304      	movcc	r3, #4
 80199f0:	4443      	add	r3, r8
 80199f2:	2200      	movs	r2, #0
 80199f4:	f843 2b04 	str.w	r2, [r3], #4
 80199f8:	429f      	cmp	r7, r3
 80199fa:	d2fb      	bcs.n	80199f4 <__hexnan+0xcc>
 80199fc:	683b      	ldr	r3, [r7, #0]
 80199fe:	b91b      	cbnz	r3, 8019a08 <__hexnan+0xe0>
 8019a00:	4547      	cmp	r7, r8
 8019a02:	d126      	bne.n	8019a52 <__hexnan+0x12a>
 8019a04:	2301      	movs	r3, #1
 8019a06:	603b      	str	r3, [r7, #0]
 8019a08:	2005      	movs	r0, #5
 8019a0a:	e025      	b.n	8019a58 <__hexnan+0x130>
 8019a0c:	3501      	adds	r5, #1
 8019a0e:	2d08      	cmp	r5, #8
 8019a10:	f10b 0b01 	add.w	fp, fp, #1
 8019a14:	dd06      	ble.n	8019a24 <__hexnan+0xfc>
 8019a16:	4544      	cmp	r4, r8
 8019a18:	d9c3      	bls.n	80199a2 <__hexnan+0x7a>
 8019a1a:	2300      	movs	r3, #0
 8019a1c:	f844 3c04 	str.w	r3, [r4, #-4]
 8019a20:	2501      	movs	r5, #1
 8019a22:	3c04      	subs	r4, #4
 8019a24:	6822      	ldr	r2, [r4, #0]
 8019a26:	f000 000f 	and.w	r0, r0, #15
 8019a2a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8019a2e:	6020      	str	r0, [r4, #0]
 8019a30:	e7b7      	b.n	80199a2 <__hexnan+0x7a>
 8019a32:	2508      	movs	r5, #8
 8019a34:	e7b5      	b.n	80199a2 <__hexnan+0x7a>
 8019a36:	9b01      	ldr	r3, [sp, #4]
 8019a38:	2b00      	cmp	r3, #0
 8019a3a:	d0df      	beq.n	80199fc <__hexnan+0xd4>
 8019a3c:	f1c3 0320 	rsb	r3, r3, #32
 8019a40:	f04f 32ff 	mov.w	r2, #4294967295
 8019a44:	40da      	lsrs	r2, r3
 8019a46:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8019a4a:	4013      	ands	r3, r2
 8019a4c:	f846 3c04 	str.w	r3, [r6, #-4]
 8019a50:	e7d4      	b.n	80199fc <__hexnan+0xd4>
 8019a52:	3f04      	subs	r7, #4
 8019a54:	e7d2      	b.n	80199fc <__hexnan+0xd4>
 8019a56:	2004      	movs	r0, #4
 8019a58:	b007      	add	sp, #28
 8019a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08019a60 <_findenv_r>:
 8019a60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a64:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8019ad4 <_findenv_r+0x74>
 8019a68:	4607      	mov	r7, r0
 8019a6a:	4689      	mov	r9, r1
 8019a6c:	4616      	mov	r6, r2
 8019a6e:	f000 f9e1 	bl	8019e34 <__env_lock>
 8019a72:	f8da 4000 	ldr.w	r4, [sl]
 8019a76:	b134      	cbz	r4, 8019a86 <_findenv_r+0x26>
 8019a78:	464b      	mov	r3, r9
 8019a7a:	4698      	mov	r8, r3
 8019a7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019a80:	b13a      	cbz	r2, 8019a92 <_findenv_r+0x32>
 8019a82:	2a3d      	cmp	r2, #61	; 0x3d
 8019a84:	d1f9      	bne.n	8019a7a <_findenv_r+0x1a>
 8019a86:	4638      	mov	r0, r7
 8019a88:	f000 f9da 	bl	8019e40 <__env_unlock>
 8019a8c:	2000      	movs	r0, #0
 8019a8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a92:	eba8 0809 	sub.w	r8, r8, r9
 8019a96:	46a3      	mov	fp, r4
 8019a98:	f854 0b04 	ldr.w	r0, [r4], #4
 8019a9c:	2800      	cmp	r0, #0
 8019a9e:	d0f2      	beq.n	8019a86 <_findenv_r+0x26>
 8019aa0:	4642      	mov	r2, r8
 8019aa2:	4649      	mov	r1, r9
 8019aa4:	f7ff f822 	bl	8018aec <strncmp>
 8019aa8:	2800      	cmp	r0, #0
 8019aaa:	d1f4      	bne.n	8019a96 <_findenv_r+0x36>
 8019aac:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8019ab0:	eb03 0508 	add.w	r5, r3, r8
 8019ab4:	f813 3008 	ldrb.w	r3, [r3, r8]
 8019ab8:	2b3d      	cmp	r3, #61	; 0x3d
 8019aba:	d1ec      	bne.n	8019a96 <_findenv_r+0x36>
 8019abc:	f8da 3000 	ldr.w	r3, [sl]
 8019ac0:	ebab 0303 	sub.w	r3, fp, r3
 8019ac4:	109b      	asrs	r3, r3, #2
 8019ac6:	4638      	mov	r0, r7
 8019ac8:	6033      	str	r3, [r6, #0]
 8019aca:	f000 f9b9 	bl	8019e40 <__env_unlock>
 8019ace:	1c68      	adds	r0, r5, #1
 8019ad0:	e7dd      	b.n	8019a8e <_findenv_r+0x2e>
 8019ad2:	bf00      	nop
 8019ad4:	24000000 	.word	0x24000000

08019ad8 <_getenv_r>:
 8019ad8:	b507      	push	{r0, r1, r2, lr}
 8019ada:	aa01      	add	r2, sp, #4
 8019adc:	f7ff ffc0 	bl	8019a60 <_findenv_r>
 8019ae0:	b003      	add	sp, #12
 8019ae2:	f85d fb04 	ldr.w	pc, [sp], #4

08019ae6 <_realloc_r>:
 8019ae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019aea:	4680      	mov	r8, r0
 8019aec:	4614      	mov	r4, r2
 8019aee:	460e      	mov	r6, r1
 8019af0:	b921      	cbnz	r1, 8019afc <_realloc_r+0x16>
 8019af2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019af6:	4611      	mov	r1, r2
 8019af8:	f7fa bcb2 	b.w	8014460 <_malloc_r>
 8019afc:	b92a      	cbnz	r2, 8019b0a <_realloc_r+0x24>
 8019afe:	f7fd f81b 	bl	8016b38 <_free_r>
 8019b02:	4625      	mov	r5, r4
 8019b04:	4628      	mov	r0, r5
 8019b06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019b0a:	f000 f99f 	bl	8019e4c <_malloc_usable_size_r>
 8019b0e:	4284      	cmp	r4, r0
 8019b10:	4607      	mov	r7, r0
 8019b12:	d802      	bhi.n	8019b1a <_realloc_r+0x34>
 8019b14:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019b18:	d812      	bhi.n	8019b40 <_realloc_r+0x5a>
 8019b1a:	4621      	mov	r1, r4
 8019b1c:	4640      	mov	r0, r8
 8019b1e:	f7fa fc9f 	bl	8014460 <_malloc_r>
 8019b22:	4605      	mov	r5, r0
 8019b24:	2800      	cmp	r0, #0
 8019b26:	d0ed      	beq.n	8019b04 <_realloc_r+0x1e>
 8019b28:	42bc      	cmp	r4, r7
 8019b2a:	4622      	mov	r2, r4
 8019b2c:	4631      	mov	r1, r6
 8019b2e:	bf28      	it	cs
 8019b30:	463a      	movcs	r2, r7
 8019b32:	f7fc f9f8 	bl	8015f26 <memcpy>
 8019b36:	4631      	mov	r1, r6
 8019b38:	4640      	mov	r0, r8
 8019b3a:	f7fc fffd 	bl	8016b38 <_free_r>
 8019b3e:	e7e1      	b.n	8019b04 <_realloc_r+0x1e>
 8019b40:	4635      	mov	r5, r6
 8019b42:	e7df      	b.n	8019b04 <_realloc_r+0x1e>

08019b44 <_strtoul_l.constprop.0>:
 8019b44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019b48:	4f36      	ldr	r7, [pc, #216]	; (8019c24 <_strtoul_l.constprop.0+0xe0>)
 8019b4a:	4686      	mov	lr, r0
 8019b4c:	460d      	mov	r5, r1
 8019b4e:	4628      	mov	r0, r5
 8019b50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019b54:	5d3e      	ldrb	r6, [r7, r4]
 8019b56:	f016 0608 	ands.w	r6, r6, #8
 8019b5a:	d1f8      	bne.n	8019b4e <_strtoul_l.constprop.0+0xa>
 8019b5c:	2c2d      	cmp	r4, #45	; 0x2d
 8019b5e:	d130      	bne.n	8019bc2 <_strtoul_l.constprop.0+0x7e>
 8019b60:	782c      	ldrb	r4, [r5, #0]
 8019b62:	2601      	movs	r6, #1
 8019b64:	1c85      	adds	r5, r0, #2
 8019b66:	2b00      	cmp	r3, #0
 8019b68:	d057      	beq.n	8019c1a <_strtoul_l.constprop.0+0xd6>
 8019b6a:	2b10      	cmp	r3, #16
 8019b6c:	d109      	bne.n	8019b82 <_strtoul_l.constprop.0+0x3e>
 8019b6e:	2c30      	cmp	r4, #48	; 0x30
 8019b70:	d107      	bne.n	8019b82 <_strtoul_l.constprop.0+0x3e>
 8019b72:	7828      	ldrb	r0, [r5, #0]
 8019b74:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8019b78:	2858      	cmp	r0, #88	; 0x58
 8019b7a:	d149      	bne.n	8019c10 <_strtoul_l.constprop.0+0xcc>
 8019b7c:	786c      	ldrb	r4, [r5, #1]
 8019b7e:	2310      	movs	r3, #16
 8019b80:	3502      	adds	r5, #2
 8019b82:	f04f 38ff 	mov.w	r8, #4294967295
 8019b86:	2700      	movs	r7, #0
 8019b88:	fbb8 f8f3 	udiv	r8, r8, r3
 8019b8c:	fb03 f908 	mul.w	r9, r3, r8
 8019b90:	ea6f 0909 	mvn.w	r9, r9
 8019b94:	4638      	mov	r0, r7
 8019b96:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8019b9a:	f1bc 0f09 	cmp.w	ip, #9
 8019b9e:	d815      	bhi.n	8019bcc <_strtoul_l.constprop.0+0x88>
 8019ba0:	4664      	mov	r4, ip
 8019ba2:	42a3      	cmp	r3, r4
 8019ba4:	dd23      	ble.n	8019bee <_strtoul_l.constprop.0+0xaa>
 8019ba6:	f1b7 3fff 	cmp.w	r7, #4294967295
 8019baa:	d007      	beq.n	8019bbc <_strtoul_l.constprop.0+0x78>
 8019bac:	4580      	cmp	r8, r0
 8019bae:	d31b      	bcc.n	8019be8 <_strtoul_l.constprop.0+0xa4>
 8019bb0:	d101      	bne.n	8019bb6 <_strtoul_l.constprop.0+0x72>
 8019bb2:	45a1      	cmp	r9, r4
 8019bb4:	db18      	blt.n	8019be8 <_strtoul_l.constprop.0+0xa4>
 8019bb6:	fb00 4003 	mla	r0, r0, r3, r4
 8019bba:	2701      	movs	r7, #1
 8019bbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019bc0:	e7e9      	b.n	8019b96 <_strtoul_l.constprop.0+0x52>
 8019bc2:	2c2b      	cmp	r4, #43	; 0x2b
 8019bc4:	bf04      	itt	eq
 8019bc6:	782c      	ldrbeq	r4, [r5, #0]
 8019bc8:	1c85      	addeq	r5, r0, #2
 8019bca:	e7cc      	b.n	8019b66 <_strtoul_l.constprop.0+0x22>
 8019bcc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8019bd0:	f1bc 0f19 	cmp.w	ip, #25
 8019bd4:	d801      	bhi.n	8019bda <_strtoul_l.constprop.0+0x96>
 8019bd6:	3c37      	subs	r4, #55	; 0x37
 8019bd8:	e7e3      	b.n	8019ba2 <_strtoul_l.constprop.0+0x5e>
 8019bda:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8019bde:	f1bc 0f19 	cmp.w	ip, #25
 8019be2:	d804      	bhi.n	8019bee <_strtoul_l.constprop.0+0xaa>
 8019be4:	3c57      	subs	r4, #87	; 0x57
 8019be6:	e7dc      	b.n	8019ba2 <_strtoul_l.constprop.0+0x5e>
 8019be8:	f04f 37ff 	mov.w	r7, #4294967295
 8019bec:	e7e6      	b.n	8019bbc <_strtoul_l.constprop.0+0x78>
 8019bee:	1c7b      	adds	r3, r7, #1
 8019bf0:	d106      	bne.n	8019c00 <_strtoul_l.constprop.0+0xbc>
 8019bf2:	2322      	movs	r3, #34	; 0x22
 8019bf4:	f8ce 3000 	str.w	r3, [lr]
 8019bf8:	4638      	mov	r0, r7
 8019bfa:	b932      	cbnz	r2, 8019c0a <_strtoul_l.constprop.0+0xc6>
 8019bfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019c00:	b106      	cbz	r6, 8019c04 <_strtoul_l.constprop.0+0xc0>
 8019c02:	4240      	negs	r0, r0
 8019c04:	2a00      	cmp	r2, #0
 8019c06:	d0f9      	beq.n	8019bfc <_strtoul_l.constprop.0+0xb8>
 8019c08:	b107      	cbz	r7, 8019c0c <_strtoul_l.constprop.0+0xc8>
 8019c0a:	1e69      	subs	r1, r5, #1
 8019c0c:	6011      	str	r1, [r2, #0]
 8019c0e:	e7f5      	b.n	8019bfc <_strtoul_l.constprop.0+0xb8>
 8019c10:	2430      	movs	r4, #48	; 0x30
 8019c12:	2b00      	cmp	r3, #0
 8019c14:	d1b5      	bne.n	8019b82 <_strtoul_l.constprop.0+0x3e>
 8019c16:	2308      	movs	r3, #8
 8019c18:	e7b3      	b.n	8019b82 <_strtoul_l.constprop.0+0x3e>
 8019c1a:	2c30      	cmp	r4, #48	; 0x30
 8019c1c:	d0a9      	beq.n	8019b72 <_strtoul_l.constprop.0+0x2e>
 8019c1e:	230a      	movs	r3, #10
 8019c20:	e7af      	b.n	8019b82 <_strtoul_l.constprop.0+0x3e>
 8019c22:	bf00      	nop
 8019c24:	0802cfe9 	.word	0x0802cfe9

08019c28 <_strtoul_r>:
 8019c28:	f7ff bf8c 	b.w	8019b44 <_strtoul_l.constprop.0>

08019c2c <strtoul>:
 8019c2c:	4613      	mov	r3, r2
 8019c2e:	460a      	mov	r2, r1
 8019c30:	4601      	mov	r1, r0
 8019c32:	4802      	ldr	r0, [pc, #8]	; (8019c3c <strtoul+0x10>)
 8019c34:	6800      	ldr	r0, [r0, #0]
 8019c36:	f7ff bf85 	b.w	8019b44 <_strtoul_l.constprop.0>
 8019c3a:	bf00      	nop
 8019c3c:	240001d8 	.word	0x240001d8

08019c40 <tolower_l>:
 8019c40:	4b03      	ldr	r3, [pc, #12]	; (8019c50 <tolower_l+0x10>)
 8019c42:	5c1b      	ldrb	r3, [r3, r0]
 8019c44:	f003 0303 	and.w	r3, r3, #3
 8019c48:	2b01      	cmp	r3, #1
 8019c4a:	bf08      	it	eq
 8019c4c:	3020      	addeq	r0, #32
 8019c4e:	4770      	bx	lr
 8019c50:	0802cfe9 	.word	0x0802cfe9

08019c54 <fiprintf>:
 8019c54:	b40e      	push	{r1, r2, r3}
 8019c56:	b503      	push	{r0, r1, lr}
 8019c58:	4601      	mov	r1, r0
 8019c5a:	ab03      	add	r3, sp, #12
 8019c5c:	4805      	ldr	r0, [pc, #20]	; (8019c74 <fiprintf+0x20>)
 8019c5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019c62:	6800      	ldr	r0, [r0, #0]
 8019c64:	9301      	str	r3, [sp, #4]
 8019c66:	f7fe fcfd 	bl	8018664 <_vfiprintf_r>
 8019c6a:	b002      	add	sp, #8
 8019c6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019c70:	b003      	add	sp, #12
 8019c72:	4770      	bx	lr
 8019c74:	240001d8 	.word	0x240001d8

08019c78 <siscanf>:
 8019c78:	b40e      	push	{r1, r2, r3}
 8019c7a:	b510      	push	{r4, lr}
 8019c7c:	b09f      	sub	sp, #124	; 0x7c
 8019c7e:	ac21      	add	r4, sp, #132	; 0x84
 8019c80:	f44f 7101 	mov.w	r1, #516	; 0x204
 8019c84:	f854 2b04 	ldr.w	r2, [r4], #4
 8019c88:	9201      	str	r2, [sp, #4]
 8019c8a:	f8ad 101c 	strh.w	r1, [sp, #28]
 8019c8e:	9004      	str	r0, [sp, #16]
 8019c90:	9008      	str	r0, [sp, #32]
 8019c92:	f7e6 fb9d 	bl	80003d0 <strlen>
 8019c96:	4b0c      	ldr	r3, [pc, #48]	; (8019cc8 <siscanf+0x50>)
 8019c98:	9005      	str	r0, [sp, #20]
 8019c9a:	9009      	str	r0, [sp, #36]	; 0x24
 8019c9c:	930d      	str	r3, [sp, #52]	; 0x34
 8019c9e:	480b      	ldr	r0, [pc, #44]	; (8019ccc <siscanf+0x54>)
 8019ca0:	9a01      	ldr	r2, [sp, #4]
 8019ca2:	6800      	ldr	r0, [r0, #0]
 8019ca4:	9403      	str	r4, [sp, #12]
 8019ca6:	2300      	movs	r3, #0
 8019ca8:	9311      	str	r3, [sp, #68]	; 0x44
 8019caa:	9316      	str	r3, [sp, #88]	; 0x58
 8019cac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019cb0:	f8ad 301e 	strh.w	r3, [sp, #30]
 8019cb4:	a904      	add	r1, sp, #16
 8019cb6:	4623      	mov	r3, r4
 8019cb8:	f000 f92a 	bl	8019f10 <__ssvfiscanf_r>
 8019cbc:	b01f      	add	sp, #124	; 0x7c
 8019cbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019cc2:	b003      	add	sp, #12
 8019cc4:	4770      	bx	lr
 8019cc6:	bf00      	nop
 8019cc8:	0801551f 	.word	0x0801551f
 8019ccc:	240001d8 	.word	0x240001d8

08019cd0 <__gettzinfo>:
 8019cd0:	4800      	ldr	r0, [pc, #0]	; (8019cd4 <__gettzinfo+0x4>)
 8019cd2:	4770      	bx	lr
 8019cd4:	240001e8 	.word	0x240001e8

08019cd8 <gmtime_r>:
 8019cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019cdc:	4a4d      	ldr	r2, [pc, #308]	; (8019e14 <gmtime_r+0x13c>)
 8019cde:	460c      	mov	r4, r1
 8019ce0:	2300      	movs	r3, #0
 8019ce2:	e9d0 0100 	ldrd	r0, r1, [r0]
 8019ce6:	f7e6 fd37 	bl	8000758 <__aeabi_ldivmod>
 8019cea:	2a00      	cmp	r2, #0
 8019cec:	bfbc      	itt	lt
 8019cee:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8019cf2:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8019cf6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8019cfa:	f500 202f 	add.w	r0, r0, #716800	; 0xaf000
 8019cfe:	fbb2 f3f1 	udiv	r3, r2, r1
 8019d02:	fb01 2213 	mls	r2, r1, r3, r2
 8019d06:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8019d0a:	bfac      	ite	ge
 8019d0c:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 8019d10:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 8019d14:	60a3      	str	r3, [r4, #8]
 8019d16:	fbb2 f3f1 	udiv	r3, r2, r1
 8019d1a:	fb01 2213 	mls	r2, r1, r3, r2
 8019d1e:	6063      	str	r3, [r4, #4]
 8019d20:	6022      	str	r2, [r4, #0]
 8019d22:	1cc3      	adds	r3, r0, #3
 8019d24:	2207      	movs	r2, #7
 8019d26:	fb93 f2f2 	sdiv	r2, r3, r2
 8019d2a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8019d2e:	1a9b      	subs	r3, r3, r2
 8019d30:	bf48      	it	mi
 8019d32:	3307      	addmi	r3, #7
 8019d34:	2800      	cmp	r0, #0
 8019d36:	61a3      	str	r3, [r4, #24]
 8019d38:	bfb8      	it	lt
 8019d3a:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 8019d3e:	4936      	ldr	r1, [pc, #216]	; (8019e18 <gmtime_r+0x140>)
 8019d40:	bfae      	itee	ge
 8019d42:	fb90 f1f1 	sdivge	r1, r0, r1
 8019d46:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8019d4a:	fb93 f1f1 	sdivlt	r1, r3, r1
 8019d4e:	4b33      	ldr	r3, [pc, #204]	; (8019e1c <gmtime_r+0x144>)
 8019d50:	fb03 0001 	mla	r0, r3, r1, r0
 8019d54:	f648 63ac 	movw	r3, #36524	; 0x8eac
 8019d58:	fbb0 f3f3 	udiv	r3, r0, r3
 8019d5c:	4403      	add	r3, r0
 8019d5e:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 8019d62:	fbb0 f2fc 	udiv	r2, r0, ip
 8019d66:	1a9b      	subs	r3, r3, r2
 8019d68:	f240 176d 	movw	r7, #365	; 0x16d
 8019d6c:	4a2c      	ldr	r2, [pc, #176]	; (8019e20 <gmtime_r+0x148>)
 8019d6e:	fbb0 f2f2 	udiv	r2, r0, r2
 8019d72:	2664      	movs	r6, #100	; 0x64
 8019d74:	1a9b      	subs	r3, r3, r2
 8019d76:	fbb3 f2f7 	udiv	r2, r3, r7
 8019d7a:	fbb3 f3fc 	udiv	r3, r3, ip
 8019d7e:	fbb2 f5f6 	udiv	r5, r2, r6
 8019d82:	1aeb      	subs	r3, r5, r3
 8019d84:	4403      	add	r3, r0
 8019d86:	fb07 3312 	mls	r3, r7, r2, r3
 8019d8a:	2099      	movs	r0, #153	; 0x99
 8019d8c:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8019d90:	3702      	adds	r7, #2
 8019d92:	f103 0e01 	add.w	lr, r3, #1
 8019d96:	fbb7 fcf0 	udiv	ip, r7, r0
 8019d9a:	fb00 f00c 	mul.w	r0, r0, ip
 8019d9e:	3002      	adds	r0, #2
 8019da0:	f04f 0805 	mov.w	r8, #5
 8019da4:	fbb0 f0f8 	udiv	r0, r0, r8
 8019da8:	ebae 0000 	sub.w	r0, lr, r0
 8019dac:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 8019db0:	4577      	cmp	r7, lr
 8019db2:	bf94      	ite	ls
 8019db4:	2702      	movls	r7, #2
 8019db6:	f06f 0709 	mvnhi.w	r7, #9
 8019dba:	4467      	add	r7, ip
 8019dbc:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 8019dc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8019dc4:	2f01      	cmp	r7, #1
 8019dc6:	bf98      	it	ls
 8019dc8:	3101      	addls	r1, #1
 8019dca:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8019dce:	d30c      	bcc.n	8019dea <gmtime_r+0x112>
 8019dd0:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8019dd4:	61e3      	str	r3, [r4, #28]
 8019dd6:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 8019dda:	2300      	movs	r3, #0
 8019ddc:	60e0      	str	r0, [r4, #12]
 8019dde:	e9c4 7104 	strd	r7, r1, [r4, #16]
 8019de2:	6223      	str	r3, [r4, #32]
 8019de4:	4620      	mov	r0, r4
 8019de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019dea:	f012 0f03 	tst.w	r2, #3
 8019dee:	d102      	bne.n	8019df6 <gmtime_r+0x11e>
 8019df0:	fb06 2515 	mls	r5, r6, r5, r2
 8019df4:	b95d      	cbnz	r5, 8019e0e <gmtime_r+0x136>
 8019df6:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8019dfa:	fbb2 f6f5 	udiv	r6, r2, r5
 8019dfe:	fb05 2216 	mls	r2, r5, r6, r2
 8019e02:	fab2 f282 	clz	r2, r2
 8019e06:	0952      	lsrs	r2, r2, #5
 8019e08:	333b      	adds	r3, #59	; 0x3b
 8019e0a:	4413      	add	r3, r2
 8019e0c:	e7e2      	b.n	8019dd4 <gmtime_r+0xfc>
 8019e0e:	2201      	movs	r2, #1
 8019e10:	e7fa      	b.n	8019e08 <gmtime_r+0x130>
 8019e12:	bf00      	nop
 8019e14:	00015180 	.word	0x00015180
 8019e18:	00023ab1 	.word	0x00023ab1
 8019e1c:	fffdc54f 	.word	0xfffdc54f
 8019e20:	00023ab0 	.word	0x00023ab0

08019e24 <abort>:
 8019e24:	b508      	push	{r3, lr}
 8019e26:	2006      	movs	r0, #6
 8019e28:	f000 fbd4 	bl	801a5d4 <raise>
 8019e2c:	2001      	movs	r0, #1
 8019e2e:	f7e8 fac3 	bl	80023b8 <_exit>
	...

08019e34 <__env_lock>:
 8019e34:	4801      	ldr	r0, [pc, #4]	; (8019e3c <__env_lock+0x8>)
 8019e36:	f7fc b873 	b.w	8015f20 <__retarget_lock_acquire_recursive>
 8019e3a:	bf00      	nop
 8019e3c:	240314c8 	.word	0x240314c8

08019e40 <__env_unlock>:
 8019e40:	4801      	ldr	r0, [pc, #4]	; (8019e48 <__env_unlock+0x8>)
 8019e42:	f7fc b86f 	b.w	8015f24 <__retarget_lock_release_recursive>
 8019e46:	bf00      	nop
 8019e48:	240314c8 	.word	0x240314c8

08019e4c <_malloc_usable_size_r>:
 8019e4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019e50:	1f18      	subs	r0, r3, #4
 8019e52:	2b00      	cmp	r3, #0
 8019e54:	bfbc      	itt	lt
 8019e56:	580b      	ldrlt	r3, [r1, r0]
 8019e58:	18c0      	addlt	r0, r0, r3
 8019e5a:	4770      	bx	lr

08019e5c <_sungetc_r>:
 8019e5c:	b538      	push	{r3, r4, r5, lr}
 8019e5e:	1c4b      	adds	r3, r1, #1
 8019e60:	4614      	mov	r4, r2
 8019e62:	d103      	bne.n	8019e6c <_sungetc_r+0x10>
 8019e64:	f04f 35ff 	mov.w	r5, #4294967295
 8019e68:	4628      	mov	r0, r5
 8019e6a:	bd38      	pop	{r3, r4, r5, pc}
 8019e6c:	8993      	ldrh	r3, [r2, #12]
 8019e6e:	f023 0320 	bic.w	r3, r3, #32
 8019e72:	8193      	strh	r3, [r2, #12]
 8019e74:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019e76:	6852      	ldr	r2, [r2, #4]
 8019e78:	b2cd      	uxtb	r5, r1
 8019e7a:	b18b      	cbz	r3, 8019ea0 <_sungetc_r+0x44>
 8019e7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8019e7e:	4293      	cmp	r3, r2
 8019e80:	dd08      	ble.n	8019e94 <_sungetc_r+0x38>
 8019e82:	6823      	ldr	r3, [r4, #0]
 8019e84:	1e5a      	subs	r2, r3, #1
 8019e86:	6022      	str	r2, [r4, #0]
 8019e88:	f803 5c01 	strb.w	r5, [r3, #-1]
 8019e8c:	6863      	ldr	r3, [r4, #4]
 8019e8e:	3301      	adds	r3, #1
 8019e90:	6063      	str	r3, [r4, #4]
 8019e92:	e7e9      	b.n	8019e68 <_sungetc_r+0xc>
 8019e94:	4621      	mov	r1, r4
 8019e96:	f000 fb3a 	bl	801a50e <__submore>
 8019e9a:	2800      	cmp	r0, #0
 8019e9c:	d0f1      	beq.n	8019e82 <_sungetc_r+0x26>
 8019e9e:	e7e1      	b.n	8019e64 <_sungetc_r+0x8>
 8019ea0:	6921      	ldr	r1, [r4, #16]
 8019ea2:	6823      	ldr	r3, [r4, #0]
 8019ea4:	b151      	cbz	r1, 8019ebc <_sungetc_r+0x60>
 8019ea6:	4299      	cmp	r1, r3
 8019ea8:	d208      	bcs.n	8019ebc <_sungetc_r+0x60>
 8019eaa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8019eae:	42a9      	cmp	r1, r5
 8019eb0:	d104      	bne.n	8019ebc <_sungetc_r+0x60>
 8019eb2:	3b01      	subs	r3, #1
 8019eb4:	3201      	adds	r2, #1
 8019eb6:	6023      	str	r3, [r4, #0]
 8019eb8:	6062      	str	r2, [r4, #4]
 8019eba:	e7d5      	b.n	8019e68 <_sungetc_r+0xc>
 8019ebc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8019ec0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019ec4:	6363      	str	r3, [r4, #52]	; 0x34
 8019ec6:	2303      	movs	r3, #3
 8019ec8:	63a3      	str	r3, [r4, #56]	; 0x38
 8019eca:	4623      	mov	r3, r4
 8019ecc:	f803 5f46 	strb.w	r5, [r3, #70]!
 8019ed0:	6023      	str	r3, [r4, #0]
 8019ed2:	2301      	movs	r3, #1
 8019ed4:	e7dc      	b.n	8019e90 <_sungetc_r+0x34>

08019ed6 <__ssrefill_r>:
 8019ed6:	b510      	push	{r4, lr}
 8019ed8:	460c      	mov	r4, r1
 8019eda:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8019edc:	b169      	cbz	r1, 8019efa <__ssrefill_r+0x24>
 8019ede:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019ee2:	4299      	cmp	r1, r3
 8019ee4:	d001      	beq.n	8019eea <__ssrefill_r+0x14>
 8019ee6:	f7fc fe27 	bl	8016b38 <_free_r>
 8019eea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019eec:	6063      	str	r3, [r4, #4]
 8019eee:	2000      	movs	r0, #0
 8019ef0:	6360      	str	r0, [r4, #52]	; 0x34
 8019ef2:	b113      	cbz	r3, 8019efa <__ssrefill_r+0x24>
 8019ef4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8019ef6:	6023      	str	r3, [r4, #0]
 8019ef8:	bd10      	pop	{r4, pc}
 8019efa:	6923      	ldr	r3, [r4, #16]
 8019efc:	6023      	str	r3, [r4, #0]
 8019efe:	2300      	movs	r3, #0
 8019f00:	6063      	str	r3, [r4, #4]
 8019f02:	89a3      	ldrh	r3, [r4, #12]
 8019f04:	f043 0320 	orr.w	r3, r3, #32
 8019f08:	81a3      	strh	r3, [r4, #12]
 8019f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8019f0e:	e7f3      	b.n	8019ef8 <__ssrefill_r+0x22>

08019f10 <__ssvfiscanf_r>:
 8019f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019f14:	460c      	mov	r4, r1
 8019f16:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8019f1a:	2100      	movs	r1, #0
 8019f1c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8019f20:	49a6      	ldr	r1, [pc, #664]	; (801a1bc <__ssvfiscanf_r+0x2ac>)
 8019f22:	91a0      	str	r1, [sp, #640]	; 0x280
 8019f24:	f10d 0804 	add.w	r8, sp, #4
 8019f28:	49a5      	ldr	r1, [pc, #660]	; (801a1c0 <__ssvfiscanf_r+0x2b0>)
 8019f2a:	4fa6      	ldr	r7, [pc, #664]	; (801a1c4 <__ssvfiscanf_r+0x2b4>)
 8019f2c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 801a1c8 <__ssvfiscanf_r+0x2b8>
 8019f30:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8019f34:	4606      	mov	r6, r0
 8019f36:	91a1      	str	r1, [sp, #644]	; 0x284
 8019f38:	9300      	str	r3, [sp, #0]
 8019f3a:	7813      	ldrb	r3, [r2, #0]
 8019f3c:	2b00      	cmp	r3, #0
 8019f3e:	f000 815a 	beq.w	801a1f6 <__ssvfiscanf_r+0x2e6>
 8019f42:	5cf9      	ldrb	r1, [r7, r3]
 8019f44:	f011 0108 	ands.w	r1, r1, #8
 8019f48:	f102 0501 	add.w	r5, r2, #1
 8019f4c:	d019      	beq.n	8019f82 <__ssvfiscanf_r+0x72>
 8019f4e:	6863      	ldr	r3, [r4, #4]
 8019f50:	2b00      	cmp	r3, #0
 8019f52:	dd0f      	ble.n	8019f74 <__ssvfiscanf_r+0x64>
 8019f54:	6823      	ldr	r3, [r4, #0]
 8019f56:	781a      	ldrb	r2, [r3, #0]
 8019f58:	5cba      	ldrb	r2, [r7, r2]
 8019f5a:	0712      	lsls	r2, r2, #28
 8019f5c:	d401      	bmi.n	8019f62 <__ssvfiscanf_r+0x52>
 8019f5e:	462a      	mov	r2, r5
 8019f60:	e7eb      	b.n	8019f3a <__ssvfiscanf_r+0x2a>
 8019f62:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019f64:	3201      	adds	r2, #1
 8019f66:	9245      	str	r2, [sp, #276]	; 0x114
 8019f68:	6862      	ldr	r2, [r4, #4]
 8019f6a:	3301      	adds	r3, #1
 8019f6c:	3a01      	subs	r2, #1
 8019f6e:	6062      	str	r2, [r4, #4]
 8019f70:	6023      	str	r3, [r4, #0]
 8019f72:	e7ec      	b.n	8019f4e <__ssvfiscanf_r+0x3e>
 8019f74:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019f76:	4621      	mov	r1, r4
 8019f78:	4630      	mov	r0, r6
 8019f7a:	4798      	blx	r3
 8019f7c:	2800      	cmp	r0, #0
 8019f7e:	d0e9      	beq.n	8019f54 <__ssvfiscanf_r+0x44>
 8019f80:	e7ed      	b.n	8019f5e <__ssvfiscanf_r+0x4e>
 8019f82:	2b25      	cmp	r3, #37	; 0x25
 8019f84:	d012      	beq.n	8019fac <__ssvfiscanf_r+0x9c>
 8019f86:	469a      	mov	sl, r3
 8019f88:	6863      	ldr	r3, [r4, #4]
 8019f8a:	2b00      	cmp	r3, #0
 8019f8c:	f340 8091 	ble.w	801a0b2 <__ssvfiscanf_r+0x1a2>
 8019f90:	6822      	ldr	r2, [r4, #0]
 8019f92:	7813      	ldrb	r3, [r2, #0]
 8019f94:	4553      	cmp	r3, sl
 8019f96:	f040 812e 	bne.w	801a1f6 <__ssvfiscanf_r+0x2e6>
 8019f9a:	6863      	ldr	r3, [r4, #4]
 8019f9c:	3b01      	subs	r3, #1
 8019f9e:	6063      	str	r3, [r4, #4]
 8019fa0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8019fa2:	3201      	adds	r2, #1
 8019fa4:	3301      	adds	r3, #1
 8019fa6:	6022      	str	r2, [r4, #0]
 8019fa8:	9345      	str	r3, [sp, #276]	; 0x114
 8019faa:	e7d8      	b.n	8019f5e <__ssvfiscanf_r+0x4e>
 8019fac:	9141      	str	r1, [sp, #260]	; 0x104
 8019fae:	9143      	str	r1, [sp, #268]	; 0x10c
 8019fb0:	7853      	ldrb	r3, [r2, #1]
 8019fb2:	2b2a      	cmp	r3, #42	; 0x2a
 8019fb4:	bf02      	ittt	eq
 8019fb6:	2310      	moveq	r3, #16
 8019fb8:	1c95      	addeq	r5, r2, #2
 8019fba:	9341      	streq	r3, [sp, #260]	; 0x104
 8019fbc:	220a      	movs	r2, #10
 8019fbe:	46aa      	mov	sl, r5
 8019fc0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8019fc4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8019fc8:	2b09      	cmp	r3, #9
 8019fca:	d91c      	bls.n	801a006 <__ssvfiscanf_r+0xf6>
 8019fcc:	487e      	ldr	r0, [pc, #504]	; (801a1c8 <__ssvfiscanf_r+0x2b8>)
 8019fce:	2203      	movs	r2, #3
 8019fd0:	f7e6 f9ae 	bl	8000330 <memchr>
 8019fd4:	b138      	cbz	r0, 8019fe6 <__ssvfiscanf_r+0xd6>
 8019fd6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8019fd8:	eba0 0009 	sub.w	r0, r0, r9
 8019fdc:	2301      	movs	r3, #1
 8019fde:	4083      	lsls	r3, r0
 8019fe0:	4313      	orrs	r3, r2
 8019fe2:	9341      	str	r3, [sp, #260]	; 0x104
 8019fe4:	4655      	mov	r5, sl
 8019fe6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8019fea:	2b78      	cmp	r3, #120	; 0x78
 8019fec:	d806      	bhi.n	8019ffc <__ssvfiscanf_r+0xec>
 8019fee:	2b57      	cmp	r3, #87	; 0x57
 8019ff0:	d810      	bhi.n	801a014 <__ssvfiscanf_r+0x104>
 8019ff2:	2b25      	cmp	r3, #37	; 0x25
 8019ff4:	d0c7      	beq.n	8019f86 <__ssvfiscanf_r+0x76>
 8019ff6:	d857      	bhi.n	801a0a8 <__ssvfiscanf_r+0x198>
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	d065      	beq.n	801a0c8 <__ssvfiscanf_r+0x1b8>
 8019ffc:	2303      	movs	r3, #3
 8019ffe:	9347      	str	r3, [sp, #284]	; 0x11c
 801a000:	230a      	movs	r3, #10
 801a002:	9342      	str	r3, [sp, #264]	; 0x108
 801a004:	e076      	b.n	801a0f4 <__ssvfiscanf_r+0x1e4>
 801a006:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801a008:	fb02 1103 	mla	r1, r2, r3, r1
 801a00c:	3930      	subs	r1, #48	; 0x30
 801a00e:	9143      	str	r1, [sp, #268]	; 0x10c
 801a010:	4655      	mov	r5, sl
 801a012:	e7d4      	b.n	8019fbe <__ssvfiscanf_r+0xae>
 801a014:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801a018:	2a20      	cmp	r2, #32
 801a01a:	d8ef      	bhi.n	8019ffc <__ssvfiscanf_r+0xec>
 801a01c:	a101      	add	r1, pc, #4	; (adr r1, 801a024 <__ssvfiscanf_r+0x114>)
 801a01e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801a022:	bf00      	nop
 801a024:	0801a0d7 	.word	0x0801a0d7
 801a028:	08019ffd 	.word	0x08019ffd
 801a02c:	08019ffd 	.word	0x08019ffd
 801a030:	0801a135 	.word	0x0801a135
 801a034:	08019ffd 	.word	0x08019ffd
 801a038:	08019ffd 	.word	0x08019ffd
 801a03c:	08019ffd 	.word	0x08019ffd
 801a040:	08019ffd 	.word	0x08019ffd
 801a044:	08019ffd 	.word	0x08019ffd
 801a048:	08019ffd 	.word	0x08019ffd
 801a04c:	08019ffd 	.word	0x08019ffd
 801a050:	0801a14b 	.word	0x0801a14b
 801a054:	0801a131 	.word	0x0801a131
 801a058:	0801a0af 	.word	0x0801a0af
 801a05c:	0801a0af 	.word	0x0801a0af
 801a060:	0801a0af 	.word	0x0801a0af
 801a064:	08019ffd 	.word	0x08019ffd
 801a068:	0801a0ed 	.word	0x0801a0ed
 801a06c:	08019ffd 	.word	0x08019ffd
 801a070:	08019ffd 	.word	0x08019ffd
 801a074:	08019ffd 	.word	0x08019ffd
 801a078:	08019ffd 	.word	0x08019ffd
 801a07c:	0801a15b 	.word	0x0801a15b
 801a080:	0801a129 	.word	0x0801a129
 801a084:	0801a0cf 	.word	0x0801a0cf
 801a088:	08019ffd 	.word	0x08019ffd
 801a08c:	08019ffd 	.word	0x08019ffd
 801a090:	0801a157 	.word	0x0801a157
 801a094:	08019ffd 	.word	0x08019ffd
 801a098:	0801a131 	.word	0x0801a131
 801a09c:	08019ffd 	.word	0x08019ffd
 801a0a0:	08019ffd 	.word	0x08019ffd
 801a0a4:	0801a0d7 	.word	0x0801a0d7
 801a0a8:	3b45      	subs	r3, #69	; 0x45
 801a0aa:	2b02      	cmp	r3, #2
 801a0ac:	d8a6      	bhi.n	8019ffc <__ssvfiscanf_r+0xec>
 801a0ae:	2305      	movs	r3, #5
 801a0b0:	e01f      	b.n	801a0f2 <__ssvfiscanf_r+0x1e2>
 801a0b2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801a0b4:	4621      	mov	r1, r4
 801a0b6:	4630      	mov	r0, r6
 801a0b8:	4798      	blx	r3
 801a0ba:	2800      	cmp	r0, #0
 801a0bc:	f43f af68 	beq.w	8019f90 <__ssvfiscanf_r+0x80>
 801a0c0:	9844      	ldr	r0, [sp, #272]	; 0x110
 801a0c2:	2800      	cmp	r0, #0
 801a0c4:	f040 808d 	bne.w	801a1e2 <__ssvfiscanf_r+0x2d2>
 801a0c8:	f04f 30ff 	mov.w	r0, #4294967295
 801a0cc:	e08f      	b.n	801a1ee <__ssvfiscanf_r+0x2de>
 801a0ce:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801a0d0:	f042 0220 	orr.w	r2, r2, #32
 801a0d4:	9241      	str	r2, [sp, #260]	; 0x104
 801a0d6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801a0d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801a0dc:	9241      	str	r2, [sp, #260]	; 0x104
 801a0de:	2210      	movs	r2, #16
 801a0e0:	2b6f      	cmp	r3, #111	; 0x6f
 801a0e2:	9242      	str	r2, [sp, #264]	; 0x108
 801a0e4:	bf34      	ite	cc
 801a0e6:	2303      	movcc	r3, #3
 801a0e8:	2304      	movcs	r3, #4
 801a0ea:	e002      	b.n	801a0f2 <__ssvfiscanf_r+0x1e2>
 801a0ec:	2300      	movs	r3, #0
 801a0ee:	9342      	str	r3, [sp, #264]	; 0x108
 801a0f0:	2303      	movs	r3, #3
 801a0f2:	9347      	str	r3, [sp, #284]	; 0x11c
 801a0f4:	6863      	ldr	r3, [r4, #4]
 801a0f6:	2b00      	cmp	r3, #0
 801a0f8:	dd3d      	ble.n	801a176 <__ssvfiscanf_r+0x266>
 801a0fa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801a0fc:	0659      	lsls	r1, r3, #25
 801a0fe:	d404      	bmi.n	801a10a <__ssvfiscanf_r+0x1fa>
 801a100:	6823      	ldr	r3, [r4, #0]
 801a102:	781a      	ldrb	r2, [r3, #0]
 801a104:	5cba      	ldrb	r2, [r7, r2]
 801a106:	0712      	lsls	r2, r2, #28
 801a108:	d43c      	bmi.n	801a184 <__ssvfiscanf_r+0x274>
 801a10a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801a10c:	2b02      	cmp	r3, #2
 801a10e:	dc4b      	bgt.n	801a1a8 <__ssvfiscanf_r+0x298>
 801a110:	466b      	mov	r3, sp
 801a112:	4622      	mov	r2, r4
 801a114:	a941      	add	r1, sp, #260	; 0x104
 801a116:	4630      	mov	r0, r6
 801a118:	f000 f872 	bl	801a200 <_scanf_chars>
 801a11c:	2801      	cmp	r0, #1
 801a11e:	d06a      	beq.n	801a1f6 <__ssvfiscanf_r+0x2e6>
 801a120:	2802      	cmp	r0, #2
 801a122:	f47f af1c 	bne.w	8019f5e <__ssvfiscanf_r+0x4e>
 801a126:	e7cb      	b.n	801a0c0 <__ssvfiscanf_r+0x1b0>
 801a128:	2308      	movs	r3, #8
 801a12a:	9342      	str	r3, [sp, #264]	; 0x108
 801a12c:	2304      	movs	r3, #4
 801a12e:	e7e0      	b.n	801a0f2 <__ssvfiscanf_r+0x1e2>
 801a130:	220a      	movs	r2, #10
 801a132:	e7d5      	b.n	801a0e0 <__ssvfiscanf_r+0x1d0>
 801a134:	4629      	mov	r1, r5
 801a136:	4640      	mov	r0, r8
 801a138:	f000 f9b0 	bl	801a49c <__sccl>
 801a13c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801a13e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a142:	9341      	str	r3, [sp, #260]	; 0x104
 801a144:	4605      	mov	r5, r0
 801a146:	2301      	movs	r3, #1
 801a148:	e7d3      	b.n	801a0f2 <__ssvfiscanf_r+0x1e2>
 801a14a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801a14c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a150:	9341      	str	r3, [sp, #260]	; 0x104
 801a152:	2300      	movs	r3, #0
 801a154:	e7cd      	b.n	801a0f2 <__ssvfiscanf_r+0x1e2>
 801a156:	2302      	movs	r3, #2
 801a158:	e7cb      	b.n	801a0f2 <__ssvfiscanf_r+0x1e2>
 801a15a:	9841      	ldr	r0, [sp, #260]	; 0x104
 801a15c:	06c3      	lsls	r3, r0, #27
 801a15e:	f53f aefe 	bmi.w	8019f5e <__ssvfiscanf_r+0x4e>
 801a162:	9b00      	ldr	r3, [sp, #0]
 801a164:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801a166:	1d19      	adds	r1, r3, #4
 801a168:	9100      	str	r1, [sp, #0]
 801a16a:	681b      	ldr	r3, [r3, #0]
 801a16c:	07c0      	lsls	r0, r0, #31
 801a16e:	bf4c      	ite	mi
 801a170:	801a      	strhmi	r2, [r3, #0]
 801a172:	601a      	strpl	r2, [r3, #0]
 801a174:	e6f3      	b.n	8019f5e <__ssvfiscanf_r+0x4e>
 801a176:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801a178:	4621      	mov	r1, r4
 801a17a:	4630      	mov	r0, r6
 801a17c:	4798      	blx	r3
 801a17e:	2800      	cmp	r0, #0
 801a180:	d0bb      	beq.n	801a0fa <__ssvfiscanf_r+0x1ea>
 801a182:	e79d      	b.n	801a0c0 <__ssvfiscanf_r+0x1b0>
 801a184:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801a186:	3201      	adds	r2, #1
 801a188:	9245      	str	r2, [sp, #276]	; 0x114
 801a18a:	6862      	ldr	r2, [r4, #4]
 801a18c:	3a01      	subs	r2, #1
 801a18e:	2a00      	cmp	r2, #0
 801a190:	6062      	str	r2, [r4, #4]
 801a192:	dd02      	ble.n	801a19a <__ssvfiscanf_r+0x28a>
 801a194:	3301      	adds	r3, #1
 801a196:	6023      	str	r3, [r4, #0]
 801a198:	e7b2      	b.n	801a100 <__ssvfiscanf_r+0x1f0>
 801a19a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801a19c:	4621      	mov	r1, r4
 801a19e:	4630      	mov	r0, r6
 801a1a0:	4798      	blx	r3
 801a1a2:	2800      	cmp	r0, #0
 801a1a4:	d0ac      	beq.n	801a100 <__ssvfiscanf_r+0x1f0>
 801a1a6:	e78b      	b.n	801a0c0 <__ssvfiscanf_r+0x1b0>
 801a1a8:	2b04      	cmp	r3, #4
 801a1aa:	dc0f      	bgt.n	801a1cc <__ssvfiscanf_r+0x2bc>
 801a1ac:	466b      	mov	r3, sp
 801a1ae:	4622      	mov	r2, r4
 801a1b0:	a941      	add	r1, sp, #260	; 0x104
 801a1b2:	4630      	mov	r0, r6
 801a1b4:	f000 f87e 	bl	801a2b4 <_scanf_i>
 801a1b8:	e7b0      	b.n	801a11c <__ssvfiscanf_r+0x20c>
 801a1ba:	bf00      	nop
 801a1bc:	08019e5d 	.word	0x08019e5d
 801a1c0:	08019ed7 	.word	0x08019ed7
 801a1c4:	0802cfe9 	.word	0x0802cfe9
 801a1c8:	0802d0ef 	.word	0x0802d0ef
 801a1cc:	4b0b      	ldr	r3, [pc, #44]	; (801a1fc <__ssvfiscanf_r+0x2ec>)
 801a1ce:	2b00      	cmp	r3, #0
 801a1d0:	f43f aec5 	beq.w	8019f5e <__ssvfiscanf_r+0x4e>
 801a1d4:	466b      	mov	r3, sp
 801a1d6:	4622      	mov	r2, r4
 801a1d8:	a941      	add	r1, sp, #260	; 0x104
 801a1da:	4630      	mov	r0, r6
 801a1dc:	f7fa fe06 	bl	8014dec <_scanf_float>
 801a1e0:	e79c      	b.n	801a11c <__ssvfiscanf_r+0x20c>
 801a1e2:	89a3      	ldrh	r3, [r4, #12]
 801a1e4:	f013 0f40 	tst.w	r3, #64	; 0x40
 801a1e8:	bf18      	it	ne
 801a1ea:	f04f 30ff 	movne.w	r0, #4294967295
 801a1ee:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801a1f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a1f6:	9844      	ldr	r0, [sp, #272]	; 0x110
 801a1f8:	e7f9      	b.n	801a1ee <__ssvfiscanf_r+0x2de>
 801a1fa:	bf00      	nop
 801a1fc:	08014ded 	.word	0x08014ded

0801a200 <_scanf_chars>:
 801a200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a204:	4615      	mov	r5, r2
 801a206:	688a      	ldr	r2, [r1, #8]
 801a208:	4680      	mov	r8, r0
 801a20a:	460c      	mov	r4, r1
 801a20c:	b932      	cbnz	r2, 801a21c <_scanf_chars+0x1c>
 801a20e:	698a      	ldr	r2, [r1, #24]
 801a210:	2a00      	cmp	r2, #0
 801a212:	bf0c      	ite	eq
 801a214:	2201      	moveq	r2, #1
 801a216:	f04f 32ff 	movne.w	r2, #4294967295
 801a21a:	608a      	str	r2, [r1, #8]
 801a21c:	6822      	ldr	r2, [r4, #0]
 801a21e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 801a2b0 <_scanf_chars+0xb0>
 801a222:	06d1      	lsls	r1, r2, #27
 801a224:	bf5f      	itttt	pl
 801a226:	681a      	ldrpl	r2, [r3, #0]
 801a228:	1d11      	addpl	r1, r2, #4
 801a22a:	6019      	strpl	r1, [r3, #0]
 801a22c:	6816      	ldrpl	r6, [r2, #0]
 801a22e:	2700      	movs	r7, #0
 801a230:	69a0      	ldr	r0, [r4, #24]
 801a232:	b188      	cbz	r0, 801a258 <_scanf_chars+0x58>
 801a234:	2801      	cmp	r0, #1
 801a236:	d107      	bne.n	801a248 <_scanf_chars+0x48>
 801a238:	682a      	ldr	r2, [r5, #0]
 801a23a:	7811      	ldrb	r1, [r2, #0]
 801a23c:	6962      	ldr	r2, [r4, #20]
 801a23e:	5c52      	ldrb	r2, [r2, r1]
 801a240:	b952      	cbnz	r2, 801a258 <_scanf_chars+0x58>
 801a242:	2f00      	cmp	r7, #0
 801a244:	d031      	beq.n	801a2aa <_scanf_chars+0xaa>
 801a246:	e022      	b.n	801a28e <_scanf_chars+0x8e>
 801a248:	2802      	cmp	r0, #2
 801a24a:	d120      	bne.n	801a28e <_scanf_chars+0x8e>
 801a24c:	682b      	ldr	r3, [r5, #0]
 801a24e:	781b      	ldrb	r3, [r3, #0]
 801a250:	f819 3003 	ldrb.w	r3, [r9, r3]
 801a254:	071b      	lsls	r3, r3, #28
 801a256:	d41a      	bmi.n	801a28e <_scanf_chars+0x8e>
 801a258:	6823      	ldr	r3, [r4, #0]
 801a25a:	06da      	lsls	r2, r3, #27
 801a25c:	bf5e      	ittt	pl
 801a25e:	682b      	ldrpl	r3, [r5, #0]
 801a260:	781b      	ldrbpl	r3, [r3, #0]
 801a262:	f806 3b01 	strbpl.w	r3, [r6], #1
 801a266:	682a      	ldr	r2, [r5, #0]
 801a268:	686b      	ldr	r3, [r5, #4]
 801a26a:	3201      	adds	r2, #1
 801a26c:	602a      	str	r2, [r5, #0]
 801a26e:	68a2      	ldr	r2, [r4, #8]
 801a270:	3b01      	subs	r3, #1
 801a272:	3a01      	subs	r2, #1
 801a274:	606b      	str	r3, [r5, #4]
 801a276:	3701      	adds	r7, #1
 801a278:	60a2      	str	r2, [r4, #8]
 801a27a:	b142      	cbz	r2, 801a28e <_scanf_chars+0x8e>
 801a27c:	2b00      	cmp	r3, #0
 801a27e:	dcd7      	bgt.n	801a230 <_scanf_chars+0x30>
 801a280:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801a284:	4629      	mov	r1, r5
 801a286:	4640      	mov	r0, r8
 801a288:	4798      	blx	r3
 801a28a:	2800      	cmp	r0, #0
 801a28c:	d0d0      	beq.n	801a230 <_scanf_chars+0x30>
 801a28e:	6823      	ldr	r3, [r4, #0]
 801a290:	f013 0310 	ands.w	r3, r3, #16
 801a294:	d105      	bne.n	801a2a2 <_scanf_chars+0xa2>
 801a296:	68e2      	ldr	r2, [r4, #12]
 801a298:	3201      	adds	r2, #1
 801a29a:	60e2      	str	r2, [r4, #12]
 801a29c:	69a2      	ldr	r2, [r4, #24]
 801a29e:	b102      	cbz	r2, 801a2a2 <_scanf_chars+0xa2>
 801a2a0:	7033      	strb	r3, [r6, #0]
 801a2a2:	6923      	ldr	r3, [r4, #16]
 801a2a4:	443b      	add	r3, r7
 801a2a6:	6123      	str	r3, [r4, #16]
 801a2a8:	2000      	movs	r0, #0
 801a2aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a2ae:	bf00      	nop
 801a2b0:	0802cfe9 	.word	0x0802cfe9

0801a2b4 <_scanf_i>:
 801a2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2b8:	4698      	mov	r8, r3
 801a2ba:	4b74      	ldr	r3, [pc, #464]	; (801a48c <_scanf_i+0x1d8>)
 801a2bc:	460c      	mov	r4, r1
 801a2be:	4682      	mov	sl, r0
 801a2c0:	4616      	mov	r6, r2
 801a2c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a2c6:	b087      	sub	sp, #28
 801a2c8:	ab03      	add	r3, sp, #12
 801a2ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801a2ce:	4b70      	ldr	r3, [pc, #448]	; (801a490 <_scanf_i+0x1dc>)
 801a2d0:	69a1      	ldr	r1, [r4, #24]
 801a2d2:	4a70      	ldr	r2, [pc, #448]	; (801a494 <_scanf_i+0x1e0>)
 801a2d4:	2903      	cmp	r1, #3
 801a2d6:	bf18      	it	ne
 801a2d8:	461a      	movne	r2, r3
 801a2da:	68a3      	ldr	r3, [r4, #8]
 801a2dc:	9201      	str	r2, [sp, #4]
 801a2de:	1e5a      	subs	r2, r3, #1
 801a2e0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801a2e4:	bf88      	it	hi
 801a2e6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801a2ea:	4627      	mov	r7, r4
 801a2ec:	bf82      	ittt	hi
 801a2ee:	eb03 0905 	addhi.w	r9, r3, r5
 801a2f2:	f240 135d 	movwhi	r3, #349	; 0x15d
 801a2f6:	60a3      	strhi	r3, [r4, #8]
 801a2f8:	f857 3b1c 	ldr.w	r3, [r7], #28
 801a2fc:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801a300:	bf98      	it	ls
 801a302:	f04f 0900 	movls.w	r9, #0
 801a306:	6023      	str	r3, [r4, #0]
 801a308:	463d      	mov	r5, r7
 801a30a:	f04f 0b00 	mov.w	fp, #0
 801a30e:	6831      	ldr	r1, [r6, #0]
 801a310:	ab03      	add	r3, sp, #12
 801a312:	7809      	ldrb	r1, [r1, #0]
 801a314:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801a318:	2202      	movs	r2, #2
 801a31a:	f7e6 f809 	bl	8000330 <memchr>
 801a31e:	b328      	cbz	r0, 801a36c <_scanf_i+0xb8>
 801a320:	f1bb 0f01 	cmp.w	fp, #1
 801a324:	d159      	bne.n	801a3da <_scanf_i+0x126>
 801a326:	6862      	ldr	r2, [r4, #4]
 801a328:	b92a      	cbnz	r2, 801a336 <_scanf_i+0x82>
 801a32a:	6822      	ldr	r2, [r4, #0]
 801a32c:	2308      	movs	r3, #8
 801a32e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801a332:	6063      	str	r3, [r4, #4]
 801a334:	6022      	str	r2, [r4, #0]
 801a336:	6822      	ldr	r2, [r4, #0]
 801a338:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801a33c:	6022      	str	r2, [r4, #0]
 801a33e:	68a2      	ldr	r2, [r4, #8]
 801a340:	1e51      	subs	r1, r2, #1
 801a342:	60a1      	str	r1, [r4, #8]
 801a344:	b192      	cbz	r2, 801a36c <_scanf_i+0xb8>
 801a346:	6832      	ldr	r2, [r6, #0]
 801a348:	1c51      	adds	r1, r2, #1
 801a34a:	6031      	str	r1, [r6, #0]
 801a34c:	7812      	ldrb	r2, [r2, #0]
 801a34e:	f805 2b01 	strb.w	r2, [r5], #1
 801a352:	6872      	ldr	r2, [r6, #4]
 801a354:	3a01      	subs	r2, #1
 801a356:	2a00      	cmp	r2, #0
 801a358:	6072      	str	r2, [r6, #4]
 801a35a:	dc07      	bgt.n	801a36c <_scanf_i+0xb8>
 801a35c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801a360:	4631      	mov	r1, r6
 801a362:	4650      	mov	r0, sl
 801a364:	4790      	blx	r2
 801a366:	2800      	cmp	r0, #0
 801a368:	f040 8085 	bne.w	801a476 <_scanf_i+0x1c2>
 801a36c:	f10b 0b01 	add.w	fp, fp, #1
 801a370:	f1bb 0f03 	cmp.w	fp, #3
 801a374:	d1cb      	bne.n	801a30e <_scanf_i+0x5a>
 801a376:	6863      	ldr	r3, [r4, #4]
 801a378:	b90b      	cbnz	r3, 801a37e <_scanf_i+0xca>
 801a37a:	230a      	movs	r3, #10
 801a37c:	6063      	str	r3, [r4, #4]
 801a37e:	6863      	ldr	r3, [r4, #4]
 801a380:	4945      	ldr	r1, [pc, #276]	; (801a498 <_scanf_i+0x1e4>)
 801a382:	6960      	ldr	r0, [r4, #20]
 801a384:	1ac9      	subs	r1, r1, r3
 801a386:	f000 f889 	bl	801a49c <__sccl>
 801a38a:	f04f 0b00 	mov.w	fp, #0
 801a38e:	68a3      	ldr	r3, [r4, #8]
 801a390:	6822      	ldr	r2, [r4, #0]
 801a392:	2b00      	cmp	r3, #0
 801a394:	d03d      	beq.n	801a412 <_scanf_i+0x15e>
 801a396:	6831      	ldr	r1, [r6, #0]
 801a398:	6960      	ldr	r0, [r4, #20]
 801a39a:	f891 c000 	ldrb.w	ip, [r1]
 801a39e:	f810 000c 	ldrb.w	r0, [r0, ip]
 801a3a2:	2800      	cmp	r0, #0
 801a3a4:	d035      	beq.n	801a412 <_scanf_i+0x15e>
 801a3a6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801a3aa:	d124      	bne.n	801a3f6 <_scanf_i+0x142>
 801a3ac:	0510      	lsls	r0, r2, #20
 801a3ae:	d522      	bpl.n	801a3f6 <_scanf_i+0x142>
 801a3b0:	f10b 0b01 	add.w	fp, fp, #1
 801a3b4:	f1b9 0f00 	cmp.w	r9, #0
 801a3b8:	d003      	beq.n	801a3c2 <_scanf_i+0x10e>
 801a3ba:	3301      	adds	r3, #1
 801a3bc:	f109 39ff 	add.w	r9, r9, #4294967295
 801a3c0:	60a3      	str	r3, [r4, #8]
 801a3c2:	6873      	ldr	r3, [r6, #4]
 801a3c4:	3b01      	subs	r3, #1
 801a3c6:	2b00      	cmp	r3, #0
 801a3c8:	6073      	str	r3, [r6, #4]
 801a3ca:	dd1b      	ble.n	801a404 <_scanf_i+0x150>
 801a3cc:	6833      	ldr	r3, [r6, #0]
 801a3ce:	3301      	adds	r3, #1
 801a3d0:	6033      	str	r3, [r6, #0]
 801a3d2:	68a3      	ldr	r3, [r4, #8]
 801a3d4:	3b01      	subs	r3, #1
 801a3d6:	60a3      	str	r3, [r4, #8]
 801a3d8:	e7d9      	b.n	801a38e <_scanf_i+0xda>
 801a3da:	f1bb 0f02 	cmp.w	fp, #2
 801a3de:	d1ae      	bne.n	801a33e <_scanf_i+0x8a>
 801a3e0:	6822      	ldr	r2, [r4, #0]
 801a3e2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801a3e6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801a3ea:	d1bf      	bne.n	801a36c <_scanf_i+0xb8>
 801a3ec:	2310      	movs	r3, #16
 801a3ee:	6063      	str	r3, [r4, #4]
 801a3f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801a3f4:	e7a2      	b.n	801a33c <_scanf_i+0x88>
 801a3f6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801a3fa:	6022      	str	r2, [r4, #0]
 801a3fc:	780b      	ldrb	r3, [r1, #0]
 801a3fe:	f805 3b01 	strb.w	r3, [r5], #1
 801a402:	e7de      	b.n	801a3c2 <_scanf_i+0x10e>
 801a404:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801a408:	4631      	mov	r1, r6
 801a40a:	4650      	mov	r0, sl
 801a40c:	4798      	blx	r3
 801a40e:	2800      	cmp	r0, #0
 801a410:	d0df      	beq.n	801a3d2 <_scanf_i+0x11e>
 801a412:	6823      	ldr	r3, [r4, #0]
 801a414:	05d9      	lsls	r1, r3, #23
 801a416:	d50d      	bpl.n	801a434 <_scanf_i+0x180>
 801a418:	42bd      	cmp	r5, r7
 801a41a:	d909      	bls.n	801a430 <_scanf_i+0x17c>
 801a41c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801a420:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a424:	4632      	mov	r2, r6
 801a426:	4650      	mov	r0, sl
 801a428:	4798      	blx	r3
 801a42a:	f105 39ff 	add.w	r9, r5, #4294967295
 801a42e:	464d      	mov	r5, r9
 801a430:	42bd      	cmp	r5, r7
 801a432:	d028      	beq.n	801a486 <_scanf_i+0x1d2>
 801a434:	6822      	ldr	r2, [r4, #0]
 801a436:	f012 0210 	ands.w	r2, r2, #16
 801a43a:	d113      	bne.n	801a464 <_scanf_i+0x1b0>
 801a43c:	702a      	strb	r2, [r5, #0]
 801a43e:	6863      	ldr	r3, [r4, #4]
 801a440:	9e01      	ldr	r6, [sp, #4]
 801a442:	4639      	mov	r1, r7
 801a444:	4650      	mov	r0, sl
 801a446:	47b0      	blx	r6
 801a448:	f8d8 3000 	ldr.w	r3, [r8]
 801a44c:	6821      	ldr	r1, [r4, #0]
 801a44e:	1d1a      	adds	r2, r3, #4
 801a450:	f8c8 2000 	str.w	r2, [r8]
 801a454:	f011 0f20 	tst.w	r1, #32
 801a458:	681b      	ldr	r3, [r3, #0]
 801a45a:	d00f      	beq.n	801a47c <_scanf_i+0x1c8>
 801a45c:	6018      	str	r0, [r3, #0]
 801a45e:	68e3      	ldr	r3, [r4, #12]
 801a460:	3301      	adds	r3, #1
 801a462:	60e3      	str	r3, [r4, #12]
 801a464:	6923      	ldr	r3, [r4, #16]
 801a466:	1bed      	subs	r5, r5, r7
 801a468:	445d      	add	r5, fp
 801a46a:	442b      	add	r3, r5
 801a46c:	6123      	str	r3, [r4, #16]
 801a46e:	2000      	movs	r0, #0
 801a470:	b007      	add	sp, #28
 801a472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a476:	f04f 0b00 	mov.w	fp, #0
 801a47a:	e7ca      	b.n	801a412 <_scanf_i+0x15e>
 801a47c:	07ca      	lsls	r2, r1, #31
 801a47e:	bf4c      	ite	mi
 801a480:	8018      	strhmi	r0, [r3, #0]
 801a482:	6018      	strpl	r0, [r3, #0]
 801a484:	e7eb      	b.n	801a45e <_scanf_i+0x1aa>
 801a486:	2001      	movs	r0, #1
 801a488:	e7f2      	b.n	801a470 <_scanf_i+0x1bc>
 801a48a:	bf00      	nop
 801a48c:	0801a7f0 	.word	0x0801a7f0
 801a490:	08019c29 	.word	0x08019c29
 801a494:	080181f5 	.word	0x080181f5
 801a498:	0802d256 	.word	0x0802d256

0801a49c <__sccl>:
 801a49c:	b570      	push	{r4, r5, r6, lr}
 801a49e:	780b      	ldrb	r3, [r1, #0]
 801a4a0:	4604      	mov	r4, r0
 801a4a2:	2b5e      	cmp	r3, #94	; 0x5e
 801a4a4:	bf0b      	itete	eq
 801a4a6:	784b      	ldrbeq	r3, [r1, #1]
 801a4a8:	1c4a      	addne	r2, r1, #1
 801a4aa:	1c8a      	addeq	r2, r1, #2
 801a4ac:	2100      	movne	r1, #0
 801a4ae:	bf08      	it	eq
 801a4b0:	2101      	moveq	r1, #1
 801a4b2:	3801      	subs	r0, #1
 801a4b4:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801a4b8:	f800 1f01 	strb.w	r1, [r0, #1]!
 801a4bc:	42a8      	cmp	r0, r5
 801a4be:	d1fb      	bne.n	801a4b8 <__sccl+0x1c>
 801a4c0:	b90b      	cbnz	r3, 801a4c6 <__sccl+0x2a>
 801a4c2:	1e50      	subs	r0, r2, #1
 801a4c4:	bd70      	pop	{r4, r5, r6, pc}
 801a4c6:	f081 0101 	eor.w	r1, r1, #1
 801a4ca:	54e1      	strb	r1, [r4, r3]
 801a4cc:	4610      	mov	r0, r2
 801a4ce:	4602      	mov	r2, r0
 801a4d0:	f812 5b01 	ldrb.w	r5, [r2], #1
 801a4d4:	2d2d      	cmp	r5, #45	; 0x2d
 801a4d6:	d005      	beq.n	801a4e4 <__sccl+0x48>
 801a4d8:	2d5d      	cmp	r5, #93	; 0x5d
 801a4da:	d016      	beq.n	801a50a <__sccl+0x6e>
 801a4dc:	2d00      	cmp	r5, #0
 801a4de:	d0f1      	beq.n	801a4c4 <__sccl+0x28>
 801a4e0:	462b      	mov	r3, r5
 801a4e2:	e7f2      	b.n	801a4ca <__sccl+0x2e>
 801a4e4:	7846      	ldrb	r6, [r0, #1]
 801a4e6:	2e5d      	cmp	r6, #93	; 0x5d
 801a4e8:	d0fa      	beq.n	801a4e0 <__sccl+0x44>
 801a4ea:	42b3      	cmp	r3, r6
 801a4ec:	dcf8      	bgt.n	801a4e0 <__sccl+0x44>
 801a4ee:	3002      	adds	r0, #2
 801a4f0:	461a      	mov	r2, r3
 801a4f2:	3201      	adds	r2, #1
 801a4f4:	4296      	cmp	r6, r2
 801a4f6:	54a1      	strb	r1, [r4, r2]
 801a4f8:	dcfb      	bgt.n	801a4f2 <__sccl+0x56>
 801a4fa:	1af2      	subs	r2, r6, r3
 801a4fc:	3a01      	subs	r2, #1
 801a4fe:	1c5d      	adds	r5, r3, #1
 801a500:	42b3      	cmp	r3, r6
 801a502:	bfa8      	it	ge
 801a504:	2200      	movge	r2, #0
 801a506:	18ab      	adds	r3, r5, r2
 801a508:	e7e1      	b.n	801a4ce <__sccl+0x32>
 801a50a:	4610      	mov	r0, r2
 801a50c:	e7da      	b.n	801a4c4 <__sccl+0x28>

0801a50e <__submore>:
 801a50e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a512:	460c      	mov	r4, r1
 801a514:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801a516:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a51a:	4299      	cmp	r1, r3
 801a51c:	d11d      	bne.n	801a55a <__submore+0x4c>
 801a51e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801a522:	f7f9 ff9d 	bl	8014460 <_malloc_r>
 801a526:	b918      	cbnz	r0, 801a530 <__submore+0x22>
 801a528:	f04f 30ff 	mov.w	r0, #4294967295
 801a52c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a534:	63a3      	str	r3, [r4, #56]	; 0x38
 801a536:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801a53a:	6360      	str	r0, [r4, #52]	; 0x34
 801a53c:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801a540:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801a544:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801a548:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801a54c:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801a550:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801a554:	6020      	str	r0, [r4, #0]
 801a556:	2000      	movs	r0, #0
 801a558:	e7e8      	b.n	801a52c <__submore+0x1e>
 801a55a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801a55c:	0077      	lsls	r7, r6, #1
 801a55e:	463a      	mov	r2, r7
 801a560:	f7ff fac1 	bl	8019ae6 <_realloc_r>
 801a564:	4605      	mov	r5, r0
 801a566:	2800      	cmp	r0, #0
 801a568:	d0de      	beq.n	801a528 <__submore+0x1a>
 801a56a:	eb00 0806 	add.w	r8, r0, r6
 801a56e:	4601      	mov	r1, r0
 801a570:	4632      	mov	r2, r6
 801a572:	4640      	mov	r0, r8
 801a574:	f7fb fcd7 	bl	8015f26 <memcpy>
 801a578:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801a57c:	f8c4 8000 	str.w	r8, [r4]
 801a580:	e7e9      	b.n	801a556 <__submore+0x48>

0801a582 <_raise_r>:
 801a582:	291f      	cmp	r1, #31
 801a584:	b538      	push	{r3, r4, r5, lr}
 801a586:	4604      	mov	r4, r0
 801a588:	460d      	mov	r5, r1
 801a58a:	d904      	bls.n	801a596 <_raise_r+0x14>
 801a58c:	2316      	movs	r3, #22
 801a58e:	6003      	str	r3, [r0, #0]
 801a590:	f04f 30ff 	mov.w	r0, #4294967295
 801a594:	bd38      	pop	{r3, r4, r5, pc}
 801a596:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801a598:	b112      	cbz	r2, 801a5a0 <_raise_r+0x1e>
 801a59a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a59e:	b94b      	cbnz	r3, 801a5b4 <_raise_r+0x32>
 801a5a0:	4620      	mov	r0, r4
 801a5a2:	f000 f831 	bl	801a608 <_getpid_r>
 801a5a6:	462a      	mov	r2, r5
 801a5a8:	4601      	mov	r1, r0
 801a5aa:	4620      	mov	r0, r4
 801a5ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a5b0:	f000 b818 	b.w	801a5e4 <_kill_r>
 801a5b4:	2b01      	cmp	r3, #1
 801a5b6:	d00a      	beq.n	801a5ce <_raise_r+0x4c>
 801a5b8:	1c59      	adds	r1, r3, #1
 801a5ba:	d103      	bne.n	801a5c4 <_raise_r+0x42>
 801a5bc:	2316      	movs	r3, #22
 801a5be:	6003      	str	r3, [r0, #0]
 801a5c0:	2001      	movs	r0, #1
 801a5c2:	e7e7      	b.n	801a594 <_raise_r+0x12>
 801a5c4:	2400      	movs	r4, #0
 801a5c6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801a5ca:	4628      	mov	r0, r5
 801a5cc:	4798      	blx	r3
 801a5ce:	2000      	movs	r0, #0
 801a5d0:	e7e0      	b.n	801a594 <_raise_r+0x12>
	...

0801a5d4 <raise>:
 801a5d4:	4b02      	ldr	r3, [pc, #8]	; (801a5e0 <raise+0xc>)
 801a5d6:	4601      	mov	r1, r0
 801a5d8:	6818      	ldr	r0, [r3, #0]
 801a5da:	f7ff bfd2 	b.w	801a582 <_raise_r>
 801a5de:	bf00      	nop
 801a5e0:	240001d8 	.word	0x240001d8

0801a5e4 <_kill_r>:
 801a5e4:	b538      	push	{r3, r4, r5, lr}
 801a5e6:	4d07      	ldr	r5, [pc, #28]	; (801a604 <_kill_r+0x20>)
 801a5e8:	2300      	movs	r3, #0
 801a5ea:	4604      	mov	r4, r0
 801a5ec:	4608      	mov	r0, r1
 801a5ee:	4611      	mov	r1, r2
 801a5f0:	602b      	str	r3, [r5, #0]
 801a5f2:	f7e7 fed1 	bl	8002398 <_kill>
 801a5f6:	1c43      	adds	r3, r0, #1
 801a5f8:	d102      	bne.n	801a600 <_kill_r+0x1c>
 801a5fa:	682b      	ldr	r3, [r5, #0]
 801a5fc:	b103      	cbz	r3, 801a600 <_kill_r+0x1c>
 801a5fe:	6023      	str	r3, [r4, #0]
 801a600:	bd38      	pop	{r3, r4, r5, pc}
 801a602:	bf00      	nop
 801a604:	240314c4 	.word	0x240314c4

0801a608 <_getpid_r>:
 801a608:	f7e7 bebe 	b.w	8002388 <_getpid>

0801a60c <sqrtf>:
 801a60c:	b508      	push	{r3, lr}
 801a60e:	ed2d 8b02 	vpush	{d8}
 801a612:	eeb0 8a40 	vmov.f32	s16, s0
 801a616:	f000 f817 	bl	801a648 <__ieee754_sqrtf>
 801a61a:	eeb4 8a48 	vcmp.f32	s16, s16
 801a61e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a622:	d60c      	bvs.n	801a63e <sqrtf+0x32>
 801a624:	eddf 8a07 	vldr	s17, [pc, #28]	; 801a644 <sqrtf+0x38>
 801a628:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801a62c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a630:	d505      	bpl.n	801a63e <sqrtf+0x32>
 801a632:	f7fb fc49 	bl	8015ec8 <__errno>
 801a636:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801a63a:	2321      	movs	r3, #33	; 0x21
 801a63c:	6003      	str	r3, [r0, #0]
 801a63e:	ecbd 8b02 	vpop	{d8}
 801a642:	bd08      	pop	{r3, pc}
 801a644:	00000000 	.word	0x00000000

0801a648 <__ieee754_sqrtf>:
 801a648:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801a64c:	4770      	bx	lr
	...

0801a650 <_init>:
 801a650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a652:	bf00      	nop
 801a654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a656:	bc08      	pop	{r3}
 801a658:	469e      	mov	lr, r3
 801a65a:	4770      	bx	lr

0801a65c <_fini>:
 801a65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a65e:	bf00      	nop
 801a660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a662:	bc08      	pop	{r3}
 801a664:	469e      	mov	lr, r3
 801a666:	4770      	bx	lr
