    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Rx_1__0__MASK EQU 0x02
Rx_1__0__PC EQU CYREG_PRT2_PC1
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 1
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x02
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 1
Rx_1__SLW EQU CYREG_PRT2_SLW

; CAM_RX
CAM_RX__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
CAM_RX__0__MASK EQU 0x04
CAM_RX__0__PC EQU CYREG_IO_PC_PRT15_PC2
CAM_RX__0__PORT EQU 15
CAM_RX__0__SHIFT EQU 2
CAM_RX__AG EQU CYREG_PRT15_AG
CAM_RX__AMUX EQU CYREG_PRT15_AMUX
CAM_RX__BIE EQU CYREG_PRT15_BIE
CAM_RX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CAM_RX__BYP EQU CYREG_PRT15_BYP
CAM_RX__CTL EQU CYREG_PRT15_CTL
CAM_RX__DM0 EQU CYREG_PRT15_DM0
CAM_RX__DM1 EQU CYREG_PRT15_DM1
CAM_RX__DM2 EQU CYREG_PRT15_DM2
CAM_RX__DR EQU CYREG_PRT15_DR
CAM_RX__INP_DIS EQU CYREG_PRT15_INP_DIS
CAM_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CAM_RX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CAM_RX__LCD_EN EQU CYREG_PRT15_LCD_EN
CAM_RX__MASK EQU 0x04
CAM_RX__PORT EQU 15
CAM_RX__PRT EQU CYREG_PRT15_PRT
CAM_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CAM_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CAM_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CAM_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CAM_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CAM_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CAM_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CAM_RX__PS EQU CYREG_PRT15_PS
CAM_RX__SHIFT EQU 2
CAM_RX__SLW EQU CYREG_PRT15_SLW

; CAM_TX
CAM_TX__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
CAM_TX__0__MASK EQU 0x08
CAM_TX__0__PC EQU CYREG_IO_PC_PRT15_PC3
CAM_TX__0__PORT EQU 15
CAM_TX__0__SHIFT EQU 3
CAM_TX__AG EQU CYREG_PRT15_AG
CAM_TX__AMUX EQU CYREG_PRT15_AMUX
CAM_TX__BIE EQU CYREG_PRT15_BIE
CAM_TX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CAM_TX__BYP EQU CYREG_PRT15_BYP
CAM_TX__CTL EQU CYREG_PRT15_CTL
CAM_TX__DM0 EQU CYREG_PRT15_DM0
CAM_TX__DM1 EQU CYREG_PRT15_DM1
CAM_TX__DM2 EQU CYREG_PRT15_DM2
CAM_TX__DR EQU CYREG_PRT15_DR
CAM_TX__INP_DIS EQU CYREG_PRT15_INP_DIS
CAM_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CAM_TX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CAM_TX__LCD_EN EQU CYREG_PRT15_LCD_EN
CAM_TX__MASK EQU 0x08
CAM_TX__PORT EQU 15
CAM_TX__PRT EQU CYREG_PRT15_PRT
CAM_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CAM_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CAM_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CAM_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CAM_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CAM_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CAM_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CAM_TX__PS EQU CYREG_PRT15_PS
CAM_TX__SHIFT EQU 3
CAM_TX__SLW EQU CYREG_PRT15_SLW

; COMM_RX
COMM_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
COMM_RX__0__MASK EQU 0x40
COMM_RX__0__PC EQU CYREG_PRT12_PC6
COMM_RX__0__PORT EQU 12
COMM_RX__0__SHIFT EQU 6
COMM_RX__AG EQU CYREG_PRT12_AG
COMM_RX__BIE EQU CYREG_PRT12_BIE
COMM_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
COMM_RX__BYP EQU CYREG_PRT12_BYP
COMM_RX__DM0 EQU CYREG_PRT12_DM0
COMM_RX__DM1 EQU CYREG_PRT12_DM1
COMM_RX__DM2 EQU CYREG_PRT12_DM2
COMM_RX__DR EQU CYREG_PRT12_DR
COMM_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
COMM_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
COMM_RX__MASK EQU 0x40
COMM_RX__PORT EQU 12
COMM_RX__PRT EQU CYREG_PRT12_PRT
COMM_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
COMM_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
COMM_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
COMM_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
COMM_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
COMM_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
COMM_RX__PS EQU CYREG_PRT12_PS
COMM_RX__SHIFT EQU 6
COMM_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
COMM_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
COMM_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
COMM_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
COMM_RX__SLW EQU CYREG_PRT12_SLW

; COMM_TX
COMM_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
COMM_TX__0__MASK EQU 0x80
COMM_TX__0__PC EQU CYREG_PRT12_PC7
COMM_TX__0__PORT EQU 12
COMM_TX__0__SHIFT EQU 7
COMM_TX__AG EQU CYREG_PRT12_AG
COMM_TX__BIE EQU CYREG_PRT12_BIE
COMM_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
COMM_TX__BYP EQU CYREG_PRT12_BYP
COMM_TX__DM0 EQU CYREG_PRT12_DM0
COMM_TX__DM1 EQU CYREG_PRT12_DM1
COMM_TX__DM2 EQU CYREG_PRT12_DM2
COMM_TX__DR EQU CYREG_PRT12_DR
COMM_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
COMM_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
COMM_TX__MASK EQU 0x80
COMM_TX__PORT EQU 12
COMM_TX__PRT EQU CYREG_PRT12_PRT
COMM_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
COMM_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
COMM_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
COMM_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
COMM_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
COMM_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
COMM_TX__PS EQU CYREG_PRT12_PS
COMM_TX__SHIFT EQU 7
COMM_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
COMM_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
COMM_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
COMM_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
COMM_TX__SLW EQU CYREG_PRT12_SLW

; DEBUG_TX
DEBUG_TX__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
DEBUG_TX__0__MASK EQU 0x01
DEBUG_TX__0__PC EQU CYREG_PRT2_PC0
DEBUG_TX__0__PORT EQU 2
DEBUG_TX__0__SHIFT EQU 0
DEBUG_TX__AG EQU CYREG_PRT2_AG
DEBUG_TX__AMUX EQU CYREG_PRT2_AMUX
DEBUG_TX__BIE EQU CYREG_PRT2_BIE
DEBUG_TX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DEBUG_TX__BYP EQU CYREG_PRT2_BYP
DEBUG_TX__CTL EQU CYREG_PRT2_CTL
DEBUG_TX__DM0 EQU CYREG_PRT2_DM0
DEBUG_TX__DM1 EQU CYREG_PRT2_DM1
DEBUG_TX__DM2 EQU CYREG_PRT2_DM2
DEBUG_TX__DR EQU CYREG_PRT2_DR
DEBUG_TX__INP_DIS EQU CYREG_PRT2_INP_DIS
DEBUG_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DEBUG_TX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DEBUG_TX__LCD_EN EQU CYREG_PRT2_LCD_EN
DEBUG_TX__MASK EQU 0x01
DEBUG_TX__PORT EQU 2
DEBUG_TX__PRT EQU CYREG_PRT2_PRT
DEBUG_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DEBUG_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DEBUG_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DEBUG_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DEBUG_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DEBUG_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DEBUG_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DEBUG_TX__PS EQU CYREG_PRT2_PS
DEBUG_TX__SHIFT EQU 0
DEBUG_TX__SLW EQU CYREG_PRT2_SLW

; Cam_Rx_Intr
Cam_Rx_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Cam_Rx_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Cam_Rx_Intr__INTC_MASK EQU 0x01
Cam_Rx_Intr__INTC_NUMBER EQU 0
Cam_Rx_Intr__INTC_PRIOR_NUM EQU 7
Cam_Rx_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Cam_Rx_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Cam_Rx_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Cam_Tx_Intr
Cam_Tx_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Cam_Tx_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Cam_Tx_Intr__INTC_MASK EQU 0x02
Cam_Tx_Intr__INTC_NUMBER EQU 1
Cam_Tx_Intr__INTC_PRIOR_NUM EQU 7
Cam_Tx_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Cam_Tx_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Cam_Tx_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Comm_Rx_Intr
Comm_Rx_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Comm_Rx_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Comm_Rx_Intr__INTC_MASK EQU 0x04
Comm_Rx_Intr__INTC_NUMBER EQU 2
Comm_Rx_Intr__INTC_PRIOR_NUM EQU 7
Comm_Rx_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Comm_Rx_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Comm_Rx_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Comm_Tx_Intr
Comm_Tx_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Comm_Tx_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Comm_Tx_Intr__INTC_MASK EQU 0x08
Comm_Tx_Intr__INTC_NUMBER EQU 3
Comm_Tx_Intr__INTC_PRIOR_NUM EQU 7
Comm_Tx_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Comm_Tx_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Comm_Tx_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_TO_COMM_BUART
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_TO_COMM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_TO_COMM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_TO_COMM_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_TO_COMM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_TO_COMM_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
UART_TO_COMM_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_TO_COMM_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_TO_COMM_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_TO_COMM_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_TO_COMM_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_TO_COMM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_TO_COMM_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_TO_COMM_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_TO_COMM_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_TO_COMM_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_TO_COMM_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_TO_COMM_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_TO_COMM_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_TO_COMM_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_TO_COMM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_TO_COMM_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_TO_COMM_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_TO_COMM_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_TO_COMM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_TO_COMM_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_TO_COMM_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_TO_COMM_BUART_sRX_RxSts__3__POS EQU 3
UART_TO_COMM_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_TO_COMM_BUART_sRX_RxSts__4__POS EQU 4
UART_TO_COMM_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_TO_COMM_BUART_sRX_RxSts__5__POS EQU 5
UART_TO_COMM_BUART_sRX_RxSts__MASK EQU 0x38
UART_TO_COMM_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_TO_COMM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_TO_COMM_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_TO_COMM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_TO_COMM_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_TO_COMM_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_TO_COMM_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_TO_COMM_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_TO_COMM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_TO_COMM_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_TO_COMM_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_TO_COMM_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_TO_COMM_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_TO_COMM_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_TO_COMM_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_TO_COMM_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_TO_COMM_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_TO_COMM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_TO_COMM_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_TO_COMM_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_TO_COMM_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_TO_COMM_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_TO_COMM_BUART_sTX_TxSts__0__POS EQU 0
UART_TO_COMM_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_TO_COMM_BUART_sTX_TxSts__1__POS EQU 1
UART_TO_COMM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_TO_COMM_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_TO_COMM_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_TO_COMM_BUART_sTX_TxSts__2__POS EQU 2
UART_TO_COMM_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_TO_COMM_BUART_sTX_TxSts__3__POS EQU 3
UART_TO_COMM_BUART_sTX_TxSts__MASK EQU 0x0F
UART_TO_COMM_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_TO_COMM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_TO_COMM_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST

; UART_TO_COMM_IntClock
UART_TO_COMM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_TO_COMM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_TO_COMM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_TO_COMM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_TO_COMM_IntClock__INDEX EQU 0x02
UART_TO_COMM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_TO_COMM_IntClock__PM_ACT_MSK EQU 0x04
UART_TO_COMM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_TO_COMM_IntClock__PM_STBY_MSK EQU 0x04

; UART_TO_COMM_RXInternalInterrupt
UART_TO_COMM_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TO_COMM_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TO_COMM_RXInternalInterrupt__INTC_MASK EQU 0x10
UART_TO_COMM_RXInternalInterrupt__INTC_NUMBER EQU 4
UART_TO_COMM_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TO_COMM_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_TO_COMM_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TO_COMM_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_TO_COMM_TXInternalInterrupt
UART_TO_COMM_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TO_COMM_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TO_COMM_TXInternalInterrupt__INTC_MASK EQU 0x20
UART_TO_COMM_TXInternalInterrupt__INTC_NUMBER EQU 5
UART_TO_COMM_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TO_COMM_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_TO_COMM_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TO_COMM_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_TO_DEBUG_BUART
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_TO_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_TO_DEBUG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_TO_DEBUG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_TO_DEBUG_BUART_sTX_TxSts__0__POS EQU 0
UART_TO_DEBUG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_TO_DEBUG_BUART_sTX_TxSts__1__POS EQU 1
UART_TO_DEBUG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_TO_DEBUG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_TO_DEBUG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_TO_DEBUG_BUART_sTX_TxSts__2__POS EQU 2
UART_TO_DEBUG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_TO_DEBUG_BUART_sTX_TxSts__3__POS EQU 3
UART_TO_DEBUG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_TO_DEBUG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_TO_DEBUG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_TO_DEBUG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST

; UART_TO_DEBUG_IntClock
UART_TO_DEBUG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_TO_DEBUG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_TO_DEBUG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_TO_DEBUG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_TO_DEBUG_IntClock__INDEX EQU 0x01
UART_TO_DEBUG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_TO_DEBUG_IntClock__PM_ACT_MSK EQU 0x02
UART_TO_DEBUG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_TO_DEBUG_IntClock__PM_STBY_MSK EQU 0x02

; UART_TO_CAMERA_BUART
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_TO_CAMERA_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_TO_CAMERA_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_TO_CAMERA_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_TO_CAMERA_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_TO_CAMERA_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_TO_CAMERA_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_TO_CAMERA_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_TO_CAMERA_BUART_sRX_RxSts__3__POS EQU 3
UART_TO_CAMERA_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_TO_CAMERA_BUART_sRX_RxSts__4__POS EQU 4
UART_TO_CAMERA_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_TO_CAMERA_BUART_sRX_RxSts__5__POS EQU 5
UART_TO_CAMERA_BUART_sRX_RxSts__MASK EQU 0x38
UART_TO_CAMERA_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_TO_CAMERA_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_TO_CAMERA_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_TO_CAMERA_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_TO_CAMERA_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_TO_CAMERA_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_TO_CAMERA_BUART_sTX_TxSts__0__POS EQU 0
UART_TO_CAMERA_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_TO_CAMERA_BUART_sTX_TxSts__1__POS EQU 1
UART_TO_CAMERA_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_TO_CAMERA_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_TO_CAMERA_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_TO_CAMERA_BUART_sTX_TxSts__2__POS EQU 2
UART_TO_CAMERA_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_TO_CAMERA_BUART_sTX_TxSts__3__POS EQU 3
UART_TO_CAMERA_BUART_sTX_TxSts__MASK EQU 0x0F
UART_TO_CAMERA_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_TO_CAMERA_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_TO_CAMERA_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

; UART_TO_CAMERA_IntClock
UART_TO_CAMERA_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_TO_CAMERA_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_TO_CAMERA_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_TO_CAMERA_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_TO_CAMERA_IntClock__INDEX EQU 0x00
UART_TO_CAMERA_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_TO_CAMERA_IntClock__PM_ACT_MSK EQU 0x01
UART_TO_CAMERA_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_TO_CAMERA_IntClock__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
