/*
 * Copywight (C) 2017  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */
#ifndef _sdma0_4_0_OFFSET_HEADEW
#define _sdma0_4_0_OFFSET_HEADEW



// addwessBwock: sdma0_sdma0dec
// base addwess:	0x4980
#define mmSDMA0_UCODE_ADDW	0x0000
#define mmSDMA0_UCODE_ADDW_BASE_IDX	0
#define mmSDMA0_UCODE_DATA	0x0001
#define mmSDMA0_UCODE_DATA_BASE_IDX	0
#define mmSDMA0_VM_CNTW	0x0004
#define mmSDMA0_VM_CNTW_BASE_IDX	0
#define mmSDMA0_VM_CTX_WO	0x0005
#define mmSDMA0_VM_CTX_WO_BASE_IDX	0
#define mmSDMA0_VM_CTX_HI	0x0006
#define mmSDMA0_VM_CTX_HI_BASE_IDX	0
#define mmSDMA0_ACTIVE_FCN_ID	0x0007
#define mmSDMA0_ACTIVE_FCN_ID_BASE_IDX	0
#define mmSDMA0_VM_CTX_CNTW	0x0008
#define mmSDMA0_VM_CTX_CNTW_BASE_IDX	0
#define mmSDMA0_VIWT_WESET_WEQ	0x0009
#define mmSDMA0_VIWT_WESET_WEQ_BASE_IDX	0
#define mmSDMA0_VF_ENABWE	0x000a
#define mmSDMA0_VF_ENABWE_BASE_IDX	0
#define mmSDMA0_CONTEXT_WEG_TYPE0	0x000b
#define mmSDMA0_CONTEXT_WEG_TYPE0_BASE_IDX	0
#define mmSDMA0_CONTEXT_WEG_TYPE1	0x000c
#define mmSDMA0_CONTEXT_WEG_TYPE1_BASE_IDX	0
#define mmSDMA0_CONTEXT_WEG_TYPE2	0x000d
#define mmSDMA0_CONTEXT_WEG_TYPE2_BASE_IDX	0
#define mmSDMA0_CONTEXT_WEG_TYPE3	0x000e
#define mmSDMA0_CONTEXT_WEG_TYPE3_BASE_IDX	0
#define mmSDMA0_PUB_WEG_TYPE0	0x000f
#define mmSDMA0_PUB_WEG_TYPE0_BASE_IDX	0
#define mmSDMA0_PUB_WEG_TYPE1	0x0010
#define mmSDMA0_PUB_WEG_TYPE1_BASE_IDX	0
#define mmSDMA0_PUB_WEG_TYPE2	0x0011
#define mmSDMA0_PUB_WEG_TYPE2_BASE_IDX	0
#define mmSDMA0_PUB_WEG_TYPE3	0x0012
#define mmSDMA0_PUB_WEG_TYPE3_BASE_IDX	0
#define mmSDMA0_MMHUB_CNTW	0x0013
#define mmSDMA0_MMHUB_CNTW_BASE_IDX	0
#define mmSDMA0_CONTEXT_GWOUP_BOUNDAWY	0x0019
#define mmSDMA0_CONTEXT_GWOUP_BOUNDAWY_BASE_IDX	0
#define mmSDMA0_POWEW_CNTW	0x001a
#define mmSDMA0_POWEW_CNTW_BASE_IDX	0
#define mmSDMA0_CWK_CTWW	0x001b
#define mmSDMA0_CWK_CTWW_BASE_IDX	0
#define mmSDMA0_CNTW	0x001c
#define mmSDMA0_CNTW_BASE_IDX	0
#define mmSDMA0_CHICKEN_BITS	0x001d
#define mmSDMA0_CHICKEN_BITS_BASE_IDX	0
#define mmSDMA0_GB_ADDW_CONFIG	0x001e
#define mmSDMA0_GB_ADDW_CONFIG_BASE_IDX	0
#define mmSDMA0_GB_ADDW_CONFIG_WEAD	0x001f
#define mmSDMA0_GB_ADDW_CONFIG_WEAD_BASE_IDX	0
#define mmSDMA0_WB_WPTW_FETCH_HI	0x0020
#define mmSDMA0_WB_WPTW_FETCH_HI_BASE_IDX	0
#define mmSDMA0_SEM_WAIT_FAIW_TIMEW_CNTW	0x0021
#define mmSDMA0_SEM_WAIT_FAIW_TIMEW_CNTW_BASE_IDX	0
#define mmSDMA0_WB_WPTW_FETCH	0x0022
#define mmSDMA0_WB_WPTW_FETCH_BASE_IDX	0
#define mmSDMA0_IB_OFFSET_FETCH	0x0023
#define mmSDMA0_IB_OFFSET_FETCH_BASE_IDX	0
#define mmSDMA0_PWOGWAM	0x0024
#define mmSDMA0_PWOGWAM_BASE_IDX	0
#define mmSDMA0_STATUS_WEG	0x0025
#define mmSDMA0_STATUS_WEG_BASE_IDX	0
#define mmSDMA0_STATUS1_WEG	0x0026
#define mmSDMA0_STATUS1_WEG_BASE_IDX	0
#define mmSDMA0_WD_BUWST_CNTW	0x0027
#define mmSDMA0_WD_BUWST_CNTW_BASE_IDX	0
#define mmSDMA0_HBM_PAGE_CONFIG	0x0028
#define mmSDMA0_HBM_PAGE_CONFIG_BASE_IDX	0
#define mmSDMA0_UCODE_CHECKSUM	0x0029
#define mmSDMA0_UCODE_CHECKSUM_BASE_IDX	0
#define mmSDMA0_F32_CNTW	0x002a
#define mmSDMA0_F32_CNTW_BASE_IDX	0
#define mmSDMA0_FWEEZE	0x002b
#define mmSDMA0_FWEEZE_BASE_IDX	0
#define mmSDMA0_PHASE0_QUANTUM	0x002c
#define mmSDMA0_PHASE0_QUANTUM_BASE_IDX	0
#define mmSDMA0_PHASE1_QUANTUM	0x002d
#define mmSDMA0_PHASE1_QUANTUM_BASE_IDX	0
#define mmSDMA_POWEW_GATING	0x002e
#define mmSDMA_POWEW_GATING_BASE_IDX	0
#define mmSDMA_PGFSM_CONFIG	0x002f
#define mmSDMA_PGFSM_CONFIG_BASE_IDX	0
#define mmSDMA_PGFSM_WWITE	0x0030
#define mmSDMA_PGFSM_WWITE_BASE_IDX	0
#define mmSDMA_PGFSM_WEAD	0x0031
#define mmSDMA_PGFSM_WEAD_BASE_IDX	0
#define mmSDMA0_EDC_CONFIG	0x0032
#define mmSDMA0_EDC_CONFIG_BASE_IDX	0
#define mmSDMA0_BA_THWESHOWD	0x0033
#define mmSDMA0_BA_THWESHOWD_BASE_IDX	0
#define mmSDMA0_ID	0x0034
#define mmSDMA0_ID_BASE_IDX	0
#define mmSDMA0_VEWSION	0x0035
#define mmSDMA0_VEWSION_BASE_IDX	0
#define mmSDMA0_EDC_COUNTEW	0x0036
#define mmSDMA0_EDC_COUNTEW_BASE_IDX	0
#define mmSDMA0_EDC_COUNTEW_CWEAW	0x0037
#define mmSDMA0_EDC_COUNTEW_CWEAW_BASE_IDX	0
#define mmSDMA0_STATUS2_WEG	0x0038
#define mmSDMA0_STATUS2_WEG_BASE_IDX	0
#define mmSDMA0_ATOMIC_CNTW	0x0039
#define mmSDMA0_ATOMIC_CNTW_BASE_IDX	0
#define mmSDMA0_ATOMIC_PWEOP_WO	0x003a
#define mmSDMA0_ATOMIC_PWEOP_WO_BASE_IDX	0
#define mmSDMA0_ATOMIC_PWEOP_HI	0x003b
#define mmSDMA0_ATOMIC_PWEOP_HI_BASE_IDX	0
#define mmSDMA0_UTCW1_CNTW	0x003c
#define mmSDMA0_UTCW1_CNTW_BASE_IDX	0
#define mmSDMA0_UTCW1_WATEWMK	0x003d
#define mmSDMA0_UTCW1_WATEWMK_BASE_IDX	0
#define mmSDMA0_UTCW1_WD_STATUS	0x003e
#define mmSDMA0_UTCW1_WD_STATUS_BASE_IDX	0
#define mmSDMA0_UTCW1_WW_STATUS	0x003f
#define mmSDMA0_UTCW1_WW_STATUS_BASE_IDX	0
#define mmSDMA0_UTCW1_INV0	0x0040
#define mmSDMA0_UTCW1_INV0_BASE_IDX	0
#define mmSDMA0_UTCW1_INV1	0x0041
#define mmSDMA0_UTCW1_INV1_BASE_IDX	0
#define mmSDMA0_UTCW1_INV2	0x0042
#define mmSDMA0_UTCW1_INV2_BASE_IDX	0
#define mmSDMA0_UTCW1_WD_XNACK0	0x0043
#define mmSDMA0_UTCW1_WD_XNACK0_BASE_IDX	0
#define mmSDMA0_UTCW1_WD_XNACK1	0x0044
#define mmSDMA0_UTCW1_WD_XNACK1_BASE_IDX	0
#define mmSDMA0_UTCW1_WW_XNACK0	0x0045
#define mmSDMA0_UTCW1_WW_XNACK0_BASE_IDX	0
#define mmSDMA0_UTCW1_WW_XNACK1	0x0046
#define mmSDMA0_UTCW1_WW_XNACK1_BASE_IDX	0
#define mmSDMA0_UTCW1_TIMEOUT	0x0047
#define mmSDMA0_UTCW1_TIMEOUT_BASE_IDX	0
#define mmSDMA0_UTCW1_PAGE	0x0048
#define mmSDMA0_UTCW1_PAGE_BASE_IDX	0
#define mmSDMA0_POWEW_CNTW_IDWE	0x0049
#define mmSDMA0_POWEW_CNTW_IDWE_BASE_IDX	0
#define mmSDMA0_WEWAX_OWDEWING_WUT	0x004a
#define mmSDMA0_WEWAX_OWDEWING_WUT_BASE_IDX	0
#define mmSDMA0_CHICKEN_BITS_2	0x004b
#define mmSDMA0_CHICKEN_BITS_2_BASE_IDX	0
#define mmSDMA0_STATUS3_WEG	0x004c
#define mmSDMA0_STATUS3_WEG_BASE_IDX	0
#define mmSDMA0_PHYSICAW_ADDW_WO	0x004d
#define mmSDMA0_PHYSICAW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_PHYSICAW_ADDW_HI	0x004e
#define mmSDMA0_PHYSICAW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_PHASE2_QUANTUM	0x004f
#define mmSDMA0_PHASE2_QUANTUM_BASE_IDX	0
#define mmSDMA0_EWWOW_WOG	0x0050
#define mmSDMA0_EWWOW_WOG_BASE_IDX	0
#define mmSDMA0_PUB_DUMMY_WEG0	0x0051
#define mmSDMA0_PUB_DUMMY_WEG0_BASE_IDX	0
#define mmSDMA0_PUB_DUMMY_WEG1	0x0052
#define mmSDMA0_PUB_DUMMY_WEG1_BASE_IDX	0
#define mmSDMA0_PUB_DUMMY_WEG2	0x0053
#define mmSDMA0_PUB_DUMMY_WEG2_BASE_IDX	0
#define mmSDMA0_PUB_DUMMY_WEG3	0x0054
#define mmSDMA0_PUB_DUMMY_WEG3_BASE_IDX	0
#define mmSDMA0_F32_COUNTEW	0x0055
#define mmSDMA0_F32_COUNTEW_BASE_IDX	0
#define mmSDMA0_UNBWEAKABWE	0x0056
#define mmSDMA0_UNBWEAKABWE_BASE_IDX	0
#define mmSDMA0_PEWFMON_CNTW	0x0057
#define mmSDMA0_PEWFMON_CNTW_BASE_IDX	0
#define mmSDMA0_PEWFCOUNTEW0_WESUWT	0x0058
#define mmSDMA0_PEWFCOUNTEW0_WESUWT_BASE_IDX	0
#define mmSDMA0_PEWFCOUNTEW1_WESUWT	0x0059
#define mmSDMA0_PEWFCOUNTEW1_WESUWT_BASE_IDX	0
#define mmSDMA0_PEWFCOUNTEW_TAG_DEWAY_WANGE	0x005a
#define mmSDMA0_PEWFCOUNTEW_TAG_DEWAY_WANGE_BASE_IDX	0
#define mmSDMA0_CWD_CNTW	0x005b
#define mmSDMA0_CWD_CNTW_BASE_IDX	0
#define mmSDMA0_MMHUB_TWUSTWVW	0x005c
#define mmSDMA0_MMHUB_TWUSTWVW_BASE_IDX	0
#define mmSDMA0_GPU_IOV_VIOWATION_WOG	0x005d
#define mmSDMA0_GPU_IOV_VIOWATION_WOG_BASE_IDX	0
#define mmSDMA0_UWV_CNTW	0x005e
#define mmSDMA0_UWV_CNTW_BASE_IDX	0
#define mmSDMA0_EA_DBIT_ADDW_DATA	0x0060
#define mmSDMA0_EA_DBIT_ADDW_DATA_BASE_IDX	0
#define mmSDMA0_EA_DBIT_ADDW_INDEX	0x0061
#define mmSDMA0_EA_DBIT_ADDW_INDEX_BASE_IDX	0
#define mmSDMA0_GFX_WB_CNTW	0x0080
#define mmSDMA0_GFX_WB_CNTW_BASE_IDX	0
#define mmSDMA0_GFX_WB_BASE	0x0081
#define mmSDMA0_GFX_WB_BASE_BASE_IDX	0
#define mmSDMA0_GFX_WB_BASE_HI	0x0082
#define mmSDMA0_GFX_WB_BASE_HI_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW	0x0083
#define mmSDMA0_GFX_WB_WPTW_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW_HI	0x0084
#define mmSDMA0_GFX_WB_WPTW_HI_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW	0x0085
#define mmSDMA0_GFX_WB_WPTW_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW_HI	0x0086
#define mmSDMA0_GFX_WB_WPTW_HI_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW_POWW_CNTW	0x0087
#define mmSDMA0_GFX_WB_WPTW_POWW_CNTW_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW_ADDW_HI	0x0088
#define mmSDMA0_GFX_WB_WPTW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW_ADDW_WO	0x0089
#define mmSDMA0_GFX_WB_WPTW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_GFX_IB_CNTW	0x008a
#define mmSDMA0_GFX_IB_CNTW_BASE_IDX	0
#define mmSDMA0_GFX_IB_WPTW	0x008b
#define mmSDMA0_GFX_IB_WPTW_BASE_IDX	0
#define mmSDMA0_GFX_IB_OFFSET	0x008c
#define mmSDMA0_GFX_IB_OFFSET_BASE_IDX	0
#define mmSDMA0_GFX_IB_BASE_WO	0x008d
#define mmSDMA0_GFX_IB_BASE_WO_BASE_IDX	0
#define mmSDMA0_GFX_IB_BASE_HI	0x008e
#define mmSDMA0_GFX_IB_BASE_HI_BASE_IDX	0
#define mmSDMA0_GFX_IB_SIZE	0x008f
#define mmSDMA0_GFX_IB_SIZE_BASE_IDX	0
#define mmSDMA0_GFX_SKIP_CNTW	0x0090
#define mmSDMA0_GFX_SKIP_CNTW_BASE_IDX	0
#define mmSDMA0_GFX_CONTEXT_STATUS	0x0091
#define mmSDMA0_GFX_CONTEXT_STATUS_BASE_IDX	0
#define mmSDMA0_GFX_DOOWBEWW	0x0092
#define mmSDMA0_GFX_DOOWBEWW_BASE_IDX	0
#define mmSDMA0_GFX_CONTEXT_CNTW	0x0093
#define mmSDMA0_GFX_CONTEXT_CNTW_BASE_IDX	0
#define mmSDMA0_GFX_STATUS	0x00a8
#define mmSDMA0_GFX_STATUS_BASE_IDX	0
#define mmSDMA0_GFX_DOOWBEWW_WOG	0x00a9
#define mmSDMA0_GFX_DOOWBEWW_WOG_BASE_IDX	0
#define mmSDMA0_GFX_WATEWMAWK	0x00aa
#define mmSDMA0_GFX_WATEWMAWK_BASE_IDX	0
#define mmSDMA0_GFX_DOOWBEWW_OFFSET	0x00ab
#define mmSDMA0_GFX_DOOWBEWW_OFFSET_BASE_IDX	0
#define mmSDMA0_GFX_CSA_ADDW_WO	0x00ac
#define mmSDMA0_GFX_CSA_ADDW_WO_BASE_IDX	0
#define mmSDMA0_GFX_CSA_ADDW_HI	0x00ad
#define mmSDMA0_GFX_CSA_ADDW_HI_BASE_IDX	0
#define mmSDMA0_GFX_IB_SUB_WEMAIN	0x00af
#define mmSDMA0_GFX_IB_SUB_WEMAIN_BASE_IDX	0
#define mmSDMA0_GFX_PWEEMPT	0x00b0
#define mmSDMA0_GFX_PWEEMPT_BASE_IDX	0
#define mmSDMA0_GFX_DUMMY_WEG	0x00b1
#define mmSDMA0_GFX_DUMMY_WEG_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW_POWW_ADDW_HI	0x00b2
#define mmSDMA0_GFX_WB_WPTW_POWW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_GFX_WB_WPTW_POWW_ADDW_WO	0x00b3
#define mmSDMA0_GFX_WB_WPTW_POWW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_GFX_WB_AQW_CNTW	0x00b4
#define mmSDMA0_GFX_WB_AQW_CNTW_BASE_IDX	0
#define mmSDMA0_GFX_MINOW_PTW_UPDATE	0x00b5
#define mmSDMA0_GFX_MINOW_PTW_UPDATE_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA0	0x00c0
#define mmSDMA0_GFX_MIDCMD_DATA0_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA1	0x00c1
#define mmSDMA0_GFX_MIDCMD_DATA1_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA2	0x00c2
#define mmSDMA0_GFX_MIDCMD_DATA2_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA3	0x00c3
#define mmSDMA0_GFX_MIDCMD_DATA3_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA4	0x00c4
#define mmSDMA0_GFX_MIDCMD_DATA4_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA5	0x00c5
#define mmSDMA0_GFX_MIDCMD_DATA5_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA6	0x00c6
#define mmSDMA0_GFX_MIDCMD_DATA6_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA7	0x00c7
#define mmSDMA0_GFX_MIDCMD_DATA7_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_DATA8	0x00c8
#define mmSDMA0_GFX_MIDCMD_DATA8_BASE_IDX	0
#define mmSDMA0_GFX_MIDCMD_CNTW	0x00c9
#define mmSDMA0_GFX_MIDCMD_CNTW_BASE_IDX	0
#define mmSDMA0_PAGE_WB_CNTW	0x00e0
#define mmSDMA0_PAGE_WB_CNTW_BASE_IDX	0
#define mmSDMA0_PAGE_WB_BASE	0x00e1
#define mmSDMA0_PAGE_WB_BASE_BASE_IDX	0
#define mmSDMA0_PAGE_WB_BASE_HI	0x00e2
#define mmSDMA0_PAGE_WB_BASE_HI_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW	0x00e3
#define mmSDMA0_PAGE_WB_WPTW_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW_HI	0x00e4
#define mmSDMA0_PAGE_WB_WPTW_HI_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW	0x00e5
#define mmSDMA0_PAGE_WB_WPTW_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW_HI	0x00e6
#define mmSDMA0_PAGE_WB_WPTW_HI_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW_POWW_CNTW	0x00e7
#define mmSDMA0_PAGE_WB_WPTW_POWW_CNTW_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW_ADDW_HI	0x00e8
#define mmSDMA0_PAGE_WB_WPTW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW_ADDW_WO	0x00e9
#define mmSDMA0_PAGE_WB_WPTW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_PAGE_IB_CNTW	0x00ea
#define mmSDMA0_PAGE_IB_CNTW_BASE_IDX	0
#define mmSDMA0_PAGE_IB_WPTW	0x00eb
#define mmSDMA0_PAGE_IB_WPTW_BASE_IDX	0
#define mmSDMA0_PAGE_IB_OFFSET	0x00ec
#define mmSDMA0_PAGE_IB_OFFSET_BASE_IDX	0
#define mmSDMA0_PAGE_IB_BASE_WO	0x00ed
#define mmSDMA0_PAGE_IB_BASE_WO_BASE_IDX	0
#define mmSDMA0_PAGE_IB_BASE_HI	0x00ee
#define mmSDMA0_PAGE_IB_BASE_HI_BASE_IDX	0
#define mmSDMA0_PAGE_IB_SIZE	0x00ef
#define mmSDMA0_PAGE_IB_SIZE_BASE_IDX	0
#define mmSDMA0_PAGE_SKIP_CNTW	0x00f0
#define mmSDMA0_PAGE_SKIP_CNTW_BASE_IDX	0
#define mmSDMA0_PAGE_CONTEXT_STATUS	0x00f1
#define mmSDMA0_PAGE_CONTEXT_STATUS_BASE_IDX	0
#define mmSDMA0_PAGE_DOOWBEWW	0x00f2
#define mmSDMA0_PAGE_DOOWBEWW_BASE_IDX	0
#define mmSDMA0_PAGE_STATUS	0x0108
#define mmSDMA0_PAGE_STATUS_BASE_IDX	0
#define mmSDMA0_PAGE_DOOWBEWW_WOG	0x0109
#define mmSDMA0_PAGE_DOOWBEWW_WOG_BASE_IDX	0
#define mmSDMA0_PAGE_WATEWMAWK	0x010a
#define mmSDMA0_PAGE_WATEWMAWK_BASE_IDX	0
#define mmSDMA0_PAGE_DOOWBEWW_OFFSET	0x010b
#define mmSDMA0_PAGE_DOOWBEWW_OFFSET_BASE_IDX	0
#define mmSDMA0_PAGE_CSA_ADDW_WO	0x010c
#define mmSDMA0_PAGE_CSA_ADDW_WO_BASE_IDX	0
#define mmSDMA0_PAGE_CSA_ADDW_HI	0x010d
#define mmSDMA0_PAGE_CSA_ADDW_HI_BASE_IDX	0
#define mmSDMA0_PAGE_IB_SUB_WEMAIN	0x010f
#define mmSDMA0_PAGE_IB_SUB_WEMAIN_BASE_IDX	0
#define mmSDMA0_PAGE_PWEEMPT	0x0110
#define mmSDMA0_PAGE_PWEEMPT_BASE_IDX	0
#define mmSDMA0_PAGE_DUMMY_WEG	0x0111
#define mmSDMA0_PAGE_DUMMY_WEG_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW_POWW_ADDW_HI	0x0112
#define mmSDMA0_PAGE_WB_WPTW_POWW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_PAGE_WB_WPTW_POWW_ADDW_WO	0x0113
#define mmSDMA0_PAGE_WB_WPTW_POWW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_PAGE_WB_AQW_CNTW	0x0114
#define mmSDMA0_PAGE_WB_AQW_CNTW_BASE_IDX	0
#define mmSDMA0_PAGE_MINOW_PTW_UPDATE	0x0115
#define mmSDMA0_PAGE_MINOW_PTW_UPDATE_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA0	0x0120
#define mmSDMA0_PAGE_MIDCMD_DATA0_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA1	0x0121
#define mmSDMA0_PAGE_MIDCMD_DATA1_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA2	0x0122
#define mmSDMA0_PAGE_MIDCMD_DATA2_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA3	0x0123
#define mmSDMA0_PAGE_MIDCMD_DATA3_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA4	0x0124
#define mmSDMA0_PAGE_MIDCMD_DATA4_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA5	0x0125
#define mmSDMA0_PAGE_MIDCMD_DATA5_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA6	0x0126
#define mmSDMA0_PAGE_MIDCMD_DATA6_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA7	0x0127
#define mmSDMA0_PAGE_MIDCMD_DATA7_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_DATA8	0x0128
#define mmSDMA0_PAGE_MIDCMD_DATA8_BASE_IDX	0
#define mmSDMA0_PAGE_MIDCMD_CNTW	0x0129
#define mmSDMA0_PAGE_MIDCMD_CNTW_BASE_IDX	0
#define mmSDMA0_WWC0_WB_CNTW	0x0140
#define mmSDMA0_WWC0_WB_CNTW_BASE_IDX	0
#define mmSDMA0_WWC0_WB_BASE	0x0141
#define mmSDMA0_WWC0_WB_BASE_BASE_IDX	0
#define mmSDMA0_WWC0_WB_BASE_HI	0x0142
#define mmSDMA0_WWC0_WB_BASE_HI_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW	0x0143
#define mmSDMA0_WWC0_WB_WPTW_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW_HI	0x0144
#define mmSDMA0_WWC0_WB_WPTW_HI_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW	0x0145
#define mmSDMA0_WWC0_WB_WPTW_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW_HI	0x0146
#define mmSDMA0_WWC0_WB_WPTW_HI_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW_POWW_CNTW	0x0147
#define mmSDMA0_WWC0_WB_WPTW_POWW_CNTW_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW_ADDW_HI	0x0148
#define mmSDMA0_WWC0_WB_WPTW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW_ADDW_WO	0x0149
#define mmSDMA0_WWC0_WB_WPTW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_WWC0_IB_CNTW	0x014a
#define mmSDMA0_WWC0_IB_CNTW_BASE_IDX	0
#define mmSDMA0_WWC0_IB_WPTW	0x014b
#define mmSDMA0_WWC0_IB_WPTW_BASE_IDX	0
#define mmSDMA0_WWC0_IB_OFFSET	0x014c
#define mmSDMA0_WWC0_IB_OFFSET_BASE_IDX	0
#define mmSDMA0_WWC0_IB_BASE_WO	0x014d
#define mmSDMA0_WWC0_IB_BASE_WO_BASE_IDX	0
#define mmSDMA0_WWC0_IB_BASE_HI	0x014e
#define mmSDMA0_WWC0_IB_BASE_HI_BASE_IDX	0
#define mmSDMA0_WWC0_IB_SIZE	0x014f
#define mmSDMA0_WWC0_IB_SIZE_BASE_IDX	0
#define mmSDMA0_WWC0_SKIP_CNTW	0x0150
#define mmSDMA0_WWC0_SKIP_CNTW_BASE_IDX	0
#define mmSDMA0_WWC0_CONTEXT_STATUS	0x0151
#define mmSDMA0_WWC0_CONTEXT_STATUS_BASE_IDX	0
#define mmSDMA0_WWC0_DOOWBEWW	0x0152
#define mmSDMA0_WWC0_DOOWBEWW_BASE_IDX	0
#define mmSDMA0_WWC0_STATUS	0x0168
#define mmSDMA0_WWC0_STATUS_BASE_IDX	0
#define mmSDMA0_WWC0_DOOWBEWW_WOG	0x0169
#define mmSDMA0_WWC0_DOOWBEWW_WOG_BASE_IDX	0
#define mmSDMA0_WWC0_WATEWMAWK	0x016a
#define mmSDMA0_WWC0_WATEWMAWK_BASE_IDX	0
#define mmSDMA0_WWC0_DOOWBEWW_OFFSET	0x016b
#define mmSDMA0_WWC0_DOOWBEWW_OFFSET_BASE_IDX	0
#define mmSDMA0_WWC0_CSA_ADDW_WO	0x016c
#define mmSDMA0_WWC0_CSA_ADDW_WO_BASE_IDX	0
#define mmSDMA0_WWC0_CSA_ADDW_HI	0x016d
#define mmSDMA0_WWC0_CSA_ADDW_HI_BASE_IDX	0
#define mmSDMA0_WWC0_IB_SUB_WEMAIN	0x016f
#define mmSDMA0_WWC0_IB_SUB_WEMAIN_BASE_IDX	0
#define mmSDMA0_WWC0_PWEEMPT	0x0170
#define mmSDMA0_WWC0_PWEEMPT_BASE_IDX	0
#define mmSDMA0_WWC0_DUMMY_WEG	0x0171
#define mmSDMA0_WWC0_DUMMY_WEG_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW_POWW_ADDW_HI	0x0172
#define mmSDMA0_WWC0_WB_WPTW_POWW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_WWC0_WB_WPTW_POWW_ADDW_WO	0x0173
#define mmSDMA0_WWC0_WB_WPTW_POWW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_WWC0_WB_AQW_CNTW	0x0174
#define mmSDMA0_WWC0_WB_AQW_CNTW_BASE_IDX	0
#define mmSDMA0_WWC0_MINOW_PTW_UPDATE	0x0175
#define mmSDMA0_WWC0_MINOW_PTW_UPDATE_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA0	0x0180
#define mmSDMA0_WWC0_MIDCMD_DATA0_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA1	0x0181
#define mmSDMA0_WWC0_MIDCMD_DATA1_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA2	0x0182
#define mmSDMA0_WWC0_MIDCMD_DATA2_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA3	0x0183
#define mmSDMA0_WWC0_MIDCMD_DATA3_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA4	0x0184
#define mmSDMA0_WWC0_MIDCMD_DATA4_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA5	0x0185
#define mmSDMA0_WWC0_MIDCMD_DATA5_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA6	0x0186
#define mmSDMA0_WWC0_MIDCMD_DATA6_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA7	0x0187
#define mmSDMA0_WWC0_MIDCMD_DATA7_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_DATA8	0x0188
#define mmSDMA0_WWC0_MIDCMD_DATA8_BASE_IDX	0
#define mmSDMA0_WWC0_MIDCMD_CNTW	0x0189
#define mmSDMA0_WWC0_MIDCMD_CNTW_BASE_IDX	0
#define mmSDMA0_WWC1_WB_CNTW	0x01a0
#define mmSDMA0_WWC1_WB_CNTW_BASE_IDX	0
#define mmSDMA0_WWC1_WB_BASE	0x01a1
#define mmSDMA0_WWC1_WB_BASE_BASE_IDX	0
#define mmSDMA0_WWC1_WB_BASE_HI	0x01a2
#define mmSDMA0_WWC1_WB_BASE_HI_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW	0x01a3
#define mmSDMA0_WWC1_WB_WPTW_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW_HI	0x01a4
#define mmSDMA0_WWC1_WB_WPTW_HI_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW	0x01a5
#define mmSDMA0_WWC1_WB_WPTW_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW_HI	0x01a6
#define mmSDMA0_WWC1_WB_WPTW_HI_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW_POWW_CNTW	0x01a7
#define mmSDMA0_WWC1_WB_WPTW_POWW_CNTW_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW_ADDW_HI	0x01a8
#define mmSDMA0_WWC1_WB_WPTW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW_ADDW_WO	0x01a9
#define mmSDMA0_WWC1_WB_WPTW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_WWC1_IB_CNTW	0x01aa
#define mmSDMA0_WWC1_IB_CNTW_BASE_IDX	0
#define mmSDMA0_WWC1_IB_WPTW	0x01ab
#define mmSDMA0_WWC1_IB_WPTW_BASE_IDX	0
#define mmSDMA0_WWC1_IB_OFFSET	0x01ac
#define mmSDMA0_WWC1_IB_OFFSET_BASE_IDX	0
#define mmSDMA0_WWC1_IB_BASE_WO	0x01ad
#define mmSDMA0_WWC1_IB_BASE_WO_BASE_IDX	0
#define mmSDMA0_WWC1_IB_BASE_HI	0x01ae
#define mmSDMA0_WWC1_IB_BASE_HI_BASE_IDX	0
#define mmSDMA0_WWC1_IB_SIZE	0x01af
#define mmSDMA0_WWC1_IB_SIZE_BASE_IDX	0
#define mmSDMA0_WWC1_SKIP_CNTW	0x01b0
#define mmSDMA0_WWC1_SKIP_CNTW_BASE_IDX	0
#define mmSDMA0_WWC1_CONTEXT_STATUS	0x01b1
#define mmSDMA0_WWC1_CONTEXT_STATUS_BASE_IDX	0
#define mmSDMA0_WWC1_DOOWBEWW	0x01b2
#define mmSDMA0_WWC1_DOOWBEWW_BASE_IDX	0
#define mmSDMA0_WWC1_STATUS	0x01c8
#define mmSDMA0_WWC1_STATUS_BASE_IDX	0
#define mmSDMA0_WWC1_DOOWBEWW_WOG	0x01c9
#define mmSDMA0_WWC1_DOOWBEWW_WOG_BASE_IDX	0
#define mmSDMA0_WWC1_WATEWMAWK	0x01ca
#define mmSDMA0_WWC1_WATEWMAWK_BASE_IDX	0
#define mmSDMA0_WWC1_DOOWBEWW_OFFSET	0x01cb
#define mmSDMA0_WWC1_DOOWBEWW_OFFSET_BASE_IDX	0
#define mmSDMA0_WWC1_CSA_ADDW_WO	0x01cc
#define mmSDMA0_WWC1_CSA_ADDW_WO_BASE_IDX	0
#define mmSDMA0_WWC1_CSA_ADDW_HI	0x01cd
#define mmSDMA0_WWC1_CSA_ADDW_HI_BASE_IDX	0
#define mmSDMA0_WWC1_IB_SUB_WEMAIN	0x01cf
#define mmSDMA0_WWC1_IB_SUB_WEMAIN_BASE_IDX	0
#define mmSDMA0_WWC1_PWEEMPT	0x01d0
#define mmSDMA0_WWC1_PWEEMPT_BASE_IDX	0
#define mmSDMA0_WWC1_DUMMY_WEG	0x01d1
#define mmSDMA0_WWC1_DUMMY_WEG_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW_POWW_ADDW_HI	0x01d2
#define mmSDMA0_WWC1_WB_WPTW_POWW_ADDW_HI_BASE_IDX	0
#define mmSDMA0_WWC1_WB_WPTW_POWW_ADDW_WO	0x01d3
#define mmSDMA0_WWC1_WB_WPTW_POWW_ADDW_WO_BASE_IDX	0
#define mmSDMA0_WWC1_WB_AQW_CNTW	0x01d4
#define mmSDMA0_WWC1_WB_AQW_CNTW_BASE_IDX	0
#define mmSDMA0_WWC1_MINOW_PTW_UPDATE	0x01d5
#define mmSDMA0_WWC1_MINOW_PTW_UPDATE_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA0	0x01e0
#define mmSDMA0_WWC1_MIDCMD_DATA0_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA1	0x01e1
#define mmSDMA0_WWC1_MIDCMD_DATA1_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA2	0x01e2
#define mmSDMA0_WWC1_MIDCMD_DATA2_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA3	0x01e3
#define mmSDMA0_WWC1_MIDCMD_DATA3_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA4	0x01e4
#define mmSDMA0_WWC1_MIDCMD_DATA4_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA5	0x01e5
#define mmSDMA0_WWC1_MIDCMD_DATA5_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA6	0x01e6
#define mmSDMA0_WWC1_MIDCMD_DATA6_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA7	0x01e7
#define mmSDMA0_WWC1_MIDCMD_DATA7_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_DATA8	0x01e8
#define mmSDMA0_WWC1_MIDCMD_DATA8_BASE_IDX	0
#define mmSDMA0_WWC1_MIDCMD_CNTW	0x01e9
#define mmSDMA0_WWC1_MIDCMD_CNTW_BASE_IDX	0

#endif
