# HDL_Practice
Some HDL Implementation Sample in Verilog

## Practice 1 - Half Adder
 

## License
MIT license
