
UFEC23.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f15c  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  0800f350  0800f350  0001f350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f778  0800f778  000200c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f778  0800f778  0001f778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f780  0800f780  000200c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f780  0800f780  0001f780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f784  0800f784  0001f784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c0  20000000  0800f788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003024  200000c0  0800f848  000200c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200030e4  0800f848  000230e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027c41  00000000  00000000  000200e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054e5  00000000  00000000  00047d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b88  00000000  00000000  0004d210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001978  00000000  00000000  0004ed98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002545a  00000000  00000000  00050710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021ae2  00000000  00000000  00075b6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c767d  00000000  00000000  0009764c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015ecc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e74  00000000  00000000  0015ed1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200000c0 	.word	0x200000c0
 800020c:	00000000 	.word	0x00000000
 8000210:	0800f334 	.word	0x0800f334

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200000c4 	.word	0x200000c4
 800022c:	0800f334 	.word	0x0800f334

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2f>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b10:	bf24      	itt	cs
 8000b12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1a:	d90d      	bls.n	8000b38 <__aeabi_d2f+0x30>
 8000b1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b3c:	d121      	bne.n	8000b82 <__aeabi_d2f+0x7a>
 8000b3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b42:	bfbc      	itt	lt
 8000b44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	4770      	bxlt	lr
 8000b4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b52:	f1c2 0218 	rsb	r2, r2, #24
 8000b56:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b62:	bf18      	it	ne
 8000b64:	f040 0001 	orrne.w	r0, r0, #1
 8000b68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b74:	ea40 000c 	orr.w	r0, r0, ip
 8000b78:	fa23 f302 	lsr.w	r3, r3, r2
 8000b7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b80:	e7cc      	b.n	8000b1c <__aeabi_d2f+0x14>
 8000b82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b86:	d107      	bne.n	8000b98 <__aeabi_d2f+0x90>
 8000b88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b8c:	bf1e      	ittt	ne
 8000b8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b96:	4770      	bxne	lr
 8000b98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_frsub>:
 8000ba8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bac:	e002      	b.n	8000bb4 <__addsf3>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_fsub>:
 8000bb0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bb4 <__addsf3>:
 8000bb4:	0042      	lsls	r2, r0, #1
 8000bb6:	bf1f      	itttt	ne
 8000bb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bbc:	ea92 0f03 	teqne	r2, r3
 8000bc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc8:	d06a      	beq.n	8000ca0 <__addsf3+0xec>
 8000bca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd2:	bfc1      	itttt	gt
 8000bd4:	18d2      	addgt	r2, r2, r3
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	4048      	eorgt	r0, r1
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	bfb8      	it	lt
 8000bde:	425b      	neglt	r3, r3
 8000be0:	2b19      	cmp	r3, #25
 8000be2:	bf88      	it	hi
 8000be4:	4770      	bxhi	lr
 8000be6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c02:	bf18      	it	ne
 8000c04:	4249      	negne	r1, r1
 8000c06:	ea92 0f03 	teq	r2, r3
 8000c0a:	d03f      	beq.n	8000c8c <__addsf3+0xd8>
 8000c0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c10:	fa41 fc03 	asr.w	ip, r1, r3
 8000c14:	eb10 000c 	adds.w	r0, r0, ip
 8000c18:	f1c3 0320 	rsb	r3, r3, #32
 8000c1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c24:	d502      	bpl.n	8000c2c <__addsf3+0x78>
 8000c26:	4249      	negs	r1, r1
 8000c28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c30:	d313      	bcc.n	8000c5a <__addsf3+0xa6>
 8000c32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c36:	d306      	bcc.n	8000c46 <__addsf3+0x92>
 8000c38:	0840      	lsrs	r0, r0, #1
 8000c3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3e:	f102 0201 	add.w	r2, r2, #1
 8000c42:	2afe      	cmp	r2, #254	; 0xfe
 8000c44:	d251      	bcs.n	8000cea <__addsf3+0x136>
 8000c46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4e:	bf08      	it	eq
 8000c50:	f020 0001 	biceq.w	r0, r0, #1
 8000c54:	ea40 0003 	orr.w	r0, r0, r3
 8000c58:	4770      	bx	lr
 8000c5a:	0049      	lsls	r1, r1, #1
 8000c5c:	eb40 0000 	adc.w	r0, r0, r0
 8000c60:	3a01      	subs	r2, #1
 8000c62:	bf28      	it	cs
 8000c64:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c68:	d2ed      	bcs.n	8000c46 <__addsf3+0x92>
 8000c6a:	fab0 fc80 	clz	ip, r0
 8000c6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c72:	ebb2 020c 	subs.w	r2, r2, ip
 8000c76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7a:	bfaa      	itet	ge
 8000c7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c80:	4252      	neglt	r2, r2
 8000c82:	4318      	orrge	r0, r3
 8000c84:	bfbc      	itt	lt
 8000c86:	40d0      	lsrlt	r0, r2
 8000c88:	4318      	orrlt	r0, r3
 8000c8a:	4770      	bx	lr
 8000c8c:	f092 0f00 	teq	r2, #0
 8000c90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c94:	bf06      	itte	eq
 8000c96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c9a:	3201      	addeq	r2, #1
 8000c9c:	3b01      	subne	r3, #1
 8000c9e:	e7b5      	b.n	8000c0c <__addsf3+0x58>
 8000ca0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca8:	bf18      	it	ne
 8000caa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cae:	d021      	beq.n	8000cf4 <__addsf3+0x140>
 8000cb0:	ea92 0f03 	teq	r2, r3
 8000cb4:	d004      	beq.n	8000cc0 <__addsf3+0x10c>
 8000cb6:	f092 0f00 	teq	r2, #0
 8000cba:	bf08      	it	eq
 8000cbc:	4608      	moveq	r0, r1
 8000cbe:	4770      	bx	lr
 8000cc0:	ea90 0f01 	teq	r0, r1
 8000cc4:	bf1c      	itt	ne
 8000cc6:	2000      	movne	r0, #0
 8000cc8:	4770      	bxne	lr
 8000cca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cce:	d104      	bne.n	8000cda <__addsf3+0x126>
 8000cd0:	0040      	lsls	r0, r0, #1
 8000cd2:	bf28      	it	cs
 8000cd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd8:	4770      	bx	lr
 8000cda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cde:	bf3c      	itt	cc
 8000ce0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bxcc	lr
 8000ce6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf2:	4770      	bx	lr
 8000cf4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf8:	bf16      	itet	ne
 8000cfa:	4608      	movne	r0, r1
 8000cfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d00:	4601      	movne	r1, r0
 8000d02:	0242      	lsls	r2, r0, #9
 8000d04:	bf06      	itte	eq
 8000d06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0a:	ea90 0f01 	teqeq	r0, r1
 8000d0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d12:	4770      	bx	lr

08000d14 <__aeabi_ui2f>:
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e004      	b.n	8000d24 <__aeabi_i2f+0x8>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_i2f>:
 8000d1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d20:	bf48      	it	mi
 8000d22:	4240      	negmi	r0, r0
 8000d24:	ea5f 0c00 	movs.w	ip, r0
 8000d28:	bf08      	it	eq
 8000d2a:	4770      	bxeq	lr
 8000d2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d30:	4601      	mov	r1, r0
 8000d32:	f04f 0000 	mov.w	r0, #0
 8000d36:	e01c      	b.n	8000d72 <__aeabi_l2f+0x2a>

08000d38 <__aeabi_ul2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e00a      	b.n	8000d5c <__aeabi_l2f+0x14>
 8000d46:	bf00      	nop

08000d48 <__aeabi_l2f>:
 8000d48:	ea50 0201 	orrs.w	r2, r0, r1
 8000d4c:	bf08      	it	eq
 8000d4e:	4770      	bxeq	lr
 8000d50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__aeabi_l2f+0x14>
 8000d56:	4240      	negs	r0, r0
 8000d58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5c:	ea5f 0c01 	movs.w	ip, r1
 8000d60:	bf02      	ittt	eq
 8000d62:	4684      	moveq	ip, r0
 8000d64:	4601      	moveq	r1, r0
 8000d66:	2000      	moveq	r0, #0
 8000d68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d6c:	bf08      	it	eq
 8000d6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d76:	fabc f28c 	clz	r2, ip
 8000d7a:	3a08      	subs	r2, #8
 8000d7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d80:	db10      	blt.n	8000da4 <__aeabi_l2f+0x5c>
 8000d82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d86:	4463      	add	r3, ip
 8000d88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8c:	f1c2 0220 	rsb	r2, r2, #32
 8000d90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d94:	fa20 f202 	lsr.w	r2, r0, r2
 8000d98:	eb43 0002 	adc.w	r0, r3, r2
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f102 0220 	add.w	r2, r2, #32
 8000da8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dac:	f1c2 0220 	rsb	r2, r2, #32
 8000db0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db4:	fa21 f202 	lsr.w	r2, r1, r2
 8000db8:	eb43 0002 	adc.w	r0, r3, r2
 8000dbc:	bf08      	it	eq
 8000dbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc2:	4770      	bx	lr

08000dc4 <__aeabi_fmul>:
 8000dc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dcc:	bf1e      	ittt	ne
 8000dce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dd2:	ea92 0f0c 	teqne	r2, ip
 8000dd6:	ea93 0f0c 	teqne	r3, ip
 8000dda:	d06f      	beq.n	8000ebc <__aeabi_fmul+0xf8>
 8000ddc:	441a      	add	r2, r3
 8000dde:	ea80 0c01 	eor.w	ip, r0, r1
 8000de2:	0240      	lsls	r0, r0, #9
 8000de4:	bf18      	it	ne
 8000de6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dea:	d01e      	beq.n	8000e2a <__aeabi_fmul+0x66>
 8000dec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000df0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000df4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dfc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e00:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e04:	bf3e      	ittt	cc
 8000e06:	0049      	lslcc	r1, r1, #1
 8000e08:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e0c:	005b      	lslcc	r3, r3, #1
 8000e0e:	ea40 0001 	orr.w	r0, r0, r1
 8000e12:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e16:	2afd      	cmp	r2, #253	; 0xfd
 8000e18:	d81d      	bhi.n	8000e56 <__aeabi_fmul+0x92>
 8000e1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e22:	bf08      	it	eq
 8000e24:	f020 0001 	biceq.w	r0, r0, #1
 8000e28:	4770      	bx	lr
 8000e2a:	f090 0f00 	teq	r0, #0
 8000e2e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e32:	bf08      	it	eq
 8000e34:	0249      	lsleq	r1, r1, #9
 8000e36:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e3a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e3e:	3a7f      	subs	r2, #127	; 0x7f
 8000e40:	bfc2      	ittt	gt
 8000e42:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e46:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e4a:	4770      	bxgt	lr
 8000e4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	3a01      	subs	r2, #1
 8000e56:	dc5d      	bgt.n	8000f14 <__aeabi_fmul+0x150>
 8000e58:	f112 0f19 	cmn.w	r2, #25
 8000e5c:	bfdc      	itt	le
 8000e5e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e62:	4770      	bxle	lr
 8000e64:	f1c2 0200 	rsb	r2, r2, #0
 8000e68:	0041      	lsls	r1, r0, #1
 8000e6a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e6e:	f1c2 0220 	rsb	r2, r2, #32
 8000e72:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e76:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e7a:	f140 0000 	adc.w	r0, r0, #0
 8000e7e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e82:	bf08      	it	eq
 8000e84:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e88:	4770      	bx	lr
 8000e8a:	f092 0f00 	teq	r2, #0
 8000e8e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e92:	bf02      	ittt	eq
 8000e94:	0040      	lsleq	r0, r0, #1
 8000e96:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e9a:	3a01      	subeq	r2, #1
 8000e9c:	d0f9      	beq.n	8000e92 <__aeabi_fmul+0xce>
 8000e9e:	ea40 000c 	orr.w	r0, r0, ip
 8000ea2:	f093 0f00 	teq	r3, #0
 8000ea6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	bf02      	ittt	eq
 8000eac:	0049      	lsleq	r1, r1, #1
 8000eae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eb2:	3b01      	subeq	r3, #1
 8000eb4:	d0f9      	beq.n	8000eaa <__aeabi_fmul+0xe6>
 8000eb6:	ea41 010c 	orr.w	r1, r1, ip
 8000eba:	e78f      	b.n	8000ddc <__aeabi_fmul+0x18>
 8000ebc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec0:	ea92 0f0c 	teq	r2, ip
 8000ec4:	bf18      	it	ne
 8000ec6:	ea93 0f0c 	teqne	r3, ip
 8000eca:	d00a      	beq.n	8000ee2 <__aeabi_fmul+0x11e>
 8000ecc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ed0:	bf18      	it	ne
 8000ed2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ed6:	d1d8      	bne.n	8000e8a <__aeabi_fmul+0xc6>
 8000ed8:	ea80 0001 	eor.w	r0, r0, r1
 8000edc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ee0:	4770      	bx	lr
 8000ee2:	f090 0f00 	teq	r0, #0
 8000ee6:	bf17      	itett	ne
 8000ee8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eec:	4608      	moveq	r0, r1
 8000eee:	f091 0f00 	teqne	r1, #0
 8000ef2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ef6:	d014      	beq.n	8000f22 <__aeabi_fmul+0x15e>
 8000ef8:	ea92 0f0c 	teq	r2, ip
 8000efc:	d101      	bne.n	8000f02 <__aeabi_fmul+0x13e>
 8000efe:	0242      	lsls	r2, r0, #9
 8000f00:	d10f      	bne.n	8000f22 <__aeabi_fmul+0x15e>
 8000f02:	ea93 0f0c 	teq	r3, ip
 8000f06:	d103      	bne.n	8000f10 <__aeabi_fmul+0x14c>
 8000f08:	024b      	lsls	r3, r1, #9
 8000f0a:	bf18      	it	ne
 8000f0c:	4608      	movne	r0, r1
 8000f0e:	d108      	bne.n	8000f22 <__aeabi_fmul+0x15e>
 8000f10:	ea80 0001 	eor.w	r0, r0, r1
 8000f14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f18:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f20:	4770      	bx	lr
 8000f22:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f26:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f2a:	4770      	bx	lr

08000f2c <__aeabi_fdiv>:
 8000f2c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f30:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f34:	bf1e      	ittt	ne
 8000f36:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f3a:	ea92 0f0c 	teqne	r2, ip
 8000f3e:	ea93 0f0c 	teqne	r3, ip
 8000f42:	d069      	beq.n	8001018 <__aeabi_fdiv+0xec>
 8000f44:	eba2 0203 	sub.w	r2, r2, r3
 8000f48:	ea80 0c01 	eor.w	ip, r0, r1
 8000f4c:	0249      	lsls	r1, r1, #9
 8000f4e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f52:	d037      	beq.n	8000fc4 <__aeabi_fdiv+0x98>
 8000f54:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f58:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f5c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f60:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f64:	428b      	cmp	r3, r1
 8000f66:	bf38      	it	cc
 8000f68:	005b      	lslcc	r3, r3, #1
 8000f6a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f6e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f72:	428b      	cmp	r3, r1
 8000f74:	bf24      	itt	cs
 8000f76:	1a5b      	subcs	r3, r3, r1
 8000f78:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f7c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f80:	bf24      	itt	cs
 8000f82:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f86:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f8a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f8e:	bf24      	itt	cs
 8000f90:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f94:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f98:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f9c:	bf24      	itt	cs
 8000f9e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fa2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fa6:	011b      	lsls	r3, r3, #4
 8000fa8:	bf18      	it	ne
 8000faa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fae:	d1e0      	bne.n	8000f72 <__aeabi_fdiv+0x46>
 8000fb0:	2afd      	cmp	r2, #253	; 0xfd
 8000fb2:	f63f af50 	bhi.w	8000e56 <__aeabi_fmul+0x92>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fbc:	bf08      	it	eq
 8000fbe:	f020 0001 	biceq.w	r0, r0, #1
 8000fc2:	4770      	bx	lr
 8000fc4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fcc:	327f      	adds	r2, #127	; 0x7f
 8000fce:	bfc2      	ittt	gt
 8000fd0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fd4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd8:	4770      	bxgt	lr
 8000fda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fde:	f04f 0300 	mov.w	r3, #0
 8000fe2:	3a01      	subs	r2, #1
 8000fe4:	e737      	b.n	8000e56 <__aeabi_fmul+0x92>
 8000fe6:	f092 0f00 	teq	r2, #0
 8000fea:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fee:	bf02      	ittt	eq
 8000ff0:	0040      	lsleq	r0, r0, #1
 8000ff2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ff6:	3a01      	subeq	r2, #1
 8000ff8:	d0f9      	beq.n	8000fee <__aeabi_fdiv+0xc2>
 8000ffa:	ea40 000c 	orr.w	r0, r0, ip
 8000ffe:	f093 0f00 	teq	r3, #0
 8001002:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001006:	bf02      	ittt	eq
 8001008:	0049      	lsleq	r1, r1, #1
 800100a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800100e:	3b01      	subeq	r3, #1
 8001010:	d0f9      	beq.n	8001006 <__aeabi_fdiv+0xda>
 8001012:	ea41 010c 	orr.w	r1, r1, ip
 8001016:	e795      	b.n	8000f44 <__aeabi_fdiv+0x18>
 8001018:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800101c:	ea92 0f0c 	teq	r2, ip
 8001020:	d108      	bne.n	8001034 <__aeabi_fdiv+0x108>
 8001022:	0242      	lsls	r2, r0, #9
 8001024:	f47f af7d 	bne.w	8000f22 <__aeabi_fmul+0x15e>
 8001028:	ea93 0f0c 	teq	r3, ip
 800102c:	f47f af70 	bne.w	8000f10 <__aeabi_fmul+0x14c>
 8001030:	4608      	mov	r0, r1
 8001032:	e776      	b.n	8000f22 <__aeabi_fmul+0x15e>
 8001034:	ea93 0f0c 	teq	r3, ip
 8001038:	d104      	bne.n	8001044 <__aeabi_fdiv+0x118>
 800103a:	024b      	lsls	r3, r1, #9
 800103c:	f43f af4c 	beq.w	8000ed8 <__aeabi_fmul+0x114>
 8001040:	4608      	mov	r0, r1
 8001042:	e76e      	b.n	8000f22 <__aeabi_fmul+0x15e>
 8001044:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001048:	bf18      	it	ne
 800104a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800104e:	d1ca      	bne.n	8000fe6 <__aeabi_fdiv+0xba>
 8001050:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001054:	f47f af5c 	bne.w	8000f10 <__aeabi_fmul+0x14c>
 8001058:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800105c:	f47f af3c 	bne.w	8000ed8 <__aeabi_fmul+0x114>
 8001060:	e75f      	b.n	8000f22 <__aeabi_fmul+0x15e>
 8001062:	bf00      	nop

08001064 <__gesf2>:
 8001064:	f04f 3cff 	mov.w	ip, #4294967295
 8001068:	e006      	b.n	8001078 <__cmpsf2+0x4>
 800106a:	bf00      	nop

0800106c <__lesf2>:
 800106c:	f04f 0c01 	mov.w	ip, #1
 8001070:	e002      	b.n	8001078 <__cmpsf2+0x4>
 8001072:	bf00      	nop

08001074 <__cmpsf2>:
 8001074:	f04f 0c01 	mov.w	ip, #1
 8001078:	f84d cd04 	str.w	ip, [sp, #-4]!
 800107c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001080:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001084:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001088:	bf18      	it	ne
 800108a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800108e:	d011      	beq.n	80010b4 <__cmpsf2+0x40>
 8001090:	b001      	add	sp, #4
 8001092:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001096:	bf18      	it	ne
 8001098:	ea90 0f01 	teqne	r0, r1
 800109c:	bf58      	it	pl
 800109e:	ebb2 0003 	subspl.w	r0, r2, r3
 80010a2:	bf88      	it	hi
 80010a4:	17c8      	asrhi	r0, r1, #31
 80010a6:	bf38      	it	cc
 80010a8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010ac:	bf18      	it	ne
 80010ae:	f040 0001 	orrne.w	r0, r0, #1
 80010b2:	4770      	bx	lr
 80010b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010b8:	d102      	bne.n	80010c0 <__cmpsf2+0x4c>
 80010ba:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010be:	d105      	bne.n	80010cc <__cmpsf2+0x58>
 80010c0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010c4:	d1e4      	bne.n	8001090 <__cmpsf2+0x1c>
 80010c6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ca:	d0e1      	beq.n	8001090 <__cmpsf2+0x1c>
 80010cc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop

080010d4 <__aeabi_cfrcmple>:
 80010d4:	4684      	mov	ip, r0
 80010d6:	4608      	mov	r0, r1
 80010d8:	4661      	mov	r1, ip
 80010da:	e7ff      	b.n	80010dc <__aeabi_cfcmpeq>

080010dc <__aeabi_cfcmpeq>:
 80010dc:	b50f      	push	{r0, r1, r2, r3, lr}
 80010de:	f7ff ffc9 	bl	8001074 <__cmpsf2>
 80010e2:	2800      	cmp	r0, #0
 80010e4:	bf48      	it	mi
 80010e6:	f110 0f00 	cmnmi.w	r0, #0
 80010ea:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ec <__aeabi_fcmpeq>:
 80010ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f0:	f7ff fff4 	bl	80010dc <__aeabi_cfcmpeq>
 80010f4:	bf0c      	ite	eq
 80010f6:	2001      	moveq	r0, #1
 80010f8:	2000      	movne	r0, #0
 80010fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fe:	bf00      	nop

08001100 <__aeabi_fcmplt>:
 8001100:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001104:	f7ff ffea 	bl	80010dc <__aeabi_cfcmpeq>
 8001108:	bf34      	ite	cc
 800110a:	2001      	movcc	r0, #1
 800110c:	2000      	movcs	r0, #0
 800110e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001112:	bf00      	nop

08001114 <__aeabi_fcmple>:
 8001114:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001118:	f7ff ffe0 	bl	80010dc <__aeabi_cfcmpeq>
 800111c:	bf94      	ite	ls
 800111e:	2001      	movls	r0, #1
 8001120:	2000      	movhi	r0, #0
 8001122:	f85d fb08 	ldr.w	pc, [sp], #8
 8001126:	bf00      	nop

08001128 <__aeabi_fcmpge>:
 8001128:	f84d ed08 	str.w	lr, [sp, #-8]!
 800112c:	f7ff ffd2 	bl	80010d4 <__aeabi_cfrcmple>
 8001130:	bf94      	ite	ls
 8001132:	2001      	movls	r0, #1
 8001134:	2000      	movhi	r0, #0
 8001136:	f85d fb08 	ldr.w	pc, [sp], #8
 800113a:	bf00      	nop

0800113c <__aeabi_fcmpgt>:
 800113c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001140:	f7ff ffc8 	bl	80010d4 <__aeabi_cfrcmple>
 8001144:	bf34      	ite	cc
 8001146:	2001      	movcc	r0, #1
 8001148:	2000      	movcs	r0, #0
 800114a:	f85d fb08 	ldr.w	pc, [sp], #8
 800114e:	bf00      	nop

08001150 <__aeabi_f2iz>:
 8001150:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001154:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001158:	d30f      	bcc.n	800117a <__aeabi_f2iz+0x2a>
 800115a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800115e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001162:	d90d      	bls.n	8001180 <__aeabi_f2iz+0x30>
 8001164:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001168:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800116c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001170:	fa23 f002 	lsr.w	r0, r3, r2
 8001174:	bf18      	it	ne
 8001176:	4240      	negne	r0, r0
 8001178:	4770      	bx	lr
 800117a:	f04f 0000 	mov.w	r0, #0
 800117e:	4770      	bx	lr
 8001180:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001184:	d101      	bne.n	800118a <__aeabi_f2iz+0x3a>
 8001186:	0242      	lsls	r2, r0, #9
 8001188:	d105      	bne.n	8001196 <__aeabi_f2iz+0x46>
 800118a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800118e:	bf08      	it	eq
 8001190:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001194:	4770      	bx	lr
 8001196:	f04f 0000 	mov.w	r0, #0
 800119a:	4770      	bx	lr

0800119c <__aeabi_f2uiz>:
 800119c:	0042      	lsls	r2, r0, #1
 800119e:	d20e      	bcs.n	80011be <__aeabi_f2uiz+0x22>
 80011a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011a4:	d30b      	bcc.n	80011be <__aeabi_f2uiz+0x22>
 80011a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011ae:	d409      	bmi.n	80011c4 <__aeabi_f2uiz+0x28>
 80011b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011b8:	fa23 f002 	lsr.w	r0, r3, r2
 80011bc:	4770      	bx	lr
 80011be:	f04f 0000 	mov.w	r0, #0
 80011c2:	4770      	bx	lr
 80011c4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011c8:	d101      	bne.n	80011ce <__aeabi_f2uiz+0x32>
 80011ca:	0242      	lsls	r2, r0, #9
 80011cc:	d102      	bne.n	80011d4 <__aeabi_f2uiz+0x38>
 80011ce:	f04f 30ff 	mov.w	r0, #4294967295
 80011d2:	4770      	bx	lr
 80011d4:	f04f 0000 	mov.w	r0, #0
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop

080011dc <__aeabi_uldivmod>:
 80011dc:	b953      	cbnz	r3, 80011f4 <__aeabi_uldivmod+0x18>
 80011de:	b94a      	cbnz	r2, 80011f4 <__aeabi_uldivmod+0x18>
 80011e0:	2900      	cmp	r1, #0
 80011e2:	bf08      	it	eq
 80011e4:	2800      	cmpeq	r0, #0
 80011e6:	bf1c      	itt	ne
 80011e8:	f04f 31ff 	movne.w	r1, #4294967295
 80011ec:	f04f 30ff 	movne.w	r0, #4294967295
 80011f0:	f000 b96e 	b.w	80014d0 <__aeabi_idiv0>
 80011f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80011f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011fc:	f000 f806 	bl	800120c <__udivmoddi4>
 8001200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001208:	b004      	add	sp, #16
 800120a:	4770      	bx	lr

0800120c <__udivmoddi4>:
 800120c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001210:	9e08      	ldr	r6, [sp, #32]
 8001212:	460d      	mov	r5, r1
 8001214:	4604      	mov	r4, r0
 8001216:	468e      	mov	lr, r1
 8001218:	2b00      	cmp	r3, #0
 800121a:	f040 8083 	bne.w	8001324 <__udivmoddi4+0x118>
 800121e:	428a      	cmp	r2, r1
 8001220:	4617      	mov	r7, r2
 8001222:	d947      	bls.n	80012b4 <__udivmoddi4+0xa8>
 8001224:	fab2 f382 	clz	r3, r2
 8001228:	b14b      	cbz	r3, 800123e <__udivmoddi4+0x32>
 800122a:	f1c3 0120 	rsb	r1, r3, #32
 800122e:	fa05 fe03 	lsl.w	lr, r5, r3
 8001232:	fa20 f101 	lsr.w	r1, r0, r1
 8001236:	409f      	lsls	r7, r3
 8001238:	ea41 0e0e 	orr.w	lr, r1, lr
 800123c:	409c      	lsls	r4, r3
 800123e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001242:	fbbe fcf8 	udiv	ip, lr, r8
 8001246:	fa1f f987 	uxth.w	r9, r7
 800124a:	fb08 e21c 	mls	r2, r8, ip, lr
 800124e:	fb0c f009 	mul.w	r0, ip, r9
 8001252:	0c21      	lsrs	r1, r4, #16
 8001254:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001258:	4290      	cmp	r0, r2
 800125a:	d90a      	bls.n	8001272 <__udivmoddi4+0x66>
 800125c:	18ba      	adds	r2, r7, r2
 800125e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8001262:	f080 8118 	bcs.w	8001496 <__udivmoddi4+0x28a>
 8001266:	4290      	cmp	r0, r2
 8001268:	f240 8115 	bls.w	8001496 <__udivmoddi4+0x28a>
 800126c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001270:	443a      	add	r2, r7
 8001272:	1a12      	subs	r2, r2, r0
 8001274:	fbb2 f0f8 	udiv	r0, r2, r8
 8001278:	fb08 2210 	mls	r2, r8, r0, r2
 800127c:	fb00 f109 	mul.w	r1, r0, r9
 8001280:	b2a4      	uxth	r4, r4
 8001282:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001286:	42a1      	cmp	r1, r4
 8001288:	d909      	bls.n	800129e <__udivmoddi4+0x92>
 800128a:	193c      	adds	r4, r7, r4
 800128c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001290:	f080 8103 	bcs.w	800149a <__udivmoddi4+0x28e>
 8001294:	42a1      	cmp	r1, r4
 8001296:	f240 8100 	bls.w	800149a <__udivmoddi4+0x28e>
 800129a:	3802      	subs	r0, #2
 800129c:	443c      	add	r4, r7
 800129e:	1a64      	subs	r4, r4, r1
 80012a0:	2100      	movs	r1, #0
 80012a2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80012a6:	b11e      	cbz	r6, 80012b0 <__udivmoddi4+0xa4>
 80012a8:	2200      	movs	r2, #0
 80012aa:	40dc      	lsrs	r4, r3
 80012ac:	e9c6 4200 	strd	r4, r2, [r6]
 80012b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012b4:	b902      	cbnz	r2, 80012b8 <__udivmoddi4+0xac>
 80012b6:	deff      	udf	#255	; 0xff
 80012b8:	fab2 f382 	clz	r3, r2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d14f      	bne.n	8001360 <__udivmoddi4+0x154>
 80012c0:	1a8d      	subs	r5, r1, r2
 80012c2:	2101      	movs	r1, #1
 80012c4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80012c8:	fa1f f882 	uxth.w	r8, r2
 80012cc:	fbb5 fcfe 	udiv	ip, r5, lr
 80012d0:	fb0e 551c 	mls	r5, lr, ip, r5
 80012d4:	fb08 f00c 	mul.w	r0, r8, ip
 80012d8:	0c22      	lsrs	r2, r4, #16
 80012da:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80012de:	42a8      	cmp	r0, r5
 80012e0:	d907      	bls.n	80012f2 <__udivmoddi4+0xe6>
 80012e2:	197d      	adds	r5, r7, r5
 80012e4:	f10c 32ff 	add.w	r2, ip, #4294967295
 80012e8:	d202      	bcs.n	80012f0 <__udivmoddi4+0xe4>
 80012ea:	42a8      	cmp	r0, r5
 80012ec:	f200 80e9 	bhi.w	80014c2 <__udivmoddi4+0x2b6>
 80012f0:	4694      	mov	ip, r2
 80012f2:	1a2d      	subs	r5, r5, r0
 80012f4:	fbb5 f0fe 	udiv	r0, r5, lr
 80012f8:	fb0e 5510 	mls	r5, lr, r0, r5
 80012fc:	fb08 f800 	mul.w	r8, r8, r0
 8001300:	b2a4      	uxth	r4, r4
 8001302:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001306:	45a0      	cmp	r8, r4
 8001308:	d907      	bls.n	800131a <__udivmoddi4+0x10e>
 800130a:	193c      	adds	r4, r7, r4
 800130c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001310:	d202      	bcs.n	8001318 <__udivmoddi4+0x10c>
 8001312:	45a0      	cmp	r8, r4
 8001314:	f200 80d9 	bhi.w	80014ca <__udivmoddi4+0x2be>
 8001318:	4610      	mov	r0, r2
 800131a:	eba4 0408 	sub.w	r4, r4, r8
 800131e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001322:	e7c0      	b.n	80012a6 <__udivmoddi4+0x9a>
 8001324:	428b      	cmp	r3, r1
 8001326:	d908      	bls.n	800133a <__udivmoddi4+0x12e>
 8001328:	2e00      	cmp	r6, #0
 800132a:	f000 80b1 	beq.w	8001490 <__udivmoddi4+0x284>
 800132e:	2100      	movs	r1, #0
 8001330:	e9c6 0500 	strd	r0, r5, [r6]
 8001334:	4608      	mov	r0, r1
 8001336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800133a:	fab3 f183 	clz	r1, r3
 800133e:	2900      	cmp	r1, #0
 8001340:	d14b      	bne.n	80013da <__udivmoddi4+0x1ce>
 8001342:	42ab      	cmp	r3, r5
 8001344:	d302      	bcc.n	800134c <__udivmoddi4+0x140>
 8001346:	4282      	cmp	r2, r0
 8001348:	f200 80b9 	bhi.w	80014be <__udivmoddi4+0x2b2>
 800134c:	1a84      	subs	r4, r0, r2
 800134e:	eb65 0303 	sbc.w	r3, r5, r3
 8001352:	2001      	movs	r0, #1
 8001354:	469e      	mov	lr, r3
 8001356:	2e00      	cmp	r6, #0
 8001358:	d0aa      	beq.n	80012b0 <__udivmoddi4+0xa4>
 800135a:	e9c6 4e00 	strd	r4, lr, [r6]
 800135e:	e7a7      	b.n	80012b0 <__udivmoddi4+0xa4>
 8001360:	409f      	lsls	r7, r3
 8001362:	f1c3 0220 	rsb	r2, r3, #32
 8001366:	40d1      	lsrs	r1, r2
 8001368:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800136c:	fbb1 f0fe 	udiv	r0, r1, lr
 8001370:	fa1f f887 	uxth.w	r8, r7
 8001374:	fb0e 1110 	mls	r1, lr, r0, r1
 8001378:	fa24 f202 	lsr.w	r2, r4, r2
 800137c:	409d      	lsls	r5, r3
 800137e:	fb00 fc08 	mul.w	ip, r0, r8
 8001382:	432a      	orrs	r2, r5
 8001384:	0c15      	lsrs	r5, r2, #16
 8001386:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800138a:	45ac      	cmp	ip, r5
 800138c:	fa04 f403 	lsl.w	r4, r4, r3
 8001390:	d909      	bls.n	80013a6 <__udivmoddi4+0x19a>
 8001392:	197d      	adds	r5, r7, r5
 8001394:	f100 31ff 	add.w	r1, r0, #4294967295
 8001398:	f080 808f 	bcs.w	80014ba <__udivmoddi4+0x2ae>
 800139c:	45ac      	cmp	ip, r5
 800139e:	f240 808c 	bls.w	80014ba <__udivmoddi4+0x2ae>
 80013a2:	3802      	subs	r0, #2
 80013a4:	443d      	add	r5, r7
 80013a6:	eba5 050c 	sub.w	r5, r5, ip
 80013aa:	fbb5 f1fe 	udiv	r1, r5, lr
 80013ae:	fb0e 5c11 	mls	ip, lr, r1, r5
 80013b2:	fb01 f908 	mul.w	r9, r1, r8
 80013b6:	b295      	uxth	r5, r2
 80013b8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80013bc:	45a9      	cmp	r9, r5
 80013be:	d907      	bls.n	80013d0 <__udivmoddi4+0x1c4>
 80013c0:	197d      	adds	r5, r7, r5
 80013c2:	f101 32ff 	add.w	r2, r1, #4294967295
 80013c6:	d274      	bcs.n	80014b2 <__udivmoddi4+0x2a6>
 80013c8:	45a9      	cmp	r9, r5
 80013ca:	d972      	bls.n	80014b2 <__udivmoddi4+0x2a6>
 80013cc:	3902      	subs	r1, #2
 80013ce:	443d      	add	r5, r7
 80013d0:	eba5 0509 	sub.w	r5, r5, r9
 80013d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013d8:	e778      	b.n	80012cc <__udivmoddi4+0xc0>
 80013da:	f1c1 0720 	rsb	r7, r1, #32
 80013de:	408b      	lsls	r3, r1
 80013e0:	fa22 fc07 	lsr.w	ip, r2, r7
 80013e4:	ea4c 0c03 	orr.w	ip, ip, r3
 80013e8:	fa25 f407 	lsr.w	r4, r5, r7
 80013ec:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80013f0:	fbb4 f9fe 	udiv	r9, r4, lr
 80013f4:	fa1f f88c 	uxth.w	r8, ip
 80013f8:	fb0e 4419 	mls	r4, lr, r9, r4
 80013fc:	fa20 f307 	lsr.w	r3, r0, r7
 8001400:	fb09 fa08 	mul.w	sl, r9, r8
 8001404:	408d      	lsls	r5, r1
 8001406:	431d      	orrs	r5, r3
 8001408:	0c2b      	lsrs	r3, r5, #16
 800140a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800140e:	45a2      	cmp	sl, r4
 8001410:	fa02 f201 	lsl.w	r2, r2, r1
 8001414:	fa00 f301 	lsl.w	r3, r0, r1
 8001418:	d909      	bls.n	800142e <__udivmoddi4+0x222>
 800141a:	eb1c 0404 	adds.w	r4, ip, r4
 800141e:	f109 30ff 	add.w	r0, r9, #4294967295
 8001422:	d248      	bcs.n	80014b6 <__udivmoddi4+0x2aa>
 8001424:	45a2      	cmp	sl, r4
 8001426:	d946      	bls.n	80014b6 <__udivmoddi4+0x2aa>
 8001428:	f1a9 0902 	sub.w	r9, r9, #2
 800142c:	4464      	add	r4, ip
 800142e:	eba4 040a 	sub.w	r4, r4, sl
 8001432:	fbb4 f0fe 	udiv	r0, r4, lr
 8001436:	fb0e 4410 	mls	r4, lr, r0, r4
 800143a:	fb00 fa08 	mul.w	sl, r0, r8
 800143e:	b2ad      	uxth	r5, r5
 8001440:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001444:	45a2      	cmp	sl, r4
 8001446:	d908      	bls.n	800145a <__udivmoddi4+0x24e>
 8001448:	eb1c 0404 	adds.w	r4, ip, r4
 800144c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001450:	d22d      	bcs.n	80014ae <__udivmoddi4+0x2a2>
 8001452:	45a2      	cmp	sl, r4
 8001454:	d92b      	bls.n	80014ae <__udivmoddi4+0x2a2>
 8001456:	3802      	subs	r0, #2
 8001458:	4464      	add	r4, ip
 800145a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800145e:	fba0 8902 	umull	r8, r9, r0, r2
 8001462:	eba4 040a 	sub.w	r4, r4, sl
 8001466:	454c      	cmp	r4, r9
 8001468:	46c6      	mov	lr, r8
 800146a:	464d      	mov	r5, r9
 800146c:	d319      	bcc.n	80014a2 <__udivmoddi4+0x296>
 800146e:	d016      	beq.n	800149e <__udivmoddi4+0x292>
 8001470:	b15e      	cbz	r6, 800148a <__udivmoddi4+0x27e>
 8001472:	ebb3 020e 	subs.w	r2, r3, lr
 8001476:	eb64 0405 	sbc.w	r4, r4, r5
 800147a:	fa04 f707 	lsl.w	r7, r4, r7
 800147e:	fa22 f301 	lsr.w	r3, r2, r1
 8001482:	431f      	orrs	r7, r3
 8001484:	40cc      	lsrs	r4, r1
 8001486:	e9c6 7400 	strd	r7, r4, [r6]
 800148a:	2100      	movs	r1, #0
 800148c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001490:	4631      	mov	r1, r6
 8001492:	4630      	mov	r0, r6
 8001494:	e70c      	b.n	80012b0 <__udivmoddi4+0xa4>
 8001496:	468c      	mov	ip, r1
 8001498:	e6eb      	b.n	8001272 <__udivmoddi4+0x66>
 800149a:	4610      	mov	r0, r2
 800149c:	e6ff      	b.n	800129e <__udivmoddi4+0x92>
 800149e:	4543      	cmp	r3, r8
 80014a0:	d2e6      	bcs.n	8001470 <__udivmoddi4+0x264>
 80014a2:	ebb8 0e02 	subs.w	lr, r8, r2
 80014a6:	eb69 050c 	sbc.w	r5, r9, ip
 80014aa:	3801      	subs	r0, #1
 80014ac:	e7e0      	b.n	8001470 <__udivmoddi4+0x264>
 80014ae:	4628      	mov	r0, r5
 80014b0:	e7d3      	b.n	800145a <__udivmoddi4+0x24e>
 80014b2:	4611      	mov	r1, r2
 80014b4:	e78c      	b.n	80013d0 <__udivmoddi4+0x1c4>
 80014b6:	4681      	mov	r9, r0
 80014b8:	e7b9      	b.n	800142e <__udivmoddi4+0x222>
 80014ba:	4608      	mov	r0, r1
 80014bc:	e773      	b.n	80013a6 <__udivmoddi4+0x19a>
 80014be:	4608      	mov	r0, r1
 80014c0:	e749      	b.n	8001356 <__udivmoddi4+0x14a>
 80014c2:	f1ac 0c02 	sub.w	ip, ip, #2
 80014c6:	443d      	add	r5, r7
 80014c8:	e713      	b.n	80012f2 <__udivmoddi4+0xe6>
 80014ca:	3802      	subs	r0, #2
 80014cc:	443c      	add	r4, r7
 80014ce:	e724      	b.n	800131a <__udivmoddi4+0x10e>

080014d0 <__aeabi_idiv0>:
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop

080014d4 <DebugManager>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Steppermanager */
void DebugManager(void const * argument)
{
 80014d4:	b5b0      	push	{r4, r5, r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

	State TempAlgoState;

	for(;;)
	{
		osDelay(5000);
 80014dc:	f241 3088 	movw	r0, #5000	; 0x1388
 80014e0:	f008 fea1 	bl	800a226 <osDelay>
		HAL_RTC_GetTime(&hrtc,&sTime,0);
 80014e4:	2200      	movs	r2, #0
 80014e6:	4973      	ldr	r1, [pc, #460]	; (80016b4 <DebugManager+0x1e0>)
 80014e8:	4873      	ldr	r0, [pc, #460]	; (80016b8 <DebugManager+0x1e4>)
 80014ea:	f007 fac7 	bl	8008a7c <HAL_RTC_GetTime>
		printf("#");
 80014ee:	2023      	movs	r0, #35	; 0x23
 80014f0:	f00b ffec 	bl	800d4cc <putchar>
		printf("%02i:%02i:%02i ",sTime.Hours,sTime.Minutes,sTime.Seconds);
 80014f4:	4b6f      	ldr	r3, [pc, #444]	; (80016b4 <DebugManager+0x1e0>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	4619      	mov	r1, r3
 80014fa:	4b6e      	ldr	r3, [pc, #440]	; (80016b4 <DebugManager+0x1e0>)
 80014fc:	785b      	ldrb	r3, [r3, #1]
 80014fe:	461a      	mov	r2, r3
 8001500:	4b6c      	ldr	r3, [pc, #432]	; (80016b4 <DebugManager+0x1e0>)
 8001502:	789b      	ldrb	r3, [r3, #2]
 8001504:	486d      	ldr	r0, [pc, #436]	; (80016bc <DebugManager+0x1e8>)
 8001506:	f00b ffc9 	bl	800d49c <iprintf>
		printf("Tavant:%iF TArriere:%iF Plenum:%iF ",Algo_getBaffleTemp()/10,Algo_getRearTemp()/10,Algo_getPlenumTemp()/10);
 800150a:	f002 faed 	bl	8003ae8 <Algo_getBaffleTemp>
 800150e:	4603      	mov	r3, r0
 8001510:	4a6b      	ldr	r2, [pc, #428]	; (80016c0 <DebugManager+0x1ec>)
 8001512:	fb82 1203 	smull	r1, r2, r2, r3
 8001516:	1092      	asrs	r2, r2, #2
 8001518:	17db      	asrs	r3, r3, #31
 800151a:	1ad4      	subs	r4, r2, r3
 800151c:	f002 fada 	bl	8003ad4 <Algo_getRearTemp>
 8001520:	4603      	mov	r3, r0
 8001522:	4a67      	ldr	r2, [pc, #412]	; (80016c0 <DebugManager+0x1ec>)
 8001524:	fb82 1203 	smull	r1, r2, r2, r3
 8001528:	1092      	asrs	r2, r2, #2
 800152a:	17db      	asrs	r3, r3, #31
 800152c:	1ad5      	subs	r5, r2, r3
 800152e:	f002 faf3 	bl	8003b18 <Algo_getPlenumTemp>
 8001532:	4603      	mov	r3, r0
 8001534:	4a62      	ldr	r2, [pc, #392]	; (80016c0 <DebugManager+0x1ec>)
 8001536:	fb82 1203 	smull	r1, r2, r2, r3
 800153a:	1092      	asrs	r2, r2, #2
 800153c:	17db      	asrs	r3, r3, #31
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	462a      	mov	r2, r5
 8001542:	4621      	mov	r1, r4
 8001544:	485f      	ldr	r0, [pc, #380]	; (80016c4 <DebugManager+0x1f0>)
 8001546:	f00b ffa9 	bl	800d49c <iprintf>
		printf("State:");
 800154a:	485f      	ldr	r0, [pc, #380]	; (80016c8 <DebugManager+0x1f4>)
 800154c:	f00b ffa6 	bl	800d49c <iprintf>

		TempAlgoState = Algo_getState();
 8001550:	f002 fa94 	bl	8003a7c <Algo_getState>
 8001554:	4603      	mov	r3, r0
 8001556:	73fb      	strb	r3, [r7, #15]
		switch (TempAlgoState) {
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	2b0c      	cmp	r3, #12
 800155c:	d850      	bhi.n	8001600 <DebugManager+0x12c>
 800155e:	a201      	add	r2, pc, #4	; (adr r2, 8001564 <DebugManager+0x90>)
 8001560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001564:	08001599 	.word	0x08001599
 8001568:	080015a1 	.word	0x080015a1
 800156c:	080015c9 	.word	0x080015c9
 8001570:	080015a9 	.word	0x080015a9
 8001574:	080015b1 	.word	0x080015b1
 8001578:	080015b9 	.word	0x080015b9
 800157c:	080015c1 	.word	0x080015c1
 8001580:	080015e1 	.word	0x080015e1
 8001584:	080015d1 	.word	0x080015d1
 8001588:	080015d9 	.word	0x080015d9
 800158c:	080015e9 	.word	0x080015e9
 8001590:	080015f1 	.word	0x080015f1
 8001594:	080015f9 	.word	0x080015f9
			case ZEROING_STEPPER:
				printf("ZEROING_STEP");
 8001598:	484c      	ldr	r0, [pc, #304]	; (80016cc <DebugManager+0x1f8>)
 800159a:	f00b ff7f 	bl	800d49c <iprintf>
				break;
 800159e:	e033      	b.n	8001608 <DebugManager+0x134>
			case WAITING:
				printf("WAITING");
 80015a0:	484b      	ldr	r0, [pc, #300]	; (80016d0 <DebugManager+0x1fc>)
 80015a2:	f00b ff7b 	bl	800d49c <iprintf>
				break;
 80015a6:	e02f      	b.n	8001608 <DebugManager+0x134>
			case TEMPERATURE_RISE:
				printf("TEMP_RISE");
 80015a8:	484a      	ldr	r0, [pc, #296]	; (80016d4 <DebugManager+0x200>)
 80015aa:	f00b ff77 	bl	800d49c <iprintf>
				break;
 80015ae:	e02b      	b.n	8001608 <DebugManager+0x134>
			case COMBUSTION_LOW:
				printf("COMB_LOW");
 80015b0:	4849      	ldr	r0, [pc, #292]	; (80016d8 <DebugManager+0x204>)
 80015b2:	f00b ff73 	bl	800d49c <iprintf>
				break;
 80015b6:	e027      	b.n	8001608 <DebugManager+0x134>
			case COMBUSTION_LOW2:
				printf("COMB_LOW2");
 80015b8:	4848      	ldr	r0, [pc, #288]	; (80016dc <DebugManager+0x208>)
 80015ba:	f00b ff6f 	bl	800d49c <iprintf>
				break;
 80015be:	e023      	b.n	8001608 <DebugManager+0x134>
			case COMBUSTION_HIGH:
				printf("COMB_HIGH");
 80015c0:	4847      	ldr	r0, [pc, #284]	; (80016e0 <DebugManager+0x20c>)
 80015c2:	f00b ff6b 	bl	800d49c <iprintf>
				break;
 80015c6:	e01f      	b.n	8001608 <DebugManager+0x134>
			case RELOAD_IGNITION:
				printf("RELOAD_IGNI");
 80015c8:	4846      	ldr	r0, [pc, #280]	; (80016e4 <DebugManager+0x210>)
 80015ca:	f00b ff67 	bl	800d49c <iprintf>
				break;
 80015ce:	e01b      	b.n	8001608 <DebugManager+0x134>
			case FLAME_LOSS:
				printf("FLAME_LOSS");
 80015d0:	4845      	ldr	r0, [pc, #276]	; (80016e8 <DebugManager+0x214>)
 80015d2:	f00b ff63 	bl	800d49c <iprintf>
				break;
 80015d6:	e017      	b.n	8001608 <DebugManager+0x134>
			case COAL_HIGH:
				printf("COAL_HIGH");
 80015d8:	4844      	ldr	r0, [pc, #272]	; (80016ec <DebugManager+0x218>)
 80015da:	f00b ff5f 	bl	800d49c <iprintf>
				break;
 80015de:	e013      	b.n	8001608 <DebugManager+0x134>
			case COAL_LOW:
				printf("COAL_LOW");
 80015e0:	4843      	ldr	r0, [pc, #268]	; (80016f0 <DebugManager+0x21c>)
 80015e2:	f00b ff5b 	bl	800d49c <iprintf>
				break;
 80015e6:	e00f      	b.n	8001608 <DebugManager+0x134>
			case OVERTEMP:
				printf("OVERTEMP");
 80015e8:	4842      	ldr	r0, [pc, #264]	; (80016f4 <DebugManager+0x220>)
 80015ea:	f00b ff57 	bl	800d49c <iprintf>
				break;
 80015ee:	e00b      	b.n	8001608 <DebugManager+0x134>
			case SAFETY:
				printf("SAFETY");
 80015f0:	4841      	ldr	r0, [pc, #260]	; (80016f8 <DebugManager+0x224>)
 80015f2:	f00b ff53 	bl	800d49c <iprintf>
				break;
 80015f6:	e007      	b.n	8001608 <DebugManager+0x134>
			case PRODUCTION_TEST:
				printf("PRODTEST");
 80015f8:	4840      	ldr	r0, [pc, #256]	; (80016fc <DebugManager+0x228>)
 80015fa:	f00b ff4f 	bl	800d49c <iprintf>
				break;
 80015fe:	e003      	b.n	8001608 <DebugManager+0x134>
			default:
				printf("UNKNOWN");
 8001600:	483f      	ldr	r0, [pc, #252]	; (8001700 <DebugManager+0x22c>)
 8001602:	f00b ff4b 	bl	800d49c <iprintf>
				break;
 8001606:	bf00      	nop
		}
		printf(" tStat:");
 8001608:	483e      	ldr	r0, [pc, #248]	; (8001704 <DebugManager+0x230>)
 800160a:	f00b ff47 	bl	800d49c <iprintf>
		if (Algo_getThermostatRequest())
 800160e:	f002 fabb 	bl	8003b88 <Algo_getThermostatRequest>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <DebugManager+0x14c>
		{
			printf("ON ");
 8001618:	483b      	ldr	r0, [pc, #236]	; (8001708 <DebugManager+0x234>)
 800161a:	f00b ff3f 	bl	800d49c <iprintf>
 800161e:	e002      	b.n	8001626 <DebugManager+0x152>
		}
		else
		{
			printf("OFF ");
 8001620:	483a      	ldr	r0, [pc, #232]	; (800170c <DebugManager+0x238>)
 8001622:	f00b ff3b 	bl	800d49c <iprintf>
		}
		printf("dTav:%i",(int)Algo_getBaffleTempSlope());
 8001626:	f002 f9e7 	bl	80039f8 <Algo_getBaffleTempSlope>
 800162a:	4603      	mov	r3, r0
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fd8f 	bl	8001150 <__aeabi_f2iz>
 8001632:	4603      	mov	r3, r0
 8001634:	4619      	mov	r1, r3
 8001636:	4836      	ldr	r0, [pc, #216]	; (8001710 <DebugManager+0x23c>)
 8001638:	f00b ff30 	bl	800d49c <iprintf>
		printf(" FanSpeed:%i ",Mot_getFanSpeed());
 800163c:	f000 fd46 	bl	80020cc <Mot_getFanSpeed>
 8001640:	4603      	mov	r3, r0
 8001642:	4619      	mov	r1, r3
 8001644:	4833      	ldr	r0, [pc, #204]	; (8001714 <DebugManager+0x240>)
 8001646:	f00b ff29 	bl	800d49c <iprintf>
		printf("Grille:%i ",	Algo_getGrill()*9/10);
 800164a:	f002 fa79 	bl	8003b40 <Algo_getGrill>
 800164e:	4602      	mov	r2, r0
 8001650:	4613      	mov	r3, r2
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	4413      	add	r3, r2
 8001656:	4a1a      	ldr	r2, [pc, #104]	; (80016c0 <DebugManager+0x1ec>)
 8001658:	fb82 1203 	smull	r1, r2, r2, r3
 800165c:	1092      	asrs	r2, r2, #2
 800165e:	17db      	asrs	r3, r3, #31
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	4619      	mov	r1, r3
 8001664:	482c      	ldr	r0, [pc, #176]	; (8001718 <DebugManager+0x244>)
 8001666:	f00b ff19 	bl	800d49c <iprintf>
		printf("PIDPos:%i ",PIDTrapPosition*9/10);
 800166a:	4b2c      	ldr	r3, [pc, #176]	; (800171c <DebugManager+0x248>)
 800166c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001670:	461a      	mov	r2, r3
 8001672:	4613      	mov	r3, r2
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	4413      	add	r3, r2
 8001678:	4a11      	ldr	r2, [pc, #68]	; (80016c0 <DebugManager+0x1ec>)
 800167a:	fb82 1203 	smull	r1, r2, r2, r3
 800167e:	1092      	asrs	r2, r2, #2
 8001680:	17db      	asrs	r3, r3, #31
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	4619      	mov	r1, r3
 8001686:	4826      	ldr	r0, [pc, #152]	; (8001720 <DebugManager+0x24c>)
 8001688:	f00b ff08 	bl	800d49c <iprintf>
		printf("PrimSec:%i",Algo_getPrimary()*9/10);
 800168c:	f002 fa4e 	bl	8003b2c <Algo_getPrimary>
 8001690:	4602      	mov	r2, r0
 8001692:	4613      	mov	r3, r2
 8001694:	00db      	lsls	r3, r3, #3
 8001696:	4413      	add	r3, r2
 8001698:	4a09      	ldr	r2, [pc, #36]	; (80016c0 <DebugManager+0x1ec>)
 800169a:	fb82 1203 	smull	r1, r2, r2, r3
 800169e:	1092      	asrs	r2, r2, #2
 80016a0:	17db      	asrs	r3, r3, #31
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	4619      	mov	r1, r3
 80016a6:	481f      	ldr	r0, [pc, #124]	; (8001724 <DebugManager+0x250>)
 80016a8:	f00b fef8 	bl	800d49c <iprintf>
		printf("*\n\r");
 80016ac:	481e      	ldr	r0, [pc, #120]	; (8001728 <DebugManager+0x254>)
 80016ae:	f00b fef5 	bl	800d49c <iprintf>
		osDelay(5000);
 80016b2:	e713      	b.n	80014dc <DebugManager+0x8>
 80016b4:	20002fd8 	.word	0x20002fd8
 80016b8:	20003030 	.word	0x20003030
 80016bc:	0800f350 	.word	0x0800f350
 80016c0:	66666667 	.word	0x66666667
 80016c4:	0800f360 	.word	0x0800f360
 80016c8:	0800f384 	.word	0x0800f384
 80016cc:	0800f38c 	.word	0x0800f38c
 80016d0:	0800f39c 	.word	0x0800f39c
 80016d4:	0800f3a4 	.word	0x0800f3a4
 80016d8:	0800f3b0 	.word	0x0800f3b0
 80016dc:	0800f3bc 	.word	0x0800f3bc
 80016e0:	0800f3c8 	.word	0x0800f3c8
 80016e4:	0800f3d4 	.word	0x0800f3d4
 80016e8:	0800f3e0 	.word	0x0800f3e0
 80016ec:	0800f3ec 	.word	0x0800f3ec
 80016f0:	0800f3f8 	.word	0x0800f3f8
 80016f4:	0800f404 	.word	0x0800f404
 80016f8:	0800f410 	.word	0x0800f410
 80016fc:	0800f418 	.word	0x0800f418
 8001700:	0800f424 	.word	0x0800f424
 8001704:	0800f42c 	.word	0x0800f42c
 8001708:	0800f434 	.word	0x0800f434
 800170c:	0800f438 	.word	0x0800f438
 8001710:	0800f440 	.word	0x0800f440
 8001714:	0800f448 	.word	0x0800f448
 8001718:	0800f458 	.word	0x0800f458
 800171c:	2000060c 	.word	0x2000060c
 8001720:	0800f464 	.word	0x0800f464
 8001724:	0800f470 	.word	0x0800f470
 8001728:	0800f47c 	.word	0x0800f47c

0800172c <__io_putchar>:

//UART_HandleTypeDef huart3;
//UART_HandleTypeDef huart2;
//UART_HandleTypeDef huart1;

int __io_putchar(int ch) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001734:	1d39      	adds	r1, r7, #4
 8001736:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800173a:	2201      	movs	r2, #1
 800173c:	4803      	ldr	r0, [pc, #12]	; (800174c <__io_putchar+0x20>)
 800173e:	f008 f876 	bl	800982e <HAL_UART_Transmit>
  return ch;
 8001742:	687b      	ldr	r3, [r7, #4]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20002fe4 	.word	0x20002fe4

08001750 <readModel>:

}
*/

FurnaceModel readModel()
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
	FurnaceModel model = 0;  //default to Heatmax
 8001756:	2300      	movs	r3, #0
 8001758:	71fb      	strb	r3, [r7, #7]
	if(GPIO_PIN_SET == HAL_GPIO_ReadPin(Model_bit0_GPIO_Port,Model_bit0_Pin))
	{
		model +=4;
	}
*/
	return model;
 800175a:	79fb      	ldrb	r3, [r7, #7]
}
 800175c:	4618      	mov	r0, r3
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	bc80      	pop	{r7}
 8001764:	4770      	bx	lr
	...

08001768 <HmiManager>:

void HmiManager()
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
	static uint32_t LastButtonPressedTime_ms = 0;
	static uint32_t LastButttonToggle_ms =0;
	uint32_t LastButttonToggleTemp_ms =0;
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
    bool interlockActive;

	for(;;)
	{

		osDelay(50);
 8001772:	2032      	movs	r0, #50	; 0x32
 8001774:	f008 fd57 	bl	800a226 <osDelay>
		State algostate = Algo_getState();
 8001778:	f002 f980 	bl	8003a7c <Algo_getState>
 800177c:	4603      	mov	r3, r0
 800177e:	72fb      	strb	r3, [r7, #11]
		uint32_t kerneltime = osKernelSysTick();
 8001780:	f008 fcf5 	bl	800a16e <osKernelSysTick>
 8001784:	6078      	str	r0, [r7, #4]

		tStatDemand = (HAL_GPIO_ReadPin(Thermostat_Input_GPIO_Port,Thermostat_Input_Pin) == GPIO_PIN_RESET);
 8001786:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800178a:	48a6      	ldr	r0, [pc, #664]	; (8001a24 <HmiManager+0x2bc>)
 800178c:	f004 f836 	bl	80057fc <HAL_GPIO_ReadPin>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	bf0c      	ite	eq
 8001796:	2301      	moveq	r3, #1
 8001798:	2300      	movne	r3, #0
 800179a:	70fb      	strb	r3, [r7, #3]
		interlockActive = (HAL_GPIO_ReadPin(Interlock_Input_GPIO_Port,Interlock_Input_Pin) == GPIO_PIN_RESET);
 800179c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017a0:	48a0      	ldr	r0, [pc, #640]	; (8001a24 <HmiManager+0x2bc>)
 80017a2:	f004 f82b 	bl	80057fc <HAL_GPIO_ReadPin>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	bf0c      	ite	eq
 80017ac:	2301      	moveq	r3, #1
 80017ae:	2300      	movne	r3, #0
 80017b0:	70bb      	strb	r3, [r7, #2]

		Algo_setThermostatRequest(tStatDemand);
 80017b2:	78fb      	ldrb	r3, [r7, #3]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f002 f9d7 	bl	8003b68 <Algo_setThermostatRequest>
		Algo_setInterlockRequest(interlockActive);
 80017ba:	78bb      	ldrb	r3, [r7, #2]
 80017bc:	4618      	mov	r0, r3
 80017be:	f002 f9ed 	bl	8003b9c <Algo_setInterlockRequest>

		if(algostate !=PRODUCTION_TEST)
 80017c2:	7afb      	ldrb	r3, [r7, #11]
 80017c4:	2b0c      	cmp	r3, #12
 80017c6:	f000 8089 	beq.w	80018dc <HmiManager+0x174>
			//{
			//	HAL_GPIO_TogglePin(Button_LED_GPIO_Port, Button_LED_Pin);
			//}
			//else
			//{
				if( (tStatDemand || Algo_getInterlockRequest()) && (Algo_getState() !=SAFETY && Algo_getState() != OVERTEMP && !ButtonBlinkingrequired) )
 80017ca:	78fb      	ldrb	r3, [r7, #3]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d104      	bne.n	80017da <HmiManager+0x72>
 80017d0:	f002 f9f4 	bl	8003bbc <Algo_getInterlockRequest>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d029      	beq.n	800182e <HmiManager+0xc6>
 80017da:	f002 f94f 	bl	8003a7c <Algo_getState>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b0b      	cmp	r3, #11
 80017e2:	d024      	beq.n	800182e <HmiManager+0xc6>
 80017e4:	f002 f94a 	bl	8003a7c <Algo_getState>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b0a      	cmp	r3, #10
 80017ec:	d01f      	beq.n	800182e <HmiManager+0xc6>
 80017ee:	4b8e      	ldr	r3, [pc, #568]	; (8001a28 <HmiManager+0x2c0>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	f083 0301 	eor.w	r3, r3, #1
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d018      	beq.n	800182e <HmiManager+0xc6>
				{
					if(Algo_getInterlockRequest() || Algo_getRearTemp() < 4000) //if rear temp below 400F, furnace is too cold and reignition is needded
 80017fc:	f002 f9de 	bl	8003bbc <Algo_getInterlockRequest>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d105      	bne.n	8001812 <HmiManager+0xaa>
 8001806:	f002 f965 	bl	8003ad4 <Algo_getRearTemp>
 800180a:	4603      	mov	r3, r0
 800180c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001810:	da06      	bge.n	8001820 <HmiManager+0xb8>
					{
						SetButtonLed_OFF();
 8001812:	2200      	movs	r2, #0
 8001814:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001818:	4884      	ldr	r0, [pc, #528]	; (8001a2c <HmiManager+0x2c4>)
 800181a:	f004 f806 	bl	800582a <HAL_GPIO_WritePin>
					if(Algo_getInterlockRequest() || Algo_getRearTemp() < 4000) //if rear temp below 400F, furnace is too cold and reignition is needded
 800181e:	e119      	b.n	8001a54 <HmiManager+0x2ec>
					}
					else
					{
						SetButtonLed_ON();
 8001820:	2201      	movs	r2, #1
 8001822:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001826:	4881      	ldr	r0, [pc, #516]	; (8001a2c <HmiManager+0x2c4>)
 8001828:	f003 ffff 	bl	800582a <HAL_GPIO_WritePin>
					if(Algo_getInterlockRequest() || Algo_getRearTemp() < 4000) //if rear temp below 400F, furnace is too cold and reignition is needded
 800182c:	e112      	b.n	8001a54 <HmiManager+0x2ec>
					}
				}
				else if(Algo_getBaffleTemp()>4000 || Algo_getState() ==SAFETY || Algo_getState() ==OVERTEMP || ButtonBlinkingrequired)
 800182e:	f002 f95b 	bl	8003ae8 <Algo_getBaffleTemp>
 8001832:	4603      	mov	r3, r0
 8001834:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001838:	dc0d      	bgt.n	8001856 <HmiManager+0xee>
 800183a:	f002 f91f 	bl	8003a7c <Algo_getState>
 800183e:	4603      	mov	r3, r0
 8001840:	2b0b      	cmp	r3, #11
 8001842:	d008      	beq.n	8001856 <HmiManager+0xee>
 8001844:	f002 f91a 	bl	8003a7c <Algo_getState>
 8001848:	4603      	mov	r3, r0
 800184a:	2b0a      	cmp	r3, #10
 800184c:	d003      	beq.n	8001856 <HmiManager+0xee>
 800184e:	4b76      	ldr	r3, [pc, #472]	; (8001a28 <HmiManager+0x2c0>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d03b      	beq.n	80018ce <HmiManager+0x166>
				{
					if(Algo_getState() ==SAFETY || Algo_getState() ==OVERTEMP)
 8001856:	f002 f911 	bl	8003a7c <Algo_getState>
 800185a:	4603      	mov	r3, r0
 800185c:	2b0b      	cmp	r3, #11
 800185e:	d004      	beq.n	800186a <HmiManager+0x102>
 8001860:	f002 f90c 	bl	8003a7c <Algo_getState>
 8001864:	4603      	mov	r3, r0
 8001866:	2b0a      	cmp	r3, #10
 8001868:	d104      	bne.n	8001874 <HmiManager+0x10c>
					{
						LastButttonToggleTemp_ms = LastButttonToggle_ms+100;
 800186a:	4b71      	ldr	r3, [pc, #452]	; (8001a30 <HmiManager+0x2c8>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	3364      	adds	r3, #100	; 0x64
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	e00d      	b.n	8001890 <HmiManager+0x128>
					}
					else if (ButtonBlinkingrequired)
 8001874:	4b6c      	ldr	r3, [pc, #432]	; (8001a28 <HmiManager+0x2c0>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d004      	beq.n	8001886 <HmiManager+0x11e>
					{
						LastButttonToggleTemp_ms = LastButttonToggle_ms+50;
 800187c:	4b6c      	ldr	r3, [pc, #432]	; (8001a30 <HmiManager+0x2c8>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	3332      	adds	r3, #50	; 0x32
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	e004      	b.n	8001890 <HmiManager+0x128>
					}
					else
					{
						LastButttonToggleTemp_ms = LastButttonToggle_ms+1500;
 8001886:	4b6a      	ldr	r3, [pc, #424]	; (8001a30 <HmiManager+0x2c8>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 800188e:	60fb      	str	r3, [r7, #12]
					}
					if((LastButttonToggleTemp_ms) < kerneltime) //1Hz
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	429a      	cmp	r2, r3
 8001896:	f080 80dd 	bcs.w	8001a54 <HmiManager+0x2ec>
					{
						if(ButtonBlinkingrequired && (buttonblinkrequirecount >=0))
 800189a:	4b63      	ldr	r3, [pc, #396]	; (8001a28 <HmiManager+0x2c0>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00c      	beq.n	80018bc <HmiManager+0x154>
						{
							buttonblinkrequirecount--;
 80018a2:	4b64      	ldr	r3, [pc, #400]	; (8001a34 <HmiManager+0x2cc>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4b62      	ldr	r3, [pc, #392]	; (8001a34 <HmiManager+0x2cc>)
 80018ac:	701a      	strb	r2, [r3, #0]
							if(buttonblinkrequirecount ==0)
 80018ae:	4b61      	ldr	r3, [pc, #388]	; (8001a34 <HmiManager+0x2cc>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d102      	bne.n	80018bc <HmiManager+0x154>
							{
								ButtonBlinkingrequired = false;
 80018b6:	4b5c      	ldr	r3, [pc, #368]	; (8001a28 <HmiManager+0x2c0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	701a      	strb	r2, [r3, #0]
							}
						}
						LastButttonToggle_ms = kerneltime;
 80018bc:	4a5c      	ldr	r2, [pc, #368]	; (8001a30 <HmiManager+0x2c8>)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6013      	str	r3, [r2, #0]
						HAL_GPIO_TogglePin(Button_LED_GPIO_Port, Button_LED_Pin);
 80018c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018c6:	4859      	ldr	r0, [pc, #356]	; (8001a2c <HmiManager+0x2c4>)
 80018c8:	f003 ffc7 	bl	800585a <HAL_GPIO_TogglePin>
					if((LastButttonToggleTemp_ms) < kerneltime) //1Hz
 80018cc:	e0c2      	b.n	8001a54 <HmiManager+0x2ec>
					}
				}
				else
				{
					SetButtonLed_OFF();
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018d4:	4855      	ldr	r0, [pc, #340]	; (8001a2c <HmiManager+0x2c4>)
 80018d6:	f003 ffa8 	bl	800582a <HAL_GPIO_WritePin>
 80018da:	e0bb      	b.n	8001a54 <HmiManager+0x2ec>
				}
			//}
		}
		else
		{
			currentState = getTestState();
 80018dc:	f000 fe06 	bl	80024ec <getTestState>
 80018e0:	4603      	mov	r3, r0
 80018e2:	461a      	mov	r2, r3
 80018e4:	4b54      	ldr	r3, [pc, #336]	; (8001a38 <HmiManager+0x2d0>)
 80018e6:	701a      	strb	r2, [r3, #0]
			void Algo_clearReloadRequest(); // in case we generate an event on function entry
			if(currentState == THERMO_REAR_TEST)
 80018e8:	4b53      	ldr	r3, [pc, #332]	; (8001a38 <HmiManager+0x2d0>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d117      	bne.n	8001920 <HmiManager+0x1b8>
				thermocoupleTestPeriod = (float)1000/Algo_getRearTemp()*800;
 80018f0:	f002 f8f0 	bl	8003ad4 <Algo_getRearTemp>
 80018f4:	4603      	mov	r3, r0
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fa10 	bl	8000d1c <__aeabi_i2f>
 80018fc:	4603      	mov	r3, r0
 80018fe:	4619      	mov	r1, r3
 8001900:	484e      	ldr	r0, [pc, #312]	; (8001a3c <HmiManager+0x2d4>)
 8001902:	f7ff fb13 	bl	8000f2c <__aeabi_fdiv>
 8001906:	4603      	mov	r3, r0
 8001908:	494d      	ldr	r1, [pc, #308]	; (8001a40 <HmiManager+0x2d8>)
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff fa5a 	bl	8000dc4 <__aeabi_fmul>
 8001910:	4603      	mov	r3, r0
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff fc42 	bl	800119c <__aeabi_f2uiz>
 8001918:	4603      	mov	r3, r0
 800191a:	4a4a      	ldr	r2, [pc, #296]	; (8001a44 <HmiManager+0x2dc>)
 800191c:	6013      	str	r3, [r2, #0]
 800191e:	e036      	b.n	800198e <HmiManager+0x226>
			else if (currentState== THERMO_BAFFLE_TEST)
 8001920:	4b45      	ldr	r3, [pc, #276]	; (8001a38 <HmiManager+0x2d0>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b03      	cmp	r3, #3
 8001926:	d117      	bne.n	8001958 <HmiManager+0x1f0>
				thermocoupleTestPeriod = (float)1000/Algo_getBaffleTemp()*800;
 8001928:	f002 f8de 	bl	8003ae8 <Algo_getBaffleTemp>
 800192c:	4603      	mov	r3, r0
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff f9f4 	bl	8000d1c <__aeabi_i2f>
 8001934:	4603      	mov	r3, r0
 8001936:	4619      	mov	r1, r3
 8001938:	4840      	ldr	r0, [pc, #256]	; (8001a3c <HmiManager+0x2d4>)
 800193a:	f7ff faf7 	bl	8000f2c <__aeabi_fdiv>
 800193e:	4603      	mov	r3, r0
 8001940:	493f      	ldr	r1, [pc, #252]	; (8001a40 <HmiManager+0x2d8>)
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fa3e 	bl	8000dc4 <__aeabi_fmul>
 8001948:	4603      	mov	r3, r0
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fc26 	bl	800119c <__aeabi_f2uiz>
 8001950:	4603      	mov	r3, r0
 8001952:	4a3c      	ldr	r2, [pc, #240]	; (8001a44 <HmiManager+0x2dc>)
 8001954:	6013      	str	r3, [r2, #0]
 8001956:	e01a      	b.n	800198e <HmiManager+0x226>
			else if (currentState== PLENUM_RTD_TEST)
 8001958:	4b37      	ldr	r3, [pc, #220]	; (8001a38 <HmiManager+0x2d0>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b04      	cmp	r3, #4
 800195e:	d116      	bne.n	800198e <HmiManager+0x226>
				thermocoupleTestPeriod = (float)1000/Algo_getPlenumTemp()*1000;
 8001960:	f002 f8da 	bl	8003b18 <Algo_getPlenumTemp>
 8001964:	4603      	mov	r3, r0
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff f9d8 	bl	8000d1c <__aeabi_i2f>
 800196c:	4603      	mov	r3, r0
 800196e:	4619      	mov	r1, r3
 8001970:	4832      	ldr	r0, [pc, #200]	; (8001a3c <HmiManager+0x2d4>)
 8001972:	f7ff fadb 	bl	8000f2c <__aeabi_fdiv>
 8001976:	4603      	mov	r3, r0
 8001978:	4930      	ldr	r1, [pc, #192]	; (8001a3c <HmiManager+0x2d4>)
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fa22 	bl	8000dc4 <__aeabi_fmul>
 8001980:	4603      	mov	r3, r0
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fc0a 	bl	800119c <__aeabi_f2uiz>
 8001988:	4603      	mov	r3, r0
 800198a:	4a2e      	ldr	r2, [pc, #184]	; (8001a44 <HmiManager+0x2dc>)
 800198c:	6013      	str	r3, [r2, #0]

			if (currentState == THERMO_REAR_TEST
 800198e:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <HmiManager+0x2d0>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b02      	cmp	r3, #2
 8001994:	d007      	beq.n	80019a6 <HmiManager+0x23e>
					|| currentState == THERMO_BAFFLE_TEST
 8001996:	4b28      	ldr	r3, [pc, #160]	; (8001a38 <HmiManager+0x2d0>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b03      	cmp	r3, #3
 800199c:	d003      	beq.n	80019a6 <HmiManager+0x23e>
					|| currentState == PLENUM_RTD_TEST)
 800199e:	4b26      	ldr	r3, [pc, #152]	; (8001a38 <HmiManager+0x2d0>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	d110      	bne.n	80019c8 <HmiManager+0x260>
			{
				if((LastButttonToggle_ms+thermocoupleTestPeriod) < kerneltime)
 80019a6:	4b22      	ldr	r3, [pc, #136]	; (8001a30 <HmiManager+0x2c8>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	4b26      	ldr	r3, [pc, #152]	; (8001a44 <HmiManager+0x2dc>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4413      	add	r3, r2
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d94e      	bls.n	8001a54 <HmiManager+0x2ec>
				{
					LastButttonToggle_ms = kerneltime;
 80019b6:	4a1e      	ldr	r2, [pc, #120]	; (8001a30 <HmiManager+0x2c8>)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6013      	str	r3, [r2, #0]
					ToggleButtonLed();
 80019bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019c0:	481a      	ldr	r0, [pc, #104]	; (8001a2c <HmiManager+0x2c4>)
 80019c2:	f003 ff4a 	bl	800585a <HAL_GPIO_TogglePin>
				if((LastButttonToggle_ms+thermocoupleTestPeriod) < kerneltime)
 80019c6:	e045      	b.n	8001a54 <HmiManager+0x2ec>
				}
			}
			else if (currentState == THERMOSTAT_TEST)
 80019c8:	4b1b      	ldr	r3, [pc, #108]	; (8001a38 <HmiManager+0x2d0>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b07      	cmp	r3, #7
 80019ce:	d112      	bne.n	80019f6 <HmiManager+0x28e>
			{
				Algo_getThermostatRequest()?SetButtonLed_ON():SetButtonLed_OFF();
 80019d0:	f002 f8da 	bl	8003b88 <Algo_getThermostatRequest>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d006      	beq.n	80019e8 <HmiManager+0x280>
 80019da:	2201      	movs	r2, #1
 80019dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019e0:	4812      	ldr	r0, [pc, #72]	; (8001a2c <HmiManager+0x2c4>)
 80019e2:	f003 ff22 	bl	800582a <HAL_GPIO_WritePin>
 80019e6:	e035      	b.n	8001a54 <HmiManager+0x2ec>
 80019e8:	2200      	movs	r2, #0
 80019ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019ee:	480f      	ldr	r0, [pc, #60]	; (8001a2c <HmiManager+0x2c4>)
 80019f0:	f003 ff1b 	bl	800582a <HAL_GPIO_WritePin>
 80019f4:	e02e      	b.n	8001a54 <HmiManager+0x2ec>
			}
			else if(currentState == INTERLOCK_TEST)
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <HmiManager+0x2d0>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b08      	cmp	r3, #8
 80019fc:	d124      	bne.n	8001a48 <HmiManager+0x2e0>
			{
				Algo_getInterlockRequest()?SetButtonLed_ON():SetButtonLed_OFF();
 80019fe:	f002 f8dd 	bl	8003bbc <Algo_getInterlockRequest>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d006      	beq.n	8001a16 <HmiManager+0x2ae>
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a0e:	4807      	ldr	r0, [pc, #28]	; (8001a2c <HmiManager+0x2c4>)
 8001a10:	f003 ff0b 	bl	800582a <HAL_GPIO_WritePin>
 8001a14:	e01e      	b.n	8001a54 <HmiManager+0x2ec>
 8001a16:	2200      	movs	r2, #0
 8001a18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a1c:	4803      	ldr	r0, [pc, #12]	; (8001a2c <HmiManager+0x2c4>)
 8001a1e:	f003 ff04 	bl	800582a <HAL_GPIO_WritePin>
 8001a22:	e017      	b.n	8001a54 <HmiManager+0x2ec>
 8001a24:	40010c00 	.word	0x40010c00
 8001a28:	200000dc 	.word	0x200000dc
 8001a2c:	40010800 	.word	0x40010800
 8001a30:	200000e0 	.word	0x200000e0
 8001a34:	200000e4 	.word	0x200000e4
 8001a38:	200000e5 	.word	0x200000e5
 8001a3c:	447a0000 	.word	0x447a0000
 8001a40:	44480000 	.word	0x44480000
 8001a44:	200000e8 	.word	0x200000e8
			}
			else
			{
				SetButtonLed_OFF();
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a4e:	4821      	ldr	r0, [pc, #132]	; (8001ad4 <HmiManager+0x36c>)
 8001a50:	f003 feeb 	bl	800582a <HAL_GPIO_WritePin>
			}
		}
		if(algostate !=PRODUCTION_TEST)
 8001a54:	7afb      	ldrb	r3, [r7, #11]
 8001a56:	2b0c      	cmp	r3, #12
 8001a58:	d01c      	beq.n	8001a94 <HmiManager+0x32c>
		{
			if(GPIO_PIN_SET==HAL_GPIO_ReadPin(Button_Input_GPIO_Port,Button_Input_Pin))
 8001a5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a5e:	481e      	ldr	r0, [pc, #120]	; (8001ad8 <HmiManager+0x370>)
 8001a60:	f003 fecc 	bl	80057fc <HAL_GPIO_ReadPin>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d10f      	bne.n	8001a8a <HmiManager+0x322>
			{
				if ((LastButtonPressedTime_ms+100) < kerneltime)
 8001a6a:	4b1c      	ldr	r3, [pc, #112]	; (8001adc <HmiManager+0x374>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	3364      	adds	r3, #100	; 0x64
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d90e      	bls.n	8001a94 <HmiManager+0x32c>
				{
					Algo_startChargement(kerneltime);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f002 f8aa 	bl	8003bd0 <Algo_startChargement>
					ButtonBlinkingrequired = true;
 8001a7c:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <HmiManager+0x378>)
 8001a7e:	2201      	movs	r2, #1
 8001a80:	701a      	strb	r2, [r3, #0]
					buttonblinkrequirecount = 6;
 8001a82:	4b18      	ldr	r3, [pc, #96]	; (8001ae4 <HmiManager+0x37c>)
 8001a84:	2206      	movs	r2, #6
 8001a86:	701a      	strb	r2, [r3, #0]
 8001a88:	e004      	b.n	8001a94 <HmiManager+0x32c>
				}
			}
			else
			{
				LastButtonPressedTime_ms = osKernelSysTick();
 8001a8a:	f008 fb70 	bl	800a16e <osKernelSysTick>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	4a12      	ldr	r2, [pc, #72]	; (8001adc <HmiManager+0x374>)
 8001a92:	6013      	str	r3, [r2, #0]
			}
		}

//Status bit Handling
		switch(algostate)
 8001a94:	7afb      	ldrb	r3, [r7, #11]
 8001a96:	3b0a      	subs	r3, #10
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d805      	bhi.n	8001aa8 <HmiManager+0x340>
		{
			case SAFETY:
			case OVERTEMP:
				Set_STATUS_BIT2_ON();
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2110      	movs	r1, #16
 8001aa0:	480c      	ldr	r0, [pc, #48]	; (8001ad4 <HmiManager+0x36c>)
 8001aa2:	f003 fec2 	bl	800582a <HAL_GPIO_WritePin>
				break;
 8001aa6:	e005      	b.n	8001ab4 <HmiManager+0x34c>
			default:
				Set_STATUS_BIT2_OFF();
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	2110      	movs	r1, #16
 8001aac:	4809      	ldr	r0, [pc, #36]	; (8001ad4 <HmiManager+0x36c>)
 8001aae:	f003 febc 	bl	800582a <HAL_GPIO_WritePin>
				break;
 8001ab2:	bf00      	nop
		}
		//tStatDemand?Set_STATUS_BIT0_ON():Set_STATUS_BIT0_OFF();
		interlockActive?Set_STATUS_BIT1_ON():Set_STATUS_BIT1_OFF();
 8001ab4:	78bb      	ldrb	r3, [r7, #2]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d005      	beq.n	8001ac6 <HmiManager+0x35e>
 8001aba:	2200      	movs	r2, #0
 8001abc:	2108      	movs	r1, #8
 8001abe:	480a      	ldr	r0, [pc, #40]	; (8001ae8 <HmiManager+0x380>)
 8001ac0:	f003 feb3 	bl	800582a <HAL_GPIO_WritePin>
 8001ac4:	e655      	b.n	8001772 <HmiManager+0xa>
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	2108      	movs	r1, #8
 8001aca:	4807      	ldr	r0, [pc, #28]	; (8001ae8 <HmiManager+0x380>)
 8001acc:	f003 fead 	bl	800582a <HAL_GPIO_WritePin>
	{
 8001ad0:	e64f      	b.n	8001772 <HmiManager+0xa>
 8001ad2:	bf00      	nop
 8001ad4:	40010800 	.word	0x40010800
 8001ad8:	40010c00 	.word	0x40010c00
 8001adc:	200000ec 	.word	0x200000ec
 8001ae0:	200000dc 	.word	0x200000dc
 8001ae4:	200000e4 	.word	0x200000e4
 8001ae8:	40011000 	.word	0x40011000

08001aec <Steppermanager>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Steppermanager */
void Steppermanager(void const * argument)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
	//sleep is active low but we inverse the logic with transistor
	//static int GrillPosition = 0;
	//static int PrimaryPosition = 0;
	//printf("\n Stepper manager running");

	HAL_GPIO_WritePin(uc_Stepper_Sleep_GPIO_Port,uc_Stepper_Sleep_Pin,RESET);
 8001af4:	2200      	movs	r2, #0
 8001af6:	2110      	movs	r1, #16
 8001af8:	4815      	ldr	r0, [pc, #84]	; (8001b50 <Steppermanager+0x64>)
 8001afa:	f003 fe96 	bl	800582a <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(Stepper_HalfStep_GPIO_Port,Stepper_HalfStep_Pin,SET);
	Algo_init();
 8001afe:	f001 fa3b 	bl	8002f78 <Algo_init>
  {
//#ifdef TEST_MOTEUR
//	vStepperPositioning(tman_getMoteur1Req(),&GrillPosition,GrillStepper);
//	vStepperPositioning(tman_getMoteur2Req(),&PrimaryPosition,PrimaryStepper);
//#else
	osDelay(50);
 8001b02:	2032      	movs	r0, #50	; 0x32
 8001b04:	f008 fb8f 	bl	800a226 <osDelay>

	Algo_task(osKernelSysTick());
 8001b08:	f008 fb31 	bl	800a16e <osKernelSysTick>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f001 ff50 	bl	80039b4 <Algo_task>
	if(Algo_getState() != PRODUCTION_TEST)
 8001b14:	f001 ffb2 	bl	8003a7c <Algo_getState>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b0c      	cmp	r3, #12
 8001b1c:	d0f1      	beq.n	8001b02 <Steppermanager+0x16>
	{
		vStepperPositioning(Algo_getGrill(),&stepperPosition[GrillStepper],GrillStepper);
 8001b1e:	f002 f80f 	bl	8003b40 <Algo_getGrill>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2201      	movs	r2, #1
 8001b26:	490b      	ldr	r1, [pc, #44]	; (8001b54 <Steppermanager+0x68>)
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f000 f819 	bl	8001b60 <vStepperPositioning>
		vStepperPositioning(Algo_getPrimary(),&stepperPosition[PrimaryStepper],PrimaryStepper);
 8001b2e:	f001 fffd 	bl	8003b2c <Algo_getPrimary>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2200      	movs	r2, #0
 8001b36:	4908      	ldr	r1, [pc, #32]	; (8001b58 <Steppermanager+0x6c>)
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f000 f811 	bl	8001b60 <vStepperPositioning>
		vStepperPositioning(Algo_getSecondary(),&stepperPosition[SecondaryStepper],SecondaryStepper);
 8001b3e:	f002 f809 	bl	8003b54 <Algo_getSecondary>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2202      	movs	r2, #2
 8001b46:	4905      	ldr	r1, [pc, #20]	; (8001b5c <Steppermanager+0x70>)
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f000 f809 	bl	8001b60 <vStepperPositioning>
	osDelay(50);
 8001b4e:	e7d8      	b.n	8001b02 <Steppermanager+0x16>
 8001b50:	40011000 	.word	0x40011000
 8001b54:	20002f24 	.word	0x20002f24
 8001b58:	20002f20 	.word	0x20002f20
 8001b5c:	20002f28 	.word	0x20002f28

08001b60 <vStepperPositioning>:
  /* USER CODE END Steppermanager */
}


void vStepperPositioning(int RequestedPosition,int *CurrentPosition, motor_t MotorId)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	71fb      	strb	r3, [r7, #7]
    //MotorControl_t* pstMotorControl;
    //pstMotorControl = &stMotor[MotorId];
    int StepToPerform = 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	617b      	str	r3, [r7, #20]

    bool StepperToZero = false;
 8001b72:	2300      	movs	r3, #0
 8001b74:	74fb      	strb	r3, [r7, #19]

    StepperToZero = vLimitSwitchActive(MotorId);
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f000 f91d 	bl	8001db8 <vLimitSwitchActive>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	74fb      	strb	r3, [r7, #19]

    if(StepperToZero)
 8001b82:	7cfb      	ldrb	r3, [r7, #19]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d015      	beq.n	8001bb4 <vStepperPositioning+0x54>
    {
    	switch(MotorId)
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d00e      	beq.n	8001bac <vStepperPositioning+0x4c>
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	dc12      	bgt.n	8001bb8 <vStepperPositioning+0x58>
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d002      	beq.n	8001b9c <vStepperPositioning+0x3c>
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d004      	beq.n	8001ba4 <vStepperPositioning+0x44>
    		break;
    	case SecondaryStepper:
    		*CurrentPosition = SECONDARY_MINIMUM_OPENING;
    		break;
    	default:
    		break;
 8001b9a:	e00d      	b.n	8001bb8 <vStepperPositioning+0x58>
    		*CurrentPosition = PRIMARY_MINIMUM_OPENING;
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	220d      	movs	r2, #13
 8001ba0:	601a      	str	r2, [r3, #0]
    		break;
 8001ba2:	e00a      	b.n	8001bba <vStepperPositioning+0x5a>
    		*CurrentPosition = 0;
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
    		break;
 8001baa:	e006      	b.n	8001bba <vStepperPositioning+0x5a>
    		*CurrentPosition = SECONDARY_MINIMUM_OPENING;
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	220d      	movs	r2, #13
 8001bb0:	601a      	str	r2, [r3, #0]
    		break;
 8001bb2:	e002      	b.n	8001bba <vStepperPositioning+0x5a>
    	}
    }
 8001bb4:	bf00      	nop
 8001bb6:	e000      	b.n	8001bba <vStepperPositioning+0x5a>
    		break;
 8001bb8:	bf00      	nop

    StepToPerform = *CurrentPosition - RequestedPosition;
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	617b      	str	r3, [r7, #20]

	switch(MotorId)
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d020      	beq.n	8001c0c <vStepperPositioning+0xac>
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	dc2b      	bgt.n	8001c26 <vStepperPositioning+0xc6>
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d002      	beq.n	8001bd8 <vStepperPositioning+0x78>
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d00d      	beq.n	8001bf2 <vStepperPositioning+0x92>
		{
			StepToPerform = 1;
		}
		break;
	default:
		break;
 8001bd6:	e026      	b.n	8001c26 <vStepperPositioning+0xc6>
		if (*CurrentPosition == PRIMARY_MINIMUM_OPENING	 && !StepperToZero)
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b0d      	cmp	r3, #13
 8001bde:	d124      	bne.n	8001c2a <vStepperPositioning+0xca>
 8001be0:	7cfb      	ldrb	r3, [r7, #19]
 8001be2:	f083 0301 	eor.w	r3, r3, #1
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d01e      	beq.n	8001c2a <vStepperPositioning+0xca>
			StepToPerform = 1;
 8001bec:	2301      	movs	r3, #1
 8001bee:	617b      	str	r3, [r7, #20]
		break;
 8001bf0:	e01b      	b.n	8001c2a <vStepperPositioning+0xca>
		if (*CurrentPosition == 0 && !StepperToZero)
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d119      	bne.n	8001c2e <vStepperPositioning+0xce>
 8001bfa:	7cfb      	ldrb	r3, [r7, #19]
 8001bfc:	f083 0301 	eor.w	r3, r3, #1
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d013      	beq.n	8001c2e <vStepperPositioning+0xce>
			StepToPerform = 1;
 8001c06:	2301      	movs	r3, #1
 8001c08:	617b      	str	r3, [r7, #20]
		break;
 8001c0a:	e010      	b.n	8001c2e <vStepperPositioning+0xce>
		if (*CurrentPosition == SECONDARY_MINIMUM_OPENING && !StepperToZero)
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b0d      	cmp	r3, #13
 8001c12:	d10e      	bne.n	8001c32 <vStepperPositioning+0xd2>
 8001c14:	7cfb      	ldrb	r3, [r7, #19]
 8001c16:	f083 0301 	eor.w	r3, r3, #1
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d008      	beq.n	8001c32 <vStepperPositioning+0xd2>
			StepToPerform = 1;
 8001c20:	2301      	movs	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
		break;
 8001c24:	e005      	b.n	8001c32 <vStepperPositioning+0xd2>
		break;
 8001c26:	bf00      	nop
 8001c28:	e070      	b.n	8001d0c <vStepperPositioning+0x1ac>
		break;
 8001c2a:	bf00      	nop
 8001c2c:	e06e      	b.n	8001d0c <vStepperPositioning+0x1ac>
		break;
 8001c2e:	bf00      	nop
 8001c30:	e06c      	b.n	8001d0c <vStepperPositioning+0x1ac>
		break;
 8001c32:	bf00      	nop
	}

    while (StepToPerform != 0)
 8001c34:	e06a      	b.n	8001d0c <vStepperPositioning+0x1ac>
    {
    	vEnableStepper(MotorId);
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f000 f8f9 	bl	8001e30 <vEnableStepper>
    	vStepperMaxTorque(MotorId,true);
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	2101      	movs	r1, #1
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f934 	bl	8001eb0 <vStepperMaxTorque>

    	if(StepToPerform > 0)
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	dd43      	ble.n	8001cd6 <vStepperPositioning+0x176>
		{
			vSetStepperMotorDirection(MotorId, Closing);
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	2100      	movs	r1, #0
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 f9a4 	bl	8001fa0 <vSetStepperMotorDirection>
			*CurrentPosition = *CurrentPosition - 1;
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	1e5a      	subs	r2, r3, #1
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	601a      	str	r2, [r3, #0]

			switch(MotorId)
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d01c      	beq.n	8001ca2 <vStepperPositioning+0x142>
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	dc25      	bgt.n	8001cb8 <vStepperPositioning+0x158>
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d002      	beq.n	8001c76 <vStepperPositioning+0x116>
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d00b      	beq.n	8001c8c <vStepperPositioning+0x12c>
					*CurrentPosition = SECONDARY_MINIMUM_OPENING;
					vDisableStepper(SecondaryStepper);
				}
				break;
			default:
				break;
 8001c74:	e020      	b.n	8001cb8 <vStepperPositioning+0x158>
				if (*CurrentPosition < PRIMARY_MINIMUM_OPENING)
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b0c      	cmp	r3, #12
 8001c7c:	dc1e      	bgt.n	8001cbc <vStepperPositioning+0x15c>
					*CurrentPosition = PRIMARY_MINIMUM_OPENING;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	220d      	movs	r2, #13
 8001c82:	601a      	str	r2, [r3, #0]
					vDisableStepper(PrimaryStepper);
 8001c84:	2000      	movs	r0, #0
 8001c86:	f000 f95f 	bl	8001f48 <vDisableStepper>
				break;
 8001c8a:	e017      	b.n	8001cbc <vStepperPositioning+0x15c>
				if(*CurrentPosition < 0)
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	da15      	bge.n	8001cc0 <vStepperPositioning+0x160>
					*CurrentPosition = 0;
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
					vDisableStepper(GrillStepper);
 8001c9a:	2001      	movs	r0, #1
 8001c9c:	f000 f954 	bl	8001f48 <vDisableStepper>
				break;
 8001ca0:	e00e      	b.n	8001cc0 <vStepperPositioning+0x160>
				if (*CurrentPosition < SECONDARY_MINIMUM_OPENING)
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2b0c      	cmp	r3, #12
 8001ca8:	dc0c      	bgt.n	8001cc4 <vStepperPositioning+0x164>
					*CurrentPosition = SECONDARY_MINIMUM_OPENING;
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	220d      	movs	r2, #13
 8001cae:	601a      	str	r2, [r3, #0]
					vDisableStepper(SecondaryStepper);
 8001cb0:	2002      	movs	r0, #2
 8001cb2:	f000 f949 	bl	8001f48 <vDisableStepper>
				break;
 8001cb6:	e005      	b.n	8001cc4 <vStepperPositioning+0x164>
				break;
 8001cb8:	bf00      	nop
 8001cba:	e004      	b.n	8001cc6 <vStepperPositioning+0x166>
				break;
 8001cbc:	bf00      	nop
 8001cbe:	e002      	b.n	8001cc6 <vStepperPositioning+0x166>
				break;
 8001cc0:	bf00      	nop
 8001cc2:	e000      	b.n	8001cc6 <vStepperPositioning+0x166>
				break;
 8001cc4:	bf00      	nop
			}

 			vToggleOneStep(MotorId);
 8001cc6:	79fb      	ldrb	r3, [r7, #7]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f000 f827 	bl	8001d1c <vToggleOneStep>
			StepToPerform--;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	e01a      	b.n	8001d0c <vStepperPositioning+0x1ac>
		}
		else if(StepToPerform < 0)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	da17      	bge.n	8001d0c <vStepperPositioning+0x1ac>
		{
			vEnableStepper(MotorId);
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f000 f8a6 	bl	8001e30 <vEnableStepper>
			osDelay(50);
 8001ce4:	2032      	movs	r0, #50	; 0x32
 8001ce6:	f008 fa9e 	bl	800a226 <osDelay>
			vSetStepperMotorDirection(MotorId, Opening);
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	2101      	movs	r1, #1
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f956 	bl	8001fa0 <vSetStepperMotorDirection>
			*CurrentPosition = *CurrentPosition + 1;
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	1c5a      	adds	r2, r3, #1
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	601a      	str	r2, [r3, #0]
			vToggleOneStep(MotorId);
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f000 f80b 	bl	8001d1c <vToggleOneStep>
			StepToPerform++;
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	617b      	str	r3, [r7, #20]
    while (StepToPerform != 0)
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d191      	bne.n	8001c36 <vStepperPositioning+0xd6>
	//vStepperMaxTorque(MotorId,false);
    //vStepperMaxTorque(MotorId,true); TODO : re-enable max torque
    //osDelay(100);
	//vDisableStepper(MotorId);

}
 8001d12:	bf00      	nop
 8001d14:	bf00      	nop
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <vToggleOneStep>:

void vToggleOneStep(motor_t Motor)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
    switch(Motor)
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d02a      	beq.n	8001d82 <vToggleOneStep+0x66>
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	dc39      	bgt.n	8001da4 <vToggleOneStep+0x88>
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d002      	beq.n	8001d3a <vToggleOneStep+0x1e>
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d011      	beq.n	8001d5c <vToggleOneStep+0x40>
            osDelay(10);
            Secondary_Step_SetHigh();
            osDelay(10);
            break;
        default:
            break;
 8001d38:	e034      	b.n	8001da4 <vToggleOneStep+0x88>
            Primary_Step_SetLow();
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	2108      	movs	r1, #8
 8001d3e:	481c      	ldr	r0, [pc, #112]	; (8001db0 <vToggleOneStep+0x94>)
 8001d40:	f003 fd73 	bl	800582a <HAL_GPIO_WritePin>
            osDelay(10);
 8001d44:	200a      	movs	r0, #10
 8001d46:	f008 fa6e 	bl	800a226 <osDelay>
            Primary_Step_SetHigh();
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	2108      	movs	r1, #8
 8001d4e:	4818      	ldr	r0, [pc, #96]	; (8001db0 <vToggleOneStep+0x94>)
 8001d50:	f003 fd6b 	bl	800582a <HAL_GPIO_WritePin>
            osDelay(10);
 8001d54:	200a      	movs	r0, #10
 8001d56:	f008 fa66 	bl	800a226 <osDelay>
            break;
 8001d5a:	e024      	b.n	8001da6 <vToggleOneStep+0x8a>
            Grill_Step_SetLow();
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d62:	4814      	ldr	r0, [pc, #80]	; (8001db4 <vToggleOneStep+0x98>)
 8001d64:	f003 fd61 	bl	800582a <HAL_GPIO_WritePin>
            osDelay(10);
 8001d68:	200a      	movs	r0, #10
 8001d6a:	f008 fa5c 	bl	800a226 <osDelay>
            Grill_Step_SetHigh();
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d74:	480f      	ldr	r0, [pc, #60]	; (8001db4 <vToggleOneStep+0x98>)
 8001d76:	f003 fd58 	bl	800582a <HAL_GPIO_WritePin>
            osDelay(10);
 8001d7a:	200a      	movs	r0, #10
 8001d7c:	f008 fa53 	bl	800a226 <osDelay>
            break;
 8001d80:	e011      	b.n	8001da6 <vToggleOneStep+0x8a>
            Secondary_Step_SetLow();
 8001d82:	2200      	movs	r2, #0
 8001d84:	2102      	movs	r1, #2
 8001d86:	480a      	ldr	r0, [pc, #40]	; (8001db0 <vToggleOneStep+0x94>)
 8001d88:	f003 fd4f 	bl	800582a <HAL_GPIO_WritePin>
            osDelay(10);
 8001d8c:	200a      	movs	r0, #10
 8001d8e:	f008 fa4a 	bl	800a226 <osDelay>
            Secondary_Step_SetHigh();
 8001d92:	2201      	movs	r2, #1
 8001d94:	2102      	movs	r1, #2
 8001d96:	4806      	ldr	r0, [pc, #24]	; (8001db0 <vToggleOneStep+0x94>)
 8001d98:	f003 fd47 	bl	800582a <HAL_GPIO_WritePin>
            osDelay(10);
 8001d9c:	200a      	movs	r0, #10
 8001d9e:	f008 fa42 	bl	800a226 <osDelay>
            break;
 8001da2:	e000      	b.n	8001da6 <vToggleOneStep+0x8a>
            break;
 8001da4:	bf00      	nop
    }
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40010c00 	.word	0x40010c00
 8001db4:	40011000 	.word	0x40011000

08001db8 <vLimitSwitchActive>:
bool vLimitSwitchActive(motor_t MotorId)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
	bool active=false;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	73fb      	strb	r3, [r7, #15]
    switch(MotorId)
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d01c      	beq.n	8001e06 <vLimitSwitchActive+0x4e>
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	dc25      	bgt.n	8001e1c <vLimitSwitchActive+0x64>
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <vLimitSwitchActive+0x22>
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d00b      	beq.n	8001df0 <vLimitSwitchActive+0x38>
        case SecondaryStepper:
        	active = (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Limit_switch3_GPIO_Port,Limit_switch3_Pin));
        	break;

        default:
            break;
 8001dd8:	e020      	b.n	8001e1c <vLimitSwitchActive+0x64>
        	active = (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Limit_switch1_GPIO_Port,Limit_switch1_Pin));
 8001dda:	2101      	movs	r1, #1
 8001ddc:	4812      	ldr	r0, [pc, #72]	; (8001e28 <vLimitSwitchActive+0x70>)
 8001dde:	f003 fd0d 	bl	80057fc <HAL_GPIO_ReadPin>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	bf0c      	ite	eq
 8001de8:	2301      	moveq	r3, #1
 8001dea:	2300      	movne	r3, #0
 8001dec:	73fb      	strb	r3, [r7, #15]
            break;
 8001dee:	e016      	b.n	8001e1e <vLimitSwitchActive+0x66>
        	active = (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Limit_switch2_GPIO_Port,Limit_switch2_Pin));
 8001df0:	2102      	movs	r1, #2
 8001df2:	480d      	ldr	r0, [pc, #52]	; (8001e28 <vLimitSwitchActive+0x70>)
 8001df4:	f003 fd02 	bl	80057fc <HAL_GPIO_ReadPin>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	bf0c      	ite	eq
 8001dfe:	2301      	moveq	r3, #1
 8001e00:	2300      	movne	r3, #0
 8001e02:	73fb      	strb	r3, [r7, #15]
        	break;
 8001e04:	e00b      	b.n	8001e1e <vLimitSwitchActive+0x66>
        	active = (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Limit_switch3_GPIO_Port,Limit_switch3_Pin));
 8001e06:	2140      	movs	r1, #64	; 0x40
 8001e08:	4808      	ldr	r0, [pc, #32]	; (8001e2c <vLimitSwitchActive+0x74>)
 8001e0a:	f003 fcf7 	bl	80057fc <HAL_GPIO_ReadPin>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf0c      	ite	eq
 8001e14:	2301      	moveq	r3, #1
 8001e16:	2300      	movne	r3, #0
 8001e18:	73fb      	strb	r3, [r7, #15]
        	break;
 8001e1a:	e000      	b.n	8001e1e <vLimitSwitchActive+0x66>
            break;
 8001e1c:	bf00      	nop
    }
    return active;
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40011000 	.word	0x40011000
 8001e2c:	40010800 	.word	0x40010800

08001e30 <vEnableStepper>:

void vEnableStepper(motor_t Motor)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
    Step1_2_3_WAKE();
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2110      	movs	r1, #16
 8001e3e:	481a      	ldr	r0, [pc, #104]	; (8001ea8 <vEnableStepper+0x78>)
 8001e40:	f003 fcf3 	bl	800582a <HAL_GPIO_WritePin>
	switch(Motor)
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d01e      	beq.n	8001e88 <vEnableStepper+0x58>
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	dc27      	bgt.n	8001e9e <vEnableStepper+0x6e>
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d002      	beq.n	8001e58 <vEnableStepper+0x28>
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d00b      	beq.n	8001e6e <vEnableStepper+0x3e>
        	Secondary_ENABLE();
        	Secondary_nRESET();

            break;
        default:
            break;
 8001e56:	e022      	b.n	8001e9e <vEnableStepper+0x6e>
            Primary_ENABLE();
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2120      	movs	r1, #32
 8001e5c:	4813      	ldr	r0, [pc, #76]	; (8001eac <vEnableStepper+0x7c>)
 8001e5e:	f003 fce4 	bl	800582a <HAL_GPIO_WritePin>
            Primary_nRESET();
 8001e62:	2201      	movs	r2, #1
 8001e64:	2110      	movs	r1, #16
 8001e66:	4811      	ldr	r0, [pc, #68]	; (8001eac <vEnableStepper+0x7c>)
 8001e68:	f003 fcdf 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001e6c:	e018      	b.n	8001ea0 <vEnableStepper+0x70>
            Grill_ENABLE();
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e74:	480c      	ldr	r0, [pc, #48]	; (8001ea8 <vEnableStepper+0x78>)
 8001e76:	f003 fcd8 	bl	800582a <HAL_GPIO_WritePin>
            Grill_nRESET();
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e80:	4809      	ldr	r0, [pc, #36]	; (8001ea8 <vEnableStepper+0x78>)
 8001e82:	f003 fcd2 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001e86:	e00b      	b.n	8001ea0 <vEnableStepper+0x70>
        	Secondary_ENABLE();
 8001e88:	2200      	movs	r2, #0
 8001e8a:	2120      	movs	r1, #32
 8001e8c:	4806      	ldr	r0, [pc, #24]	; (8001ea8 <vEnableStepper+0x78>)
 8001e8e:	f003 fccc 	bl	800582a <HAL_GPIO_WritePin>
        	Secondary_nRESET();
 8001e92:	2201      	movs	r2, #1
 8001e94:	2104      	movs	r1, #4
 8001e96:	4804      	ldr	r0, [pc, #16]	; (8001ea8 <vEnableStepper+0x78>)
 8001e98:	f003 fcc7 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001e9c:	e000      	b.n	8001ea0 <vEnableStepper+0x70>
            break;
 8001e9e:	bf00      	nop
    }
}
 8001ea0:	bf00      	nop
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40011000 	.word	0x40011000
 8001eac:	40010c00 	.word	0x40010c00

08001eb0 <vStepperMaxTorque>:
void vStepperMaxTorque(motor_t Motor,bool bApplyMaxTorque)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460a      	mov	r2, r1
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	71bb      	strb	r3, [r7, #6]
	switch(Motor)
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d028      	beq.n	8001f18 <vStepperMaxTorque+0x68>
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	dc35      	bgt.n	8001f36 <vStepperMaxTorque+0x86>
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d002      	beq.n	8001ed4 <vStepperMaxTorque+0x24>
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d011      	beq.n	8001ef6 <vStepperMaxTorque+0x46>
			{
        		Secondary_TorqueMin();
        	}
            break;
        default:
            break;
 8001ed2:	e030      	b.n	8001f36 <vStepperMaxTorque+0x86>
        	if(bApplyMaxTorque)
 8001ed4:	79bb      	ldrb	r3, [r7, #6]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d006      	beq.n	8001ee8 <vStepperMaxTorque+0x38>
        		Primary_TorqueMax();
 8001eda:	2200      	movs	r2, #0
 8001edc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ee0:	4817      	ldr	r0, [pc, #92]	; (8001f40 <vStepperMaxTorque+0x90>)
 8001ee2:	f003 fca2 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001ee6:	e027      	b.n	8001f38 <vStepperMaxTorque+0x88>
        		Primary_TorqueMin();
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001eee:	4814      	ldr	r0, [pc, #80]	; (8001f40 <vStepperMaxTorque+0x90>)
 8001ef0:	f003 fc9b 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001ef4:	e020      	b.n	8001f38 <vStepperMaxTorque+0x88>
        	if(bApplyMaxTorque)
 8001ef6:	79bb      	ldrb	r3, [r7, #6]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d006      	beq.n	8001f0a <vStepperMaxTorque+0x5a>
        		Grill_TorqueMax();
 8001efc:	2200      	movs	r2, #0
 8001efe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f02:	480f      	ldr	r0, [pc, #60]	; (8001f40 <vStepperMaxTorque+0x90>)
 8001f04:	f003 fc91 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001f08:	e016      	b.n	8001f38 <vStepperMaxTorque+0x88>
        		Grill_TorqueMin();
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f10:	480b      	ldr	r0, [pc, #44]	; (8001f40 <vStepperMaxTorque+0x90>)
 8001f12:	f003 fc8a 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001f16:	e00f      	b.n	8001f38 <vStepperMaxTorque+0x88>
        	if(bApplyMaxTorque)
 8001f18:	79bb      	ldrb	r3, [r7, #6]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d005      	beq.n	8001f2a <vStepperMaxTorque+0x7a>
        		Secondary_TorqueMax();
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2104      	movs	r1, #4
 8001f22:	4808      	ldr	r0, [pc, #32]	; (8001f44 <vStepperMaxTorque+0x94>)
 8001f24:	f003 fc81 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001f28:	e006      	b.n	8001f38 <vStepperMaxTorque+0x88>
        		Secondary_TorqueMin();
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	2104      	movs	r1, #4
 8001f2e:	4805      	ldr	r0, [pc, #20]	; (8001f44 <vStepperMaxTorque+0x94>)
 8001f30:	f003 fc7b 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001f34:	e000      	b.n	8001f38 <vStepperMaxTorque+0x88>
            break;
 8001f36:	bf00      	nop
    }
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40011000 	.word	0x40011000
 8001f44:	40010c00 	.word	0x40010c00

08001f48 <vDisableStepper>:

void vDisableStepper(motor_t Motor)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
	//Step1_2_3_SLEEP();
    switch(Motor)
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d013      	beq.n	8001f80 <vDisableStepper+0x38>
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	dc17      	bgt.n	8001f8c <vDisableStepper+0x44>
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d002      	beq.n	8001f66 <vDisableStepper+0x1e>
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d006      	beq.n	8001f72 <vDisableStepper+0x2a>
            break;
        case SecondaryStepper:
        	Secondary_DISABLE();
        	break;
        default:
            break;
 8001f64:	e012      	b.n	8001f8c <vDisableStepper+0x44>
            Primary_DISABLE();
 8001f66:	2201      	movs	r2, #1
 8001f68:	2120      	movs	r1, #32
 8001f6a:	480b      	ldr	r0, [pc, #44]	; (8001f98 <vDisableStepper+0x50>)
 8001f6c:	f003 fc5d 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001f70:	e00d      	b.n	8001f8e <vDisableStepper+0x46>
            Grill_DISABLE();
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f78:	4808      	ldr	r0, [pc, #32]	; (8001f9c <vDisableStepper+0x54>)
 8001f7a:	f003 fc56 	bl	800582a <HAL_GPIO_WritePin>
            break;
 8001f7e:	e006      	b.n	8001f8e <vDisableStepper+0x46>
        	Secondary_DISABLE();
 8001f80:	2201      	movs	r2, #1
 8001f82:	2120      	movs	r1, #32
 8001f84:	4805      	ldr	r0, [pc, #20]	; (8001f9c <vDisableStepper+0x54>)
 8001f86:	f003 fc50 	bl	800582a <HAL_GPIO_WritePin>
        	break;
 8001f8a:	e000      	b.n	8001f8e <vDisableStepper+0x46>
            break;
 8001f8c:	bf00      	nop
    }
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40010c00 	.word	0x40010c00
 8001f9c:	40011000 	.word	0x40011000

08001fa0 <vSetStepperMotorDirection>:

void vSetStepperMotorDirection(motor_t Motor, motor_direction_t Direction)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	460a      	mov	r2, r1
 8001faa:	71fb      	strb	r3, [r7, #7]
 8001fac:	4613      	mov	r3, r2
 8001fae:	71bb      	strb	r3, [r7, #6]
    switch(Motor)
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d026      	beq.n	8002004 <vSetStepperMotorDirection+0x64>
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	dc33      	bgt.n	8002022 <vSetStepperMotorDirection+0x82>
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d002      	beq.n	8001fc4 <vSetStepperMotorDirection+0x24>
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d00f      	beq.n	8001fe2 <vSetStepperMotorDirection+0x42>
 8001fc2:	e02e      	b.n	8002022 <vSetStepperMotorDirection+0x82>
    {
    case PrimaryStepper:
        if(Direction == Opening)
 8001fc4:	79bb      	ldrb	r3, [r7, #6]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d105      	bne.n	8001fd6 <vSetStepperMotorDirection+0x36>
        {
        	Primary_DIR_SetHigh();
 8001fca:	2201      	movs	r2, #1
 8001fcc:	2104      	movs	r1, #4
 8001fce:	4817      	ldr	r0, [pc, #92]	; (800202c <vSetStepperMotorDirection+0x8c>)
 8001fd0:	f003 fc2b 	bl	800582a <HAL_GPIO_WritePin>
        }
        else
        {
        	Primary_DIR_SetLow();
        }
        break;
 8001fd4:	e026      	b.n	8002024 <vSetStepperMotorDirection+0x84>
        	Primary_DIR_SetLow();
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2104      	movs	r1, #4
 8001fda:	4814      	ldr	r0, [pc, #80]	; (800202c <vSetStepperMotorDirection+0x8c>)
 8001fdc:	f003 fc25 	bl	800582a <HAL_GPIO_WritePin>
        break;
 8001fe0:	e020      	b.n	8002024 <vSetStepperMotorDirection+0x84>
    case GrillStepper:
        if(Direction == Opening)
 8001fe2:	79bb      	ldrb	r3, [r7, #6]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d106      	bne.n	8001ff6 <vSetStepperMotorDirection+0x56>
        {
        	Grill_DIR_SetHigh();
 8001fe8:	2201      	movs	r2, #1
 8001fea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fee:	4810      	ldr	r0, [pc, #64]	; (8002030 <vSetStepperMotorDirection+0x90>)
 8001ff0:	f003 fc1b 	bl	800582a <HAL_GPIO_WritePin>
        }
        else
        {
        	Grill_DIR_SetLow();
        }
        break;
 8001ff4:	e016      	b.n	8002024 <vSetStepperMotorDirection+0x84>
        	Grill_DIR_SetLow();
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ffc:	480c      	ldr	r0, [pc, #48]	; (8002030 <vSetStepperMotorDirection+0x90>)
 8001ffe:	f003 fc14 	bl	800582a <HAL_GPIO_WritePin>
        break;
 8002002:	e00f      	b.n	8002024 <vSetStepperMotorDirection+0x84>
    case SecondaryStepper:
        if(Direction == Opening)
 8002004:	79bb      	ldrb	r3, [r7, #6]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d105      	bne.n	8002016 <vSetStepperMotorDirection+0x76>
        {
        	Secondary_DIR_SetHigh();
 800200a:	2201      	movs	r2, #1
 800200c:	2120      	movs	r1, #32
 800200e:	4809      	ldr	r0, [pc, #36]	; (8002034 <vSetStepperMotorDirection+0x94>)
 8002010:	f003 fc0b 	bl	800582a <HAL_GPIO_WritePin>
        }
        else
        {
        	Secondary_DIR_SetLow();
        }
        break;
 8002014:	e006      	b.n	8002024 <vSetStepperMotorDirection+0x84>
        	Secondary_DIR_SetLow();
 8002016:	2200      	movs	r2, #0
 8002018:	2120      	movs	r1, #32
 800201a:	4806      	ldr	r0, [pc, #24]	; (8002034 <vSetStepperMotorDirection+0x94>)
 800201c:	f003 fc05 	bl	800582a <HAL_GPIO_WritePin>
        break;
 8002020:	e000      	b.n	8002024 <vSetStepperMotorDirection+0x84>
    default:
    	while(1);
 8002022:	e7fe      	b.n	8002022 <vSetStepperMotorDirection+0x82>
    	//wrong motor argument
    }

}
 8002024:	bf00      	nop
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40011400 	.word	0x40011400
 8002030:	40011000 	.word	0x40011000
 8002034:	40010800 	.word	0x40010800

08002038 <vSetSpeed>:
{
    return &stMotor[Index];
}

void vSetSpeed(Mot_FanSpeed RequestedSpeed)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
	  switch (RequestedSpeed)
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	2b03      	cmp	r3, #3
 8002046:	d022      	beq.n	800208e <vSetSpeed+0x56>
 8002048:	2b03      	cmp	r3, #3
 800204a:	dc2e      	bgt.n	80020aa <vSetSpeed+0x72>
 800204c:	2b01      	cmp	r3, #1
 800204e:	d002      	beq.n	8002056 <vSetSpeed+0x1e>
 8002050:	2b02      	cmp	r3, #2
 8002052:	d00e      	beq.n	8002072 <vSetSpeed+0x3a>
 8002054:	e029      	b.n	80020aa <vSetSpeed+0x72>
	  {
		  case 1://speed1
			  HAL_GPIO_WritePin(SPEED2_COIL_GPIO_Port,SPEED2_COIL_Pin,RESET);
 8002056:	2200      	movs	r2, #0
 8002058:	2140      	movs	r1, #64	; 0x40
 800205a:	481b      	ldr	r0, [pc, #108]	; (80020c8 <vSetSpeed+0x90>)
 800205c:	f003 fbe5 	bl	800582a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SPEED3_COIL_GPIO_Port,SPEED3_COIL_Pin,RESET);
 8002060:	2200      	movs	r2, #0
 8002062:	2180      	movs	r1, #128	; 0x80
 8002064:	4818      	ldr	r0, [pc, #96]	; (80020c8 <vSetSpeed+0x90>)
 8002066:	f003 fbe0 	bl	800582a <HAL_GPIO_WritePin>
			  osDelay(200);//break before make
 800206a:	20c8      	movs	r0, #200	; 0xc8
 800206c:	f008 f8db 	bl	800a226 <osDelay>
			  //HAL_GPIO_WritePin(SPEED1_COIL_GPIO_Port,SPEED1_COIL_Pin,SET);
			  break;
 8002070:	e026      	b.n	80020c0 <vSetSpeed+0x88>
		  case 2://speed2
			  HAL_GPIO_WritePin(SPEED3_COIL_GPIO_Port,SPEED3_COIL_Pin,RESET);
 8002072:	2200      	movs	r2, #0
 8002074:	2180      	movs	r1, #128	; 0x80
 8002076:	4814      	ldr	r0, [pc, #80]	; (80020c8 <vSetSpeed+0x90>)
 8002078:	f003 fbd7 	bl	800582a <HAL_GPIO_WritePin>
			  //HAL_GPIO_WritePin(SPEED1_COIL_GPIO_Port,SPEED1_COIL_Pin,RESET);
			  osDelay(200);//break before make
 800207c:	20c8      	movs	r0, #200	; 0xc8
 800207e:	f008 f8d2 	bl	800a226 <osDelay>
			  HAL_GPIO_WritePin(SPEED2_COIL_GPIO_Port,SPEED2_COIL_Pin,SET);
 8002082:	2201      	movs	r2, #1
 8002084:	2140      	movs	r1, #64	; 0x40
 8002086:	4810      	ldr	r0, [pc, #64]	; (80020c8 <vSetSpeed+0x90>)
 8002088:	f003 fbcf 	bl	800582a <HAL_GPIO_WritePin>
			  break;
 800208c:	e018      	b.n	80020c0 <vSetSpeed+0x88>
		  case 3://speed3
			  //HAL_GPIO_WritePin(SPEED1_COIL_GPIO_Port,SPEED1_COIL_Pin,RESET);
			  HAL_GPIO_WritePin(SPEED2_COIL_GPIO_Port,SPEED2_COIL_Pin,RESET);
 800208e:	2200      	movs	r2, #0
 8002090:	2140      	movs	r1, #64	; 0x40
 8002092:	480d      	ldr	r0, [pc, #52]	; (80020c8 <vSetSpeed+0x90>)
 8002094:	f003 fbc9 	bl	800582a <HAL_GPIO_WritePin>
			  osDelay(200);//break before make
 8002098:	20c8      	movs	r0, #200	; 0xc8
 800209a:	f008 f8c4 	bl	800a226 <osDelay>
			  HAL_GPIO_WritePin(SPEED3_COIL_GPIO_Port,SPEED3_COIL_Pin,SET);
 800209e:	2201      	movs	r2, #1
 80020a0:	2180      	movs	r1, #128	; 0x80
 80020a2:	4809      	ldr	r0, [pc, #36]	; (80020c8 <vSetSpeed+0x90>)
 80020a4:	f003 fbc1 	bl	800582a <HAL_GPIO_WritePin>
			  break;
 80020a8:	e00a      	b.n	80020c0 <vSetSpeed+0x88>
		  case 4: //speed4 controlled by hardware
		  default: //stop
			  //HAL_GPIO_WritePin(SPEED1_COIL_GPIO_Port,SPEED1_COIL_Pin,RESET);
			  HAL_GPIO_WritePin(SPEED2_COIL_GPIO_Port,SPEED2_COIL_Pin,RESET);
 80020aa:	2200      	movs	r2, #0
 80020ac:	2140      	movs	r1, #64	; 0x40
 80020ae:	4806      	ldr	r0, [pc, #24]	; (80020c8 <vSetSpeed+0x90>)
 80020b0:	f003 fbbb 	bl	800582a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SPEED3_COIL_GPIO_Port,SPEED3_COIL_Pin,RESET);
 80020b4:	2200      	movs	r2, #0
 80020b6:	2180      	movs	r1, #128	; 0x80
 80020b8:	4803      	ldr	r0, [pc, #12]	; (80020c8 <vSetSpeed+0x90>)
 80020ba:	f003 fbb6 	bl	800582a <HAL_GPIO_WritePin>
			  break;
 80020be:	bf00      	nop
	  }
}
 80020c0:	bf00      	nop
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40011000 	.word	0x40011000

080020cc <Mot_getFanSpeed>:

Mot_FanSpeed Mot_getFanSpeed() {
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return plenumSpeed;
 80020d0:	4b02      	ldr	r3, [pc, #8]	; (80020dc <Mot_getFanSpeed+0x10>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr
 80020dc:	200000f0 	.word	0x200000f0

080020e0 <StepperMotorProdTest>:
	  }
  plenumPreviousSpeed = plenumSpeed;
}

void StepperMotorProdTest(motor_t MotorId)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
	// on ouvre jusqu' ce que la limite switch soit inactive,
	// on ferme jusqu' ce qu'elle soit active
	//on va au max et on ferme sur la switch
	//on ouvre  25% et on dsactive les moteurs.

	vSetStepperMotorDirection(MotorId, Opening);
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	2101      	movs	r1, #1
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff ff56 	bl	8001fa0 <vSetStepperMotorDirection>
	vEnableStepper(MotorId);
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff fe9a 	bl	8001e30 <vEnableStepper>
	while(vLimitSwitchActive(MotorId))
 80020fc:	e006      	b.n	800210c <StepperMotorProdTest+0x2c>
	{
		vToggleOneStep(MotorId);
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff fe0b 	bl	8001d1c <vToggleOneStep>
		osDelay(5);
 8002106:	2005      	movs	r0, #5
 8002108:	f008 f88d 	bl	800a226 <osDelay>
	while(vLimitSwitchActive(MotorId))
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff fe52 	bl	8001db8 <vLimitSwitchActive>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f1      	bne.n	80020fe <StepperMotorProdTest+0x1e>
	}
	vSetStepperMotorDirection(MotorId, Closing);
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	2100      	movs	r1, #0
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff ff3e 	bl	8001fa0 <vSetStepperMotorDirection>
	while(!vLimitSwitchActive(MotorId))
 8002124:	e006      	b.n	8002134 <StepperMotorProdTest+0x54>
	{
		vToggleOneStep(MotorId);
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff fdf7 	bl	8001d1c <vToggleOneStep>
		osDelay(5);
 800212e:	2005      	movs	r0, #5
 8002130:	f008 f879 	bl	800a226 <osDelay>
	while(!vLimitSwitchActive(MotorId))
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fe3e 	bl	8001db8 <vLimitSwitchActive>
 800213c:	4603      	mov	r3, r0
 800213e:	f083 0301 	eor.w	r3, r3, #1
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1ee      	bne.n	8002126 <StepperMotorProdTest+0x46>
	}
	vSetStepperMotorDirection(MotorId, Opening);
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	2101      	movs	r1, #1
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff ff27 	bl	8001fa0 <vSetStepperMotorDirection>
	int stepToFull;
	stepToFull = (MotorId == PrimaryStepper)?STEP_RANGE_PRIMARY:STEP_RANGE_GRILL;
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d101      	bne.n	800215c <StepperMotorProdTest+0x7c>
 8002158:	23bb      	movs	r3, #187	; 0xbb
 800215a:	e000      	b.n	800215e <StepperMotorProdTest+0x7e>
 800215c:	2364      	movs	r3, #100	; 0x64
 800215e:	60bb      	str	r3, [r7, #8]
	int i;
	for (i=0;i<=stepToFull;i++)
 8002160:	2300      	movs	r3, #0
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	e009      	b.n	800217a <StepperMotorProdTest+0x9a>
	{
		vToggleOneStep(MotorId);
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fdd7 	bl	8001d1c <vToggleOneStep>
		osDelay(5);
 800216e:	2005      	movs	r0, #5
 8002170:	f008 f859 	bl	800a226 <osDelay>
	for (i=0;i<=stepToFull;i++)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	3301      	adds	r3, #1
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	429a      	cmp	r2, r3
 8002180:	ddf1      	ble.n	8002166 <StepperMotorProdTest+0x86>
	}
	vSetStepperMotorDirection(MotorId, Closing);
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	2100      	movs	r1, #0
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff ff0a 	bl	8001fa0 <vSetStepperMotorDirection>
	for (i=0;i<=stepToFull;i++)
 800218c:	2300      	movs	r3, #0
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	e009      	b.n	80021a6 <StepperMotorProdTest+0xc6>
	{
		vToggleOneStep(MotorId);
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff fdc1 	bl	8001d1c <vToggleOneStep>
		osDelay(5);
 800219a:	2005      	movs	r0, #5
 800219c:	f008 f843 	bl	800a226 <osDelay>
	for (i=0;i<=stepToFull;i++)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3301      	adds	r3, #1
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	ddf1      	ble.n	8002192 <StepperMotorProdTest+0xb2>
	}
	//repeat for proper 0
	vSetStepperMotorDirection(MotorId, Opening);
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	2101      	movs	r1, #1
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff fef4 	bl	8001fa0 <vSetStepperMotorDirection>
	while(vLimitSwitchActive(MotorId))
 80021b8:	e006      	b.n	80021c8 <StepperMotorProdTest+0xe8>
	{
		vToggleOneStep(MotorId);
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fdad 	bl	8001d1c <vToggleOneStep>
		osDelay(5);
 80021c2:	2005      	movs	r0, #5
 80021c4:	f008 f82f 	bl	800a226 <osDelay>
	while(vLimitSwitchActive(MotorId))
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7ff fdf4 	bl	8001db8 <vLimitSwitchActive>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f1      	bne.n	80021ba <StepperMotorProdTest+0xda>
	}
	vSetStepperMotorDirection(MotorId, Closing);
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	2100      	movs	r1, #0
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff fee0 	bl	8001fa0 <vSetStepperMotorDirection>
	while(!vLimitSwitchActive(MotorId))
 80021e0:	e006      	b.n	80021f0 <StepperMotorProdTest+0x110>
	{
		vToggleOneStep(MotorId);
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff fd99 	bl	8001d1c <vToggleOneStep>
		osDelay(5);
 80021ea:	2005      	movs	r0, #5
 80021ec:	f008 f81b 	bl	800a226 <osDelay>
	while(!vLimitSwitchActive(MotorId))
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff fde0 	bl	8001db8 <vLimitSwitchActive>
 80021f8:	4603      	mov	r3, r0
 80021fa:	f083 0301 	eor.w	r3, r3, #1
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1ee      	bne.n	80021e2 <StepperMotorProdTest+0x102>
	}
	vSetStepperMotorDirection(MotorId, Opening);
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	2101      	movs	r1, #1
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff fec9 	bl	8001fa0 <vSetStepperMotorDirection>
	for (i=0;i<=stepToFull/3;i++)
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	e009      	b.n	8002228 <StepperMotorProdTest+0x148>
	{
		vToggleOneStep(MotorId);
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff fd80 	bl	8001d1c <vToggleOneStep>
		osDelay(5);
 800221c:	2005      	movs	r0, #5
 800221e:	f008 f802 	bl	800a226 <osDelay>
	for (i=0;i<=stepToFull/3;i++)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	3301      	adds	r3, #1
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4a08      	ldr	r2, [pc, #32]	; (800224c <StepperMotorProdTest+0x16c>)
 800222c:	fb82 1203 	smull	r1, r2, r2, r3
 8002230:	17db      	asrs	r3, r3, #31
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	429a      	cmp	r2, r3
 8002238:	ddec      	ble.n	8002214 <StepperMotorProdTest+0x134>
	}
	vDisableStepper(MotorId);
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff fe83 	bl	8001f48 <vDisableStepper>
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	55555556 	.word	0x55555556

08002250 <AllMotorToZero>:
void AllMotorToZero()
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
	int i=0;
 8002256:	2300      	movs	r3, #0
 8002258:	607b      	str	r3, [r7, #4]

	for(i=0;i<NumberOfMotors;i++)
 800225a:	2300      	movs	r3, #0
 800225c:	607b      	str	r3, [r7, #4]
 800225e:	e03d      	b.n	80022dc <AllMotorToZero+0x8c>
	{
		vEnableStepper(i);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	b2db      	uxtb	r3, r3
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff fde3 	bl	8001e30 <vEnableStepper>
		vSetStepperMotorDirection(i, Opening);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	b2db      	uxtb	r3, r3
 800226e:	2101      	movs	r1, #1
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff fe95 	bl	8001fa0 <vSetStepperMotorDirection>
		while(vLimitSwitchActive(i))
 8002276:	e007      	b.n	8002288 <AllMotorToZero+0x38>
		{
			vToggleOneStep(i);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	b2db      	uxtb	r3, r3
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff fd4d 	bl	8001d1c <vToggleOneStep>
			osDelay(5);
 8002282:	2005      	movs	r0, #5
 8002284:	f007 ffcf 	bl	800a226 <osDelay>
		while(vLimitSwitchActive(i))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	b2db      	uxtb	r3, r3
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fd93 	bl	8001db8 <vLimitSwitchActive>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d1ef      	bne.n	8002278 <AllMotorToZero+0x28>
		}
		vSetStepperMotorDirection(i, Closing);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2100      	movs	r1, #0
 800229e:	4618      	mov	r0, r3
 80022a0:	f7ff fe7e 	bl	8001fa0 <vSetStepperMotorDirection>
		while(!vLimitSwitchActive(i))
 80022a4:	e007      	b.n	80022b6 <AllMotorToZero+0x66>
		{
			vToggleOneStep(i);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fd36 	bl	8001d1c <vToggleOneStep>
			osDelay(5);
 80022b0:	2005      	movs	r0, #5
 80022b2:	f007 ffb8 	bl	800a226 <osDelay>
		while(!vLimitSwitchActive(i))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff fd7c 	bl	8001db8 <vLimitSwitchActive>
 80022c0:	4603      	mov	r3, r0
 80022c2:	f083 0301 	eor.w	r3, r3, #1
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1ec      	bne.n	80022a6 <AllMotorToZero+0x56>
		}
		vDisableStepper(i);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff fe39 	bl	8001f48 <vDisableStepper>
	for(i=0;i<NumberOfMotors;i++)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3301      	adds	r3, #1
 80022da:	607b      	str	r3, [r7, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	ddbe      	ble.n	8002260 <AllMotorToZero+0x10>
	}
}
 80022e2:	bf00      	nop
 80022e4:	bf00      	nop
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_UART_RxCpltCallback>:

}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART3)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a05      	ldr	r2, [pc, #20]	; (8002310 <HAL_UART_RxCpltCallback+0x24>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d104      	bne.n	8002308 <HAL_UART_RxCpltCallback+0x1c>
	{
		osSemaphoreRelease(MP_UART_SemaphoreHandle);
 80022fe:	4b05      	ldr	r3, [pc, #20]	; (8002314 <HAL_UART_RxCpltCallback+0x28>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4618      	mov	r0, r3
 8002304:	f008 f894 	bl	800a430 <osSemaphoreRelease>
	}


}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40004800 	.word	0x40004800
 8002314:	20002f30 	.word	0x20002f30

08002318 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART3)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a05      	ldr	r2, [pc, #20]	; (800233c <HAL_UART_TxCpltCallback+0x24>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d104      	bne.n	8002334 <HAL_UART_TxCpltCallback+0x1c>
	{
		osSemaphoreRelease(MP_UART_SemaphoreHandle);
 800232a:	4b05      	ldr	r3, [pc, #20]	; (8002340 <HAL_UART_TxCpltCallback+0x28>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f008 f87e 	bl	800a430 <osSemaphoreRelease>
	}
}
 8002334:	bf00      	nop
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40004800 	.word	0x40004800
 8002340:	20002f30 	.word	0x20002f30

08002344 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART3)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a05      	ldr	r2, [pc, #20]	; (8002368 <HAL_UART_ErrorCallback+0x24>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d102      	bne.n	800235c <HAL_UART_ErrorCallback+0x18>
	{
		uint32_t errorcode = huart->ErrorCode;//send this error code up the line to communicate to PC?
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	60fb      	str	r3, [r7, #12]
	}

}
 800235c:	bf00      	nop
 800235e:	3714      	adds	r7, #20
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	40004800 	.word	0x40004800

0800236c <initPID>:
    return (pTerm + dTerm + iTerm); //iTerm +

}

void initPID(PIDtype* pid, float ki, float kd, float kp,int iErrorMax, int iErrorMin)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	603b      	str	r3, [r7, #0]
	pid->dLastValue = 0;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
	pid->iErrorMax = iErrorMax;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	609a      	str	r2, [r3, #8]
	pid->iErrorMin = iErrorMin;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	69fa      	ldr	r2, [r7, #28]
 800238a:	60da      	str	r2, [r3, #12]
	pid->previousError = 0;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2200      	movs	r2, #0
 8002390:	611a      	str	r2, [r3, #16]
	pid->kd = kd;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	61da      	str	r2, [r3, #28]
	pid->ki = ki;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	68ba      	ldr	r2, [r7, #8]
 800239c:	619a      	str	r2, [r3, #24]
	pid->kp = kp;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	615a      	str	r2, [r3, #20]
	pid->PIDPosition = 0;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	621a      	str	r2, [r3, #32]
}
 80023aa:	bf00      	nop
 80023ac:	3714      	adds	r7, #20
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr

080023b4 <TestButtonWalkthrough>:
//static Test* pTestState = &TestList[MOTOR_SPEED1_TEST];
static Test TestState = COMPLETED;
Test getTestState();

void TestButtonWalkthrough(Test* pteststate)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
	static int debounceCounter=0;

	//function used to "harshly" debounce with timer and stuff for production testing
	if(GPIO_PIN_SET==HAL_GPIO_ReadPin(Button_Input_GPIO_Port,Button_Input_Pin))
 80023bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023c0:	4819      	ldr	r0, [pc, #100]	; (8002428 <TestButtonWalkthrough+0x74>)
 80023c2:	f003 fa1b 	bl	80057fc <HAL_GPIO_ReadPin>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d125      	bne.n	8002418 <TestButtonWalkthrough+0x64>
	{
		debounceCounter++;
 80023cc:	4b17      	ldr	r3, [pc, #92]	; (800242c <TestButtonWalkthrough+0x78>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	3301      	adds	r3, #1
 80023d2:	4a16      	ldr	r2, [pc, #88]	; (800242c <TestButtonWalkthrough+0x78>)
 80023d4:	6013      	str	r3, [r2, #0]
		if(debounceCounter > 1)
 80023d6:	4b15      	ldr	r3, [pc, #84]	; (800242c <TestButtonWalkthrough+0x78>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	dd1f      	ble.n	800241e <TestButtonWalkthrough+0x6a>
		{
			(*pteststate)++; //increment the test sequence.
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	3301      	adds	r3, #1
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	701a      	strb	r2, [r3, #0]
			if(*pteststate >=NB_OF_TEST)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d905      	bls.n	80023fe <TestButtonWalkthrough+0x4a>
			{
				*pteststate = 0;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
				Algo_setState(ZEROING_STEPPER);
 80023f8:	2000      	movs	r0, #0
 80023fa:	f001 fb2f 	bl	8003a5c <Algo_setState>
			}
			debounceCounter = 0 ;
 80023fe:	4b0b      	ldr	r3, [pc, #44]	; (800242c <TestButtonWalkthrough+0x78>)
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
			while(GPIO_PIN_SET==HAL_GPIO_ReadPin(Button_Input_GPIO_Port,Button_Input_Pin)){}; // stay here if button is maintained
 8002404:	bf00      	nop
 8002406:	f44f 7180 	mov.w	r1, #256	; 0x100
 800240a:	4807      	ldr	r0, [pc, #28]	; (8002428 <TestButtonWalkthrough+0x74>)
 800240c:	f003 f9f6 	bl	80057fc <HAL_GPIO_ReadPin>
 8002410:	4603      	mov	r3, r0
 8002412:	2b01      	cmp	r3, #1
 8002414:	d0f7      	beq.n	8002406 <TestButtonWalkthrough+0x52>
	}
	else
	{
		debounceCounter =0;
	}
}
 8002416:	e002      	b.n	800241e <TestButtonWalkthrough+0x6a>
		debounceCounter =0;
 8002418:	4b04      	ldr	r3, [pc, #16]	; (800242c <TestButtonWalkthrough+0x78>)
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40010c00 	.word	0x40010c00
 800242c:	200000f4 	.word	0x200000f4

08002430 <TestRunner>:

void TestRunner()
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
	//pTestState = &TestList[MOTOR_SPEED1_TEST];
	// we are going to use the status led to encode the test step

	switch (TestState) {
 8002434:	4b2c      	ldr	r3, [pc, #176]	; (80024e8 <TestRunner+0xb8>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b08      	cmp	r3, #8
 800243a:	d851      	bhi.n	80024e0 <TestRunner+0xb0>
 800243c:	a201      	add	r2, pc, #4	; (adr r2, 8002444 <TestRunner+0x14>)
 800243e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002442:	bf00      	nop
 8002444:	08002469 	.word	0x08002469
 8002448:	08002471 	.word	0x08002471
 800244c:	0800247f 	.word	0x0800247f
 8002450:	0800248d 	.word	0x0800248d
 8002454:	08002495 	.word	0x08002495
 8002458:	0800249d 	.word	0x0800249d
 800245c:	080024b7 	.word	0x080024b7
 8002460:	080024d1 	.word	0x080024d1
 8002464:	080024d9 	.word	0x080024d9
		case COMPLETED:
			//setStatusBit(TestState);
			TestButtonWalkthrough(&TestState);
 8002468:	481f      	ldr	r0, [pc, #124]	; (80024e8 <TestRunner+0xb8>)
 800246a:	f7ff ffa3 	bl	80023b4 <TestButtonWalkthrough>
			break;
 800246e:	e038      	b.n	80024e2 <TestRunner+0xb2>
		case MOTOR_SPEED1_TEST:
			vSetSpeed(1);
 8002470:	2001      	movs	r0, #1
 8002472:	f7ff fde1 	bl	8002038 <vSetSpeed>
			//setStatusBit(TestState);
			TestButtonWalkthrough(&TestState);
 8002476:	481c      	ldr	r0, [pc, #112]	; (80024e8 <TestRunner+0xb8>)
 8002478:	f7ff ff9c 	bl	80023b4 <TestButtonWalkthrough>
			break;
 800247c:	e031      	b.n	80024e2 <TestRunner+0xb2>
		case THERMO_REAR_TEST:
			vSetSpeed(0);
 800247e:	2000      	movs	r0, #0
 8002480:	f7ff fdda 	bl	8002038 <vSetSpeed>
			//setStatusBit(1);
			TestButtonWalkthrough(&TestState);
 8002484:	4818      	ldr	r0, [pc, #96]	; (80024e8 <TestRunner+0xb8>)
 8002486:	f7ff ff95 	bl	80023b4 <TestButtonWalkthrough>
			break;
 800248a:	e02a      	b.n	80024e2 <TestRunner+0xb2>
		case THERMO_BAFFLE_TEST:
			//setStatusBit(2);
			TestButtonWalkthrough(&TestState);
 800248c:	4816      	ldr	r0, [pc, #88]	; (80024e8 <TestRunner+0xb8>)
 800248e:	f7ff ff91 	bl	80023b4 <TestButtonWalkthrough>
			break;
 8002492:	e026      	b.n	80024e2 <TestRunner+0xb2>
		case PLENUM_RTD_TEST:
			//setStatusBit(3);
			TestButtonWalkthrough(&TestState);
 8002494:	4814      	ldr	r0, [pc, #80]	; (80024e8 <TestRunner+0xb8>)
 8002496:	f7ff ff8d 	bl	80023b4 <TestButtonWalkthrough>
			break;
 800249a:	e022      	b.n	80024e2 <TestRunner+0xb2>
		case STEPPER_MOTOR1_TEST:
			//setStatusBit(4);
			StepperMotorProdTest(PrimaryStepper);
 800249c:	2000      	movs	r0, #0
 800249e:	f7ff fe1f 	bl	80020e0 <StepperMotorProdTest>
			TestButtonWalkthrough(&TestState);
 80024a2:	4811      	ldr	r0, [pc, #68]	; (80024e8 <TestRunner+0xb8>)
 80024a4:	f7ff ff86 	bl	80023b4 <TestButtonWalkthrough>
			TestState++;
 80024a8:	4b0f      	ldr	r3, [pc, #60]	; (80024e8 <TestRunner+0xb8>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	3301      	adds	r3, #1
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	4b0d      	ldr	r3, [pc, #52]	; (80024e8 <TestRunner+0xb8>)
 80024b2:	701a      	strb	r2, [r3, #0]
			break;
 80024b4:	e015      	b.n	80024e2 <TestRunner+0xb2>
		case STEPPER_MOTOR2_TEST:
			//setStatusBit(5);
			StepperMotorProdTest(GrillStepper);
 80024b6:	2001      	movs	r0, #1
 80024b8:	f7ff fe12 	bl	80020e0 <StepperMotorProdTest>
			TestButtonWalkthrough(&TestState);
 80024bc:	480a      	ldr	r0, [pc, #40]	; (80024e8 <TestRunner+0xb8>)
 80024be:	f7ff ff79 	bl	80023b4 <TestButtonWalkthrough>
			TestState++;
 80024c2:	4b09      	ldr	r3, [pc, #36]	; (80024e8 <TestRunner+0xb8>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	3301      	adds	r3, #1
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	4b07      	ldr	r3, [pc, #28]	; (80024e8 <TestRunner+0xb8>)
 80024cc:	701a      	strb	r2, [r3, #0]
			break;
 80024ce:	e008      	b.n	80024e2 <TestRunner+0xb2>
		case THERMOSTAT_TEST:
			//setStatusBit(6);
			TestButtonWalkthrough(&TestState);
 80024d0:	4805      	ldr	r0, [pc, #20]	; (80024e8 <TestRunner+0xb8>)
 80024d2:	f7ff ff6f 	bl	80023b4 <TestButtonWalkthrough>
			break;
 80024d6:	e004      	b.n	80024e2 <TestRunner+0xb2>
		case INTERLOCK_TEST:
			//setStatusBit(7);
			TestButtonWalkthrough(&TestState);
 80024d8:	4803      	ldr	r0, [pc, #12]	; (80024e8 <TestRunner+0xb8>)
 80024da:	f7ff ff6b 	bl	80023b4 <TestButtonWalkthrough>
			break;
 80024de:	e000      	b.n	80024e2 <TestRunner+0xb2>
		default:
			break;
 80024e0:	bf00      	nop
	}
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	200000f1 	.word	0x200000f1

080024ec <getTestState>:
Test getTestState()
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
	return TestState;
 80024f0:	4b02      	ldr	r3, [pc, #8]	; (80024fc <getTestState+0x10>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr
 80024fc:	200000f1 	.word	0x200000f1

08002500 <TemperatureManager>:
	UnusedChannel,
	NUMBER_OF_ADC_CH
};

void TemperatureManager(void const * argument)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b096      	sub	sp, #88	; 0x58
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TemperatureManager */
	osSemaphoreDef(I2CSemaphoreHandle);
 8002508:	2300      	movs	r3, #0
 800250a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800250c:	2300      	movs	r3, #0
 800250e:	643b      	str	r3, [r7, #64]	; 0x40
    I2CSemaphoreHandle = osSemaphoreCreate(osSemaphore(I2CSemaphoreHandle), 1);
 8002510:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002514:	2101      	movs	r1, #1
 8002516:	4618      	mov	r0, r3
 8002518:	f007 ff0a 	bl	800a330 <osSemaphoreCreate>
 800251c:	4603      	mov	r3, r0
 800251e:	4a94      	ldr	r2, [pc, #592]	; (8002770 <TemperatureManager+0x270>)
 8002520:	6013      	str	r3, [r2, #0]
    osSemaphoreWait(I2CSemaphoreHandle,1); //decrement semaphore value for the lack of way to create a semaphore with a count of 0.
 8002522:	4b93      	ldr	r3, [pc, #588]	; (8002770 <TemperatureManager+0x270>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2101      	movs	r1, #1
 8002528:	4618      	mov	r0, r3
 800252a:	f007 ff33 	bl	800a394 <osSemaphoreWait>

    uint8_t ADCConfigByte[NUMBER_OF_ADC_CH] = {0x9F,0xBF,0xDC,0xFF}; // Channel 3 is for RTD,Gain=1 //channel 4 is for the pressure sensor, Gain =1
 800252e:	4b91      	ldr	r3, [pc, #580]	; (8002774 <TemperatureManager+0x274>)
 8002530:	63bb      	str	r3, [r7, #56]	; 0x38
    int32_t i32tempReading=0;
 8002532:	2300      	movs	r3, #0
 8002534:	657b      	str	r3, [r7, #84]	; 0x54
    int i =0;
 8002536:	2300      	movs	r3, #0
 8002538:	653b      	str	r3, [r7, #80]	; 0x50
    float AdcArray[NUMBER_OF_ADC_CH];
    float TemperatureCelsius[NUMBER_OF_ADC_CH-1];
    float TemperatureFarenheit[NUMBER_OF_ADC_CH-1];
	float tColdJunction;
	float temp1;
    uint32_t PreviousWakeTime = osKernelSysTick(); //must be nitialized before first use
 800253a:	f007 fe18 	bl	800a16e <osKernelSysTick>
 800253e:	4603      	mov	r3, r0
 8002540:	60bb      	str	r3, [r7, #8]
    bool DataReady;

    /* Infinite loop */
    for(;;)
    {
    	osDelayUntil(&PreviousWakeTime,5000);
 8002542:	f107 0308 	add.w	r3, r7, #8
 8002546:	f241 3188 	movw	r1, #5000	; 0x1388
 800254a:	4618      	mov	r0, r3
 800254c:	f007 ffa6 	bl	800a49c <osDelayUntil>
    	//HAL_GPIO_TogglePin(USB_LED_GPIO_Port,USB_LED_Pin);

    	//coldjunction temperature
		//temp1 = uCAdcData[1]*3.3/4096;  //Vout=TC x TA + VoC where TC = 10mV/C V0C->500mV
		temp1 = 0.800;		///TODO: fetch this value from external ADC (I2C)
 8002550:	4b89      	ldr	r3, [pc, #548]	; (8002778 <TemperatureManager+0x278>)
 8002552:	64bb      	str	r3, [r7, #72]	; 0x48
		tColdJunction = (temp1-0.500)/.010;
 8002554:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002556:	f7fd ffcf 	bl	80004f8 <__aeabi_f2d>
 800255a:	f04f 0200 	mov.w	r2, #0
 800255e:	4b87      	ldr	r3, [pc, #540]	; (800277c <TemperatureManager+0x27c>)
 8002560:	f7fd fe6a 	bl	8000238 <__aeabi_dsub>
 8002564:	4602      	mov	r2, r0
 8002566:	460b      	mov	r3, r1
 8002568:	4610      	mov	r0, r2
 800256a:	4619      	mov	r1, r3
 800256c:	a37e      	add	r3, pc, #504	; (adr r3, 8002768 <TemperatureManager+0x268>)
 800256e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002572:	f7fe f943 	bl	80007fc <__aeabi_ddiv>
 8002576:	4602      	mov	r2, r0
 8002578:	460b      	mov	r3, r1
 800257a:	4610      	mov	r0, r2
 800257c:	4619      	mov	r1, r3
 800257e:	f7fe fac3 	bl	8000b08 <__aeabi_d2f>
 8002582:	4603      	mov	r3, r0
 8002584:	647b      	str	r3, [r7, #68]	; 0x44

		for (i=FrontThermocouple;i<NUMBER_OF_ADC_CH;i++)
 8002586:	2300      	movs	r3, #0
 8002588:	653b      	str	r3, [r7, #80]	; 0x50
 800258a:	e0bf      	b.n	800270c <TemperatureManager+0x20c>
		{

			HAL_I2C_Master_Transmit_IT(&hi2c1, ADC_ADDRESS_7BIT,&ADCConfigByte[i],1);
 800258c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002590:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002592:	441a      	add	r2, r3
 8002594:	2301      	movs	r3, #1
 8002596:	21d0      	movs	r1, #208	; 0xd0
 8002598:	4879      	ldr	r0, [pc, #484]	; (8002780 <TemperatureManager+0x280>)
 800259a:	f003 faeb 	bl	8005b74 <HAL_I2C_Master_Transmit_IT>
			//osSemaphoreWait(I2CSemaphoreHandle,osWaitForever); //wait forever @@@@ to restart and I2C transaction in case of hang up sys
			if(osErrorOS == osSemaphoreWait(I2CSemaphoreHandle,1000)) //wait 500ms for an answer or retry
 800259e:	4b74      	ldr	r3, [pc, #464]	; (8002770 <TemperatureManager+0x270>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80025a6:	4618      	mov	r0, r3
 80025a8:	f007 fef4 	bl	800a394 <osSemaphoreWait>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2bff      	cmp	r3, #255	; 0xff
 80025b0:	d10f      	bne.n	80025d2 <TemperatureManager+0xd2>
			{
				//clearly something is wrong Abort the transmission
				//HAL_GPIO_WritePin(STATUS_LED0_GPIO_Port,STATUS_LED0_Pin,RESET);
				HAL_I2C_Master_Abort_IT(&hi2c1,ADC_ADDRESS_7BIT);
 80025b2:	21d0      	movs	r1, #208	; 0xd0
 80025b4:	4872      	ldr	r0, [pc, #456]	; (8002780 <TemperatureManager+0x280>)
 80025b6:	f003 fc2d 	bl	8005e14 <HAL_I2C_Master_Abort_IT>
				HAL_I2C_DeInit(&hi2c1);
 80025ba:	4871      	ldr	r0, [pc, #452]	; (8002780 <TemperatureManager+0x280>)
 80025bc:	f003 faaa 	bl	8005b14 <HAL_I2C_DeInit>
				osDelay(100);
 80025c0:	2064      	movs	r0, #100	; 0x64
 80025c2:	f007 fe30 	bl	800a226 <osDelay>
				MX_I2C1_Init();
 80025c6:	f001 fd75 	bl	80040b4 <MX_I2C1_Init>
				osDelay(100);
 80025ca:	2064      	movs	r0, #100	; 0x64
 80025cc:	f007 fe2b 	bl	800a226 <osDelay>
 80025d0:	e02d      	b.n	800262e <TemperatureManager+0x12e>
			}
			else
			{
				//do something in the callback
				HAL_GPIO_WritePin(STATUS_LED1_GPIO_Port,STATUS_LED1_Pin,RESET);
 80025d2:	2200      	movs	r2, #0
 80025d4:	2108      	movs	r1, #8
 80025d6:	486b      	ldr	r0, [pc, #428]	; (8002784 <TemperatureManager+0x284>)
 80025d8:	f003 f927 	bl	800582a <HAL_GPIO_WritePin>
				do{
					DataReady = false;
 80025dc:	2300      	movs	r3, #0
 80025de:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					osDelay(300); //wait to give the chance to the ADC to complete the conversion 1/3.75 = 266ms
 80025e2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80025e6:	f007 fe1e 	bl	800a226 <osDelay>
					HAL_I2C_Master_Receive_IT(&hi2c1, ADC_ADDRESS_7BIT,adcData,4);
 80025ea:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80025ee:	2304      	movs	r3, #4
 80025f0:	21d0      	movs	r1, #208	; 0xd0
 80025f2:	4863      	ldr	r0, [pc, #396]	; (8002780 <TemperatureManager+0x280>)
 80025f4:	f003 fb62 	bl	8005cbc <HAL_I2C_Master_Receive_IT>
					//osSemaphoreWait(I2CSemaphoreHandle,osWaitForever); //wait forever @@@@ to restart and I2C transaction in case of hang up sys
					if(osErrorOS == osSemaphoreWait(I2CSemaphoreHandle,500)) //wait 500ms for an answer or retry
 80025f8:	4b5d      	ldr	r3, [pc, #372]	; (8002770 <TemperatureManager+0x270>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002600:	4618      	mov	r0, r3
 8002602:	f007 fec7 	bl	800a394 <osSemaphoreWait>
 8002606:	4603      	mov	r3, r0
 8002608:	2bff      	cmp	r3, #255	; 0xff
 800260a:	d008      	beq.n	800261e <TemperatureManager+0x11e>
					{
						continue;
					}
					else
					{
						DataReady = (IsDataNew(adcData[3]));
 800260c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002610:	b25b      	sxtb	r3, r3
 8002612:	43db      	mvns	r3, r3
 8002614:	b2db      	uxtb	r3, r3
 8002616:	09db      	lsrs	r3, r3, #7
 8002618:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800261c:	e000      	b.n	8002620 <TemperatureManager+0x120>
						continue;
 800261e:	bf00      	nop
					}

				}while (!DataReady);
 8002620:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002624:	f083 0301 	eor.w	r3, r3, #1
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1d6      	bne.n	80025dc <TemperatureManager+0xdc>
			}
			i32tempReading = 0;
 800262e:	2300      	movs	r3, #0
 8002630:	657b      	str	r3, [r7, #84]	; 0x54
			i32tempReading = (adcData[0] << 30) + (adcData[1] << 22)  + (adcData[2] << 14); // justify the result for 32bit storage
 8002632:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002636:	079a      	lsls	r2, r3, #30
 8002638:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800263c:	059b      	lsls	r3, r3, #22
 800263e:	441a      	add	r2, r3
 8002640:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002644:	039b      	lsls	r3, r3, #14
 8002646:	4413      	add	r3, r2
 8002648:	657b      	str	r3, [r7, #84]	; 0x54
			if (i32tempReading < 0){
 800264a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800264c:	2b00      	cmp	r3, #0
 800264e:	da02      	bge.n	8002656 <TemperatureManager+0x156>
				i32tempReading = -i32tempReading;
 8002650:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002652:	425b      	negs	r3, r3
 8002654:	657b      	str	r3, [r7, #84]	; 0x54
			}
			i32tempReading = (i32tempReading) >> 14;
 8002656:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002658:	139b      	asrs	r3, r3, #14
 800265a:	657b      	str	r3, [r7, #84]	; 0x54

			//AdcArray[i] = ((float)(abs(i32tempReading))*15.625)/8; //15.625uV par bit  gain = 8
			AdcArray[i] = ((float)(i32tempReading)*15.625)/8; //15.625uV par bit  gain = 8
 800265c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800265e:	f7fe fb5d 	bl	8000d1c <__aeabi_i2f>
 8002662:	4603      	mov	r3, r0
 8002664:	4618      	mov	r0, r3
 8002666:	f7fd ff47 	bl	80004f8 <__aeabi_f2d>
 800266a:	f04f 0200 	mov.w	r2, #0
 800266e:	4b46      	ldr	r3, [pc, #280]	; (8002788 <TemperatureManager+0x288>)
 8002670:	f7fd ff9a 	bl	80005a8 <__aeabi_dmul>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	4610      	mov	r0, r2
 800267a:	4619      	mov	r1, r3
 800267c:	f04f 0200 	mov.w	r2, #0
 8002680:	4b42      	ldr	r3, [pc, #264]	; (800278c <TemperatureManager+0x28c>)
 8002682:	f7fe f8bb 	bl	80007fc <__aeabi_ddiv>
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	4610      	mov	r0, r2
 800268c:	4619      	mov	r1, r3
 800268e:	f7fe fa3b 	bl	8000b08 <__aeabi_d2f>
 8002692:	4602      	mov	r2, r0
 8002694:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800269c:	440b      	add	r3, r1
 800269e:	f843 2c34 	str.w	r2, [r3, #-52]
			TemperatureCelsius[i] = uVtoDegreeCTypeK(AdcArray[i], tColdJunction); //6.7//26.1 //board is self heating to 7.3 above ambient
 80026a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80026aa:	4413      	add	r3, r2
 80026ac:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80026b0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 f8ac 	bl	8002810 <uVtoDegreeCTypeK>
 80026b8:	4602      	mov	r2, r0
 80026ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80026c2:	440b      	add	r3, r1
 80026c4:	f843 2c40 	str.w	r2, [r3, #-64]
			TemperatureFarenheit[i] = TemperatureCelsius[i]*9/5+32;
 80026c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80026d0:	4413      	add	r3, r2
 80026d2:	f853 3c40 	ldr.w	r3, [r3, #-64]
 80026d6:	492e      	ldr	r1, [pc, #184]	; (8002790 <TemperatureManager+0x290>)
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fe fb73 	bl	8000dc4 <__aeabi_fmul>
 80026de:	4603      	mov	r3, r0
 80026e0:	492c      	ldr	r1, [pc, #176]	; (8002794 <TemperatureManager+0x294>)
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fe fc22 	bl	8000f2c <__aeabi_fdiv>
 80026e8:	4603      	mov	r3, r0
 80026ea:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe fa60 	bl	8000bb4 <__addsf3>
 80026f4:	4603      	mov	r3, r0
 80026f6:	461a      	mov	r2, r3
 80026f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002700:	440b      	add	r3, r1
 8002702:	f843 2c4c 	str.w	r2, [r3, #-76]
		for (i=FrontThermocouple;i<NUMBER_OF_ADC_CH;i++)
 8002706:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002708:	3301      	adds	r3, #1
 800270a:	653b      	str	r3, [r7, #80]	; 0x50
 800270c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800270e:	2b03      	cmp	r3, #3
 8002710:	f77f af3c 	ble.w	800258c <TemperatureManager+0x8c>

		}

		Algo_setBaffleTemp((int)(TemperatureFarenheit[FrontThermocouple]*10));
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	4920      	ldr	r1, [pc, #128]	; (8002798 <TemperatureManager+0x298>)
 8002718:	4618      	mov	r0, r3
 800271a:	f7fe fb53 	bl	8000dc4 <__aeabi_fmul>
 800271e:	4603      	mov	r3, r0
 8002720:	4618      	mov	r0, r3
 8002722:	f7fe fd15 	bl	8001150 <__aeabi_f2iz>
 8002726:	4603      	mov	r3, r0
 8002728:	4618      	mov	r0, r3
 800272a:	f001 f9b1 	bl	8003a90 <Algo_setBaffleTemp>
		Algo_setRearTemp((int)(TemperatureFarenheit[RearThermocouple]*10));
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4919      	ldr	r1, [pc, #100]	; (8002798 <TemperatureManager+0x298>)
 8002732:	4618      	mov	r0, r3
 8002734:	f7fe fb46 	bl	8000dc4 <__aeabi_fmul>
 8002738:	4603      	mov	r3, r0
 800273a:	4618      	mov	r0, r3
 800273c:	f7fe fd08 	bl	8001150 <__aeabi_f2iz>
 8002740:	4603      	mov	r3, r0
 8002742:	4618      	mov	r0, r3
 8002744:	f001 f9b8 	bl	8003ab8 <Algo_setRearTemp>
		Algo_setPlenumTemp((int)(TemperatureFarenheit[PlenumRtd]*10));
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	4913      	ldr	r1, [pc, #76]	; (8002798 <TemperatureManager+0x298>)
 800274c:	4618      	mov	r0, r3
 800274e:	f7fe fb39 	bl	8000dc4 <__aeabi_fmul>
 8002752:	4603      	mov	r3, r0
 8002754:	4618      	mov	r0, r3
 8002756:	f7fe fcfb 	bl	8001150 <__aeabi_f2iz>
 800275a:	4603      	mov	r3, r0
 800275c:	4618      	mov	r0, r3
 800275e:	f001 f9cd 	bl	8003afc <Algo_setPlenumTemp>
    	osDelayUntil(&PreviousWakeTime,5000);
 8002762:	e6ee      	b.n	8002542 <TemperatureManager+0x42>
 8002764:	f3af 8000 	nop.w
 8002768:	47ae147b 	.word	0x47ae147b
 800276c:	3f847ae1 	.word	0x3f847ae1
 8002770:	20002f34 	.word	0x20002f34
 8002774:	ffdcbf9f 	.word	0xffdcbf9f
 8002778:	3f4ccccd 	.word	0x3f4ccccd
 800277c:	3fe00000 	.word	0x3fe00000
 8002780:	20002f84 	.word	0x20002f84
 8002784:	40011000 	.word	0x40011000
 8002788:	402f4000 	.word	0x402f4000
 800278c:	40200000 	.word	0x40200000
 8002790:	41100000 	.word	0x41100000
 8002794:	40a00000 	.word	0x40a00000
 8002798:	41200000 	.word	0x41200000

0800279c <HAL_I2C_MasterTxCpltCallback>:

  	}
  /* USER CODE END TemperatureManager */
}
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
	osSemaphoreRelease(I2CSemaphoreHandle);
 80027a4:	4b04      	ldr	r3, [pc, #16]	; (80027b8 <HAL_I2C_MasterTxCpltCallback+0x1c>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f007 fe41 	bl	800a430 <osSemaphoreRelease>
}
 80027ae:	bf00      	nop
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20002f34 	.word	0x20002f34

080027bc <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	osSemaphoreRelease(I2CSemaphoreHandle);
 80027c4:	4b04      	ldr	r3, [pc, #16]	; (80027d8 <HAL_I2C_MasterRxCpltCallback+0x1c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f007 fe31 	bl	800a430 <osSemaphoreRelease>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20002f34 	.word	0x20002f34

080027dc <HAL_I2C_ErrorCallback>:
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
	uint32_t errorcode = hi2c->ErrorCode;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	60fb      	str	r3, [r7, #12]
	UNUSED(errorcode);
}
 80027ea:	bf00      	nop
 80027ec:	3714      	adds	r7, #20
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <HAL_I2C_AbortCpltCallback>:
void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
	uint32_t errorcode = hi2c->ErrorCode;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	60fb      	str	r3, [r7, #12]
	UNUSED(errorcode);
}
 8002802:	bf00      	nop
 8002804:	3714      	adds	r7, #20
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	0000      	movs	r0, r0
	...

08002810 <uVtoDegreeCTypeK>:
#define T_COEF_A0 1.185976E-1
#define T_COEF_A1 -1.183432E-4
#define T_COEF_A2 1.269686E2

float uVtoDegreeCTypeK(float uVdata,float Tref)
{
 8002810:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002814:	b08a      	sub	sp, #40	; 0x28
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	6039      	str	r1, [r7, #0]
    double Vref = T_COEF_C0 + T_COEF_C1*Tref + T_COEF_C2*pow(Tref,2) + T_COEF_C3*pow(Tref,3) + T_COEF_C4*pow(Tref,4) + T_COEF_C5*pow(Tref,5) + T_COEF_C6*pow(Tref,6) + T_COEF_C7*pow(Tref,7) + T_COEF_C8*pow(Tref,8) + T_COEF_C9*pow(Tref,9)+T_COEF_A0*pow(2.718281828,T_COEF_A1*(Tref-T_COEF_A2)*(Tref-T_COEF_A2));
 800281c:	6838      	ldr	r0, [r7, #0]
 800281e:	f7fd fe6b 	bl	80004f8 <__aeabi_f2d>
 8002822:	a3cd      	add	r3, pc, #820	; (adr r3, 8002b58 <uVtoDegreeCTypeK+0x348>)
 8002824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002828:	f7fd febe 	bl	80005a8 <__aeabi_dmul>
 800282c:	4602      	mov	r2, r0
 800282e:	460b      	mov	r3, r1
 8002830:	4610      	mov	r0, r2
 8002832:	4619      	mov	r1, r3
 8002834:	a3ca      	add	r3, pc, #808	; (adr r3, 8002b60 <uVtoDegreeCTypeK+0x350>)
 8002836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283a:	f7fd fcfd 	bl	8000238 <__aeabi_dsub>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	4614      	mov	r4, r2
 8002844:	461d      	mov	r5, r3
 8002846:	6838      	ldr	r0, [r7, #0]
 8002848:	f7fd fe56 	bl	80004f8 <__aeabi_f2d>
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002854:	f00b fdde 	bl	800e414 <pow>
 8002858:	a3c3      	add	r3, pc, #780	; (adr r3, 8002b68 <uVtoDegreeCTypeK+0x358>)
 800285a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285e:	f7fd fea3 	bl	80005a8 <__aeabi_dmul>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4620      	mov	r0, r4
 8002868:	4629      	mov	r1, r5
 800286a:	f7fd fce7 	bl	800023c <__adddf3>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4614      	mov	r4, r2
 8002874:	461d      	mov	r5, r3
 8002876:	6838      	ldr	r0, [r7, #0]
 8002878:	f7fd fe3e 	bl	80004f8 <__aeabi_f2d>
 800287c:	f04f 0200 	mov.w	r2, #0
 8002880:	4bdd      	ldr	r3, [pc, #884]	; (8002bf8 <uVtoDegreeCTypeK+0x3e8>)
 8002882:	f00b fdc7 	bl	800e414 <pow>
 8002886:	a3ba      	add	r3, pc, #744	; (adr r3, 8002b70 <uVtoDegreeCTypeK+0x360>)
 8002888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288c:	f7fd fe8c 	bl	80005a8 <__aeabi_dmul>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4620      	mov	r0, r4
 8002896:	4629      	mov	r1, r5
 8002898:	f7fd fcd0 	bl	800023c <__adddf3>
 800289c:	4602      	mov	r2, r0
 800289e:	460b      	mov	r3, r1
 80028a0:	4614      	mov	r4, r2
 80028a2:	461d      	mov	r5, r3
 80028a4:	6838      	ldr	r0, [r7, #0]
 80028a6:	f7fd fe27 	bl	80004f8 <__aeabi_f2d>
 80028aa:	f04f 0200 	mov.w	r2, #0
 80028ae:	4bd3      	ldr	r3, [pc, #844]	; (8002bfc <uVtoDegreeCTypeK+0x3ec>)
 80028b0:	f00b fdb0 	bl	800e414 <pow>
 80028b4:	a3b0      	add	r3, pc, #704	; (adr r3, 8002b78 <uVtoDegreeCTypeK+0x368>)
 80028b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ba:	f7fd fe75 	bl	80005a8 <__aeabi_dmul>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	4620      	mov	r0, r4
 80028c4:	4629      	mov	r1, r5
 80028c6:	f7fd fcb9 	bl	800023c <__adddf3>
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	4614      	mov	r4, r2
 80028d0:	461d      	mov	r5, r3
 80028d2:	6838      	ldr	r0, [r7, #0]
 80028d4:	f7fd fe10 	bl	80004f8 <__aeabi_f2d>
 80028d8:	f04f 0200 	mov.w	r2, #0
 80028dc:	4bc8      	ldr	r3, [pc, #800]	; (8002c00 <uVtoDegreeCTypeK+0x3f0>)
 80028de:	f00b fd99 	bl	800e414 <pow>
 80028e2:	a3a7      	add	r3, pc, #668	; (adr r3, 8002b80 <uVtoDegreeCTypeK+0x370>)
 80028e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e8:	f7fd fe5e 	bl	80005a8 <__aeabi_dmul>
 80028ec:	4602      	mov	r2, r0
 80028ee:	460b      	mov	r3, r1
 80028f0:	4620      	mov	r0, r4
 80028f2:	4629      	mov	r1, r5
 80028f4:	f7fd fca2 	bl	800023c <__adddf3>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	4614      	mov	r4, r2
 80028fe:	461d      	mov	r5, r3
 8002900:	6838      	ldr	r0, [r7, #0]
 8002902:	f7fd fdf9 	bl	80004f8 <__aeabi_f2d>
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	4bbe      	ldr	r3, [pc, #760]	; (8002c04 <uVtoDegreeCTypeK+0x3f4>)
 800290c:	f00b fd82 	bl	800e414 <pow>
 8002910:	a39d      	add	r3, pc, #628	; (adr r3, 8002b88 <uVtoDegreeCTypeK+0x378>)
 8002912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002916:	f7fd fe47 	bl	80005a8 <__aeabi_dmul>
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4620      	mov	r0, r4
 8002920:	4629      	mov	r1, r5
 8002922:	f7fd fc8b 	bl	800023c <__adddf3>
 8002926:	4602      	mov	r2, r0
 8002928:	460b      	mov	r3, r1
 800292a:	4614      	mov	r4, r2
 800292c:	461d      	mov	r5, r3
 800292e:	6838      	ldr	r0, [r7, #0]
 8002930:	f7fd fde2 	bl	80004f8 <__aeabi_f2d>
 8002934:	f04f 0200 	mov.w	r2, #0
 8002938:	4bb3      	ldr	r3, [pc, #716]	; (8002c08 <uVtoDegreeCTypeK+0x3f8>)
 800293a:	f00b fd6b 	bl	800e414 <pow>
 800293e:	a394      	add	r3, pc, #592	; (adr r3, 8002b90 <uVtoDegreeCTypeK+0x380>)
 8002940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002944:	f7fd fe30 	bl	80005a8 <__aeabi_dmul>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	4620      	mov	r0, r4
 800294e:	4629      	mov	r1, r5
 8002950:	f7fd fc74 	bl	800023c <__adddf3>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4614      	mov	r4, r2
 800295a:	461d      	mov	r5, r3
 800295c:	6838      	ldr	r0, [r7, #0]
 800295e:	f7fd fdcb 	bl	80004f8 <__aeabi_f2d>
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	4ba9      	ldr	r3, [pc, #676]	; (8002c0c <uVtoDegreeCTypeK+0x3fc>)
 8002968:	f00b fd54 	bl	800e414 <pow>
 800296c:	a38a      	add	r3, pc, #552	; (adr r3, 8002b98 <uVtoDegreeCTypeK+0x388>)
 800296e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002972:	f7fd fe19 	bl	80005a8 <__aeabi_dmul>
 8002976:	4602      	mov	r2, r0
 8002978:	460b      	mov	r3, r1
 800297a:	4620      	mov	r0, r4
 800297c:	4629      	mov	r1, r5
 800297e:	f7fd fc5d 	bl	800023c <__adddf3>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4614      	mov	r4, r2
 8002988:	461d      	mov	r5, r3
 800298a:	6838      	ldr	r0, [r7, #0]
 800298c:	f7fd fdb4 	bl	80004f8 <__aeabi_f2d>
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	4b9e      	ldr	r3, [pc, #632]	; (8002c10 <uVtoDegreeCTypeK+0x400>)
 8002996:	f00b fd3d 	bl	800e414 <pow>
 800299a:	a381      	add	r3, pc, #516	; (adr r3, 8002ba0 <uVtoDegreeCTypeK+0x390>)
 800299c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a0:	f7fd fe02 	bl	80005a8 <__aeabi_dmul>
 80029a4:	4602      	mov	r2, r0
 80029a6:	460b      	mov	r3, r1
 80029a8:	4620      	mov	r0, r4
 80029aa:	4629      	mov	r1, r5
 80029ac:	f7fd fc46 	bl	800023c <__adddf3>
 80029b0:	4602      	mov	r2, r0
 80029b2:	460b      	mov	r3, r1
 80029b4:	4614      	mov	r4, r2
 80029b6:	461d      	mov	r5, r3
 80029b8:	6838      	ldr	r0, [r7, #0]
 80029ba:	f7fd fd9d 	bl	80004f8 <__aeabi_f2d>
 80029be:	a37a      	add	r3, pc, #488	; (adr r3, 8002ba8 <uVtoDegreeCTypeK+0x398>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f7fd fc38 	bl	8000238 <__aeabi_dsub>
 80029c8:	4602      	mov	r2, r0
 80029ca:	460b      	mov	r3, r1
 80029cc:	4610      	mov	r0, r2
 80029ce:	4619      	mov	r1, r3
 80029d0:	a377      	add	r3, pc, #476	; (adr r3, 8002bb0 <uVtoDegreeCTypeK+0x3a0>)
 80029d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d6:	f7fd fde7 	bl	80005a8 <__aeabi_dmul>
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	4690      	mov	r8, r2
 80029e0:	4699      	mov	r9, r3
 80029e2:	6838      	ldr	r0, [r7, #0]
 80029e4:	f7fd fd88 	bl	80004f8 <__aeabi_f2d>
 80029e8:	a36f      	add	r3, pc, #444	; (adr r3, 8002ba8 <uVtoDegreeCTypeK+0x398>)
 80029ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ee:	f7fd fc23 	bl	8000238 <__aeabi_dsub>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	4640      	mov	r0, r8
 80029f8:	4649      	mov	r1, r9
 80029fa:	f7fd fdd5 	bl	80005a8 <__aeabi_dmul>
 80029fe:	4602      	mov	r2, r0
 8002a00:	460b      	mov	r3, r1
 8002a02:	a16d      	add	r1, pc, #436	; (adr r1, 8002bb8 <uVtoDegreeCTypeK+0x3a8>)
 8002a04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a08:	f00b fd04 	bl	800e414 <pow>
 8002a0c:	a36c      	add	r3, pc, #432	; (adr r3, 8002bc0 <uVtoDegreeCTypeK+0x3b0>)
 8002a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a12:	f7fd fdc9 	bl	80005a8 <__aeabi_dmul>
 8002a16:	4602      	mov	r2, r0
 8002a18:	460b      	mov	r3, r1
 8002a1a:	4620      	mov	r0, r4
 8002a1c:	4629      	mov	r1, r5
 8002a1e:	f7fd fc0d 	bl	800023c <__adddf3>
 8002a22:	4602      	mov	r2, r0
 8002a24:	460b      	mov	r3, r1
 8002a26:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double Vmeas = uVdata/1000; //value need to be in mV
 8002a2a:	497a      	ldr	r1, [pc, #488]	; (8002c14 <uVtoDegreeCTypeK+0x404>)
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7fe fa7d 	bl	8000f2c <__aeabi_fdiv>
 8002a32:	4603      	mov	r3, r0
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fd fd5f 	bl	80004f8 <__aeabi_f2d>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double totalV = Vmeas + Vref;
 8002a42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a46:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002a4a:	f7fd fbf7 	bl	800023c <__adddf3>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	e9c7 2302 	strd	r2, r3, [r7, #8]

    double t90;
    if(totalV < 20.644)
 8002a56:	a35c      	add	r3, pc, #368	; (adr r3, 8002bc8 <uVtoDegreeCTypeK+0x3b8>)
 8002a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002a60:	f7fe f814 	bl	8000a8c <__aeabi_dcmplt>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 812a 	beq.w	8002cc0 <uVtoDegreeCTypeK+0x4b0>
    {
     t90 = T_COEF_D0_0_500 + T_COEF_D1_0_500 *totalV + T_COEF_D2_0_500 *pow(totalV,2) + T_COEF_D3_0_500 *pow(totalV,3) + T_COEF_D4_0_500 *pow(totalV,4) + T_COEF_D5_0_500 *pow(totalV,5) + T_COEF_D6_0_500 *pow(totalV,6) + T_COEF_D7_0_500 *pow(totalV,7) + T_COEF_D8_0_500 *pow(totalV,8) + T_COEF_D9_0_500 *pow(totalV,9);
 8002a6c:	a358      	add	r3, pc, #352	; (adr r3, 8002bd0 <uVtoDegreeCTypeK+0x3c0>)
 8002a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a72:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002a76:	f7fd fd97 	bl	80005a8 <__aeabi_dmul>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4610      	mov	r0, r2
 8002a80:	4619      	mov	r1, r3
 8002a82:	f04f 0200 	mov.w	r2, #0
 8002a86:	f04f 0300 	mov.w	r3, #0
 8002a8a:	f7fd fbd7 	bl	800023c <__adddf3>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4614      	mov	r4, r2
 8002a94:	461d      	mov	r5, r3
 8002a96:	f04f 0200 	mov.w	r2, #0
 8002a9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002aa2:	f00b fcb7 	bl	800e414 <pow>
 8002aa6:	a34c      	add	r3, pc, #304	; (adr r3, 8002bd8 <uVtoDegreeCTypeK+0x3c8>)
 8002aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aac:	f7fd fd7c 	bl	80005a8 <__aeabi_dmul>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	4629      	mov	r1, r5
 8002ab8:	f7fd fbc0 	bl	800023c <__adddf3>
 8002abc:	4602      	mov	r2, r0
 8002abe:	460b      	mov	r3, r1
 8002ac0:	4614      	mov	r4, r2
 8002ac2:	461d      	mov	r5, r3
 8002ac4:	f04f 0200 	mov.w	r2, #0
 8002ac8:	4b4b      	ldr	r3, [pc, #300]	; (8002bf8 <uVtoDegreeCTypeK+0x3e8>)
 8002aca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ace:	f00b fca1 	bl	800e414 <pow>
 8002ad2:	a343      	add	r3, pc, #268	; (adr r3, 8002be0 <uVtoDegreeCTypeK+0x3d0>)
 8002ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad8:	f7fd fd66 	bl	80005a8 <__aeabi_dmul>
 8002adc:	4602      	mov	r2, r0
 8002ade:	460b      	mov	r3, r1
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	4629      	mov	r1, r5
 8002ae4:	f7fd fbaa 	bl	800023c <__adddf3>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	4614      	mov	r4, r2
 8002aee:	461d      	mov	r5, r3
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	4b41      	ldr	r3, [pc, #260]	; (8002bfc <uVtoDegreeCTypeK+0x3ec>)
 8002af6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002afa:	f00b fc8b 	bl	800e414 <pow>
 8002afe:	a33a      	add	r3, pc, #232	; (adr r3, 8002be8 <uVtoDegreeCTypeK+0x3d8>)
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f7fd fd50 	bl	80005a8 <__aeabi_dmul>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	4629      	mov	r1, r5
 8002b10:	f7fd fb94 	bl	800023c <__adddf3>
 8002b14:	4602      	mov	r2, r0
 8002b16:	460b      	mov	r3, r1
 8002b18:	4614      	mov	r4, r2
 8002b1a:	461d      	mov	r5, r3
 8002b1c:	f04f 0200 	mov.w	r2, #0
 8002b20:	4b37      	ldr	r3, [pc, #220]	; (8002c00 <uVtoDegreeCTypeK+0x3f0>)
 8002b22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b26:	f00b fc75 	bl	800e414 <pow>
 8002b2a:	a331      	add	r3, pc, #196	; (adr r3, 8002bf0 <uVtoDegreeCTypeK+0x3e0>)
 8002b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b30:	f7fd fd3a 	bl	80005a8 <__aeabi_dmul>
 8002b34:	4602      	mov	r2, r0
 8002b36:	460b      	mov	r3, r1
 8002b38:	4620      	mov	r0, r4
 8002b3a:	4629      	mov	r1, r5
 8002b3c:	f7fd fb7e 	bl	800023c <__adddf3>
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4614      	mov	r4, r2
 8002b46:	461d      	mov	r5, r3
 8002b48:	f04f 0200 	mov.w	r2, #0
 8002b4c:	4b2d      	ldr	r3, [pc, #180]	; (8002c04 <uVtoDegreeCTypeK+0x3f4>)
 8002b4e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b52:	e061      	b.n	8002c18 <uVtoDegreeCTypeK+0x408>
 8002b54:	f3af 8000 	nop.w
 8002b58:	ecfa2196 	.word	0xecfa2196
 8002b5c:	3fa3ed7a 	.word	0x3fa3ed7a
 8002b60:	c4b5b30b 	.word	0xc4b5b30b
 8002b64:	3f9205d7 	.word	0x3f9205d7
 8002b68:	f72891e7 	.word	0xf72891e7
 8002b6c:	3ef375d4 	.word	0x3ef375d4
 8002b70:	7a34de08 	.word	0x7a34de08
 8002b74:	be7ab2ac 	.word	0xbe7ab2ac
 8002b78:	b676ec5f 	.word	0xb676ec5f
 8002b7c:	3df5e184 	.word	0x3df5e184
 8002b80:	c620f2a8 	.word	0xc620f2a8
 8002b84:	bd63ba97 	.word	0xbd63ba97
 8002b88:	e5aa091d 	.word	0xe5aa091d
 8002b8c:	3cc43402 	.word	0x3cc43402
 8002b90:	01c8db89 	.word	0x01c8db89
 8002b94:	bc17a08b 	.word	0xbc17a08b
 8002b98:	b8001899 	.word	0xb8001899
 8002b9c:	3b5d5cb4 	.word	0x3b5d5cb4
 8002ba0:	51ff39ec 	.word	0x51ff39ec
 8002ba4:	ba8df847 	.word	0xba8df847
 8002ba8:	8adab9f5 	.word	0x8adab9f5
 8002bac:	405fbdfd 	.word	0x405fbdfd
 8002bb0:	b1df7541 	.word	0xb1df7541
 8002bb4:	bf1f05e0 	.word	0xbf1f05e0
 8002bb8:	8b04919b 	.word	0x8b04919b
 8002bbc:	4005bf0a 	.word	0x4005bf0a
 8002bc0:	8d6253b2 	.word	0x8d6253b2
 8002bc4:	3fbe5c69 	.word	0x3fbe5c69
 8002bc8:	2f1a9fbe 	.word	0x2f1a9fbe
 8002bcc:	4034a4dd 	.word	0x4034a4dd
 8002bd0:	886594af 	.word	0x886594af
 8002bd4:	40391563 	.word	0x40391563
 8002bd8:	f62184e0 	.word	0xf62184e0
 8002bdc:	3fb41f32 	.word	0x3fb41f32
 8002be0:	3c90aa07 	.word	0x3c90aa07
 8002be4:	bfd00521 	.word	0xbfd00521
 8002be8:	cf12f82a 	.word	0xcf12f82a
 8002bec:	3fb5497e 	.word	0x3fb5497e
 8002bf0:	55785780 	.word	0x55785780
 8002bf4:	bf89266f 	.word	0xbf89266f
 8002bf8:	40080000 	.word	0x40080000
 8002bfc:	40100000 	.word	0x40100000
 8002c00:	40140000 	.word	0x40140000
 8002c04:	40180000 	.word	0x40180000
 8002c08:	401c0000 	.word	0x401c0000
 8002c0c:	40200000 	.word	0x40200000
 8002c10:	40220000 	.word	0x40220000
 8002c14:	447a0000 	.word	0x447a0000
 8002c18:	f00b fbfc 	bl	800e414 <pow>
 8002c1c:	a370      	add	r3, pc, #448	; (adr r3, 8002de0 <uVtoDegreeCTypeK+0x5d0>)
 8002c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c22:	f7fd fcc1 	bl	80005a8 <__aeabi_dmul>
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	4629      	mov	r1, r5
 8002c2e:	f7fd fb05 	bl	800023c <__adddf3>
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	4614      	mov	r4, r2
 8002c38:	461d      	mov	r5, r3
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	4b7e      	ldr	r3, [pc, #504]	; (8002e38 <uVtoDegreeCTypeK+0x628>)
 8002c40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c44:	f00b fbe6 	bl	800e414 <pow>
 8002c48:	a367      	add	r3, pc, #412	; (adr r3, 8002de8 <uVtoDegreeCTypeK+0x5d8>)
 8002c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4e:	f7fd fcab 	bl	80005a8 <__aeabi_dmul>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	4620      	mov	r0, r4
 8002c58:	4629      	mov	r1, r5
 8002c5a:	f7fd faef 	bl	800023c <__adddf3>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4614      	mov	r4, r2
 8002c64:	461d      	mov	r5, r3
 8002c66:	f04f 0200 	mov.w	r2, #0
 8002c6a:	4b74      	ldr	r3, [pc, #464]	; (8002e3c <uVtoDegreeCTypeK+0x62c>)
 8002c6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c70:	f00b fbd0 	bl	800e414 <pow>
 8002c74:	a35e      	add	r3, pc, #376	; (adr r3, 8002df0 <uVtoDegreeCTypeK+0x5e0>)
 8002c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c7a:	f7fd fc95 	bl	80005a8 <__aeabi_dmul>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	460b      	mov	r3, r1
 8002c82:	4620      	mov	r0, r4
 8002c84:	4629      	mov	r1, r5
 8002c86:	f7fd fad9 	bl	800023c <__adddf3>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	4614      	mov	r4, r2
 8002c90:	461d      	mov	r5, r3
 8002c92:	f04f 0200 	mov.w	r2, #0
 8002c96:	4b6a      	ldr	r3, [pc, #424]	; (8002e40 <uVtoDegreeCTypeK+0x630>)
 8002c98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c9c:	f00b fbba 	bl	800e414 <pow>
 8002ca0:	a355      	add	r3, pc, #340	; (adr r3, 8002df8 <uVtoDegreeCTypeK+0x5e8>)
 8002ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca6:	f7fd fc7f 	bl	80005a8 <__aeabi_dmul>
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4620      	mov	r0, r4
 8002cb0:	4629      	mov	r1, r5
 8002cb2:	f7fd fac3 	bl	800023c <__adddf3>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	460b      	mov	r3, r1
 8002cba:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002cbe:	e082      	b.n	8002dc6 <uVtoDegreeCTypeK+0x5b6>
    }
    else
    {
	    t90 = T_COEF_D0_500_1372 + T_COEF_D1_500_1372 *totalV + T_COEF_D2_500_1372 *pow(totalV,2) + T_COEF_D3_500_1372 *pow(totalV,3) + T_COEF_D4_500_1372 *pow(totalV,4) + T_COEF_D5_500_1372 *pow(totalV,5) + T_COEF_D6_500_1372 *pow(totalV,6);
 8002cc0:	a34f      	add	r3, pc, #316	; (adr r3, 8002e00 <uVtoDegreeCTypeK+0x5f0>)
 8002cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002cca:	f7fd fc6d 	bl	80005a8 <__aeabi_dmul>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	4610      	mov	r0, r2
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	a34c      	add	r3, pc, #304	; (adr r3, 8002e08 <uVtoDegreeCTypeK+0x5f8>)
 8002cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cdc:	f7fd faac 	bl	8000238 <__aeabi_dsub>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	4614      	mov	r4, r2
 8002ce6:	461d      	mov	r5, r3
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002cf0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002cf4:	f00b fb8e 	bl	800e414 <pow>
 8002cf8:	a345      	add	r3, pc, #276	; (adr r3, 8002e10 <uVtoDegreeCTypeK+0x600>)
 8002cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfe:	f7fd fc53 	bl	80005a8 <__aeabi_dmul>
 8002d02:	4602      	mov	r2, r0
 8002d04:	460b      	mov	r3, r1
 8002d06:	4620      	mov	r0, r4
 8002d08:	4629      	mov	r1, r5
 8002d0a:	f7fd fa97 	bl	800023c <__adddf3>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	4614      	mov	r4, r2
 8002d14:	461d      	mov	r5, r3
 8002d16:	f04f 0200 	mov.w	r2, #0
 8002d1a:	4b4a      	ldr	r3, [pc, #296]	; (8002e44 <uVtoDegreeCTypeK+0x634>)
 8002d1c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d20:	f00b fb78 	bl	800e414 <pow>
 8002d24:	a33c      	add	r3, pc, #240	; (adr r3, 8002e18 <uVtoDegreeCTypeK+0x608>)
 8002d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d2a:	f7fd fc3d 	bl	80005a8 <__aeabi_dmul>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	460b      	mov	r3, r1
 8002d32:	4620      	mov	r0, r4
 8002d34:	4629      	mov	r1, r5
 8002d36:	f7fd fa81 	bl	800023c <__adddf3>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	4614      	mov	r4, r2
 8002d40:	461d      	mov	r5, r3
 8002d42:	f04f 0200 	mov.w	r2, #0
 8002d46:	4b40      	ldr	r3, [pc, #256]	; (8002e48 <uVtoDegreeCTypeK+0x638>)
 8002d48:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d4c:	f00b fb62 	bl	800e414 <pow>
 8002d50:	a333      	add	r3, pc, #204	; (adr r3, 8002e20 <uVtoDegreeCTypeK+0x610>)
 8002d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d56:	f7fd fc27 	bl	80005a8 <__aeabi_dmul>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4620      	mov	r0, r4
 8002d60:	4629      	mov	r1, r5
 8002d62:	f7fd fa6b 	bl	800023c <__adddf3>
 8002d66:	4602      	mov	r2, r0
 8002d68:	460b      	mov	r3, r1
 8002d6a:	4614      	mov	r4, r2
 8002d6c:	461d      	mov	r5, r3
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	4b36      	ldr	r3, [pc, #216]	; (8002e4c <uVtoDegreeCTypeK+0x63c>)
 8002d74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d78:	f00b fb4c 	bl	800e414 <pow>
 8002d7c:	a32a      	add	r3, pc, #168	; (adr r3, 8002e28 <uVtoDegreeCTypeK+0x618>)
 8002d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d82:	f7fd fc11 	bl	80005a8 <__aeabi_dmul>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	4629      	mov	r1, r5
 8002d8e:	f7fd fa55 	bl	800023c <__adddf3>
 8002d92:	4602      	mov	r2, r0
 8002d94:	460b      	mov	r3, r1
 8002d96:	4614      	mov	r4, r2
 8002d98:	461d      	mov	r5, r3
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	4b2c      	ldr	r3, [pc, #176]	; (8002e50 <uVtoDegreeCTypeK+0x640>)
 8002da0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002da4:	f00b fb36 	bl	800e414 <pow>
 8002da8:	a321      	add	r3, pc, #132	; (adr r3, 8002e30 <uVtoDegreeCTypeK+0x620>)
 8002daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dae:	f7fd fbfb 	bl	80005a8 <__aeabi_dmul>
 8002db2:	4602      	mov	r2, r0
 8002db4:	460b      	mov	r3, r1
 8002db6:	4620      	mov	r0, r4
 8002db8:	4629      	mov	r1, r5
 8002dba:	f7fd fa3f 	bl	800023c <__adddf3>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }

    return (float)t90;
 8002dc6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002dca:	f7fd fe9d 	bl	8000b08 <__aeabi_d2f>
 8002dce:	4603      	mov	r3, r0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3728      	adds	r7, #40	; 0x28
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002dda:	bf00      	nop
 8002ddc:	f3af 8000 	nop.w
 8002de0:	598742c5 	.word	0x598742c5
 8002de4:	3f50101c 	.word	0x3f50101c
 8002de8:	8fe5dfc5 	.word	0x8fe5dfc5
 8002dec:	bf072311 	.word	0xbf072311
 8002df0:	d5041d19 	.word	0xd5041d19
 8002df4:	3eb1beee 	.word	0x3eb1beee
 8002df8:	f20e972b 	.word	0xf20e972b
 8002dfc:	be469b94 	.word	0xbe469b94
 8002e00:	251c193b 	.word	0x251c193b
 8002e04:	404826af 	.word	0x404826af
 8002e08:	1d14e3bd 	.word	0x1d14e3bd
 8002e0c:	406079c9 	.word	0x406079c9
 8002e10:	7dffe020 	.word	0x7dffe020
 8002e14:	bffa587c 	.word	0xbffa587c
 8002e18:	72875bff 	.word	0x72875bff
 8002e1c:	3fabfabb 	.word	0x3fabfabb
 8002e20:	43f14f16 	.word	0x43f14f16
 8002e24:	bf4f9f9b 	.word	0xbf4f9f9b
 8002e28:	31b5afb6 	.word	0x31b5afb6
 8002e2c:	3ee275a4 	.word	0x3ee275a4
 8002e30:	f722eba7 	.word	0xf722eba7
 8002e34:	be60b376 	.word	0xbe60b376
 8002e38:	401c0000 	.word	0x401c0000
 8002e3c:	40200000 	.word	0x40200000
 8002e40:	40220000 	.word	0x40220000
 8002e44:	40080000 	.word	0x40080000
 8002e48:	40100000 	.word	0x40100000
 8002e4c:	40140000 	.word	0x40140000
 8002e50:	40180000 	.word	0x40180000

08002e54 <AirInput_forceAperture>:
#include "air_input.h"

#define constrain(amt,low,high) ((amt)<(low)?(low):((amt)>(high)?(high):(amt)))

void AirInput_forceAperture( AirInput * self, int aperture) {
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  aperture = constrain(aperture, self->minValue, self->maxValue); //TODO: MIN_VALEUR IS NOT ZERO FOR THE PRIMARY
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	da02      	bge.n	8002e6e <AirInput_forceAperture+0x1a>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	e005      	b.n	8002e7a <AirInput_forceAperture+0x26>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	691a      	ldr	r2, [r3, #16]
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	4293      	cmp	r3, r2
 8002e76:	bfa8      	it	ge
 8002e78:	4613      	movge	r3, r2
 8002e7a:	603b      	str	r3, [r7, #0]
  self->aperture = aperture;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	601a      	str	r2, [r3, #0]
  self->setPoint = aperture;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	605a      	str	r2, [r3, #4]
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr

08002e92 <AirInput_getAperture>:


int AirInput_getAperture( AirInput * self) {
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  return self->aperture;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr

08002ea8 <AirInput_InPosition>:
bool AirInput_InPosition( AirInput * self)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
	return self->aperture == self->setPoint;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	bf0c      	ite	eq
 8002ebc:	2301      	moveq	r3, #1
 8002ebe:	2300      	movne	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <AirInput_setAjustement>:
  self->setPoint = setPoint;
  self->secPerStep = secPerStep;
}


void AirInput_setAjustement( AirInput * self, int adjustement, uint32_t secPerStep) {
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
  self->setPoint += adjustement;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	441a      	add	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	605a      	str	r2, [r3, #4]
  self->setPoint = constrain(self->setPoint, self->minValue, self->maxValue);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	da02      	bge.n	8002ef6 <AirInput_setAjustement+0x2a>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	e006      	b.n	8002f04 <AirInput_setAjustement+0x38>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	4293      	cmp	r3, r2
 8002f00:	bfa8      	it	ge
 8002f02:	4613      	movge	r3, r2
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	6053      	str	r3, [r2, #4]
  self->secPerStep = secPerStep;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	609a      	str	r2, [r3, #8]
}
 8002f0e:	bf00      	nop
 8002f10:	3714      	adds	r7, #20
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr

08002f18 <AirInput_task>:


void AirInput_task( AirInput * self, uint32_t currentTime_ms) {
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]

  if (self->aperture != self->setPoint) {
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d01f      	beq.n	8002f6e <AirInput_task+0x56>
    if ((currentTime_ms - self->timeRefRampe) >= (self->secPerStep * 1000)) {
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	1ad2      	subs	r2, r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002f3e:	fb01 f303 	mul.w	r3, r1, r3
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d313      	bcc.n	8002f6e <AirInput_task+0x56>
      self->timeRefRampe = currentTime_ms;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	60da      	str	r2, [r3, #12]
      if (self->setPoint > self->aperture) {
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	dd05      	ble.n	8002f64 <AirInput_task+0x4c>
        self->aperture++;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	1c5a      	adds	r2, r3, #1
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	601a      	str	r2, [r3, #0]
      } else {
        self->aperture--;
      }
    }
  }
}
 8002f62:	e004      	b.n	8002f6e <AirInput_task+0x56>
        self->aperture--;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	1e5a      	subs	r2, r3, #1
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	601a      	str	r2, [r3, #0]
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <Algo_init>:
void AirAdjustment(int adjustement, const uint32_t secondPerStep,
		const uint8_t MinPrimary, const uint8_t MaxPrimary,
		const uint8_t MinGrill, const uint8_t MaxGrill,
		const uint8_t MinSecondary, const uint8_t MaxSecondary);

void Algo_init() {
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0

  if(GPIO_PIN_SET==HAL_GPIO_ReadPin(Button_Input_GPIO_Port,Button_Input_Pin))
 8002f7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f80:	4819      	ldr	r0, [pc, #100]	; (8002fe8 <Algo_init+0x70>)
 8002f82:	f002 fc3b 	bl	80057fc <HAL_GPIO_ReadPin>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d103      	bne.n	8002f94 <Algo_init+0x1c>
  {
	  currentState = PRODUCTION_TEST;
 8002f8c:	4b17      	ldr	r3, [pc, #92]	; (8002fec <Algo_init+0x74>)
 8002f8e:	220c      	movs	r2, #12
 8002f90:	701a      	strb	r2, [r3, #0]
 8002f92:	e002      	b.n	8002f9a <Algo_init+0x22>
  }
  else
  {
	  currentState = ZEROING_STEPPER;
 8002f94:	4b15      	ldr	r3, [pc, #84]	; (8002fec <Algo_init+0x74>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	701a      	strb	r2, [r3, #0]
  }

  reloadingEvent = false;
 8002f9a:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <Algo_init+0x78>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	701a      	strb	r2, [r3, #0]
  AirInput_forceAperture(&primary, PRIMARY_CLOSED);
 8002fa0:	210d      	movs	r1, #13
 8002fa2:	4814      	ldr	r0, [pc, #80]	; (8002ff4 <Algo_init+0x7c>)
 8002fa4:	f7ff ff56 	bl	8002e54 <AirInput_forceAperture>
  AirInput_forceAperture(&grill, GRILL_CLOSED);
 8002fa8:	2100      	movs	r1, #0
 8002faa:	4813      	ldr	r0, [pc, #76]	; (8002ff8 <Algo_init+0x80>)
 8002fac:	f7ff ff52 	bl	8002e54 <AirInput_forceAperture>
  AirInput_forceAperture(&secondary, SECONDARY_CLOSED);
 8002fb0:	210d      	movs	r1, #13
 8002fb2:	4812      	ldr	r0, [pc, #72]	; (8002ffc <Algo_init+0x84>)
 8002fb4:	f7ff ff4e 	bl	8002e54 <AirInput_forceAperture>
  baffleTemperature = 0;
 8002fb8:	4b11      	ldr	r3, [pc, #68]	; (8003000 <Algo_init+0x88>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]
  rearTemperature = 0;
 8002fbe:	4b11      	ldr	r3, [pc, #68]	; (8003004 <Algo_init+0x8c>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]
  thermostatRequest = false;
 8002fc4:	4b10      	ldr	r3, [pc, #64]	; (8003008 <Algo_init+0x90>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	701a      	strb	r2, [r3, #0]
  delLoadingEnd = ALGO_DEL_OFF;
 8002fca:	4b10      	ldr	r3, [pc, #64]	; (800300c <Algo_init+0x94>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	701a      	strb	r2, [r3, #0]
  delFermeturePorte = ALGO_DEL_OFF;
 8002fd0:	4b0f      	ldr	r3, [pc, #60]	; (8003010 <Algo_init+0x98>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	701a      	strb	r2, [r3, #0]
  Slope_init(&slopeBaffleTemp, frontTempDataStore, NB_DATA, SAMPLING_RATE);
 8002fd6:	4b0f      	ldr	r3, [pc, #60]	; (8003014 <Algo_init+0x9c>)
 8002fd8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002fdc:	490e      	ldr	r1, [pc, #56]	; (8003018 <Algo_init+0xa0>)
 8002fde:	480f      	ldr	r0, [pc, #60]	; (800301c <Algo_init+0xa4>)
 8002fe0:	f001 fb18 	bl	8004614 <Slope_init>
}
 8002fe4:	bf00      	nop
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40010c00 	.word	0x40010c00
 8002fec:	200000f8 	.word	0x200000f8
 8002ff0:	200000f9 	.word	0x200000f9
 8002ff4:	20000000 	.word	0x20000000
 8002ff8:	20000018 	.word	0x20000018
 8002ffc:	20000030 	.word	0x20000030
 8003000:	20000100 	.word	0x20000100
 8003004:	20000104 	.word	0x20000104
 8003008:	2000010c 	.word	0x2000010c
 800300c:	200000fb 	.word	0x200000fb
 8003010:	200000fc 	.word	0x200000fc
 8003014:	3e4ccccd 	.word	0x3e4ccccd
 8003018:	20000110 	.word	0x20000110
 800301c:	200005c4 	.word	0x200005c4

08003020 <manageStateMachine>:

static void manageStateMachine(uint32_t currentTime_ms) {
 8003020:	b5b0      	push	{r4, r5, r7, lr}
 8003022:	b092      	sub	sp, #72	; 0x48
 8003024:	af04      	add	r7, sp, #16
 8003026:	6078      	str	r0, [r7, #4]

	  State nextState = currentState;
 8003028:	4bb2      	ldr	r3, [pc, #712]	; (80032f4 <manageStateMachine+0x2d4>)
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  static uint32_t timeRefAutoMode = 0;
	  static int targetTemperature = 0;
	  static uint32_t Safetydebounce_ms = 0;

	  //pour palier au fait qu'on applique des 1/2 pas, nous divisons les valeurs de NOVIKA 2019-12-04
	  const uint32_t SEC_PER_STEP_TEMP_RISE = 6;
 8003030:	2306      	movs	r3, #6
 8003032:	62fb      	str	r3, [r7, #44]	; 0x2c
	  const uint32_t SEC_PER_STEP_COMB_LOW = 3;
 8003034:	2303      	movs	r3, #3
 8003036:	62bb      	str	r3, [r7, #40]	; 0x28
	  const uint32_t SEC_PER_STEP_COMB_HIGH = 6;
 8003038:	2306      	movs	r3, #6
 800303a:	627b      	str	r3, [r7, #36]	; 0x24
	  const uint32_t SEC_PER_STEP_COAL_HIGH = 6;
 800303c:	2306      	movs	r3, #6
 800303e:	623b      	str	r3, [r7, #32]


	  //calculate time used in the state transition.
	  timeSinceStateEntry = currentTime_ms - stateChangeTimeRef;
 8003040:	4bad      	ldr	r3, [pc, #692]	; (80032f8 <manageStateMachine+0x2d8>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	4aac      	ldr	r2, [pc, #688]	; (80032fc <manageStateMachine+0x2dc>)
 800304a:	6013      	str	r3, [r2, #0]
	  uint32_t timeInTemperatureRise = 0;
 800304c:	2300      	movs	r3, #0
 800304e:	61fb      	str	r3, [r7, #28]
#if PID_CONTROL_ON
	  static uint32_t Pidtimeref = 0;
	  uint32_t TimeSinceLastPIDUpdate = currentTime_ms - Pidtimeref;
#endif
	  uint32_t TimeForStep = currentTime_ms - timeRefAutoMode;
 8003050:	4bab      	ldr	r3, [pc, #684]	; (8003300 <manageStateMachine+0x2e0>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	61bb      	str	r3, [r7, #24]

	  // TODO: la periode utilise pour le calcule de la pente n'est pas dfinie
  //       dans le document
  dTavant = computeSlopeBaffleTemp(2); //tait 300, selon ce que Novika utilise test du 2019-12-04.
 800305a:	2002      	movs	r0, #2
 800305c:	f000 fcd6 	bl	8003a0c <computeSlopeBaffleTemp>
 8003060:	6178      	str	r0, [r7, #20]
  	  	  	  	  	  	  	  	  	  // la driv risque d'tre sketch, une mesure de temprature /5 secondes si on
  int deltaTemperature = 0;
 8003062:	2300      	movs	r3, #0
 8003064:	613b      	str	r3, [r7, #16]
  /* Perform state's actions. */
  switch (currentState) {
 8003066:	4ba3      	ldr	r3, [pc, #652]	; (80032f4 <manageStateMachine+0x2d4>)
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	3b01      	subs	r3, #1
 800306c:	2b0b      	cmp	r3, #11
 800306e:	d81b      	bhi.n	80030a8 <manageStateMachine+0x88>
 8003070:	a201      	add	r2, pc, #4	; (adr r2, 8003078 <manageStateMachine+0x58>)
 8003072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003076:	bf00      	nop
 8003078:	0800310b 	.word	0x0800310b
 800307c:	080031b9 	.word	0x080031b9
 8003080:	08003225 	.word	0x08003225
 8003084:	08003479 	.word	0x08003479
 8003088:	080030a9 	.word	0x080030a9
 800308c:	0800338b 	.word	0x0800338b
 8003090:	08003659 	.word	0x08003659
 8003094:	0800368f 	.word	0x0800368f
 8003098:	080036fd 	.word	0x080036fd
 800309c:	080037c7 	.word	0x080037c7
 80030a0:	080037c7 	.word	0x080037c7
 80030a4:	08003823 	.word	0x08003823

    default:
    case ZEROING_STEPPER:
		AirInput_forceAperture(&primary, PrimaryMotorParam.MinWaiting);
 80030a8:	230d      	movs	r3, #13
 80030aa:	4619      	mov	r1, r3
 80030ac:	4895      	ldr	r0, [pc, #596]	; (8003304 <manageStateMachine+0x2e4>)
 80030ae:	f7ff fed1 	bl	8002e54 <AirInput_forceAperture>
		AirInput_forceAperture(&grill, GrillMotorParam.MinWaiting);
 80030b2:	2300      	movs	r3, #0
 80030b4:	4619      	mov	r1, r3
 80030b6:	4894      	ldr	r0, [pc, #592]	; (8003308 <manageStateMachine+0x2e8>)
 80030b8:	f7ff fecc 	bl	8002e54 <AirInput_forceAperture>
		AirInput_forceAperture(&secondary, SecondaryMotorParam.MinWaiting);
 80030bc:	230d      	movs	r3, #13
 80030be:	4619      	mov	r1, r3
 80030c0:	4892      	ldr	r0, [pc, #584]	; (800330c <manageStateMachine+0x2ec>)
 80030c2:	f7ff fec7 	bl	8002e54 <AirInput_forceAperture>
		AllMotorToZero(); //set all motors to zero
 80030c6:	f7ff f8c3 	bl	8002250 <AllMotorToZero>
		while(!AirInput_InPosition(&grill) || !AirInput_InPosition(&primary) || !AirInput_InPosition(&secondary))
 80030ca:	bf00      	nop
 80030cc:	488e      	ldr	r0, [pc, #568]	; (8003308 <manageStateMachine+0x2e8>)
 80030ce:	f7ff feeb 	bl	8002ea8 <AirInput_InPosition>
 80030d2:	4603      	mov	r3, r0
 80030d4:	f083 0301 	eor.w	r3, r3, #1
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f6      	bne.n	80030cc <manageStateMachine+0xac>
 80030de:	4889      	ldr	r0, [pc, #548]	; (8003304 <manageStateMachine+0x2e4>)
 80030e0:	f7ff fee2 	bl	8002ea8 <AirInput_InPosition>
 80030e4:	4603      	mov	r3, r0
 80030e6:	f083 0301 	eor.w	r3, r3, #1
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1ed      	bne.n	80030cc <manageStateMachine+0xac>
 80030f0:	4886      	ldr	r0, [pc, #536]	; (800330c <manageStateMachine+0x2ec>)
 80030f2:	f7ff fed9 	bl	8002ea8 <AirInput_InPosition>
 80030f6:	4603      	mov	r3, r0
 80030f8:	f083 0301 	eor.w	r3, r3, #1
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1e4      	bne.n	80030cc <manageStateMachine+0xac>
		{
		};
		nextState = WAITING;
 8003102:	2301      	movs	r3, #1
 8003104:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8003108:	e3a3      	b.n	8003852 <manageStateMachine+0x832>
    case WAITING:

    	AirInput_forceAperture(&primary, PrimaryMotorParam.MaxWaiting);// PRIMARY_CLOSED_SECONDARY_FULL_OPEN);
 800310a:	230d      	movs	r3, #13
 800310c:	4619      	mov	r1, r3
 800310e:	487d      	ldr	r0, [pc, #500]	; (8003304 <manageStateMachine+0x2e4>)
 8003110:	f7ff fea0 	bl	8002e54 <AirInput_forceAperture>
    	AirInput_forceAperture(&grill, GrillMotorParam.MaxWaiting);// GRILL_CLOSED);
 8003114:	2300      	movs	r3, #0
 8003116:	4619      	mov	r1, r3
 8003118:	487b      	ldr	r0, [pc, #492]	; (8003308 <manageStateMachine+0x2e8>)
 800311a:	f7ff fe9b 	bl	8002e54 <AirInput_forceAperture>
    	AirInput_forceAperture(&secondary, SecondaryMotorParam.MaxWaiting);
 800311e:	230d      	movs	r3, #13
 8003120:	4619      	mov	r1, r3
 8003122:	487a      	ldr	r0, [pc, #488]	; (800330c <manageStateMachine+0x2ec>)
 8003124:	f7ff fe96 	bl	8002e54 <AirInput_forceAperture>
    	delLoadingEnd = ALGO_DEL_OFF;
 8003128:	4b79      	ldr	r3, [pc, #484]	; (8003310 <manageStateMachine+0x2f0>)
 800312a:	2200      	movs	r2, #0
 800312c:	701a      	strb	r2, [r3, #0]
    	delFermeturePorte = ALGO_DEL_OFF;
 800312e:	4b79      	ldr	r3, [pc, #484]	; (8003314 <manageStateMachine+0x2f4>)
 8003130:	2200      	movs	r2, #0
 8003132:	701a      	strb	r2, [r3, #0]



		if(baffleTemperature > 8000 && rearTemperature > 7000 && (!Algo_getInterlockRequest()))
 8003134:	4b78      	ldr	r3, [pc, #480]	; (8003318 <manageStateMachine+0x2f8>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800313c:	dd14      	ble.n	8003168 <manageStateMachine+0x148>
 800313e:	4b77      	ldr	r3, [pc, #476]	; (800331c <manageStateMachine+0x2fc>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f641 3258 	movw	r2, #7000	; 0x1b58
 8003146:	4293      	cmp	r3, r2
 8003148:	dd0e      	ble.n	8003168 <manageStateMachine+0x148>
 800314a:	f000 fd37 	bl	8003bbc <Algo_getInterlockRequest>
 800314e:	4603      	mov	r3, r0
 8003150:	f083 0301 	eor.w	r3, r3, #1
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d006      	beq.n	8003168 <manageStateMachine+0x148>
		{
		  nextState = TEMPERATURE_RISE; //the only way this can happen is if we lost power we don't want to go back in reload/temprise
 800315a:	2303      	movs	r3, #3
 800315c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  reloadingEvent = false;
 8003160:	4b6f      	ldr	r3, [pc, #444]	; (8003320 <manageStateMachine+0x300>)
 8003162:	2200      	movs	r2, #0
 8003164:	701a      	strb	r2, [r3, #0]
		  nextState = RELOAD_IGNITION;
		  reloadingEvent = false;
		  initPID(&TemperaturePID,Ki,Kd,Kp,20,-20); // pas utilis
		}

		break;
 8003166:	e363      	b.n	8003830 <manageStateMachine+0x810>
		else if ((baffleTemperature > TemperatureParam.WaitingToIgnition || reloadingEvent) && (!Algo_getInterlockRequest()) ) { //at 95F, someone is starting a fire
 8003168:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800316c:	461a      	mov	r2, r3
 800316e:	4b6a      	ldr	r3, [pc, #424]	; (8003318 <manageStateMachine+0x2f8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	429a      	cmp	r2, r3
 8003174:	db04      	blt.n	8003180 <manageStateMachine+0x160>
 8003176:	4b6a      	ldr	r3, [pc, #424]	; (8003320 <manageStateMachine+0x300>)
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	f000 8358 	beq.w	8003830 <manageStateMachine+0x810>
 8003180:	f000 fd1c 	bl	8003bbc <Algo_getInterlockRequest>
 8003184:	4603      	mov	r3, r0
 8003186:	f083 0301 	eor.w	r3, r3, #1
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b00      	cmp	r3, #0
 800318e:	f000 834f 	beq.w	8003830 <manageStateMachine+0x810>
		  nextState = RELOAD_IGNITION;
 8003192:	2302      	movs	r3, #2
 8003194:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  reloadingEvent = false;
 8003198:	4b61      	ldr	r3, [pc, #388]	; (8003320 <manageStateMachine+0x300>)
 800319a:	2200      	movs	r2, #0
 800319c:	701a      	strb	r2, [r3, #0]
		  initPID(&TemperaturePID,Ki,Kd,Kp,20,-20); // pas utilis
 800319e:	f06f 0313 	mvn.w	r3, #19
 80031a2:	9301      	str	r3, [sp, #4]
 80031a4:	2314      	movs	r3, #20
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	4b5e      	ldr	r3, [pc, #376]	; (8003324 <manageStateMachine+0x304>)
 80031aa:	4a5f      	ldr	r2, [pc, #380]	; (8003328 <manageStateMachine+0x308>)
 80031ac:	f04f 0100 	mov.w	r1, #0
 80031b0:	485e      	ldr	r0, [pc, #376]	; (800332c <manageStateMachine+0x30c>)
 80031b2:	f7ff f8db 	bl	800236c <initPID>
		break;
 80031b6:	e33b      	b.n	8003830 <manageStateMachine+0x810>

    case RELOAD_IGNITION:

		AirInput_forceAperture(&primary, PrimaryMotorParam.MaxReload);// PRIMARY_SECONDARY_FULL_OPEN);
 80031b8:	23c8      	movs	r3, #200	; 0xc8
 80031ba:	4619      	mov	r1, r3
 80031bc:	4851      	ldr	r0, [pc, #324]	; (8003304 <manageStateMachine+0x2e4>)
 80031be:	f7ff fe49 	bl	8002e54 <AirInput_forceAperture>
		AirInput_forceAperture(&grill, GrillMotorParam.MaxReload);// 39); //2020-03-20 28 //2020-03-18 100
 80031c2:	2327      	movs	r3, #39	; 0x27
 80031c4:	4619      	mov	r1, r3
 80031c6:	4850      	ldr	r0, [pc, #320]	; (8003308 <manageStateMachine+0x2e8>)
 80031c8:	f7ff fe44 	bl	8002e54 <AirInput_forceAperture>
		AirInput_forceAperture(&secondary, SecondaryMotorParam.MaxReload);
 80031cc:	23c8      	movs	r3, #200	; 0xc8
 80031ce:	4619      	mov	r1, r3
 80031d0:	484e      	ldr	r0, [pc, #312]	; (800330c <manageStateMachine+0x2ec>)
 80031d2:	f7ff fe3f 	bl	8002e54 <AirInput_forceAperture>

		if (((baffleTemperature > TemperatureParam.IgnitionToTrise) && (timeSinceStateEntry >= MINUTES(1))) || (baffleTemperature > 10000)) {
 80031d6:	f241 4382 	movw	r3, #5250	; 0x1482
 80031da:	461a      	mov	r2, r3
 80031dc:	4b4e      	ldr	r3, [pc, #312]	; (8003318 <manageStateMachine+0x2f8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	da05      	bge.n	80031f0 <manageStateMachine+0x1d0>
 80031e4:	4b45      	ldr	r3, [pc, #276]	; (80032fc <manageStateMachine+0x2dc>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d805      	bhi.n	80031fc <manageStateMachine+0x1dc>
 80031f0:	4b49      	ldr	r3, [pc, #292]	; (8003318 <manageStateMachine+0x2f8>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f242 7210 	movw	r2, #10000	; 0x2710
 80031f8:	4293      	cmp	r3, r2
 80031fa:	dd09      	ble.n	8003210 <manageStateMachine+0x1f0>
		nextState = TEMPERATURE_RISE;
 80031fc:	2303      	movs	r3, #3
 80031fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		reloadingEvent = false;
 8003202:	4b47      	ldr	r3, [pc, #284]	; (8003320 <manageStateMachine+0x300>)
 8003204:	2200      	movs	r2, #0
 8003206:	701a      	strb	r2, [r3, #0]
		AirInput_forceAperture(&grill, GRILL_CLOSED);
 8003208:	2100      	movs	r1, #0
 800320a:	483f      	ldr	r0, [pc, #252]	; (8003308 <manageStateMachine+0x2e8>)
 800320c:	f7ff fe22 	bl	8002e54 <AirInput_forceAperture>
		}
		if(timeSinceStateEntry >= MINUTES(20))
 8003210:	4b3a      	ldr	r3, [pc, #232]	; (80032fc <manageStateMachine+0x2dc>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a46      	ldr	r2, [pc, #280]	; (8003330 <manageStateMachine+0x310>)
 8003216:	4293      	cmp	r3, r2
 8003218:	f240 830c 	bls.w	8003834 <manageStateMachine+0x814>
		{
		  //ignition fail or coal was hot enough to make us enter in Ignition we go back to WAITING
		  nextState = ZEROING_STEPPER;
 800321c:	2300      	movs	r3, #0
 800321e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		}
      break;
 8003222:	e307      	b.n	8003834 <manageStateMachine+0x814>

    case TEMPERATURE_RISE:

		targetTemperature = thermostatRequest ? TemperatureParam.TriseTargetHigh : TemperatureParam.TriseTargetLow;
 8003224:	4b43      	ldr	r3, [pc, #268]	; (8003334 <manageStateMachine+0x314>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d003      	beq.n	8003234 <manageStateMachine+0x214>
 800322c:	f641 3358 	movw	r3, #7000	; 0x1b58
 8003230:	461a      	mov	r2, r3
 8003232:	e002      	b.n	800323a <manageStateMachine+0x21a>
 8003234:	f241 6376 	movw	r3, #5750	; 0x1676
 8003238:	461a      	mov	r2, r3
 800323a:	4b3f      	ldr	r3, [pc, #252]	; (8003338 <manageStateMachine+0x318>)
 800323c:	601a      	str	r2, [r3, #0]

		if(historyState != currentState){
 800323e:	4b3f      	ldr	r3, [pc, #252]	; (800333c <manageStateMachine+0x31c>)
 8003240:	781a      	ldrb	r2, [r3, #0]
 8003242:	4b2c      	ldr	r3, [pc, #176]	; (80032f4 <manageStateMachine+0x2d4>)
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	429a      	cmp	r2, r3
 8003248:	d012      	beq.n	8003270 <manageStateMachine+0x250>
		  AirInput_forceAperture(&primary, PrimaryMotorParam.MaxTempRise);
 800324a:	2364      	movs	r3, #100	; 0x64
 800324c:	4619      	mov	r1, r3
 800324e:	482d      	ldr	r0, [pc, #180]	; (8003304 <manageStateMachine+0x2e4>)
 8003250:	f7ff fe00 	bl	8002e54 <AirInput_forceAperture>
		  AirInput_forceAperture(&grill, GrillMotorParam.MaxTempRise);
 8003254:	2300      	movs	r3, #0
 8003256:	4619      	mov	r1, r3
 8003258:	482b      	ldr	r0, [pc, #172]	; (8003308 <manageStateMachine+0x2e8>)
 800325a:	f7ff fdfb 	bl	8002e54 <AirInput_forceAperture>
		  AirInput_forceAperture(&secondary, SecondaryMotorParam.MaxTempRise);
 800325e:	2364      	movs	r3, #100	; 0x64
 8003260:	4619      	mov	r1, r3
 8003262:	482a      	ldr	r0, [pc, #168]	; (800330c <manageStateMachine+0x2ec>)
 8003264:	f7ff fdf6 	bl	8002e54 <AirInput_forceAperture>
		  historyState = currentState;
 8003268:	4b22      	ldr	r3, [pc, #136]	; (80032f4 <manageStateMachine+0x2d4>)
 800326a:	781a      	ldrb	r2, [r3, #0]
 800326c:	4b33      	ldr	r3, [pc, #204]	; (800333c <manageStateMachine+0x31c>)
 800326e:	701a      	strb	r2, [r3, #0]
		   to +/- 3 steps, it should take 3 * sec per step to complete
		   the movement. Reevaluate the control at that maximum period. */
//		if((timeSinceStateEntry >= MINUTES(3)) ||  (baffleTemperature > targetTemperature)) //3minutes // changemenet 2 min 2021-12-03
		//asservie seulement si on est depuis 3 minutes dans Temperature Rise ou qu'on a atteint 650 ou 660

			if (TimeForStep >= (1 * SEC_PER_STEP_TEMP_RISE * 1000)) { // changer de 3 a 2 2021-12-03
 8003270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003272:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	429a      	cmp	r2, r3
 800327e:	d31f      	bcc.n	80032c0 <manageStateMachine+0x2a0>
			  timeRefAutoMode = currentTime_ms;
 8003280:	4a1f      	ldr	r2, [pc, #124]	; (8003300 <manageStateMachine+0x2e0>)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6013      	str	r3, [r2, #0]

			  adjustement = computeAjustement(targetTemperature, dTavant);
 8003286:	4b2c      	ldr	r3, [pc, #176]	; (8003338 <manageStateMachine+0x318>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	6979      	ldr	r1, [r7, #20]
 800328c:	4618      	mov	r0, r3
 800328e:	f000 fcb7 	bl	8003c00 <computeAjustement>
 8003292:	6338      	str	r0, [r7, #48]	; 0x30
			  AirAdjustment(adjustement, SEC_PER_STEP_TEMP_RISE,
							  PrimaryMotorParam.MinTempRise, PrimaryMotorParam.MaxTempRise,
 8003294:	2323      	movs	r3, #35	; 0x23
			  AirAdjustment(adjustement, SEC_PER_STEP_TEMP_RISE,
 8003296:	b2dc      	uxtb	r4, r3
							  PrimaryMotorParam.MinTempRise, PrimaryMotorParam.MaxTempRise,
 8003298:	2364      	movs	r3, #100	; 0x64
			  AirAdjustment(adjustement, SEC_PER_STEP_TEMP_RISE,
 800329a:	b2dd      	uxtb	r5, r3
							  GrillMotorParam.MinTempRise,GrillMotorParam.MaxTempRise,
 800329c:	2300      	movs	r3, #0
			  AirAdjustment(adjustement, SEC_PER_STEP_TEMP_RISE,
 800329e:	b2db      	uxtb	r3, r3
							  GrillMotorParam.MinTempRise,GrillMotorParam.MaxTempRise,
 80032a0:	2200      	movs	r2, #0
			  AirAdjustment(adjustement, SEC_PER_STEP_TEMP_RISE,
 80032a2:	b2d2      	uxtb	r2, r2
							  SecondaryMotorParam.MinTempRise,SecondaryMotorParam.MaxTempRise);
 80032a4:	2123      	movs	r1, #35	; 0x23
			  AirAdjustment(adjustement, SEC_PER_STEP_TEMP_RISE,
 80032a6:	b2c9      	uxtb	r1, r1
							  SecondaryMotorParam.MinTempRise,SecondaryMotorParam.MaxTempRise);
 80032a8:	2064      	movs	r0, #100	; 0x64
			  AirAdjustment(adjustement, SEC_PER_STEP_TEMP_RISE,
 80032aa:	b2c0      	uxtb	r0, r0
 80032ac:	9003      	str	r0, [sp, #12]
 80032ae:	9102      	str	r1, [sp, #8]
 80032b0:	9201      	str	r2, [sp, #4]
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	462b      	mov	r3, r5
 80032b6:	4622      	mov	r2, r4
 80032b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032bc:	f000 fcf4 	bl	8003ca8 <AirAdjustment>
			}
			timeInTemperatureRise = thermostatRequest ? MINUTES(10):MINUTES(7);
 80032c0:	4b1c      	ldr	r3, [pc, #112]	; (8003334 <manageStateMachine+0x314>)
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <manageStateMachine+0x2ac>
 80032c8:	4b1d      	ldr	r3, [pc, #116]	; (8003340 <manageStateMachine+0x320>)
 80032ca:	e000      	b.n	80032ce <manageStateMachine+0x2ae>
 80032cc:	4b1d      	ldr	r3, [pc, #116]	; (8003344 <manageStateMachine+0x324>)
 80032ce:	61fb      	str	r3, [r7, #28]
			if ( timeSinceStateEntry > timeInTemperatureRise && (baffleTemperature > targetTemperature))
 80032d0:	4b0a      	ldr	r3, [pc, #40]	; (80032fc <manageStateMachine+0x2dc>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	69fa      	ldr	r2, [r7, #28]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d239      	bcs.n	800334e <manageStateMachine+0x32e>
 80032da:	4b0f      	ldr	r3, [pc, #60]	; (8003318 <manageStateMachine+0x2f8>)
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	4b16      	ldr	r3, [pc, #88]	; (8003338 <manageStateMachine+0x318>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	dd33      	ble.n	800334e <manageStateMachine+0x32e>
			{
			  nextState = thermostatRequest ? COMBUSTION_HIGH : COMBUSTION_LOW;
 80032e6:	4b13      	ldr	r3, [pc, #76]	; (8003334 <manageStateMachine+0x314>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d02c      	beq.n	8003348 <manageStateMachine+0x328>
 80032ee:	2306      	movs	r3, #6
 80032f0:	e02b      	b.n	800334a <manageStateMachine+0x32a>
 80032f2:	bf00      	nop
 80032f4:	200000f8 	.word	0x200000f8
 80032f8:	20000610 	.word	0x20000610
 80032fc:	200005e0 	.word	0x200005e0
 8003300:	20000614 	.word	0x20000614
 8003304:	20000000 	.word	0x20000000
 8003308:	20000018 	.word	0x20000018
 800330c:	20000030 	.word	0x20000030
 8003310:	200000fb 	.word	0x200000fb
 8003314:	200000fc 	.word	0x200000fc
 8003318:	20000100 	.word	0x20000100
 800331c:	20000104 	.word	0x20000104
 8003320:	200000f9 	.word	0x200000f9
 8003324:	3da3d70a 	.word	0x3da3d70a
 8003328:	3ca3d70a 	.word	0x3ca3d70a
 800332c:	200005e8 	.word	0x200005e8
 8003330:	00124f7f 	.word	0x00124f7f
 8003334:	2000010c 	.word	0x2000010c
 8003338:	20000618 	.word	0x20000618
 800333c:	2000061c 	.word	0x2000061c
 8003340:	000927c0 	.word	0x000927c0
 8003344:	000668a0 	.word	0x000668a0
 8003348:	2304      	movs	r3, #4
 800334a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			}


#endif
		if(reloadingEvent || (baffleTemperature < 3000)) {// chang pour 300 au lieu de 460 2022-03-04
 800334e:	4b98      	ldr	r3, [pc, #608]	; (80035b0 <manageStateMachine+0x590>)
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d105      	bne.n	8003362 <manageStateMachine+0x342>
 8003356:	4b97      	ldr	r3, [pc, #604]	; (80035b4 <manageStateMachine+0x594>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800335e:	4293      	cmp	r3, r2
 8003360:	dc03      	bgt.n	800336a <manageStateMachine+0x34a>
			nextState = ZEROING_STEPPER;
 8003362:	2300      	movs	r3, #0
 8003364:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

		{
			nextState = thermostatRequest ? COMBUSTION_HIGH : COMBUSTION_LOW;
		}

      break;
 8003368:	e266      	b.n	8003838 <manageStateMachine+0x818>
		else if(timeSinceStateEntry > MINUTES(30))
 800336a:	4b93      	ldr	r3, [pc, #588]	; (80035b8 <manageStateMachine+0x598>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a93      	ldr	r2, [pc, #588]	; (80035bc <manageStateMachine+0x59c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	f240 8261 	bls.w	8003838 <manageStateMachine+0x818>
			nextState = thermostatRequest ? COMBUSTION_HIGH : COMBUSTION_LOW;
 8003376:	4b92      	ldr	r3, [pc, #584]	; (80035c0 <manageStateMachine+0x5a0>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <manageStateMachine+0x362>
 800337e:	2306      	movs	r3, #6
 8003380:	e000      	b.n	8003384 <manageStateMachine+0x364>
 8003382:	2304      	movs	r3, #4
 8003384:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      break;
 8003388:	e256      	b.n	8003838 <manageStateMachine+0x818>

	case COMBUSTION_HIGH:
			if(historyState != currentState){
 800338a:	4b8e      	ldr	r3, [pc, #568]	; (80035c4 <manageStateMachine+0x5a4>)
 800338c:	781a      	ldrb	r2, [r3, #0]
 800338e:	4b8e      	ldr	r3, [pc, #568]	; (80035c8 <manageStateMachine+0x5a8>)
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d015      	beq.n	80033c2 <manageStateMachine+0x3a2>

				StateEntryControlAdjustment(PrimaryMotorParam.MinCombHigh, PrimaryMotorParam.MaxCombHigh,
 8003396:	231c      	movs	r3, #28
 8003398:	b2d8      	uxtb	r0, r3
 800339a:	23c8      	movs	r3, #200	; 0xc8
 800339c:	b2d9      	uxtb	r1, r3
							  				GrillMotorParam.MinCombHigh,GrillMotorParam.MaxCombHigh,
 800339e:	2300      	movs	r3, #0
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombHigh, PrimaryMotorParam.MaxCombHigh,
 80033a0:	b2dc      	uxtb	r4, r3
							  				GrillMotorParam.MinCombHigh,GrillMotorParam.MaxCombHigh,
 80033a2:	2300      	movs	r3, #0
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombHigh, PrimaryMotorParam.MaxCombHigh,
 80033a4:	b2dd      	uxtb	r5, r3
											SecondaryMotorParam.MinCombHigh,SecondaryMotorParam.MaxCombHigh);
 80033a6:	231c      	movs	r3, #28
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombHigh, PrimaryMotorParam.MaxCombHigh,
 80033a8:	b2db      	uxtb	r3, r3
											SecondaryMotorParam.MinCombHigh,SecondaryMotorParam.MaxCombHigh);
 80033aa:	22c8      	movs	r2, #200	; 0xc8
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombHigh, PrimaryMotorParam.MaxCombHigh,
 80033ac:	b2d2      	uxtb	r2, r2
 80033ae:	9201      	str	r2, [sp, #4]
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	462b      	mov	r3, r5
 80033b4:	4622      	mov	r2, r4
 80033b6:	f000 fcc3 	bl	8003d40 <StateEntryControlAdjustment>
				historyState = currentState;
 80033ba:	4b83      	ldr	r3, [pc, #524]	; (80035c8 <manageStateMachine+0x5a8>)
 80033bc:	781a      	ldrb	r2, [r3, #0]
 80033be:	4b81      	ldr	r3, [pc, #516]	; (80035c4 <manageStateMachine+0x5a4>)
 80033c0:	701a      	strb	r2, [r3, #0]
            }
#else
            /* Since the control algo (i.e. computeAjustement) is limited
               to +/- 3 steps, it whould take 3 * sec per step to complete
               the mouvement. Reevaluate the control at that maximum period. */
            if (TimeForStep >= (3 * SEC_PER_STEP_COMB_HIGH * 1000)&& AirInput_InPosition(&grill) && AirInput_InPosition(&primary) ) {
 80033c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80033c8:	fb02 f303 	mul.w	r3, r2, r3
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d32b      	bcc.n	800342a <manageStateMachine+0x40a>
 80033d2:	487e      	ldr	r0, [pc, #504]	; (80035cc <manageStateMachine+0x5ac>)
 80033d4:	f7ff fd68 	bl	8002ea8 <AirInput_InPosition>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d025      	beq.n	800342a <manageStateMachine+0x40a>
 80033de:	487c      	ldr	r0, [pc, #496]	; (80035d0 <manageStateMachine+0x5b0>)
 80033e0:	f7ff fd62 	bl	8002ea8 <AirInput_InPosition>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d01f      	beq.n	800342a <manageStateMachine+0x40a>
              timeRefAutoMode = currentTime_ms;
 80033ea:	4a7a      	ldr	r2, [pc, #488]	; (80035d4 <manageStateMachine+0x5b4>)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6013      	str	r3, [r2, #0]
              adjustement = computeAjustement(TemperatureParam.CombHighTarget, dTavant);
 80033f0:	f641 3358 	movw	r3, #7000	; 0x1b58
 80033f4:	6979      	ldr	r1, [r7, #20]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 fc02 	bl	8003c00 <computeAjustement>
 80033fc:	6338      	str	r0, [r7, #48]	; 0x30
			  AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
											PrimaryMotorParam.MinCombHigh, PrimaryMotorParam.MaxCombHigh,
 80033fe:	231c      	movs	r3, #28
			  AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003400:	b2dc      	uxtb	r4, r3
											PrimaryMotorParam.MinCombHigh, PrimaryMotorParam.MaxCombHigh,
 8003402:	23c8      	movs	r3, #200	; 0xc8
			  AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003404:	b2dd      	uxtb	r5, r3
							  				GrillMotorParam.MinCombHigh,GrillMotorParam.MaxCombHigh,
 8003406:	2300      	movs	r3, #0
			  AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003408:	b2db      	uxtb	r3, r3
							  				GrillMotorParam.MinCombHigh,GrillMotorParam.MaxCombHigh,
 800340a:	2200      	movs	r2, #0
			  AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 800340c:	b2d2      	uxtb	r2, r2
											SecondaryMotorParam.MinCombHigh,SecondaryMotorParam.MaxCombHigh);
 800340e:	211c      	movs	r1, #28
			  AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003410:	b2c9      	uxtb	r1, r1
											SecondaryMotorParam.MinCombHigh,SecondaryMotorParam.MaxCombHigh);
 8003412:	20c8      	movs	r0, #200	; 0xc8
			  AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003414:	b2c0      	uxtb	r0, r0
 8003416:	9003      	str	r0, [sp, #12]
 8003418:	9102      	str	r1, [sp, #8]
 800341a:	9201      	str	r2, [sp, #4]
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	462b      	mov	r3, r5
 8003420:	4622      	mov	r2, r4
 8003422:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003424:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003426:	f000 fc3f 	bl	8003ca8 <AirAdjustment>

            }
#endif
            if ( ((baffleTemperature) >= (rearTemperature-TemperatureParam.CoalDeltaTemp)) // changement de <=  >= UFEC 23 2021-11-23
 800342a:	4b6b      	ldr	r3, [pc, #428]	; (80035d8 <manageStateMachine+0x5b8>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003432:	1a9a      	subs	r2, r3, r2
 8003434:	4b5f      	ldr	r3, [pc, #380]	; (80035b4 <manageStateMachine+0x594>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	429a      	cmp	r2, r3
 800343a:	dc09      	bgt.n	8003450 <manageStateMachine+0x430>
            		&& (TemperatureParam.CoalCrossOverRearHigh > rearTemperature) ) //dtection de l'tat coal/braise
 800343c:	f242 1334 	movw	r3, #8500	; 0x2134
 8003440:	461a      	mov	r2, r3
 8003442:	4b65      	ldr	r3, [pc, #404]	; (80035d8 <manageStateMachine+0x5b8>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	429a      	cmp	r2, r3
 8003448:	dd02      	ble.n	8003450 <manageStateMachine+0x430>
            {
            	nextState = COAL_HIGH;
 800344a:	2309      	movs	r3, #9
 800344c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            }
            if (!thermostatRequest) {
 8003450:	4b5b      	ldr	r3, [pc, #364]	; (80035c0 <manageStateMachine+0x5a0>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	f083 0301 	eor.w	r3, r3, #1
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <manageStateMachine+0x446>

              nextState = COMBUSTION_LOW;
 800345e:	2304      	movs	r3, #4
 8003460:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            } else if (reloadingEvent) {
              nextState = ZEROING_STEPPER;
            }

          break;
 8003464:	e1ea      	b.n	800383c <manageStateMachine+0x81c>
            } else if (reloadingEvent) {
 8003466:	4b52      	ldr	r3, [pc, #328]	; (80035b0 <manageStateMachine+0x590>)
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 81e6 	beq.w	800383c <manageStateMachine+0x81c>
              nextState = ZEROING_STEPPER;
 8003470:	2300      	movs	r3, #0
 8003472:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          break;
 8003476:	e1e1      	b.n	800383c <manageStateMachine+0x81c>

    case COMBUSTION_LOW:
    	//HAL_GPIO_WritePin(SPEED1_COIL_GPIO_Port,SPEED1_COIL_Pin,RESET);//desactive le relai pour activer la carte 2 PLV 15/12/21
		if(historyState != currentState){
 8003478:	4b52      	ldr	r3, [pc, #328]	; (80035c4 <manageStateMachine+0x5a4>)
 800347a:	781a      	ldrb	r2, [r3, #0]
 800347c:	4b52      	ldr	r3, [pc, #328]	; (80035c8 <manageStateMachine+0x5a8>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	429a      	cmp	r2, r3
 8003482:	d015      	beq.n	80034b0 <manageStateMachine+0x490>

			StateEntryControlAdjustment(PrimaryMotorParam.MinCombLow, PrimaryMotorParam.MaxCombLow,
 8003484:	232b      	movs	r3, #43	; 0x2b
 8003486:	b2d8      	uxtb	r0, r3
 8003488:	233d      	movs	r3, #61	; 0x3d
 800348a:	b2d9      	uxtb	r1, r3
							  			GrillMotorParam.MinCombLow,GrillMotorParam.MaxCombLow,
 800348c:	2300      	movs	r3, #0
			StateEntryControlAdjustment(PrimaryMotorParam.MinCombLow, PrimaryMotorParam.MaxCombLow,
 800348e:	b2dc      	uxtb	r4, r3
							  			GrillMotorParam.MinCombLow,GrillMotorParam.MaxCombLow,
 8003490:	2300      	movs	r3, #0
			StateEntryControlAdjustment(PrimaryMotorParam.MinCombLow, PrimaryMotorParam.MaxCombLow,
 8003492:	b2dd      	uxtb	r5, r3
										SecondaryMotorParam.MinCombLow,SecondaryMotorParam.MaxCombLow);
 8003494:	232b      	movs	r3, #43	; 0x2b
			StateEntryControlAdjustment(PrimaryMotorParam.MinCombLow, PrimaryMotorParam.MaxCombLow,
 8003496:	b2db      	uxtb	r3, r3
										SecondaryMotorParam.MinCombLow,SecondaryMotorParam.MaxCombLow);
 8003498:	223d      	movs	r2, #61	; 0x3d
			StateEntryControlAdjustment(PrimaryMotorParam.MinCombLow, PrimaryMotorParam.MaxCombLow,
 800349a:	b2d2      	uxtb	r2, r2
 800349c:	9201      	str	r2, [sp, #4]
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	462b      	mov	r3, r5
 80034a2:	4622      	mov	r2, r4
 80034a4:	f000 fc4c 	bl	8003d40 <StateEntryControlAdjustment>
		    historyState = currentState;
 80034a8:	4b47      	ldr	r3, [pc, #284]	; (80035c8 <manageStateMachine+0x5a8>)
 80034aa:	781a      	ldrb	r2, [r3, #0]
 80034ac:	4b45      	ldr	r3, [pc, #276]	; (80035c4 <manageStateMachine+0x5a4>)
 80034ae:	701a      	strb	r2, [r3, #0]
        	PIDTrapPosition = PIDTrapPosition > PRIMARY_SECONDARY_FULL_OPEN?PRIMARY_SECONDARY_FULL_OPEN:PIDTrapPosition<0?0:PIDTrapPosition;

        }
		AirInput_forceAperture(&primary,PIDTrapPosition);
#else
		deltaTemperature = abs(rearTemperature - baffleTemperature);
 80034b0:	4b49      	ldr	r3, [pc, #292]	; (80035d8 <manageStateMachine+0x5b8>)
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	4b3f      	ldr	r3, [pc, #252]	; (80035b4 <manageStateMachine+0x594>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	bfb8      	it	lt
 80034be:	425b      	neglt	r3, r3
 80034c0:	613b      	str	r3, [r7, #16]

		if (rearTemperature < TemperatureParam.FlameLoss && ( deltaTemperature < TemperatureParam.FlameLossDelta)) { //changement de reartemp pour le flameloss au lieu de baffletemp GTF 2022-08-30
 80034c2:	f641 534c 	movw	r3, #7500	; 0x1d4c
 80034c6:	461a      	mov	r2, r3
 80034c8:	4b43      	ldr	r3, [pc, #268]	; (80035d8 <manageStateMachine+0x5b8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	dd0d      	ble.n	80034ec <manageStateMachine+0x4cc>
 80034d0:	f240 63d6 	movw	r3, #1750	; 0x6d6
 80034d4:	461a      	mov	r2, r3
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	4293      	cmp	r3, r2
 80034da:	da07      	bge.n	80034ec <manageStateMachine+0x4cc>
			nextState = FLAME_LOSS;
 80034dc:	2308      	movs	r3, #8
 80034de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			AirInput_forceAperture(&grill, GRILL_FULL_OPEN);
 80034e2:	2164      	movs	r1, #100	; 0x64
 80034e4:	4839      	ldr	r0, [pc, #228]	; (80035cc <manageStateMachine+0x5ac>)
 80034e6:	f7ff fcb5 	bl	8002e54 <AirInput_forceAperture>
 80034ea:	e091      	b.n	8003610 <manageStateMachine+0x5f0>
		}
		else{
			//we loss the flamme but we are not in coal yet, we reopen the grill
		  //AirInput_setSetPoint(&grill, GRILL_CLOSED, SEC_PER_STEP_COMB_LOW);
		  if (TimeForStep >= (1 * SEC_PER_STEP_COMB_LOW * 1000)
 80034ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80034f2:	fb02 f303 	mul.w	r3, r2, r3
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	f0c0 8089 	bcc.w	8003610 <manageStateMachine+0x5f0>
				  && AirInput_InPosition(&grill)
 80034fe:	4833      	ldr	r0, [pc, #204]	; (80035cc <manageStateMachine+0x5ac>)
 8003500:	f7ff fcd2 	bl	8002ea8 <AirInput_InPosition>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	f000 8082 	beq.w	8003610 <manageStateMachine+0x5f0>
				  && AirInput_InPosition(&primary)
 800350c:	4830      	ldr	r0, [pc, #192]	; (80035d0 <manageStateMachine+0x5b0>)
 800350e:	f7ff fccb 	bl	8002ea8 <AirInput_InPosition>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d07b      	beq.n	8003610 <manageStateMachine+0x5f0>
				  && (timeSinceStateEntry >=MINUTES(2)) ) {
 8003518:	4b27      	ldr	r3, [pc, #156]	; (80035b8 <manageStateMachine+0x598>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a2f      	ldr	r2, [pc, #188]	; (80035dc <manageStateMachine+0x5bc>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d976      	bls.n	8003610 <manageStateMachine+0x5f0>

			timeRefAutoMode = currentTime_ms;
 8003522:	4a2c      	ldr	r2, [pc, #176]	; (80035d4 <manageStateMachine+0x5b4>)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6013      	str	r3, [r2, #0]

			adjustement = computeAjustement(TemperatureParam.CombLowTarget, dTavant);
 8003528:	f641 13c8 	movw	r3, #6600	; 0x19c8
 800352c:	6979      	ldr	r1, [r7, #20]
 800352e:	4618      	mov	r0, r3
 8003530:	f000 fb66 	bl	8003c00 <computeAjustement>
 8003534:	6338      	str	r0, [r7, #48]	; 0x30

			if (timeSinceStateEntry > MINUTES(60) && (rearTemperature > TemperatureParam.CombLowtoSuperLow)) //chang 35 min pour 60
 8003536:	4b20      	ldr	r3, [pc, #128]	; (80035b8 <manageStateMachine+0x598>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a29      	ldr	r2, [pc, #164]	; (80035e0 <manageStateMachine+0x5c0>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d951      	bls.n	80035e4 <manageStateMachine+0x5c4>
 8003540:	f641 3358 	movw	r3, #7000	; 0x1b58
 8003544:	461a      	mov	r2, r3
 8003546:	4b24      	ldr	r3, [pc, #144]	; (80035d8 <manageStateMachine+0x5b8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	429a      	cmp	r2, r3
 800354c:	da4a      	bge.n	80035e4 <manageStateMachine+0x5c4>
			{		
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombSuperLow,PrimaryMotorParam.MaxCombSuperLow,
 800354e:	2316      	movs	r3, #22
 8003550:	b2d8      	uxtb	r0, r3
 8003552:	2316      	movs	r3, #22
 8003554:	b2d9      	uxtb	r1, r3
											GrillMotorParam.MinCombSuperLow,GrillMotorParam.MaxCombSuperLow,
 8003556:	2300      	movs	r3, #0
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombSuperLow,PrimaryMotorParam.MaxCombSuperLow,
 8003558:	b2dc      	uxtb	r4, r3
											GrillMotorParam.MinCombSuperLow,GrillMotorParam.MaxCombSuperLow,
 800355a:	2300      	movs	r3, #0
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombSuperLow,PrimaryMotorParam.MaxCombSuperLow,
 800355c:	b2dd      	uxtb	r5, r3
											SecondaryMotorParam.MinCombSuperLow,SecondaryMotorParam.MaxCombSuperLow);
 800355e:	2316      	movs	r3, #22
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombSuperLow,PrimaryMotorParam.MaxCombSuperLow,
 8003560:	b2db      	uxtb	r3, r3
											SecondaryMotorParam.MinCombSuperLow,SecondaryMotorParam.MaxCombSuperLow);
 8003562:	2216      	movs	r2, #22
				StateEntryControlAdjustment(PrimaryMotorParam.MinCombSuperLow,PrimaryMotorParam.MaxCombSuperLow,
 8003564:	b2d2      	uxtb	r2, r2
 8003566:	9201      	str	r2, [sp, #4]
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	462b      	mov	r3, r5
 800356c:	4622      	mov	r2, r4
 800356e:	f000 fbe7 	bl	8003d40 <StateEntryControlAdjustment>
				adjustement = computeAjustement(TemperatureParam.CombLowtoSuperLow, dTavant);
 8003572:	f641 3358 	movw	r3, #7000	; 0x1b58
 8003576:	6979      	ldr	r1, [r7, #20]
 8003578:	4618      	mov	r0, r3
 800357a:	f000 fb41 	bl	8003c00 <computeAjustement>
 800357e:	6338      	str	r0, [r7, #48]	; 0x30
			
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
									PrimaryMotorParam.MinCombSuperLow,PrimaryMotorParam.MaxCombSuperLow,
 8003580:	2316      	movs	r3, #22
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 8003582:	b2dc      	uxtb	r4, r3
									PrimaryMotorParam.MinCombSuperLow,PrimaryMotorParam.MaxCombSuperLow,
 8003584:	2316      	movs	r3, #22
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 8003586:	b2dd      	uxtb	r5, r3
									GrillMotorParam.MinCombSuperLow,GrillMotorParam.MaxCombSuperLow,
 8003588:	2300      	movs	r3, #0
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 800358a:	b2db      	uxtb	r3, r3
									GrillMotorParam.MinCombSuperLow,GrillMotorParam.MaxCombSuperLow,
 800358c:	2200      	movs	r2, #0
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 800358e:	b2d2      	uxtb	r2, r2
									SecondaryMotorParam.MinCombSuperLow,SecondaryMotorParam.MaxCombSuperLow);
 8003590:	2116      	movs	r1, #22
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 8003592:	b2c9      	uxtb	r1, r1
									SecondaryMotorParam.MinCombSuperLow,SecondaryMotorParam.MaxCombSuperLow);
 8003594:	2016      	movs	r0, #22
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 8003596:	b2c0      	uxtb	r0, r0
 8003598:	9003      	str	r0, [sp, #12]
 800359a:	9102      	str	r1, [sp, #8]
 800359c:	9201      	str	r2, [sp, #4]
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	462b      	mov	r3, r5
 80035a2:	4622      	mov	r2, r4
 80035a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035a8:	f000 fb7e 	bl	8003ca8 <AirAdjustment>
 80035ac:	e030      	b.n	8003610 <manageStateMachine+0x5f0>
 80035ae:	bf00      	nop
 80035b0:	200000f9 	.word	0x200000f9
 80035b4:	20000100 	.word	0x20000100
 80035b8:	200005e0 	.word	0x200005e0
 80035bc:	001b7740 	.word	0x001b7740
 80035c0:	2000010c 	.word	0x2000010c
 80035c4:	2000061c 	.word	0x2000061c
 80035c8:	200000f8 	.word	0x200000f8
 80035cc:	20000018 	.word	0x20000018
 80035d0:	20000000 	.word	0x20000000
 80035d4:	20000614 	.word	0x20000614
 80035d8:	20000104 	.word	0x20000104
 80035dc:	0001d4bf 	.word	0x0001d4bf
 80035e0:	0036ee80 	.word	0x0036ee80
			
			}
			else
			{
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
							  PrimaryMotorParam.MinCombLow, PrimaryMotorParam.MaxCombLow,
 80035e4:	232b      	movs	r3, #43	; 0x2b
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 80035e6:	b2dc      	uxtb	r4, r3
							  PrimaryMotorParam.MinCombLow, PrimaryMotorParam.MaxCombLow,
 80035e8:	233d      	movs	r3, #61	; 0x3d
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 80035ea:	b2dd      	uxtb	r5, r3
							  GrillMotorParam.MinCombLow,GrillMotorParam.MaxCombLow,
 80035ec:	2300      	movs	r3, #0
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 80035ee:	b2db      	uxtb	r3, r3
							  GrillMotorParam.MinCombLow,GrillMotorParam.MaxCombLow,
 80035f0:	2200      	movs	r2, #0
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 80035f2:	b2d2      	uxtb	r2, r2
							  SecondaryMotorParam.MinCombLow,SecondaryMotorParam.MaxCombLow);
 80035f4:	212b      	movs	r1, #43	; 0x2b
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 80035f6:	b2c9      	uxtb	r1, r1
							  SecondaryMotorParam.MinCombLow,SecondaryMotorParam.MaxCombLow);
 80035f8:	203d      	movs	r0, #61	; 0x3d
				AirAdjustment(adjustement, SEC_PER_STEP_COMB_LOW,
 80035fa:	b2c0      	uxtb	r0, r0
 80035fc:	9003      	str	r0, [sp, #12]
 80035fe:	9102      	str	r1, [sp, #8]
 8003600:	9201      	str	r2, [sp, #4]
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	462b      	mov	r3, r5
 8003606:	4622      	mov	r2, r4
 8003608:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800360a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800360c:	f000 fb4c 	bl	8003ca8 <AirAdjustment>
			}
  	  	  }
		}

#endif
		if ( (baffleTemperature <= (rearTemperature-TemperatureParam.CoalDeltaTemp)) //RETOUR  <= ET CHANGEMENENT POUR 200 POUR LE COALCROSSOVERLOW gtf 2022-08-30
 8003610:	4b9f      	ldr	r3, [pc, #636]	; (8003890 <manageStateMachine+0x870>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003618:	1a9a      	subs	r2, r3, r2
 800361a:	4b9e      	ldr	r3, [pc, #632]	; (8003894 <manageStateMachine+0x874>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	db09      	blt.n	8003636 <manageStateMachine+0x616>
				&& (rearTemperature < TemperatureParam.CoalCrossOverRearLow) )
 8003622:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003626:	461a      	mov	r2, r3
 8003628:	4b99      	ldr	r3, [pc, #612]	; (8003890 <manageStateMachine+0x870>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	dd02      	ble.n	8003636 <manageStateMachine+0x616>
        {
        	nextState = COAL_LOW;
 8003630:	2307      	movs	r3, #7
 8003632:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        if (thermostatRequest) {
 8003636:	4b98      	ldr	r3, [pc, #608]	; (8003898 <manageStateMachine+0x878>)
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <manageStateMachine+0x626>
          nextState = COMBUSTION_HIGH;
 800363e:	2306      	movs	r3, #6
 8003640:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        } else if (reloadingEvent) {
          nextState = ZEROING_STEPPER;
        }
      break;
 8003644:	e0fc      	b.n	8003840 <manageStateMachine+0x820>
        } else if (reloadingEvent) {
 8003646:	4b95      	ldr	r3, [pc, #596]	; (800389c <manageStateMachine+0x87c>)
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 80f8 	beq.w	8003840 <manageStateMachine+0x820>
          nextState = ZEROING_STEPPER;
 8003650:	2300      	movs	r3, #0
 8003652:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      break;
 8003656:	e0f3      	b.n	8003840 <manageStateMachine+0x820>

    case COAL_LOW: //remplacement de la logic du low pour la logic du high de la fournaise pour UFEC 23 2021-11-23

    	//HAL_GPIO_WritePin(SPEED1_COIL_GPIO_Port,SPEED1_COIL_Pin,SET);//active le relai pour activer la carte 2 PLV 15/12/21
    	AirInput_forceAperture(&primary, PrimaryMotorParam.MaxCoalLow);
 8003658:	230e      	movs	r3, #14
 800365a:	4619      	mov	r1, r3
 800365c:	4890      	ldr	r0, [pc, #576]	; (80038a0 <manageStateMachine+0x880>)
 800365e:	f7ff fbf9 	bl	8002e54 <AirInput_forceAperture>
    	AirInput_forceAperture(&grill, GrillMotorParam.MaxCoalLow);
 8003662:	2300      	movs	r3, #0
 8003664:	4619      	mov	r1, r3
 8003666:	488f      	ldr	r0, [pc, #572]	; (80038a4 <manageStateMachine+0x884>)
 8003668:	f7ff fbf4 	bl	8002e54 <AirInput_forceAperture>
    	if (thermostatRequest) {
 800366c:	4b8a      	ldr	r3, [pc, #552]	; (8003898 <manageStateMachine+0x878>)
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d003      	beq.n	800367c <manageStateMachine+0x65c>
    	          nextState = COAL_HIGH;
 8003674:	2309      	movs	r3, #9
 8003676:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    	    	//}else if (reloadingEvent) {
    	          //  nextState = ZEROING_STEPPER;
    	        //}else if (baffleTemperature > TemperatureParam.CombLowTarget){
    	        	//nextState = COMBUSTION_LOW;
    	        //}
    	break;
 800367a:	e0e3      	b.n	8003844 <manageStateMachine+0x824>
    	}else if (reloadingEvent) {
 800367c:	4b87      	ldr	r3, [pc, #540]	; (800389c <manageStateMachine+0x87c>)
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 80df 	beq.w	8003844 <manageStateMachine+0x824>
            nextState = ZEROING_STEPPER;
 8003686:	2300      	movs	r3, #0
 8003688:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    	break;
 800368c:	e0da      	b.n	8003844 <manageStateMachine+0x824>

    case FLAME_LOSS:
    	deltaTemperature = abs(rearTemperature - baffleTemperature);
 800368e:	4b80      	ldr	r3, [pc, #512]	; (8003890 <manageStateMachine+0x870>)
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	4b80      	ldr	r3, [pc, #512]	; (8003894 <manageStateMachine+0x874>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	bfb8      	it	lt
 800369c:	425b      	neglt	r3, r3
 800369e:	613b      	str	r3, [r7, #16]
    	if( deltaTemperature > TemperatureParam.FlameLossDelta && timeSinceStateEntry >= MINUTES(1))
 80036a0:	f240 63d6 	movw	r3, #1750	; 0x6d6
 80036a4:	461a      	mov	r2, r3
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	4293      	cmp	r3, r2
 80036aa:	dd0d      	ble.n	80036c8 <manageStateMachine+0x6a8>
 80036ac:	4b7e      	ldr	r3, [pc, #504]	; (80038a8 <manageStateMachine+0x888>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d907      	bls.n	80036c8 <manageStateMachine+0x6a8>
    	{
    		nextState = historyState;
 80036b8:	4b7c      	ldr	r3, [pc, #496]	; (80038ac <manageStateMachine+0x88c>)
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    		AirInput_forceAperture(&grill, GRILL_CLOSED);
 80036c0:	2100      	movs	r1, #0
 80036c2:	4878      	ldr	r0, [pc, #480]	; (80038a4 <manageStateMachine+0x884>)
 80036c4:	f7ff fbc6 	bl	8002e54 <AirInput_forceAperture>
    	}
		if(reloadingEvent) {
 80036c8:	4b74      	ldr	r3, [pc, #464]	; (800389c <manageStateMachine+0x87c>)
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d003      	beq.n	80036d8 <manageStateMachine+0x6b8>
			nextState = ZEROING_STEPPER;
 80036d0:	2300      	movs	r3, #0
 80036d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		}
		else if((rearTemperature < TemperatureParam.CoalCrossOverRearLow) && timeSinceStateEntry >= MINUTES(5))
		{
			nextState = COAL_HIGH;
		}
    	break;
 80036d6:	e0b7      	b.n	8003848 <manageStateMachine+0x828>
		else if((rearTemperature < TemperatureParam.CoalCrossOverRearLow) && timeSinceStateEntry >= MINUTES(5))
 80036d8:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80036dc:	461a      	mov	r2, r3
 80036de:	4b6c      	ldr	r3, [pc, #432]	; (8003890 <manageStateMachine+0x870>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	f340 80b0 	ble.w	8003848 <manageStateMachine+0x828>
 80036e8:	4b6f      	ldr	r3, [pc, #444]	; (80038a8 <manageStateMachine+0x888>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a70      	ldr	r2, [pc, #448]	; (80038b0 <manageStateMachine+0x890>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	f240 80aa 	bls.w	8003848 <manageStateMachine+0x828>
			nextState = COAL_HIGH;
 80036f4:	2309      	movs	r3, #9
 80036f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    	break;
 80036fa:	e0a5      	b.n	8003848 <manageStateMachine+0x828>

    case COAL_HIGH:
		if(historyState != currentState){
 80036fc:	4b6b      	ldr	r3, [pc, #428]	; (80038ac <manageStateMachine+0x88c>)
 80036fe:	781a      	ldrb	r2, [r3, #0]
 8003700:	4b6c      	ldr	r3, [pc, #432]	; (80038b4 <manageStateMachine+0x894>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	d011      	beq.n	800372c <manageStateMachine+0x70c>
			StateEntryControlAdjustment(PrimaryMotorParam.MinCoalHigh, PrimaryMotorParam.MaxCoalHigh,
 8003708:	2323      	movs	r3, #35	; 0x23
 800370a:	b2d8      	uxtb	r0, r3
 800370c:	23c8      	movs	r3, #200	; 0xc8
 800370e:	b2d9      	uxtb	r1, r3
										GRILL_CLOSED,GRILL_CLOSED,
										SecondaryMotorParam.MinCoalHigh, SecondaryMotorParam.MaxCoalHigh);
 8003710:	2323      	movs	r3, #35	; 0x23
			StateEntryControlAdjustment(PrimaryMotorParam.MinCoalHigh, PrimaryMotorParam.MaxCoalHigh,
 8003712:	b2db      	uxtb	r3, r3
										SecondaryMotorParam.MinCoalHigh, SecondaryMotorParam.MaxCoalHigh);
 8003714:	22c8      	movs	r2, #200	; 0xc8
			StateEntryControlAdjustment(PrimaryMotorParam.MinCoalHigh, PrimaryMotorParam.MaxCoalHigh,
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	9201      	str	r2, [sp, #4]
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	2300      	movs	r3, #0
 800371e:	2200      	movs	r2, #0
 8003720:	f000 fb0e 	bl	8003d40 <StateEntryControlAdjustment>
		    historyState = currentState;
 8003724:	4b63      	ldr	r3, [pc, #396]	; (80038b4 <manageStateMachine+0x894>)
 8003726:	781a      	ldrb	r2, [r3, #0]
 8003728:	4b60      	ldr	r3, [pc, #384]	; (80038ac <manageStateMachine+0x88c>)
 800372a:	701a      	strb	r2, [r3, #0]
		}
        /* Since the control algo (i.e. computeAjustement) is limited
           to +/- 3 steps, it whould take 3 * sec per step to complete
           the mouvement. Reevaluate the control at that maximum period. */
        if (TimeForStep >= (3 * SEC_PER_STEP_COAL_HIGH * 1000)) {
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003732:	fb02 f303 	mul.w	r3, r2, r3
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	429a      	cmp	r2, r3
 800373a:	d326      	bcc.n	800378a <manageStateMachine+0x76a>
        	if(rearTemperature > 9000) /// C'EST QUOI A GTF 2022-03-11
 800373c:	4b54      	ldr	r3, [pc, #336]	; (8003890 <manageStateMachine+0x870>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f242 3228 	movw	r2, #9000	; 0x2328
 8003744:	4293      	cmp	r3, r2
 8003746:	dd03      	ble.n	8003750 <manageStateMachine+0x730>
        	{
        		adjustement = -1; //Si T > 900, on ferme. Sinon on suit le tableau d'ajustement
 8003748:	f04f 33ff 	mov.w	r3, #4294967295
 800374c:	633b      	str	r3, [r7, #48]	; 0x30
 800374e:	e006      	b.n	800375e <manageStateMachine+0x73e>
        	}
        	else
        	{
        		adjustement = computeAjustement( TemperatureParam.CombHighTarget, dTavant);
 8003750:	f641 3358 	movw	r3, #7000	; 0x1b58
 8003754:	6979      	ldr	r1, [r7, #20]
 8003756:	4618      	mov	r0, r3
 8003758:	f000 fa52 	bl	8003c00 <computeAjustement>
 800375c:	6338      	str	r0, [r7, #48]	; 0x30
        	}
            AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
					  	  	  PrimaryMotorParam.MinCoalHigh, PrimaryMotorParam.MaxCoalHigh,
 800375e:	2323      	movs	r3, #35	; 0x23
            AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003760:	b2dc      	uxtb	r4, r3
					  	  	  PrimaryMotorParam.MinCoalHigh, PrimaryMotorParam.MaxCoalHigh,
 8003762:	23c8      	movs	r3, #200	; 0xc8
            AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003764:	b2dd      	uxtb	r5, r3
							  GrillMotorParam.MinCoalHigh, GrillMotorParam.MaxCoalHigh,
 8003766:	2300      	movs	r3, #0
            AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003768:	b2db      	uxtb	r3, r3
							  GrillMotorParam.MinCoalHigh, GrillMotorParam.MaxCoalHigh,
 800376a:	22c8      	movs	r2, #200	; 0xc8
            AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 800376c:	b2d2      	uxtb	r2, r2
							  SecondaryMotorParam.MinCoalHigh, SecondaryMotorParam.MaxCoalHigh);
 800376e:	2123      	movs	r1, #35	; 0x23
            AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003770:	b2c9      	uxtb	r1, r1
							  SecondaryMotorParam.MinCoalHigh, SecondaryMotorParam.MaxCoalHigh);
 8003772:	20c8      	movs	r0, #200	; 0xc8
            AirAdjustment(adjustement, SEC_PER_STEP_COMB_HIGH,
 8003774:	b2c0      	uxtb	r0, r0
 8003776:	9003      	str	r0, [sp, #12]
 8003778:	9102      	str	r1, [sp, #8]
 800377a:	9201      	str	r2, [sp, #4]
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	462b      	mov	r3, r5
 8003780:	4622      	mov	r2, r4
 8003782:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003784:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003786:	f000 fa8f 	bl	8003ca8 <AirAdjustment>
        }

    	if (!thermostatRequest) {
 800378a:	4b43      	ldr	r3, [pc, #268]	; (8003898 <manageStateMachine+0x878>)
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	f083 0301 	eor.w	r3, r3, #1
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <manageStateMachine+0x780>
    	          nextState = COAL_LOW;
 8003798:	2307      	movs	r3, #7
 800379a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    	}else if (reloadingEvent) {
            nextState = ZEROING_STEPPER;
        }else if (baffleTemperature > TemperatureParam.CombLowTarget){
        	nextState = COMBUSTION_HIGH;
        }
    	break;
 800379e:	e055      	b.n	800384c <manageStateMachine+0x82c>
    	}else if (reloadingEvent) {
 80037a0:	4b3e      	ldr	r3, [pc, #248]	; (800389c <manageStateMachine+0x87c>)
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <manageStateMachine+0x790>
            nextState = ZEROING_STEPPER;
 80037a8:	2300      	movs	r3, #0
 80037aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    	break;
 80037ae:	e04d      	b.n	800384c <manageStateMachine+0x82c>
        }else if (baffleTemperature > TemperatureParam.CombLowTarget){
 80037b0:	f641 13c8 	movw	r3, #6600	; 0x19c8
 80037b4:	461a      	mov	r2, r3
 80037b6:	4b37      	ldr	r3, [pc, #220]	; (8003894 <manageStateMachine+0x874>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	da46      	bge.n	800384c <manageStateMachine+0x82c>
        	nextState = COMBUSTION_HIGH;
 80037be:	2306      	movs	r3, #6
 80037c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    	break;
 80037c4:	e042      	b.n	800384c <manageStateMachine+0x82c>

    case OVERTEMP:
    case SAFETY:
      AirInput_forceAperture(&grill, GRILL_CLOSED);
 80037c6:	2100      	movs	r1, #0
 80037c8:	4836      	ldr	r0, [pc, #216]	; (80038a4 <manageStateMachine+0x884>)
 80037ca:	f7ff fb43 	bl	8002e54 <AirInput_forceAperture>
      AirInput_forceAperture(&primary, PRIMARY_CLOSED);
 80037ce:	210d      	movs	r1, #13
 80037d0:	4833      	ldr	r0, [pc, #204]	; (80038a0 <manageStateMachine+0x880>)
 80037d2:	f7ff fb3f 	bl	8002e54 <AirInput_forceAperture>

      if ((baffleTemperature < TemperatureParam.OverheatBaffle)
 80037d6:	f643 2398 	movw	r3, #15000	; 0x3a98
 80037da:	461a      	mov	r2, r3
 80037dc:	4b2d      	ldr	r3, [pc, #180]	; (8003894 <manageStateMachine+0x874>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	dd35      	ble.n	8003850 <manageStateMachine+0x830>
    		  && (rearTemperature < TemperatureParam.OverheatChamber)
 80037e4:	f243 23c8 	movw	r3, #13000	; 0x32c8
 80037e8:	461a      	mov	r2, r3
 80037ea:	4b29      	ldr	r3, [pc, #164]	; (8003890 <manageStateMachine+0x870>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	dd2e      	ble.n	8003850 <manageStateMachine+0x830>
			  && (Algo_getPlenumTemp() < TemperatureParam.OverheatPlenumExit)){
 80037f2:	f000 f991 	bl	8003b18 <Algo_getPlenumTemp>
 80037f6:	4603      	mov	r3, r0
 80037f8:	f640 0234 	movw	r2, #2100	; 0x834
 80037fc:	4293      	cmp	r3, r2
 80037fe:	da27      	bge.n	8003850 <manageStateMachine+0x830>
    	  if(historyState == SAFETY || historyState == OVERTEMP)
 8003800:	4b2a      	ldr	r3, [pc, #168]	; (80038ac <manageStateMachine+0x88c>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b0b      	cmp	r3, #11
 8003806:	d003      	beq.n	8003810 <manageStateMachine+0x7f0>
 8003808:	4b28      	ldr	r3, [pc, #160]	; (80038ac <manageStateMachine+0x88c>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	2b0a      	cmp	r3, #10
 800380e:	d103      	bne.n	8003818 <manageStateMachine+0x7f8>
    	  {
    		  nextState = ZEROING_STEPPER; //autre faon de fermer les trappes
 8003810:	2300      	movs	r3, #0
 8003812:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    	  else
    	  {
    		  nextState = historyState;
    	  }
      }
      break;
 8003816:	e01b      	b.n	8003850 <manageStateMachine+0x830>
    		  nextState = historyState;
 8003818:	4b24      	ldr	r3, [pc, #144]	; (80038ac <manageStateMachine+0x88c>)
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      break;
 8003820:	e016      	b.n	8003850 <manageStateMachine+0x830>

    case PRODUCTION_TEST:
    	TestRunner();
 8003822:	f7fe fe05 	bl	8002430 <TestRunner>
		nextState = currentState;  //assign the current state in the runner
 8003826:	4b23      	ldr	r3, [pc, #140]	; (80038b4 <manageStateMachine+0x894>)
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    	break;
 800382e:	e010      	b.n	8003852 <manageStateMachine+0x832>
		break;
 8003830:	bf00      	nop
 8003832:	e00e      	b.n	8003852 <manageStateMachine+0x832>
      break;
 8003834:	bf00      	nop
 8003836:	e00c      	b.n	8003852 <manageStateMachine+0x832>
      break;
 8003838:	bf00      	nop
 800383a:	e00a      	b.n	8003852 <manageStateMachine+0x832>
          break;
 800383c:	bf00      	nop
 800383e:	e008      	b.n	8003852 <manageStateMachine+0x832>
      break;
 8003840:	bf00      	nop
 8003842:	e006      	b.n	8003852 <manageStateMachine+0x832>
    	break;
 8003844:	bf00      	nop
 8003846:	e004      	b.n	8003852 <manageStateMachine+0x832>
    	break;
 8003848:	bf00      	nop
 800384a:	e002      	b.n	8003852 <manageStateMachine+0x832>
    	break;
 800384c:	bf00      	nop
 800384e:	e000      	b.n	8003852 <manageStateMachine+0x832>
      break;
 8003850:	bf00      	nop
  }

	if((GPIO_PIN_SET==HAL_GPIO_ReadPin(Safety_ON_GPIO_Port,Safety_ON_Pin)) && (currentState !=PRODUCTION_TEST))
 8003852:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003856:	4818      	ldr	r0, [pc, #96]	; (80038b8 <manageStateMachine+0x898>)
 8003858:	f001 ffd0 	bl	80057fc <HAL_GPIO_ReadPin>
 800385c:	4603      	mov	r3, r0
 800385e:	2b01      	cmp	r3, #1
 8003860:	d110      	bne.n	8003884 <manageStateMachine+0x864>
 8003862:	4b14      	ldr	r3, [pc, #80]	; (80038b4 <manageStateMachine+0x894>)
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	2b0c      	cmp	r3, #12
 8003868:	d00c      	beq.n	8003884 <manageStateMachine+0x864>
	{
		uint32_t kerneltime = osKernelSysTick();
 800386a:	f006 fc80 	bl	800a16e <osKernelSysTick>
 800386e:	60f8      	str	r0, [r7, #12]
		if ((Safetydebounce_ms+100) < kerneltime)
 8003870:	4b12      	ldr	r3, [pc, #72]	; (80038bc <manageStateMachine+0x89c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	3364      	adds	r3, #100	; 0x64
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	429a      	cmp	r2, r3
 800387a:	d921      	bls.n	80038c0 <manageStateMachine+0x8a0>
		{
			nextState = SAFETY; //force the safety state
 800387c:	230b      	movs	r3, #11
 800387e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	{
 8003882:	e01d      	b.n	80038c0 <manageStateMachine+0x8a0>
		}
	}
	else
	{
		Safetydebounce_ms = osKernelSysTick();
 8003884:	f006 fc73 	bl	800a16e <osKernelSysTick>
 8003888:	4603      	mov	r3, r0
 800388a:	4a0c      	ldr	r2, [pc, #48]	; (80038bc <manageStateMachine+0x89c>)
 800388c:	6013      	str	r3, [r2, #0]
 800388e:	e018      	b.n	80038c2 <manageStateMachine+0x8a2>
 8003890:	20000104 	.word	0x20000104
 8003894:	20000100 	.word	0x20000100
 8003898:	2000010c 	.word	0x2000010c
 800389c:	200000f9 	.word	0x200000f9
 80038a0:	20000000 	.word	0x20000000
 80038a4:	20000018 	.word	0x20000018
 80038a8:	200005e0 	.word	0x200005e0
 80038ac:	2000061c 	.word	0x2000061c
 80038b0:	000493df 	.word	0x000493df
 80038b4:	200000f8 	.word	0x200000f8
 80038b8:	40010c00 	.word	0x40010c00
 80038bc:	20000620 	.word	0x20000620
	{
 80038c0:	bf00      	nop
	}

  /* Perform superstate action's */
  switch (currentState) {
 80038c2:	4b36      	ldr	r3, [pc, #216]	; (800399c <manageStateMachine+0x97c>)
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d034      	beq.n	8003934 <manageStateMachine+0x914>
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	dd02      	ble.n	80038d4 <manageStateMachine+0x8b4>
 80038ce:	3b0a      	subs	r3, #10
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d92f      	bls.n	8003934 <manageStateMachine+0x914>

    default:
	if ((baffleTemperature > TemperatureParam.OverheatBaffle) || (rearTemperature > TemperatureParam.OverheatChamber) || (Algo_getPlenumTemp()>TemperatureParam.OverheatPlenum)) {
 80038d4:	f643 2398 	movw	r3, #15000	; 0x3a98
 80038d8:	461a      	mov	r2, r3
 80038da:	4b31      	ldr	r3, [pc, #196]	; (80039a0 <manageStateMachine+0x980>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	429a      	cmp	r2, r3
 80038e0:	db0d      	blt.n	80038fe <manageStateMachine+0x8de>
 80038e2:	f243 23c8 	movw	r3, #13000	; 0x32c8
 80038e6:	461a      	mov	r2, r3
 80038e8:	4b2e      	ldr	r3, [pc, #184]	; (80039a4 <manageStateMachine+0x984>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	db06      	blt.n	80038fe <manageStateMachine+0x8de>
 80038f0:	f000 f912 	bl	8003b18 <Algo_getPlenumTemp>
 80038f4:	4603      	mov	r3, r0
 80038f6:	f640 0298 	movw	r2, #2200	; 0x898
 80038fa:	4293      	cmp	r3, r2
 80038fc:	dd02      	ble.n	8003904 <manageStateMachine+0x8e4>
		nextState = OVERTEMP;
 80038fe:	230a      	movs	r3, #10
 8003900:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}
	if(currentState != RELOAD_IGNITION)
 8003904:	4b25      	ldr	r3, [pc, #148]	; (800399c <manageStateMachine+0x97c>)
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	2b02      	cmp	r3, #2
 800390a:	d015      	beq.n	8003938 <manageStateMachine+0x918>
	{
		if ((baffleTemperature < ColdStoveTemp) && (rearTemperature < ColdStoveTemp) && timeSinceStateEntry > MINUTES(1)) {
 800390c:	4b24      	ldr	r3, [pc, #144]	; (80039a0 <manageStateMachine+0x980>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8003914:	da10      	bge.n	8003938 <manageStateMachine+0x918>
 8003916:	4b23      	ldr	r3, [pc, #140]	; (80039a4 <manageStateMachine+0x984>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800391e:	da0b      	bge.n	8003938 <manageStateMachine+0x918>
 8003920:	4b21      	ldr	r3, [pc, #132]	; (80039a8 <manageStateMachine+0x988>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003928:	4293      	cmp	r3, r2
 800392a:	d905      	bls.n	8003938 <manageStateMachine+0x918>
		nextState = WAITING;
 800392c:	2301      	movs	r3, #1
 800392e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		}
	}
      break;
 8003932:	e001      	b.n	8003938 <manageStateMachine+0x918>
    //case RELOAD_IGNITION:
    case OVERTEMP:
    case SAFETY:
    case PRODUCTION_TEST:
      /* do nothing */
      break;
 8003934:	bf00      	nop
 8003936:	e000      	b.n	800393a <manageStateMachine+0x91a>
      break;
 8003938:	bf00      	nop
  }
  if(Algo_getInterlockRequest() && (currentState !=PRODUCTION_TEST))
 800393a:	f000 f93f 	bl	8003bbc <Algo_getInterlockRequest>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d006      	beq.n	8003952 <manageStateMachine+0x932>
 8003944:	4b15      	ldr	r3, [pc, #84]	; (800399c <manageStateMachine+0x97c>)
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b0c      	cmp	r3, #12
 800394a:	d002      	beq.n	8003952 <manageStateMachine+0x932>
  {
  		nextState = WAITING;
 800394c:	2301      	movs	r3, #1
 800394e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  if (nextState != currentState) {
 8003952:	4b12      	ldr	r3, [pc, #72]	; (800399c <manageStateMachine+0x97c>)
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800395a:	429a      	cmp	r2, r3
 800395c:	d01a      	beq.n	8003994 <manageStateMachine+0x974>

	if ((currentState == COMBUSTION_HIGH  && nextState == COMBUSTION_LOW) || (currentState == COMBUSTION_LOW && nextState == COMBUSTION_HIGH))
 800395e:	4b0f      	ldr	r3, [pc, #60]	; (800399c <manageStateMachine+0x97c>)
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	2b06      	cmp	r3, #6
 8003964:	d103      	bne.n	800396e <manageStateMachine+0x94e>
 8003966:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800396a:	2b04      	cmp	r3, #4
 800396c:	d00a      	beq.n	8003984 <manageStateMachine+0x964>
 800396e:	4b0b      	ldr	r3, [pc, #44]	; (800399c <manageStateMachine+0x97c>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	2b04      	cmp	r3, #4
 8003974:	d103      	bne.n	800397e <manageStateMachine+0x95e>
 8003976:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800397a:	2b06      	cmp	r3, #6
 800397c:	d002      	beq.n	8003984 <manageStateMachine+0x964>
	{
		//do not update the state stateChangeTimeRef
	}
	else
	{
	    stateChangeTimeRef = currentTime_ms;
 800397e:	4a0b      	ldr	r2, [pc, #44]	; (80039ac <manageStateMachine+0x98c>)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6013      	str	r3, [r2, #0]
	}
	historyState = currentState;
 8003984:	4b05      	ldr	r3, [pc, #20]	; (800399c <manageStateMachine+0x97c>)
 8003986:	781a      	ldrb	r2, [r3, #0]
 8003988:	4b09      	ldr	r3, [pc, #36]	; (80039b0 <manageStateMachine+0x990>)
 800398a:	701a      	strb	r2, [r3, #0]
    currentState = nextState;
 800398c:	4a03      	ldr	r2, [pc, #12]	; (800399c <manageStateMachine+0x97c>)
 800398e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003992:	7013      	strb	r3, [r2, #0]
  }
}
 8003994:	bf00      	nop
 8003996:	3738      	adds	r7, #56	; 0x38
 8003998:	46bd      	mov	sp, r7
 800399a:	bdb0      	pop	{r4, r5, r7, pc}
 800399c:	200000f8 	.word	0x200000f8
 80039a0:	20000100 	.word	0x20000100
 80039a4:	20000104 	.word	0x20000104
 80039a8:	200005e0 	.word	0x200005e0
 80039ac:	20000610 	.word	0x20000610
 80039b0:	2000061c 	.word	0x2000061c

080039b4 <Algo_task>:

void Algo_task(uint32_t currentTime_ms) {
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]

  manageStateMachine(currentTime_ms);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f7ff fb2f 	bl	8003020 <manageStateMachine>
//  managePlenumSpeed(Algo_getPlenumTemp(),Algo_getThermostatRequest(),currentTime_ms);

  if(Algo_getState()!= PRODUCTION_TEST)
 80039c2:	f000 f85b 	bl	8003a7c <Algo_getState>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b0c      	cmp	r3, #12
 80039ca:	d00b      	beq.n	80039e4 <Algo_task+0x30>
  {
	  AirInput_task( &primary, currentTime_ms);
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	4807      	ldr	r0, [pc, #28]	; (80039ec <Algo_task+0x38>)
 80039d0:	f7ff faa2 	bl	8002f18 <AirInput_task>
	  AirInput_task( &grill, currentTime_ms);
 80039d4:	6879      	ldr	r1, [r7, #4]
 80039d6:	4806      	ldr	r0, [pc, #24]	; (80039f0 <Algo_task+0x3c>)
 80039d8:	f7ff fa9e 	bl	8002f18 <AirInput_task>
	  AirInput_task( &secondary, currentTime_ms);
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	4805      	ldr	r0, [pc, #20]	; (80039f4 <Algo_task+0x40>)
 80039e0:	f7ff fa9a 	bl	8002f18 <AirInput_task>
  }
}
 80039e4:	bf00      	nop
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	20000000 	.word	0x20000000
 80039f0:	20000018 	.word	0x20000018
 80039f4:	20000030 	.word	0x20000030

080039f8 <Algo_getBaffleTempSlope>:

void Algo_setSimulatorMode( bool active) {
  simulatorMode = active;
}

float Algo_getBaffleTempSlope() {
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  return Algo_slopeBaffleTemp;
 80039fc:	4b02      	ldr	r3, [pc, #8]	; (8003a08 <Algo_getBaffleTempSlope+0x10>)
 80039fe:	681b      	ldr	r3, [r3, #0]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bc80      	pop	{r7}
 8003a06:	4770      	bx	lr
 8003a08:	200005dc 	.word	0x200005dc

08003a0c <computeSlopeBaffleTemp>:

/* Returns temperature slope in [*C / s] */
static float computeSlopeBaffleTemp(unsigned int nbData) {
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  if (simulatorMode)
 8003a14:	4b0c      	ldr	r3, [pc, #48]	; (8003a48 <computeSlopeBaffleTemp+0x3c>)
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d002      	beq.n	8003a22 <computeSlopeBaffleTemp+0x16>
  {
    return Algo_Simulator_slopeBaffleTemp;
 8003a1c:	4b0b      	ldr	r3, [pc, #44]	; (8003a4c <computeSlopeBaffleTemp+0x40>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	e00e      	b.n	8003a40 <computeSlopeBaffleTemp+0x34>
  }
  else
  {
	Algo_slopeBaffleTemp = Slope_compute(&slopeBaffleTemp, nbData) / 10.0;
 8003a22:	6879      	ldr	r1, [r7, #4]
 8003a24:	480a      	ldr	r0, [pc, #40]	; (8003a50 <computeSlopeBaffleTemp+0x44>)
 8003a26:	f000 fe3b 	bl	80046a0 <Slope_compute>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	4909      	ldr	r1, [pc, #36]	; (8003a54 <computeSlopeBaffleTemp+0x48>)
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fd fa7c 	bl	8000f2c <__aeabi_fdiv>
 8003a34:	4603      	mov	r3, r0
 8003a36:	461a      	mov	r2, r3
 8003a38:	4b07      	ldr	r3, [pc, #28]	; (8003a58 <computeSlopeBaffleTemp+0x4c>)
 8003a3a:	601a      	str	r2, [r3, #0]
    return Algo_slopeBaffleTemp;
 8003a3c:	4b06      	ldr	r3, [pc, #24]	; (8003a58 <computeSlopeBaffleTemp+0x4c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
  }
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	200005c0 	.word	0x200005c0
 8003a4c:	200005d8 	.word	0x200005d8
 8003a50:	200005c4 	.word	0x200005c4
 8003a54:	41200000 	.word	0x41200000
 8003a58:	200005dc 	.word	0x200005dc

08003a5c <Algo_setState>:

void Algo_setState(State state) {
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	71fb      	strb	r3, [r7, #7]
  //if (simulatorMode) {
    currentState = state;
 8003a66:	4a04      	ldr	r2, [pc, #16]	; (8003a78 <Algo_setState+0x1c>)
 8003a68:	79fb      	ldrb	r3, [r7, #7]
 8003a6a:	7013      	strb	r3, [r2, #0]
  //}
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bc80      	pop	{r7}
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	200000f8 	.word	0x200000f8

08003a7c <Algo_getState>:

State Algo_getState() {
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  return currentState;
 8003a80:	4b02      	ldr	r3, [pc, #8]	; (8003a8c <Algo_getState+0x10>)
 8003a82:	781b      	ldrb	r3, [r3, #0]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bc80      	pop	{r7}
 8003a8a:	4770      	bx	lr
 8003a8c:	200000f8 	.word	0x200000f8

08003a90 <Algo_setBaffleTemp>:
uint32_t getStateTime(){
  return timeSinceStateEntry;
}

void Algo_setBaffleTemp(int temp) {
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  baffleTemperature = temp;
 8003a98:	4a05      	ldr	r2, [pc, #20]	; (8003ab0 <Algo_setBaffleTemp+0x20>)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6013      	str	r3, [r2, #0]
  Slope_addData(&slopeBaffleTemp, temp);
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	4804      	ldr	r0, [pc, #16]	; (8003ab4 <Algo_setBaffleTemp+0x24>)
 8003aa2:	f000 fdd2 	bl	800464a <Slope_addData>
}
 8003aa6:	bf00      	nop
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	20000100 	.word	0x20000100
 8003ab4:	200005c4 	.word	0x200005c4

08003ab8 <Algo_setRearTemp>:

void Algo_setRearTemp(int temp) {
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  rearTemperature = temp;
 8003ac0:	4a03      	ldr	r2, [pc, #12]	; (8003ad0 <Algo_setRearTemp+0x18>)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6013      	str	r3, [r2, #0]
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr
 8003ad0:	20000104 	.word	0x20000104

08003ad4 <Algo_getRearTemp>:
int Algo_getRearTemp() {
 8003ad4:	b480      	push	{r7}
 8003ad6:	af00      	add	r7, sp, #0
  return rearTemperature;
 8003ad8:	4b02      	ldr	r3, [pc, #8]	; (8003ae4 <Algo_getRearTemp+0x10>)
 8003ada:	681b      	ldr	r3, [r3, #0]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bc80      	pop	{r7}
 8003ae2:	4770      	bx	lr
 8003ae4:	20000104 	.word	0x20000104

08003ae8 <Algo_getBaffleTemp>:

int Algo_getBaffleTemp() {
 8003ae8:	b480      	push	{r7}
 8003aea:	af00      	add	r7, sp, #0
  return baffleTemperature;
 8003aec:	4b02      	ldr	r3, [pc, #8]	; (8003af8 <Algo_getBaffleTemp+0x10>)
 8003aee:	681b      	ldr	r3, [r3, #0]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bc80      	pop	{r7}
 8003af6:	4770      	bx	lr
 8003af8:	20000100 	.word	0x20000100

08003afc <Algo_setPlenumTemp>:

void Algo_setPlenumTemp(int temp) {
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  plenumTemp = temp;
 8003b04:	4a03      	ldr	r2, [pc, #12]	; (8003b14 <Algo_setPlenumTemp+0x18>)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6013      	str	r3, [r2, #0]
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bc80      	pop	{r7}
 8003b12:	4770      	bx	lr
 8003b14:	20000108 	.word	0x20000108

08003b18 <Algo_getPlenumTemp>:
int Algo_getPlenumTemp() {
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return plenumTemp;
 8003b1c:	4b02      	ldr	r3, [pc, #8]	; (8003b28 <Algo_getPlenumTemp+0x10>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bc80      	pop	{r7}
 8003b26:	4770      	bx	lr
 8003b28:	20000108 	.word	0x20000108

08003b2c <Algo_getPrimary>:

int Algo_getPrimary() {
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  return AirInput_getAperture(&primary);
 8003b30:	4802      	ldr	r0, [pc, #8]	; (8003b3c <Algo_getPrimary+0x10>)
 8003b32:	f7ff f9ae 	bl	8002e92 <AirInput_getAperture>
 8003b36:	4603      	mov	r3, r0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000000 	.word	0x20000000

08003b40 <Algo_getGrill>:

int Algo_getGrill() {
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  return AirInput_getAperture(&grill);
 8003b44:	4802      	ldr	r0, [pc, #8]	; (8003b50 <Algo_getGrill+0x10>)
 8003b46:	f7ff f9a4 	bl	8002e92 <AirInput_getAperture>
 8003b4a:	4603      	mov	r3, r0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	20000018 	.word	0x20000018

08003b54 <Algo_getSecondary>:

int Algo_getSecondary() {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
	return AirInput_getAperture(&secondary);
 8003b58:	4802      	ldr	r0, [pc, #8]	; (8003b64 <Algo_getSecondary+0x10>)
 8003b5a:	f7ff f99a 	bl	8002e92 <AirInput_getAperture>
 8003b5e:	4603      	mov	r3, r0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	20000030 	.word	0x20000030

08003b68 <Algo_setThermostatRequest>:

Algo_DELState Algo_getStateFermeturePorte() {
  return delFermeturePorte;
}

void Algo_setThermostatRequest(bool demand) {
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	71fb      	strb	r3, [r7, #7]
  thermostatRequest = demand;
 8003b72:	4a04      	ldr	r2, [pc, #16]	; (8003b84 <Algo_setThermostatRequest+0x1c>)
 8003b74:	79fb      	ldrb	r3, [r7, #7]
 8003b76:	7013      	strb	r3, [r2, #0]
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	2000010c 	.word	0x2000010c

08003b88 <Algo_getThermostatRequest>:
bool Algo_getThermostatRequest() {
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  return thermostatRequest;
 8003b8c:	4b02      	ldr	r3, [pc, #8]	; (8003b98 <Algo_getThermostatRequest+0x10>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr
 8003b98:	2000010c 	.word	0x2000010c

08003b9c <Algo_setInterlockRequest>:
void Algo_setInterlockRequest(bool demand) {
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	71fb      	strb	r3, [r7, #7]
	interlockRequest = demand;
 8003ba6:	4a04      	ldr	r2, [pc, #16]	; (8003bb8 <Algo_setInterlockRequest+0x1c>)
 8003ba8:	79fb      	ldrb	r3, [r7, #7]
 8003baa:	7013      	strb	r3, [r2, #0]
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bc80      	pop	{r7}
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	2000010d 	.word	0x2000010d

08003bbc <Algo_getInterlockRequest>:
bool Algo_getInterlockRequest() {
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  return interlockRequest;
 8003bc0:	4b02      	ldr	r3, [pc, #8]	; (8003bcc <Algo_getInterlockRequest+0x10>)
 8003bc2:	781b      	ldrb	r3, [r3, #0]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bc80      	pop	{r7}
 8003bca:	4770      	bx	lr
 8003bcc:	2000010d 	.word	0x2000010d

08003bd0 <Algo_startChargement>:

void Algo_startChargement(uint32_t currentTime_ms) {
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  reloadingEvent = true;
 8003bd8:	4b06      	ldr	r3, [pc, #24]	; (8003bf4 <Algo_startChargement+0x24>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	701a      	strb	r2, [r3, #0]
  fanPauseRequired = true;
 8003bde:	4b06      	ldr	r3, [pc, #24]	; (8003bf8 <Algo_startChargement+0x28>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	701a      	strb	r2, [r3, #0]
  TimeOfReloadRequest = currentTime_ms;
 8003be4:	4a05      	ldr	r2, [pc, #20]	; (8003bfc <Algo_startChargement+0x2c>)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6013      	str	r3, [r2, #0]
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr
 8003bf4:	200000f9 	.word	0x200000f9
 8003bf8:	200000fa 	.word	0x200000fa
 8003bfc:	200005e4 	.word	0x200005e4

08003c00 <computeAjustement>:

void Algo_clearReloadRequest() {
  reloadingEvent = false;
}

static int computeAjustement( int tempTarget_tenthF, float dTempAvant_FperS) {
 8003c00:	b5b0      	push	{r4, r5, r7, lr}
 8003c02:	b08e      	sub	sp, #56	; 0x38
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]

  //                  [line][column]
  const int adjustment[3][3] = {
 8003c0a:	4b23      	ldr	r3, [pc, #140]	; (8003c98 <computeAjustement+0x98>)
 8003c0c:	f107 040c 	add.w	r4, r7, #12
 8003c10:	461d      	mov	r5, r3
 8003c12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c1a:	682b      	ldr	r3, [r5, #0]
 8003c1c:	6023      	str	r3, [r4, #0]
  };

  unsigned int line;
  unsigned int column;

  if (baffleTemperature > (tempTarget_tenthF + 50)) {
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003c24:	4b1d      	ldr	r3, [pc, #116]	; (8003c9c <computeAjustement+0x9c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	da02      	bge.n	8003c32 <computeAjustement+0x32>
    line = 0;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c30:	e00b      	b.n	8003c4a <computeAjustement+0x4a>
  } else if (baffleTemperature >= (tempTarget_tenthF - 50)) {
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f1a3 0232 	sub.w	r2, r3, #50	; 0x32
 8003c38:	4b18      	ldr	r3, [pc, #96]	; (8003c9c <computeAjustement+0x9c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	dc02      	bgt.n	8003c46 <computeAjustement+0x46>
    line = 1;
 8003c40:	2301      	movs	r3, #1
 8003c42:	637b      	str	r3, [r7, #52]	; 0x34
 8003c44:	e001      	b.n	8003c4a <computeAjustement+0x4a>
  } else {
    line = 2;
 8003c46:	2302      	movs	r3, #2
 8003c48:	637b      	str	r3, [r7, #52]	; 0x34
  }

  if (dTempAvant_FperS < -6.0) {
 8003c4a:	4915      	ldr	r1, [pc, #84]	; (8003ca0 <computeAjustement+0xa0>)
 8003c4c:	6838      	ldr	r0, [r7, #0]
 8003c4e:	f7fd fa57 	bl	8001100 <__aeabi_fcmplt>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d002      	beq.n	8003c5e <computeAjustement+0x5e>
    column = 0;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	633b      	str	r3, [r7, #48]	; 0x30
 8003c5c:	e00b      	b.n	8003c76 <computeAjustement+0x76>
  } else if (dTempAvant_FperS <= 6.0) {
 8003c5e:	4911      	ldr	r1, [pc, #68]	; (8003ca4 <computeAjustement+0xa4>)
 8003c60:	6838      	ldr	r0, [r7, #0]
 8003c62:	f7fd fa57 	bl	8001114 <__aeabi_fcmple>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d002      	beq.n	8003c72 <computeAjustement+0x72>
    column = 1;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	633b      	str	r3, [r7, #48]	; 0x30
 8003c70:	e001      	b.n	8003c76 <computeAjustement+0x76>
  } else {
    column = 2;
 8003c72:	2302      	movs	r3, #2
 8003c74:	633b      	str	r3, [r7, #48]	; 0x30
  }

  return adjustment[line][column];
 8003c76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c78:	4613      	mov	r3, r2
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	4413      	add	r3, r2
 8003c7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c80:	4413      	add	r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003c88:	4413      	add	r3, r2
 8003c8a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3738      	adds	r7, #56	; 0x38
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bdb0      	pop	{r4, r5, r7, pc}
 8003c96:	bf00      	nop
 8003c98:	0800f480 	.word	0x0800f480
 8003c9c:	20000100 	.word	0x20000100
 8003ca0:	c0c00000 	.word	0xc0c00000
 8003ca4:	40c00000 	.word	0x40c00000

08003ca8 <AirAdjustment>:

void AirAdjustment(int adjustement, const uint32_t secondPerStep, /// Insrer la gestion du secondaire dans cette fonction
		const uint8_t MinPrimary, const uint8_t MaxPrimary,
		const uint8_t MinGrill, const uint8_t MaxGrill,
		const uint8_t MinSecondary, const uint8_t MaxSecondary)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	4611      	mov	r1, r2
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	71fb      	strb	r3, [r7, #7]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	71bb      	strb	r3, [r7, #6]
	if (adjustement > 0)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	dd19      	ble.n	8003cf8 <AirAdjustment+0x50>
	{
		if (AirInput_getAperture(&primary) >= MaxPrimary)
 8003cc4:	481c      	ldr	r0, [pc, #112]	; (8003d38 <AirAdjustment+0x90>)
 8003cc6:	f7ff f8e4 	bl	8002e92 <AirInput_getAperture>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	79bb      	ldrb	r3, [r7, #6]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	db0c      	blt.n	8003cec <AirAdjustment+0x44>
		{
			if (AirInput_getAperture(&grill) < MaxGrill)
 8003cd2:	481a      	ldr	r0, [pc, #104]	; (8003d3c <AirAdjustment+0x94>)
 8003cd4:	f7ff f8dd 	bl	8002e92 <AirInput_getAperture>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	7f3b      	ldrb	r3, [r7, #28]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	da27      	bge.n	8003d30 <AirAdjustment+0x88>
			{
				AirInput_setAjustement(&grill, adjustement, secondPerStep);
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	68f9      	ldr	r1, [r7, #12]
 8003ce4:	4815      	ldr	r0, [pc, #84]	; (8003d3c <AirAdjustment+0x94>)
 8003ce6:	f7ff f8f1 	bl	8002ecc <AirInput_setAjustement>
				AirInput_setAjustement(&primary, adjustement, secondPerStep);
			}
		}
	}
	/*else{do nothing} air setting doesn't need further adjustment*/
}
 8003cea:	e021      	b.n	8003d30 <AirAdjustment+0x88>
			AirInput_setAjustement(&primary, adjustement, secondPerStep);
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	68f9      	ldr	r1, [r7, #12]
 8003cf0:	4811      	ldr	r0, [pc, #68]	; (8003d38 <AirAdjustment+0x90>)
 8003cf2:	f7ff f8eb 	bl	8002ecc <AirInput_setAjustement>
}
 8003cf6:	e01b      	b.n	8003d30 <AirAdjustment+0x88>
	else if (adjustement < 0)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	da18      	bge.n	8003d30 <AirAdjustment+0x88>
		if (AirInput_getAperture(&grill) > MinGrill)
 8003cfe:	480f      	ldr	r0, [pc, #60]	; (8003d3c <AirAdjustment+0x94>)
 8003d00:	f7ff f8c7 	bl	8002e92 <AirInput_getAperture>
 8003d04:	4602      	mov	r2, r0
 8003d06:	7e3b      	ldrb	r3, [r7, #24]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	dd05      	ble.n	8003d18 <AirAdjustment+0x70>
			AirInput_setAjustement(&grill, adjustement, secondPerStep);
 8003d0c:	68ba      	ldr	r2, [r7, #8]
 8003d0e:	68f9      	ldr	r1, [r7, #12]
 8003d10:	480a      	ldr	r0, [pc, #40]	; (8003d3c <AirAdjustment+0x94>)
 8003d12:	f7ff f8db 	bl	8002ecc <AirInput_setAjustement>
}
 8003d16:	e00b      	b.n	8003d30 <AirAdjustment+0x88>
			if(AirInput_getAperture(&primary) > MinPrimary)
 8003d18:	4807      	ldr	r0, [pc, #28]	; (8003d38 <AirAdjustment+0x90>)
 8003d1a:	f7ff f8ba 	bl	8002e92 <AirInput_getAperture>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	79fb      	ldrb	r3, [r7, #7]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	dd04      	ble.n	8003d30 <AirAdjustment+0x88>
				AirInput_setAjustement(&primary, adjustement, secondPerStep);
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	68f9      	ldr	r1, [r7, #12]
 8003d2a:	4803      	ldr	r0, [pc, #12]	; (8003d38 <AirAdjustment+0x90>)
 8003d2c:	f7ff f8ce 	bl	8002ecc <AirInput_setAjustement>
}
 8003d30:	bf00      	nop
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	20000000 	.word	0x20000000
 8003d3c:	20000018 	.word	0x20000018

08003d40 <StateEntryControlAdjustment>:


void StateEntryControlAdjustment(const uint8_t MinPrimary, const uint8_t MaxPrimary, /// Insrer la gestion du secondaire dans cette fonction
		const uint8_t MinGrill, const uint8_t MaxGrill,
		const uint8_t MinSecondary, const uint8_t MaxSecondary)
{
 8003d40:	b590      	push	{r4, r7, lr}
 8003d42:	b089      	sub	sp, #36	; 0x24
 8003d44:	af04      	add	r7, sp, #16
 8003d46:	4604      	mov	r4, r0
 8003d48:	4608      	mov	r0, r1
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	4623      	mov	r3, r4
 8003d50:	71fb      	strb	r3, [r7, #7]
 8003d52:	4603      	mov	r3, r0
 8003d54:	71bb      	strb	r3, [r7, #6]
 8003d56:	460b      	mov	r3, r1
 8003d58:	717b      	strb	r3, [r7, #5]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	713b      	strb	r3, [r7, #4]
	int aperture = AirInput_getAperture(&primary);
 8003d5e:	483a      	ldr	r0, [pc, #232]	; (8003e48 <StateEntryControlAdjustment+0x108>)
 8003d60:	f7ff f897 	bl	8002e92 <AirInput_getAperture>
 8003d64:	60f8      	str	r0, [r7, #12]
	int apertureAdjustment = 0;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60bb      	str	r3, [r7, #8]
	if (aperture >= MaxPrimary)
 8003d6a:	79bb      	ldrb	r3, [r7, #6]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	db15      	blt.n	8003d9e <StateEntryControlAdjustment+0x5e>
	{
		apertureAdjustment = MaxPrimary - aperture;
 8003d72:	79ba      	ldrb	r2, [r7, #6]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	60bb      	str	r3, [r7, #8]
		AirAdjustment(apertureAdjustment, 2, MinPrimary,MaxPrimary,
 8003d7a:	79b9      	ldrb	r1, [r7, #6]
 8003d7c:	79fa      	ldrb	r2, [r7, #7]
 8003d7e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003d82:	9303      	str	r3, [sp, #12]
 8003d84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003d88:	9302      	str	r3, [sp, #8]
 8003d8a:	793b      	ldrb	r3, [r7, #4]
 8003d8c:	9301      	str	r3, [sp, #4]
 8003d8e:	797b      	ldrb	r3, [r7, #5]
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	460b      	mov	r3, r1
 8003d94:	2102      	movs	r1, #2
 8003d96:	68b8      	ldr	r0, [r7, #8]
 8003d98:	f7ff ff86 	bl	8003ca8 <AirAdjustment>
 8003d9c:	e018      	b.n	8003dd0 <StateEntryControlAdjustment+0x90>
				MinGrill,MaxGrill,
				MinSecondary, MaxSecondary);
	}
	else if (aperture <= MinPrimary)
 8003d9e:	79fb      	ldrb	r3, [r7, #7]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	dc14      	bgt.n	8003dd0 <StateEntryControlAdjustment+0x90>
	{
		apertureAdjustment = MinPrimary - aperture;
 8003da6:	79fa      	ldrb	r2, [r7, #7]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	60bb      	str	r3, [r7, #8]
		AirAdjustment(apertureAdjustment,2, MinPrimary, MaxPrimary,
 8003dae:	79b9      	ldrb	r1, [r7, #6]
 8003db0:	79fa      	ldrb	r2, [r7, #7]
 8003db2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003db6:	9303      	str	r3, [sp, #12]
 8003db8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003dbc:	9302      	str	r3, [sp, #8]
 8003dbe:	793b      	ldrb	r3, [r7, #4]
 8003dc0:	9301      	str	r3, [sp, #4]
 8003dc2:	797b      	ldrb	r3, [r7, #5]
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	2102      	movs	r1, #2
 8003dca:	68b8      	ldr	r0, [r7, #8]
 8003dcc:	f7ff ff6c 	bl	8003ca8 <AirAdjustment>
				MinGrill,MaxGrill,
				MinSecondary,MaxSecondary);
	}

	aperture = AirInput_getAperture(&grill);
 8003dd0:	481e      	ldr	r0, [pc, #120]	; (8003e4c <StateEntryControlAdjustment+0x10c>)
 8003dd2:	f7ff f85e 	bl	8002e92 <AirInput_getAperture>
 8003dd6:	60f8      	str	r0, [r7, #12]
	if (aperture >= MaxGrill)
 8003dd8:	793b      	ldrb	r3, [r7, #4]
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	db15      	blt.n	8003e0c <StateEntryControlAdjustment+0xcc>
	{
		apertureAdjustment = MaxGrill - aperture;
 8003de0:	793a      	ldrb	r2, [r7, #4]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	60bb      	str	r3, [r7, #8]
		AirAdjustment(apertureAdjustment,1, MinPrimary, MaxPrimary,
 8003de8:	79b9      	ldrb	r1, [r7, #6]
 8003dea:	79fa      	ldrb	r2, [r7, #7]
 8003dec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003df0:	9303      	str	r3, [sp, #12]
 8003df2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003df6:	9302      	str	r3, [sp, #8]
 8003df8:	793b      	ldrb	r3, [r7, #4]
 8003dfa:	9301      	str	r3, [sp, #4]
 8003dfc:	797b      	ldrb	r3, [r7, #5]
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	460b      	mov	r3, r1
 8003e02:	2101      	movs	r1, #1
 8003e04:	68b8      	ldr	r0, [r7, #8]
 8003e06:	f7ff ff4f 	bl	8003ca8 <AirAdjustment>
		apertureAdjustment = MinGrill - aperture;
		AirAdjustment(apertureAdjustment,1, MinPrimary, MaxPrimary,
				MinGrill, MaxGrill,
				MinSecondary, MaxSecondary);
	}
}
 8003e0a:	e018      	b.n	8003e3e <StateEntryControlAdjustment+0xfe>
	else if (aperture <= MinGrill)
 8003e0c:	797b      	ldrb	r3, [r7, #5]
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	dc14      	bgt.n	8003e3e <StateEntryControlAdjustment+0xfe>
		apertureAdjustment = MinGrill - aperture;
 8003e14:	797a      	ldrb	r2, [r7, #5]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	60bb      	str	r3, [r7, #8]
		AirAdjustment(apertureAdjustment,1, MinPrimary, MaxPrimary,
 8003e1c:	79b9      	ldrb	r1, [r7, #6]
 8003e1e:	79fa      	ldrb	r2, [r7, #7]
 8003e20:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003e24:	9303      	str	r3, [sp, #12]
 8003e26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e2a:	9302      	str	r3, [sp, #8]
 8003e2c:	793b      	ldrb	r3, [r7, #4]
 8003e2e:	9301      	str	r3, [sp, #4]
 8003e30:	797b      	ldrb	r3, [r7, #5]
 8003e32:	9300      	str	r3, [sp, #0]
 8003e34:	460b      	mov	r3, r1
 8003e36:	2101      	movs	r1, #1
 8003e38:	68b8      	ldr	r0, [r7, #8]
 8003e3a:	f7ff ff35 	bl	8003ca8 <AirAdjustment>
}
 8003e3e:	bf00      	nop
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd90      	pop	{r4, r7, pc}
 8003e46:	bf00      	nop
 8003e48:	20000000 	.word	0x20000000
 8003e4c:	20000018 	.word	0x20000018

08003e50 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4a06      	ldr	r2, [pc, #24]	; (8003e78 <vApplicationGetIdleTaskMemory+0x28>)
 8003e60:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	4a05      	ldr	r2, [pc, #20]	; (8003e7c <vApplicationGetIdleTaskMemory+0x2c>)
 8003e66:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2280      	movs	r2, #128	; 0x80
 8003e6c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8003e6e:	bf00      	nop
 8003e70:	3714      	adds	r7, #20
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	20000624 	.word	0x20000624
 8003e7c:	20000678 	.word	0x20000678

08003e80 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4a07      	ldr	r2, [pc, #28]	; (8003eac <vApplicationGetTimerTaskMemory+0x2c>)
 8003e90:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	4a06      	ldr	r2, [pc, #24]	; (8003eb0 <vApplicationGetTimerTaskMemory+0x30>)
 8003e96:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e9e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8003ea0:	bf00      	nop
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	20000878 	.word	0x20000878
 8003eb0:	200008cc 	.word	0x200008cc

08003eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003eb4:	b5b0      	push	{r4, r5, r7, lr}
 8003eb6:	b0a6      	sub	sp, #152	; 0x98
 8003eb8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003eba:	f000 ffcd 	bl	8004e58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ebe:	f000 f893 	bl	8003fe8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003ec2:	f000 f9c3 	bl	800424c <MX_GPIO_Init>
  MX_I2C1_Init();
 8003ec6:	f000 f8f5 	bl	80040b4 <MX_I2C1_Init>
  MX_RTC_Init();
 8003eca:	f000 f921 	bl	8004110 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8003ece:	f000 f969 	bl	80041a4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003ed2:	f000 f991 	bl	80041f8 <MX_USART3_UART_Init>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of Timer */
  osTimerDef(Timer, TimerCallback);
 8003ed6:	4b38      	ldr	r3, [pc, #224]	; (8003fb8 <main+0x104>)
 8003ed8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003edc:	2300      	movs	r3, #0
 8003ede:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  TimerHandle = osTimerCreate(osTimer(Timer), osTimerPeriodic, NULL);
 8003ee2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	2101      	movs	r1, #1
 8003eea:	4618      	mov	r0, r3
 8003eec:	f006 f9b0 	bl	800a250 <osTimerCreate>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	4a32      	ldr	r2, [pc, #200]	; (8003fbc <main+0x108>)
 8003ef4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003ef6:	4b32      	ldr	r3, [pc, #200]	; (8003fc0 <main+0x10c>)
 8003ef8:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8003efc:	461d      	mov	r5, r3
 8003efe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003f06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003f0a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003f0e:	2100      	movs	r1, #0
 8003f10:	4618      	mov	r0, r3
 8003f12:	f006 f93c 	bl	800a18e <osThreadCreate>
 8003f16:	4603      	mov	r3, r0
 8003f18:	4a2a      	ldr	r2, [pc, #168]	; (8003fc4 <main+0x110>)
 8003f1a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  osThreadDef(TemperatureMeas, TemperatureManager, osPriorityNormal, 0, 512); //TODO: Validate maximum stack needed adding printf end in Hard Fault handler
 8003f1c:	4b2a      	ldr	r3, [pc, #168]	; (8003fc8 <main+0x114>)
 8003f1e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8003f22:	461d      	mov	r5, r3
 8003f24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003f2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TemperatureMeasHandle = osThreadCreate(osThread(TemperatureMeas), NULL);
 8003f30:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003f34:	2100      	movs	r1, #0
 8003f36:	4618      	mov	r0, r3
 8003f38:	f006 f929 	bl	800a18e <osThreadCreate>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	4a23      	ldr	r2, [pc, #140]	; (8003fcc <main+0x118>)
 8003f40:	6013      	str	r3, [r2, #0]

  osThreadDef(StepperManagerT, Steppermanager, osPriorityNormal, 0, 128);
 8003f42:	4b23      	ldr	r3, [pc, #140]	; (8003fd0 <main+0x11c>)
 8003f44:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8003f48:	461d      	mov	r5, r3
 8003f4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003f52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  StepperManagerTHandle = osThreadCreate(osThread(StepperManagerT), NULL);
 8003f56:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f006 f916 	bl	800a18e <osThreadCreate>
 8003f62:	4603      	mov	r3, r0
 8003f64:	4a1b      	ldr	r2, [pc, #108]	; (8003fd4 <main+0x120>)
 8003f66:	6013      	str	r3, [r2, #0]

  osThreadDef(DebugManagerT, DebugManager, osPriorityNormal, 0, 512);
 8003f68:	4b1b      	ldr	r3, [pc, #108]	; (8003fd8 <main+0x124>)
 8003f6a:	f107 0420 	add.w	r4, r7, #32
 8003f6e:	461d      	mov	r5, r3
 8003f70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003f78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DebugManagerTHandle = osThreadCreate(osThread(DebugManagerT), NULL);
 8003f7c:	f107 0320 	add.w	r3, r7, #32
 8003f80:	2100      	movs	r1, #0
 8003f82:	4618      	mov	r0, r3
 8003f84:	f006 f903 	bl	800a18e <osThreadCreate>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	4a14      	ldr	r2, [pc, #80]	; (8003fdc <main+0x128>)
 8003f8c:	6013      	str	r3, [r2, #0]

  osThreadDef(HmiManagerT, HmiManager, osPriorityNormal, 0, 128);
 8003f8e:	4b14      	ldr	r3, [pc, #80]	; (8003fe0 <main+0x12c>)
 8003f90:	1d3c      	adds	r4, r7, #4
 8003f92:	461d      	mov	r5, r3
 8003f94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003f9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  HmiManagerTHandle = osThreadCreate(osThread(HmiManagerT), NULL);
 8003fa0:	1d3b      	adds	r3, r7, #4
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f006 f8f2 	bl	800a18e <osThreadCreate>
 8003faa:	4603      	mov	r3, r0
 8003fac:	4a0d      	ldr	r2, [pc, #52]	; (8003fe4 <main+0x130>)
 8003fae:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8003fb0:	f006 f8d6 	bl	800a160 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003fb4:	e7fe      	b.n	8003fb4 <main+0x100>
 8003fb6:	bf00      	nop
 8003fb8:	080045bd 	.word	0x080045bd
 8003fbc:	2000302c 	.word	0x2000302c
 8003fc0:	0800f4ec 	.word	0x0800f4ec
 8003fc4:	20002f3c 	.word	0x20002f3c
 8003fc8:	0800f508 	.word	0x0800f508
 8003fcc:	20003028 	.word	0x20003028
 8003fd0:	0800f524 	.word	0x0800f524
 8003fd4:	20003044 	.word	0x20003044
 8003fd8:	0800f540 	.word	0x0800f540
 8003fdc:	20002fe0 	.word	0x20002fe0
 8003fe0:	0800f55c 	.word	0x0800f55c
 8003fe4:	20002fdc 	.word	0x20002fdc

08003fe8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b09c      	sub	sp, #112	; 0x70
 8003fec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003fee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ff2:	2238      	movs	r2, #56	; 0x38
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f009 fa48 	bl	800d48c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ffc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	605a      	str	r2, [r3, #4]
 8004006:	609a      	str	r2, [r3, #8]
 8004008:	60da      	str	r2, [r3, #12]
 800400a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800400c:	1d3b      	adds	r3, r7, #4
 800400e:	2220      	movs	r2, #32
 8004010:	2100      	movs	r1, #0
 8004012:	4618      	mov	r0, r3
 8004014:	f009 fa3a 	bl	800d48c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004018:	2309      	movs	r3, #9
 800401a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800401c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004020:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004022:	2300      	movs	r3, #0
 8004024:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004026:	2301      	movs	r3, #1
 8004028:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800402a:	2301      	movs	r3, #1
 800402c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 800402e:	2300      	movs	r3, #0
 8004030:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004032:	2302      	movs	r3, #2
 8004034:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004036:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800403a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800403c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004040:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8004042:	2300      	movs	r3, #0
 8004044:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004046:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800404a:	4618      	mov	r0, r3
 800404c:	f003 fbee 	bl	800782c <HAL_RCC_OscConfig>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8004056:	f000 fad3 	bl	8004600 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800405a:	230f      	movs	r3, #15
 800405c:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800405e:	2302      	movs	r3, #2
 8004060:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004062:	2300      	movs	r3, #0
 8004064:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004066:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800406a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800406c:	2300      	movs	r3, #0
 800406e:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004070:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004074:	2101      	movs	r1, #1
 8004076:	4618      	mov	r0, r3
 8004078:	f003 feee 	bl	8007e58 <HAL_RCC_ClockConfig>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8004082:	f000 fabd 	bl	8004600 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004086:	2301      	movs	r3, #1
 8004088:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800408a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800408e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004090:	1d3b      	adds	r3, r7, #4
 8004092:	4618      	mov	r0, r3
 8004094:	f004 f92e 	bl	80082f4 <HAL_RCCEx_PeriphCLKConfig>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800409e:	f000 faaf 	bl	8004600 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80040a2:	4b03      	ldr	r3, [pc, #12]	; (80040b0 <SystemClock_Config+0xc8>)
 80040a4:	2201      	movs	r2, #1
 80040a6:	601a      	str	r2, [r3, #0]
}
 80040a8:	bf00      	nop
 80040aa:	3770      	adds	r7, #112	; 0x70
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	42420070 	.word	0x42420070

080040b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80040b8:	4b12      	ldr	r3, [pc, #72]	; (8004104 <MX_I2C1_Init+0x50>)
 80040ba:	4a13      	ldr	r2, [pc, #76]	; (8004108 <MX_I2C1_Init+0x54>)
 80040bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80040be:	4b11      	ldr	r3, [pc, #68]	; (8004104 <MX_I2C1_Init+0x50>)
 80040c0:	4a12      	ldr	r2, [pc, #72]	; (800410c <MX_I2C1_Init+0x58>)
 80040c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80040c4:	4b0f      	ldr	r3, [pc, #60]	; (8004104 <MX_I2C1_Init+0x50>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80040ca:	4b0e      	ldr	r3, [pc, #56]	; (8004104 <MX_I2C1_Init+0x50>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80040d0:	4b0c      	ldr	r3, [pc, #48]	; (8004104 <MX_I2C1_Init+0x50>)
 80040d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80040d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80040d8:	4b0a      	ldr	r3, [pc, #40]	; (8004104 <MX_I2C1_Init+0x50>)
 80040da:	2200      	movs	r2, #0
 80040dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80040de:	4b09      	ldr	r3, [pc, #36]	; (8004104 <MX_I2C1_Init+0x50>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80040e4:	4b07      	ldr	r3, [pc, #28]	; (8004104 <MX_I2C1_Init+0x50>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80040ea:	4b06      	ldr	r3, [pc, #24]	; (8004104 <MX_I2C1_Init+0x50>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80040f0:	4804      	ldr	r0, [pc, #16]	; (8004104 <MX_I2C1_Init+0x50>)
 80040f2:	f001 fbcb 	bl	800588c <HAL_I2C_Init>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80040fc:	f000 fa80 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004100:	bf00      	nop
 8004102:	bd80      	pop	{r7, pc}
 8004104:	20002f84 	.word	0x20002f84
 8004108:	40005400 	.word	0x40005400
 800410c:	000186a0 	.word	0x000186a0

08004110 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004116:	1d3b      	adds	r3, r7, #4
 8004118:	2100      	movs	r1, #0
 800411a:	460a      	mov	r2, r1
 800411c:	801a      	strh	r2, [r3, #0]
 800411e:	460a      	mov	r2, r1
 8004120:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8004122:	2300      	movs	r3, #0
 8004124:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004126:	4b1d      	ldr	r3, [pc, #116]	; (800419c <MX_RTC_Init+0x8c>)
 8004128:	4a1d      	ldr	r2, [pc, #116]	; (80041a0 <MX_RTC_Init+0x90>)
 800412a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800412c:	4b1b      	ldr	r3, [pc, #108]	; (800419c <MX_RTC_Init+0x8c>)
 800412e:	f04f 32ff 	mov.w	r2, #4294967295
 8004132:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8004134:	4b19      	ldr	r3, [pc, #100]	; (800419c <MX_RTC_Init+0x8c>)
 8004136:	2200      	movs	r2, #0
 8004138:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800413a:	4818      	ldr	r0, [pc, #96]	; (800419c <MX_RTC_Init+0x8c>)
 800413c:	f004 fb70 	bl	8008820 <HAL_RTC_Init>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8004146:	f000 fa5b 	bl	8004600 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800414a:	2300      	movs	r3, #0
 800414c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800414e:	2300      	movs	r3, #0
 8004150:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8004152:	2300      	movs	r3, #0
 8004154:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004156:	1d3b      	adds	r3, r7, #4
 8004158:	2201      	movs	r2, #1
 800415a:	4619      	mov	r1, r3
 800415c:	480f      	ldr	r0, [pc, #60]	; (800419c <MX_RTC_Init+0x8c>)
 800415e:	f004 fbf5 	bl	800894c <HAL_RTC_SetTime>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8004168:	f000 fa4a 	bl	8004600 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800416c:	2301      	movs	r3, #1
 800416e:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004170:	2301      	movs	r3, #1
 8004172:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8004174:	2301      	movs	r3, #1
 8004176:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8004178:	2300      	movs	r3, #0
 800417a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800417c:	463b      	mov	r3, r7
 800417e:	2201      	movs	r2, #1
 8004180:	4619      	mov	r1, r3
 8004182:	4806      	ldr	r0, [pc, #24]	; (800419c <MX_RTC_Init+0x8c>)
 8004184:	f004 fd52 	bl	8008c2c <HAL_RTC_SetDate>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800418e:	f000 fa37 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004192:	bf00      	nop
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	20003030 	.word	0x20003030
 80041a0:	40002800 	.word	0x40002800

080041a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80041a8:	4b11      	ldr	r3, [pc, #68]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041aa:	4a12      	ldr	r2, [pc, #72]	; (80041f4 <MX_USART1_UART_Init+0x50>)
 80041ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80041ae:	4b10      	ldr	r3, [pc, #64]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80041b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80041b6:	4b0e      	ldr	r3, [pc, #56]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80041bc:	4b0c      	ldr	r3, [pc, #48]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041be:	2200      	movs	r2, #0
 80041c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80041c2:	4b0b      	ldr	r3, [pc, #44]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80041c8:	4b09      	ldr	r3, [pc, #36]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041ca:	220c      	movs	r2, #12
 80041cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041ce:	4b08      	ldr	r3, [pc, #32]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80041d4:	4b06      	ldr	r3, [pc, #24]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80041da:	4805      	ldr	r0, [pc, #20]	; (80041f0 <MX_USART1_UART_Init+0x4c>)
 80041dc:	f005 fada 	bl	8009794 <HAL_UART_Init>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80041e6:	f000 fa0b 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80041ea:	bf00      	nop
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20002fe4 	.word	0x20002fe4
 80041f4:	40013800 	.word	0x40013800

080041f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80041fc:	4b11      	ldr	r3, [pc, #68]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 80041fe:	4a12      	ldr	r2, [pc, #72]	; (8004248 <MX_USART3_UART_Init+0x50>)
 8004200:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004202:	4b10      	ldr	r3, [pc, #64]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 8004204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004208:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800420a:	4b0e      	ldr	r3, [pc, #56]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 800420c:	2200      	movs	r2, #0
 800420e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004210:	4b0c      	ldr	r3, [pc, #48]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 8004212:	2200      	movs	r2, #0
 8004214:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004216:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 8004218:	2200      	movs	r2, #0
 800421a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800421c:	4b09      	ldr	r3, [pc, #36]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 800421e:	220c      	movs	r2, #12
 8004220:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004222:	4b08      	ldr	r3, [pc, #32]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 8004224:	2200      	movs	r2, #0
 8004226:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004228:	4b06      	ldr	r3, [pc, #24]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 800422a:	2200      	movs	r2, #0
 800422c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800422e:	4805      	ldr	r0, [pc, #20]	; (8004244 <MX_USART3_UART_Init+0x4c>)
 8004230:	f005 fab0 	bl	8009794 <HAL_UART_Init>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800423a:	f000 f9e1 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800423e:	bf00      	nop
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	20002f40 	.word	0x20002f40
 8004248:	40004800 	.word	0x40004800

0800424c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b088      	sub	sp, #32
 8004250:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004252:	f107 0310 	add.w	r3, r7, #16
 8004256:	2200      	movs	r2, #0
 8004258:	601a      	str	r2, [r3, #0]
 800425a:	605a      	str	r2, [r3, #4]
 800425c:	609a      	str	r2, [r3, #8]
 800425e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004260:	4b69      	ldr	r3, [pc, #420]	; (8004408 <MX_GPIO_Init+0x1bc>)
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	4a68      	ldr	r2, [pc, #416]	; (8004408 <MX_GPIO_Init+0x1bc>)
 8004266:	f043 0310 	orr.w	r3, r3, #16
 800426a:	6193      	str	r3, [r2, #24]
 800426c:	4b66      	ldr	r3, [pc, #408]	; (8004408 <MX_GPIO_Init+0x1bc>)
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	f003 0310 	and.w	r3, r3, #16
 8004274:	60fb      	str	r3, [r7, #12]
 8004276:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004278:	4b63      	ldr	r3, [pc, #396]	; (8004408 <MX_GPIO_Init+0x1bc>)
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	4a62      	ldr	r2, [pc, #392]	; (8004408 <MX_GPIO_Init+0x1bc>)
 800427e:	f043 0320 	orr.w	r3, r3, #32
 8004282:	6193      	str	r3, [r2, #24]
 8004284:	4b60      	ldr	r3, [pc, #384]	; (8004408 <MX_GPIO_Init+0x1bc>)
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	f003 0320 	and.w	r3, r3, #32
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004290:	4b5d      	ldr	r3, [pc, #372]	; (8004408 <MX_GPIO_Init+0x1bc>)
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	4a5c      	ldr	r2, [pc, #368]	; (8004408 <MX_GPIO_Init+0x1bc>)
 8004296:	f043 0304 	orr.w	r3, r3, #4
 800429a:	6193      	str	r3, [r2, #24]
 800429c:	4b5a      	ldr	r3, [pc, #360]	; (8004408 <MX_GPIO_Init+0x1bc>)
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	f003 0304 	and.w	r3, r3, #4
 80042a4:	607b      	str	r3, [r7, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80042a8:	4b57      	ldr	r3, [pc, #348]	; (8004408 <MX_GPIO_Init+0x1bc>)
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	4a56      	ldr	r2, [pc, #344]	; (8004408 <MX_GPIO_Init+0x1bc>)
 80042ae:	f043 0308 	orr.w	r3, r3, #8
 80042b2:	6193      	str	r3, [r2, #24]
 80042b4:	4b54      	ldr	r3, [pc, #336]	; (8004408 <MX_GPIO_Init+0x1bc>)
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	f003 0308 	and.w	r3, r3, #8
 80042bc:	603b      	str	r3, [r7, #0]
 80042be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Step2_LowCurrent_Pin|uc_Stepper_Sleep_Pin|SPEED2_COIL_Pin|SPEED3_COIL_Pin
 80042c0:	2200      	movs	r2, #0
 80042c2:	f242 71d0 	movw	r1, #10192	; 0x27d0
 80042c6:	4851      	ldr	r0, [pc, #324]	; (800440c <MX_GPIO_Init+0x1c0>)
 80042c8:	f001 faaf 	bl	800582a <HAL_GPIO_WritePin>
                          |Step2_DIR_Pin|Step1_LowCurrent_Pin|Step2_STEP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Step3_RESET_Pin|STATUS_LED1_Pin|Step3_ENABLE_Pin|Step2_RESET_Pin
 80042cc:	2201      	movs	r2, #1
 80042ce:	f641 012c 	movw	r1, #6188	; 0x182c
 80042d2:	484e      	ldr	r0, [pc, #312]	; (800440c <MX_GPIO_Init+0x1c0>)
 80042d4:	f001 faa9 	bl	800582a <HAL_GPIO_WritePin>
                          |Step2_ENABLE_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_ON_Pin|AFK_Var_Pin|USB_ENABLE_Pin, GPIO_PIN_RESET);
 80042d8:	2200      	movs	r2, #0
 80042da:	f248 0182 	movw	r1, #32898	; 0x8082
 80042de:	484c      	ldr	r0, [pc, #304]	; (8004410 <MX_GPIO_Init+0x1c4>)
 80042e0:	f001 faa3 	bl	800582a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STATUS_LED2_Pin|Step3_DIR_Pin|Button_LED_Pin, GPIO_PIN_SET);
 80042e4:	2201      	movs	r2, #1
 80042e6:	f44f 7198 	mov.w	r1, #304	; 0x130
 80042ea:	4849      	ldr	r0, [pc, #292]	; (8004410 <MX_GPIO_Init+0x1c4>)
 80042ec:	f001 fa9d 	bl	800582a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Step3_STEP_Pin|Step3_LowCurrent_Pin|Stepper_HalfStep_Pin|Step1_STEP_Pin, GPIO_PIN_RESET);
 80042f0:	2200      	movs	r2, #0
 80042f2:	f248 010e 	movw	r1, #32782	; 0x800e
 80042f6:	4847      	ldr	r0, [pc, #284]	; (8004414 <MX_GPIO_Init+0x1c8>)
 80042f8:	f001 fa97 	bl	800582a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Step1_DIR_GPIO_Port, Step1_DIR_Pin, GPIO_PIN_RESET);
 80042fc:	2200      	movs	r2, #0
 80042fe:	2104      	movs	r1, #4
 8004300:	4845      	ldr	r0, [pc, #276]	; (8004418 <MX_GPIO_Init+0x1cc>)
 8004302:	f001 fa92 	bl	800582a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Step1_RESET_Pin|Step1_ENABLE_Pin, GPIO_PIN_SET);
 8004306:	2201      	movs	r2, #1
 8004308:	2130      	movs	r1, #48	; 0x30
 800430a:	4842      	ldr	r0, [pc, #264]	; (8004414 <MX_GPIO_Init+0x1c8>)
 800430c:	f001 fa8d 	bl	800582a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Step2_LowCurrent_Pin Step3_RESET_Pin STATUS_LED1_Pin uc_Stepper_Sleep_Pin
                           Step3_ENABLE_Pin SPEED2_COIL_Pin SPEED3_COIL_Pin Step2_DIR_Pin
                           Step1_LowCurrent_Pin Step2_STEP_Pin Step2_RESET_Pin Step2_ENABLE_Pin */
  GPIO_InitStruct.Pin = Step2_LowCurrent_Pin|Step3_RESET_Pin|STATUS_LED1_Pin|uc_Stepper_Sleep_Pin
 8004310:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 8004314:	613b      	str	r3, [r7, #16]
                          |Step3_ENABLE_Pin|SPEED2_COIL_Pin|SPEED3_COIL_Pin|Step2_DIR_Pin
                          |Step1_LowCurrent_Pin|Step2_STEP_Pin|Step2_RESET_Pin|Step2_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004316:	2301      	movs	r3, #1
 8004318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800431a:	2300      	movs	r3, #0
 800431c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800431e:	2302      	movs	r3, #2
 8004320:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004322:	f107 0310 	add.w	r3, r7, #16
 8004326:	4619      	mov	r1, r3
 8004328:	4838      	ldr	r0, [pc, #224]	; (800440c <MX_GPIO_Init+0x1c0>)
 800432a:	f001 f827 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_switch1_Pin Limit_switch2_Pin */
  GPIO_InitStruct.Pin = Limit_switch1_Pin|Limit_switch2_Pin;
 800432e:	2303      	movs	r3, #3
 8004330:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004336:	2300      	movs	r3, #0
 8004338:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800433a:	f107 0310 	add.w	r3, r7, #16
 800433e:	4619      	mov	r1, r3
 8004340:	4832      	ldr	r0, [pc, #200]	; (800440c <MX_GPIO_Init+0x1c0>)
 8004342:	f001 f81b 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_ON_Pin STATUS_LED2_Pin Step3_DIR_Pin AFK_Var_Pin
                           Button_LED_Pin USB_ENABLE_Pin */
  GPIO_InitStruct.Pin = Buzzer_ON_Pin|STATUS_LED2_Pin|Step3_DIR_Pin|AFK_Var_Pin
 8004346:	f248 13b2 	movw	r3, #33202	; 0x81b2
 800434a:	613b      	str	r3, [r7, #16]
                          |Button_LED_Pin|USB_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800434c:	2301      	movs	r3, #1
 800434e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004350:	2300      	movs	r3, #0
 8004352:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004354:	2302      	movs	r3, #2
 8004356:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004358:	f107 0310 	add.w	r3, r7, #16
 800435c:	4619      	mov	r1, r3
 800435e:	482c      	ldr	r0, [pc, #176]	; (8004410 <MX_GPIO_Init+0x1c4>)
 8004360:	f001 f80c 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004364:	2304      	movs	r3, #4
 8004366:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004368:	2302      	movs	r3, #2
 800436a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800436c:	2303      	movs	r3, #3
 800436e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004370:	f107 0310 	add.w	r3, r7, #16
 8004374:	4619      	mov	r1, r3
 8004376:	4826      	ldr	r0, [pc, #152]	; (8004410 <MX_GPIO_Init+0x1c4>)
 8004378:	f001 f800 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800437c:	2308      	movs	r3, #8
 800437e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004380:	2300      	movs	r3, #0
 8004382:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004384:	2300      	movs	r3, #0
 8004386:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004388:	f107 0310 	add.w	r3, r7, #16
 800438c:	4619      	mov	r1, r3
 800438e:	4820      	ldr	r0, [pc, #128]	; (8004410 <MX_GPIO_Init+0x1c4>)
 8004390:	f000 fff4 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : Limit_switch3_Pin */
  GPIO_InitStruct.Pin = Limit_switch3_Pin;
 8004394:	2340      	movs	r3, #64	; 0x40
 8004396:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004398:	2300      	movs	r3, #0
 800439a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800439c:	2300      	movs	r3, #0
 800439e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Limit_switch3_GPIO_Port, &GPIO_InitStruct);
 80043a0:	f107 0310 	add.w	r3, r7, #16
 80043a4:	4619      	mov	r1, r3
 80043a6:	481a      	ldr	r0, [pc, #104]	; (8004410 <MX_GPIO_Init+0x1c4>)
 80043a8:	f000 ffe8 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_switch_Door_Pin Thermostat_Input_Pin Safety_ON_Pin Interlock_Input_Pin
                           Button_Input_Pin USB_Fault_Pin */
  GPIO_InitStruct.Pin = Limit_switch_Door_Pin|Thermostat_Input_Pin|Safety_ON_Pin|Interlock_Input_Pin
 80043ac:	f247 3301 	movw	r3, #29441	; 0x7301
 80043b0:	613b      	str	r3, [r7, #16]
                          |Button_Input_Pin|USB_Fault_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043b2:	2300      	movs	r3, #0
 80043b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b6:	2300      	movs	r3, #0
 80043b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043ba:	f107 0310 	add.w	r3, r7, #16
 80043be:	4619      	mov	r1, r3
 80043c0:	4814      	ldr	r0, [pc, #80]	; (8004414 <MX_GPIO_Init+0x1c8>)
 80043c2:	f000 ffdb 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pins : Step3_STEP_Pin Step3_LowCurrent_Pin Stepper_HalfStep_Pin Step1_STEP_Pin
                           Step1_RESET_Pin Step1_ENABLE_Pin */
  GPIO_InitStruct.Pin = Step3_STEP_Pin|Step3_LowCurrent_Pin|Stepper_HalfStep_Pin|Step1_STEP_Pin
 80043c6:	f248 033e 	movw	r3, #32830	; 0x803e
 80043ca:	613b      	str	r3, [r7, #16]
                          |Step1_RESET_Pin|Step1_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043cc:	2301      	movs	r3, #1
 80043ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d0:	2300      	movs	r3, #0
 80043d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d4:	2302      	movs	r3, #2
 80043d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043d8:	f107 0310 	add.w	r3, r7, #16
 80043dc:	4619      	mov	r1, r3
 80043de:	480d      	ldr	r0, [pc, #52]	; (8004414 <MX_GPIO_Init+0x1c8>)
 80043e0:	f000 ffcc 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : Step1_DIR_Pin */
  GPIO_InitStruct.Pin = Step1_DIR_Pin;
 80043e4:	2304      	movs	r3, #4
 80043e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043e8:	2301      	movs	r3, #1
 80043ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ec:	2300      	movs	r3, #0
 80043ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043f0:	2302      	movs	r3, #2
 80043f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Step1_DIR_GPIO_Port, &GPIO_InitStruct);
 80043f4:	f107 0310 	add.w	r3, r7, #16
 80043f8:	4619      	mov	r1, r3
 80043fa:	4807      	ldr	r0, [pc, #28]	; (8004418 <MX_GPIO_Init+0x1cc>)
 80043fc:	f000 ffbe 	bl	800537c <HAL_GPIO_Init>

}
 8004400:	bf00      	nop
 8004402:	3720      	adds	r7, #32
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40021000 	.word	0x40021000
 800440c:	40011000 	.word	0x40011000
 8004410:	40010800 	.word	0x40010800
 8004414:	40010c00 	.word	0x40010c00
 8004418:	40011400 	.word	0x40011400

0800441c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	printf("-------------------------------\n\r"); //TODO: if we remove this call, go to hardfault handler  or fail to execute
 8004424:	4858      	ldr	r0, [pc, #352]	; (8004588 <StartDefaultTask+0x16c>)
 8004426:	f009 f839 	bl	800d49c <iprintf>

	    switch (readModel())
 800442a:	f7fd f991 	bl	8001750 <readModel>
 800442e:	4603      	mov	r3, r0
 8004430:	2b05      	cmp	r3, #5
 8004432:	d827      	bhi.n	8004484 <StartDefaultTask+0x68>
 8004434:	a201      	add	r2, pc, #4	; (adr r2, 800443c <StartDefaultTask+0x20>)
 8004436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443a:	bf00      	nop
 800443c:	08004455 	.word	0x08004455
 8004440:	0800445d 	.word	0x0800445d
 8004444:	08004465 	.word	0x08004465
 8004448:	0800446d 	.word	0x0800446d
 800444c:	08004475 	.word	0x08004475
 8004450:	0800447d 	.word	0x0800447d
	    {
	    	  case HEATMAX:
	  	   	  printf("HeatCom CaddyAdv");
 8004454:	484d      	ldr	r0, [pc, #308]	; (800458c <StartDefaultTask+0x170>)
 8004456:	f009 f821 	bl	800d49c <iprintf>
	  	  break;
 800445a:	e017      	b.n	800448c <StartDefaultTask+0x70>
	    	  case CADDY_ADVANCED:
	    		  printf("Caddy Advanced");
 800445c:	484c      	ldr	r0, [pc, #304]	; (8004590 <StartDefaultTask+0x174>)
 800445e:	f009 f81d 	bl	800d49c <iprintf>
	  	  break;
 8004462:	e013      	b.n	800448c <StartDefaultTask+0x70>
	    	  case HEATPACK:
	    		  printf("Heatpack");
 8004464:	484b      	ldr	r0, [pc, #300]	; (8004594 <StartDefaultTask+0x178>)
 8004466:	f009 f819 	bl	800d49c <iprintf>
	  	  break;
 800446a:	e00f      	b.n	800448c <StartDefaultTask+0x70>
	    	  case MINI_CADDY:
	    		  printf("Mini Caddy");
 800446c:	484a      	ldr	r0, [pc, #296]	; (8004598 <StartDefaultTask+0x17c>)
 800446e:	f009 f815 	bl	800d49c <iprintf>
	    	  break;
 8004472:	e00b      	b.n	800448c <StartDefaultTask+0x70>
	    	  case HEATPRO:
	    		  printf("HeatPro");
 8004474:	4849      	ldr	r0, [pc, #292]	; (800459c <StartDefaultTask+0x180>)
 8004476:	f009 f811 	bl	800d49c <iprintf>
	  	  break;
 800447a:	e007      	b.n	800448c <StartDefaultTask+0x70>
	    	  case MAX_CADDY:
	    		  printf("Max Caddy");
 800447c:	4848      	ldr	r0, [pc, #288]	; (80045a0 <StartDefaultTask+0x184>)
 800447e:	f009 f80d 	bl	800d49c <iprintf>
	  	  break;
 8004482:	e003      	b.n	800448c <StartDefaultTask+0x70>
	    	  default:
	    		  printf("Invalid Model");
 8004484:	4847      	ldr	r0, [pc, #284]	; (80045a4 <StartDefaultTask+0x188>)
 8004486:	f009 f809 	bl	800d49c <iprintf>
	    		break;
 800448a:	bf00      	nop
	    }
	    uint32_t j=0; //for a dumbass delay
 800448c:	2300      	movs	r3, #0
 800448e:	60fb      	str	r3, [r7, #12]
	    //HAL_GPIO_WritePin(STATUS_LED0_GPIO_Port,STATUS_LED0_Pin,SET);
	    HAL_GPIO_WritePin(STATUS_LED1_GPIO_Port,STATUS_LED1_Pin,SET);
 8004490:	2201      	movs	r2, #1
 8004492:	2108      	movs	r1, #8
 8004494:	4844      	ldr	r0, [pc, #272]	; (80045a8 <StartDefaultTask+0x18c>)
 8004496:	f001 f9c8 	bl	800582a <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(STATUS_LED2_GPIO_Port,STATUS_LED2_Pin,SET);
 800449a:	2201      	movs	r2, #1
 800449c:	2110      	movs	r1, #16
 800449e:	4843      	ldr	r0, [pc, #268]	; (80045ac <StartDefaultTask+0x190>)
 80044a0:	f001 f9c3 	bl	800582a <HAL_GPIO_WritePin>
	    for(j=0;j<10000000;j++){asm("NOP");}
 80044a4:	2300      	movs	r3, #0
 80044a6:	60fb      	str	r3, [r7, #12]
 80044a8:	e003      	b.n	80044b2 <StartDefaultTask+0x96>
 80044aa:	bf00      	nop
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	3301      	adds	r3, #1
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	4a3e      	ldr	r2, [pc, #248]	; (80045b0 <StartDefaultTask+0x194>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d3f7      	bcc.n	80044aa <StartDefaultTask+0x8e>
	    printf(" Version %i.%i.%i\n\r",MAJOR_VER,MINOR_VER,REVISION_VER);
 80044ba:	2308      	movs	r3, #8
 80044bc:	2200      	movs	r2, #0
 80044be:	2101      	movs	r1, #1
 80044c0:	483c      	ldr	r0, [pc, #240]	; (80045b4 <StartDefaultTask+0x198>)
 80044c2:	f008 ffeb 	bl	800d49c <iprintf>


	    int i=0;
 80044c6:	2300      	movs	r3, #0
 80044c8:	60bb      	str	r3, [r7, #8]

	    for(i=0;i<MAJOR_VER;i++)
 80044ca:	2300      	movs	r3, #0
 80044cc:	60bb      	str	r3, [r7, #8]
 80044ce:	e002      	b.n	80044d6 <StartDefaultTask+0xba>
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	3301      	adds	r3, #1
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	ddf9      	ble.n	80044d0 <StartDefaultTask+0xb4>
	  	  //HAL_GPIO_WritePin(STATUS_LED0_GPIO_Port,STATUS_LED0_Pin,RESET);
	  	  //for(j=0;j<5000000;j++){asm("NOP");}
	  	  //HAL_GPIO_WritePin(STATUS_LED0_GPIO_Port,STATUS_LED0_Pin,SET);
	  	  //for(j=0;j<5000000;j++){asm("NOP");}
	    }
	    for(i=0;i<MINOR_VER;i++)
 80044dc:	2300      	movs	r3, #0
 80044de:	60bb      	str	r3, [r7, #8]
 80044e0:	e022      	b.n	8004528 <StartDefaultTask+0x10c>
	    {
	  	  HAL_GPIO_WritePin(STATUS_LED1_GPIO_Port,STATUS_LED1_Pin,RESET);
 80044e2:	2200      	movs	r2, #0
 80044e4:	2108      	movs	r1, #8
 80044e6:	4830      	ldr	r0, [pc, #192]	; (80045a8 <StartDefaultTask+0x18c>)
 80044e8:	f001 f99f 	bl	800582a <HAL_GPIO_WritePin>
	  	  for(j=0;j<5000000;j++){asm("NOP");}
 80044ec:	2300      	movs	r3, #0
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	e003      	b.n	80044fa <StartDefaultTask+0xde>
 80044f2:	bf00      	nop
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	3301      	adds	r3, #1
 80044f8:	60fb      	str	r3, [r7, #12]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	4a2e      	ldr	r2, [pc, #184]	; (80045b8 <StartDefaultTask+0x19c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d9f7      	bls.n	80044f2 <StartDefaultTask+0xd6>
	  	  HAL_GPIO_WritePin(STATUS_LED1_GPIO_Port,STATUS_LED1_Pin,SET);
 8004502:	2201      	movs	r2, #1
 8004504:	2108      	movs	r1, #8
 8004506:	4828      	ldr	r0, [pc, #160]	; (80045a8 <StartDefaultTask+0x18c>)
 8004508:	f001 f98f 	bl	800582a <HAL_GPIO_WritePin>
	  	  for(j=0;j<5000000;j++){asm("NOP");}
 800450c:	2300      	movs	r3, #0
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	e003      	b.n	800451a <StartDefaultTask+0xfe>
 8004512:	bf00      	nop
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3301      	adds	r3, #1
 8004518:	60fb      	str	r3, [r7, #12]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	4a26      	ldr	r2, [pc, #152]	; (80045b8 <StartDefaultTask+0x19c>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d9f7      	bls.n	8004512 <StartDefaultTask+0xf6>
	    for(i=0;i<MINOR_VER;i++)
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	3301      	adds	r3, #1
 8004526:	60bb      	str	r3, [r7, #8]
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2b00      	cmp	r3, #0
 800452c:	dbd9      	blt.n	80044e2 <StartDefaultTask+0xc6>
	    }
	    for(i=0;i<REVISION_VER;i++)
 800452e:	2300      	movs	r3, #0
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	e022      	b.n	800457a <StartDefaultTask+0x15e>
	    {
	  	  HAL_GPIO_WritePin(STATUS_LED2_GPIO_Port,STATUS_LED2_Pin,RESET);
 8004534:	2200      	movs	r2, #0
 8004536:	2110      	movs	r1, #16
 8004538:	481c      	ldr	r0, [pc, #112]	; (80045ac <StartDefaultTask+0x190>)
 800453a:	f001 f976 	bl	800582a <HAL_GPIO_WritePin>
	  	  for(j=0;j<5000000;j++){asm("NOP");}
 800453e:	2300      	movs	r3, #0
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	e003      	b.n	800454c <StartDefaultTask+0x130>
 8004544:	bf00      	nop
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	3301      	adds	r3, #1
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	4a1a      	ldr	r2, [pc, #104]	; (80045b8 <StartDefaultTask+0x19c>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d9f7      	bls.n	8004544 <StartDefaultTask+0x128>
	  	  HAL_GPIO_WritePin(STATUS_LED2_GPIO_Port,STATUS_LED2_Pin,SET);
 8004554:	2201      	movs	r2, #1
 8004556:	2110      	movs	r1, #16
 8004558:	4814      	ldr	r0, [pc, #80]	; (80045ac <StartDefaultTask+0x190>)
 800455a:	f001 f966 	bl	800582a <HAL_GPIO_WritePin>
	  	  for(j=0;j<5000000;j++){asm("NOP");}
 800455e:	2300      	movs	r3, #0
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	e003      	b.n	800456c <StartDefaultTask+0x150>
 8004564:	bf00      	nop
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	3301      	adds	r3, #1
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4a12      	ldr	r2, [pc, #72]	; (80045b8 <StartDefaultTask+0x19c>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d9f7      	bls.n	8004564 <StartDefaultTask+0x148>
	    for(i=0;i<REVISION_VER;i++)
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	3301      	adds	r3, #1
 8004578:	60bb      	str	r3, [r7, #8]
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b07      	cmp	r3, #7
 800457e:	ddd9      	ble.n	8004534 <StartDefaultTask+0x118>
	    }

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8004580:	2001      	movs	r0, #1
 8004582:	f005 fe50 	bl	800a226 <osDelay>
 8004586:	e7fb      	b.n	8004580 <StartDefaultTask+0x164>
 8004588:	0800f578 	.word	0x0800f578
 800458c:	0800f59c 	.word	0x0800f59c
 8004590:	0800f5b0 	.word	0x0800f5b0
 8004594:	0800f5c0 	.word	0x0800f5c0
 8004598:	0800f5cc 	.word	0x0800f5cc
 800459c:	0800f5d8 	.word	0x0800f5d8
 80045a0:	0800f5e0 	.word	0x0800f5e0
 80045a4:	0800f5ec 	.word	0x0800f5ec
 80045a8:	40011000 	.word	0x40011000
 80045ac:	40010800 	.word	0x40010800
 80045b0:	00989680 	.word	0x00989680
 80045b4:	0800f5fc 	.word	0x0800f5fc
 80045b8:	004c4b3f 	.word	0x004c4b3f

080045bc <TimerCallback>:
  /* USER CODE END 5 */
}

/* TimerCallback function */
void TimerCallback(void const * argument)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TimerCallback */
	osTimerStop(TimerHandle);
 80045c4:	4b04      	ldr	r3, [pc, #16]	; (80045d8 <TimerCallback+0x1c>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f005 fe75 	bl	800a2b8 <osTimerStop>
  /* USER CODE END TimerCallback */
}
 80045ce:	bf00      	nop
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	2000302c 	.word	0x2000302c

080045dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a04      	ldr	r2, [pc, #16]	; (80045fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d101      	bne.n	80045f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80045ee:	f000 fc49 	bl	8004e84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80045f2:	bf00      	nop
 80045f4:	3708      	adds	r7, #8
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	40012c00 	.word	0x40012c00

08004600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	printf("Error Handler called");
 8004604:	4802      	ldr	r0, [pc, #8]	; (8004610 <Error_Handler+0x10>)
 8004606:	f008 ff49 	bl	800d49c <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800460a:	b672      	cpsid	i
}
 800460c:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800460e:	e7fe      	b.n	800460e <Error_Handler+0xe>
 8004610:	0800f610 	.word	0x0800f610

08004614 <Slope_init>:
  https://www.embeddedrelated.com/showcode/323.php
*/

#include "slope.h"

void Slope_init(Slope * slope, int dataStore[], unsigned int nbDataMax, float samplingRate) {
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
 8004620:	603b      	str	r3, [r7, #0]
  if (sizeof(uint64_t) != 8) {
    // ERROR: the size of int64_t on this platform is not supported.
    while(true) {;}
  }

  slope->dataStore = dataStore;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	601a      	str	r2, [r3, #0]
  slope->nbDataMax = nbDataMax;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	605a      	str	r2, [r3, #4]
  slope->nbDataInDataStore = 0;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	609a      	str	r2, [r3, #8]
  slope->dataIndex = 0;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	60da      	str	r2, [r3, #12]
  slope->samplingRate = samplingRate;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	683a      	ldr	r2, [r7, #0]
 800463e:	611a      	str	r2, [r3, #16]
}
 8004640:	bf00      	nop
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	bc80      	pop	{r7}
 8004648:	4770      	bx	lr

0800464a <Slope_addData>:

void Slope_addData(Slope * slope, int data) {
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]

  if (slope->nbDataInDataStore < slope->nbDataMax) {
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	429a      	cmp	r2, r3
 800465e:	d204      	bcs.n	800466a <Slope_addData+0x20>
    slope->nbDataInDataStore++;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	1c5a      	adds	r2, r3, #1
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	609a      	str	r2, [r3, #8]
  }

  slope->dataStore[slope->dataIndex] = data;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	4413      	add	r3, r2
 8004676:	683a      	ldr	r2, [r7, #0]
 8004678:	601a      	str	r2, [r3, #0]
  slope->dataIndex++;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	1c5a      	adds	r2, r3, #1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	60da      	str	r2, [r3, #12]
  if (slope->dataIndex >= slope->nbDataMax) {
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	68da      	ldr	r2, [r3, #12]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	429a      	cmp	r2, r3
 800468e:	d302      	bcc.n	8004696 <Slope_addData+0x4c>
    slope->dataIndex = 0;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	60da      	str	r2, [r3, #12]
  }
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr

080046a0 <Slope_compute>:

float Slope_compute(Slope * slope, unsigned int nbData) {
 80046a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046a4:	b097      	sub	sp, #92	; 0x5c
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	61f8      	str	r0, [r7, #28]
 80046aa:	61b9      	str	r1, [r7, #24]

  int64_t nbDataToUse;
  int64_t sumX = 0;
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	f04f 0300 	mov.w	r3, #0
 80046b4:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
  int64_t sumY = 0;
 80046b8:	f04f 0200 	mov.w	r2, #0
 80046bc:	f04f 0300 	mov.w	r3, #0
 80046c0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  int64_t sumXY = 0;
 80046c4:	f04f 0200 	mov.w	r2, #0
 80046c8:	f04f 0300 	mov.w	r3, #0
 80046cc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
   int64_t sumX2 = 0;
 80046d0:	f04f 0200 	mov.w	r2, #0
 80046d4:	f04f 0300 	mov.w	r3, #0
 80046d8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  unsigned int readingIndex;
  float slopeValue;

  if (nbData > slope->nbDataInDataStore) {
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d907      	bls.n	80046f6 <Slope_compute+0x56>
    nbDataToUse = slope->nbDataInDataStore;
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	461a      	mov	r2, r3
 80046ec:	f04f 0300 	mov.w	r3, #0
 80046f0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 80046f4:	e005      	b.n	8004702 <Slope_compute+0x62>
  } else {
    nbDataToUse = nbData;
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	461a      	mov	r2, r3
 80046fa:	f04f 0300 	mov.w	r3, #0
 80046fe:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  }

  if (slope->dataIndex >= nbDataToUse) {
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	4618      	mov	r0, r3
 8004708:	f04f 0100 	mov.w	r1, #0
 800470c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004710:	4290      	cmp	r0, r2
 8004712:	eb71 0303 	sbcs.w	r3, r1, r3
 8004716:	db05      	blt.n	8004724 <Slope_compute+0x84>
    readingIndex = slope->dataIndex - nbDataToUse;
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	68da      	ldr	r2, [r3, #12]
 800471c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004722:	e007      	b.n	8004734 <Slope_compute+0x94>
  } else {
    readingIndex = slope->nbDataInDataStore - (nbDataToUse - slope->dataIndex);
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	6899      	ldr	r1, [r3, #8]
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	68da      	ldr	r2, [r3, #12]
 800472c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	440b      	add	r3, r1
 8004732:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  for (int32_t i = 0; i < nbDataToUse; i++) {
 8004734:	2300      	movs	r3, #0
 8004736:	627b      	str	r3, [r7, #36]	; 0x24
 8004738:	e04c      	b.n	80047d4 <Slope_compute+0x134>

    sumX += i;
 800473a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473c:	4618      	mov	r0, r3
 800473e:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8004742:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004746:	1814      	adds	r4, r2, r0
 8004748:	eb43 0501 	adc.w	r5, r3, r1
 800474c:	e9c7 4512 	strd	r4, r5, [r7, #72]	; 0x48
    sumY += slope->dataStore[readingIndex];
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	4413      	add	r3, r2
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4618      	mov	r0, r3
 800475e:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8004762:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004766:	eb12 0800 	adds.w	r8, r2, r0
 800476a:	eb43 0901 	adc.w	r9, r3, r1
 800476e:	e9c7 8910 	strd	r8, r9, [r7, #64]	; 0x40
    sumXY += (i * slope->dataStore[readingIndex]); // ATTENTION: TODO: trouver un moyen de tester si on fait un overflow
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4413      	add	r3, r2
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004780:	fb02 f303 	mul.w	r3, r2, r3
 8004784:	4618      	mov	r0, r3
 8004786:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800478a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800478e:	eb12 0a00 	adds.w	sl, r2, r0
 8004792:	eb43 0b01 	adc.w	fp, r3, r1
 8004796:	e9c7 ab0e 	strd	sl, fp, [r7, #56]	; 0x38
    sumX2 += i * i;
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	fb03 f303 	mul.w	r3, r3, r3
 80047a0:	4618      	mov	r0, r3
 80047a2:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80047a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80047aa:	1816      	adds	r6, r2, r0
 80047ac:	603e      	str	r6, [r7, #0]
 80047ae:	414b      	adcs	r3, r1
 80047b0:	607b      	str	r3, [r7, #4]
 80047b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047b6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    readingIndex++;
 80047ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047bc:	3301      	adds	r3, #1
 80047be:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (readingIndex >= slope->nbDataInDataStore) {
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d301      	bcc.n	80047ce <Slope_compute+0x12e>
      readingIndex = 0;
 80047ca:	2300      	movs	r3, #0
 80047cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  for (int32_t i = 0; i < nbDataToUse; i++) {
 80047ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d0:	3301      	adds	r3, #1
 80047d2:	627b      	str	r3, [r7, #36]	; 0x24
 80047d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d6:	4618      	mov	r0, r3
 80047d8:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80047dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80047e0:	4290      	cmp	r0, r2
 80047e2:	eb71 0303 	sbcs.w	r3, r1, r3
 80047e6:	dba8      	blt.n	800473a <Slope_compute+0x9a>
    }
  }

  if ((sumX != 0) || (sumX2 != 0)) {
 80047e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80047ec:	4313      	orrs	r3, r2
 80047ee:	d103      	bne.n	80047f8 <Slope_compute+0x158>
 80047f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80047f4:	4313      	orrs	r3, r2
 80047f6:	d05d      	beq.n	80048b4 <Slope_compute+0x214>
    slopeValue = (((sumX * sumY) - (nbDataToUse * sumXY)) * 1.0) / (((sumX * sumX) - (nbDataToUse * sumX2)) * 1.0);
 80047f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047fc:	fb02 f203 	mul.w	r2, r2, r3
 8004800:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004802:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004804:	fb01 f303 	mul.w	r3, r1, r3
 8004808:	4413      	add	r3, r2
 800480a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800480c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800480e:	fba1 0102 	umull	r0, r1, r1, r2
 8004812:	440b      	add	r3, r1
 8004814:	4619      	mov	r1, r3
 8004816:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004818:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800481a:	fb02 f203 	mul.w	r2, r2, r3
 800481e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004820:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8004822:	fb04 f303 	mul.w	r3, r4, r3
 8004826:	18d4      	adds	r4, r2, r3
 8004828:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800482a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800482c:	fba2 2303 	umull	r2, r3, r2, r3
 8004830:	441c      	add	r4, r3
 8004832:	4623      	mov	r3, r4
 8004834:	1a84      	subs	r4, r0, r2
 8004836:	613c      	str	r4, [r7, #16]
 8004838:	eb61 0303 	sbc.w	r3, r1, r3
 800483c:	617b      	str	r3, [r7, #20]
 800483e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004842:	f7fb fe83 	bl	800054c <__aeabi_l2d>
 8004846:	4604      	mov	r4, r0
 8004848:	460d      	mov	r5, r1
 800484a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800484c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800484e:	fb02 f203 	mul.w	r2, r2, r3
 8004852:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004854:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004856:	fb01 f303 	mul.w	r3, r1, r3
 800485a:	441a      	add	r2, r3
 800485c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800485e:	fba3 0103 	umull	r0, r1, r3, r3
 8004862:	1853      	adds	r3, r2, r1
 8004864:	4619      	mov	r1, r3
 8004866:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800486a:	fb02 f203 	mul.w	r2, r2, r3
 800486e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004870:	6d3e      	ldr	r6, [r7, #80]	; 0x50
 8004872:	fb06 f303 	mul.w	r3, r6, r3
 8004876:	18d6      	adds	r6, r2, r3
 8004878:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800487a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800487c:	fba2 2303 	umull	r2, r3, r2, r3
 8004880:	441e      	add	r6, r3
 8004882:	4633      	mov	r3, r6
 8004884:	1a86      	subs	r6, r0, r2
 8004886:	60be      	str	r6, [r7, #8]
 8004888:	eb61 0303 	sbc.w	r3, r1, r3
 800488c:	60fb      	str	r3, [r7, #12]
 800488e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004892:	f7fb fe5b 	bl	800054c <__aeabi_l2d>
 8004896:	4602      	mov	r2, r0
 8004898:	460b      	mov	r3, r1
 800489a:	4620      	mov	r0, r4
 800489c:	4629      	mov	r1, r5
 800489e:	f7fb ffad 	bl	80007fc <__aeabi_ddiv>
 80048a2:	4602      	mov	r2, r0
 80048a4:	460b      	mov	r3, r1
 80048a6:	4610      	mov	r0, r2
 80048a8:	4619      	mov	r1, r3
 80048aa:	f7fc f92d 	bl	8000b08 <__aeabi_d2f>
 80048ae:	4603      	mov	r3, r0
 80048b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80048b2:	e002      	b.n	80048ba <Slope_compute+0x21a>
  } else {
    slopeValue = 0.0;
 80048b4:	f04f 0300 	mov.w	r3, #0
 80048b8:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  return slopeValue * slope->samplingRate;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7fc fa7f 	bl	8000dc4 <__aeabi_fmul>
 80048c6:	4603      	mov	r3, r0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	375c      	adds	r7, #92	; 0x5c
 80048cc:	46bd      	mov	sp, r7
 80048ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080048d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80048da:	4b18      	ldr	r3, [pc, #96]	; (800493c <HAL_MspInit+0x68>)
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	4a17      	ldr	r2, [pc, #92]	; (800493c <HAL_MspInit+0x68>)
 80048e0:	f043 0301 	orr.w	r3, r3, #1
 80048e4:	6193      	str	r3, [r2, #24]
 80048e6:	4b15      	ldr	r3, [pc, #84]	; (800493c <HAL_MspInit+0x68>)
 80048e8:	699b      	ldr	r3, [r3, #24]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	60bb      	str	r3, [r7, #8]
 80048f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048f2:	4b12      	ldr	r3, [pc, #72]	; (800493c <HAL_MspInit+0x68>)
 80048f4:	69db      	ldr	r3, [r3, #28]
 80048f6:	4a11      	ldr	r2, [pc, #68]	; (800493c <HAL_MspInit+0x68>)
 80048f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048fc:	61d3      	str	r3, [r2, #28]
 80048fe:	4b0f      	ldr	r3, [pc, #60]	; (800493c <HAL_MspInit+0x68>)
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004906:	607b      	str	r3, [r7, #4]
 8004908:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800490a:	2200      	movs	r2, #0
 800490c:	210f      	movs	r1, #15
 800490e:	f06f 0001 	mvn.w	r0, #1
 8004912:	f000 fbac 	bl	800506e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004916:	4b0a      	ldr	r3, [pc, #40]	; (8004940 <HAL_MspInit+0x6c>)
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	60fb      	str	r3, [r7, #12]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004922:	60fb      	str	r3, [r7, #12]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800492a:	60fb      	str	r3, [r7, #12]
 800492c:	4a04      	ldr	r2, [pc, #16]	; (8004940 <HAL_MspInit+0x6c>)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004932:	bf00      	nop
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40021000 	.word	0x40021000
 8004940:	40010000 	.word	0x40010000

08004944 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b088      	sub	sp, #32
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800494c:	f107 0310 	add.w	r3, r7, #16
 8004950:	2200      	movs	r2, #0
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	605a      	str	r2, [r3, #4]
 8004956:	609a      	str	r2, [r3, #8]
 8004958:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a1d      	ldr	r2, [pc, #116]	; (80049d4 <HAL_I2C_MspInit+0x90>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d133      	bne.n	80049cc <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004964:	4b1c      	ldr	r3, [pc, #112]	; (80049d8 <HAL_I2C_MspInit+0x94>)
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	4a1b      	ldr	r2, [pc, #108]	; (80049d8 <HAL_I2C_MspInit+0x94>)
 800496a:	f043 0308 	orr.w	r3, r3, #8
 800496e:	6193      	str	r3, [r2, #24]
 8004970:	4b19      	ldr	r3, [pc, #100]	; (80049d8 <HAL_I2C_MspInit+0x94>)
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	f003 0308 	and.w	r3, r3, #8
 8004978:	60fb      	str	r3, [r7, #12]
 800497a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SDA_Pin|I2C_SCL_Pin;
 800497c:	23c0      	movs	r3, #192	; 0xc0
 800497e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004980:	2312      	movs	r3, #18
 8004982:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004984:	2303      	movs	r3, #3
 8004986:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004988:	f107 0310 	add.w	r3, r7, #16
 800498c:	4619      	mov	r1, r3
 800498e:	4813      	ldr	r0, [pc, #76]	; (80049dc <HAL_I2C_MspInit+0x98>)
 8004990:	f000 fcf4 	bl	800537c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004994:	4b10      	ldr	r3, [pc, #64]	; (80049d8 <HAL_I2C_MspInit+0x94>)
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	4a0f      	ldr	r2, [pc, #60]	; (80049d8 <HAL_I2C_MspInit+0x94>)
 800499a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800499e:	61d3      	str	r3, [r2, #28]
 80049a0:	4b0d      	ldr	r3, [pc, #52]	; (80049d8 <HAL_I2C_MspInit+0x94>)
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049a8:	60bb      	str	r3, [r7, #8]
 80049aa:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80049ac:	2200      	movs	r2, #0
 80049ae:	2105      	movs	r1, #5
 80049b0:	201f      	movs	r0, #31
 80049b2:	f000 fb5c 	bl	800506e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80049b6:	201f      	movs	r0, #31
 80049b8:	f000 fb75 	bl	80050a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80049bc:	2200      	movs	r2, #0
 80049be:	2105      	movs	r1, #5
 80049c0:	2020      	movs	r0, #32
 80049c2:	f000 fb54 	bl	800506e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80049c6:	2020      	movs	r0, #32
 80049c8:	f000 fb6d 	bl	80050a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80049cc:	bf00      	nop
 80049ce:	3720      	adds	r7, #32
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40005400 	.word	0x40005400
 80049d8:	40021000 	.word	0x40021000
 80049dc:	40010c00 	.word	0x40010c00

080049e0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a0d      	ldr	r2, [pc, #52]	; (8004a24 <HAL_I2C_MspDeInit+0x44>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d113      	bne.n	8004a1a <HAL_I2C_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80049f2:	4b0d      	ldr	r3, [pc, #52]	; (8004a28 <HAL_I2C_MspDeInit+0x48>)
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	4a0c      	ldr	r2, [pc, #48]	; (8004a28 <HAL_I2C_MspDeInit+0x48>)
 80049f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80049fc:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(I2C_SDA_GPIO_Port, I2C_SDA_Pin);
 80049fe:	2140      	movs	r1, #64	; 0x40
 8004a00:	480a      	ldr	r0, [pc, #40]	; (8004a2c <HAL_I2C_MspDeInit+0x4c>)
 8004a02:	f000 fe3f 	bl	8005684 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C_SCL_GPIO_Port, I2C_SCL_Pin);
 8004a06:	2180      	movs	r1, #128	; 0x80
 8004a08:	4808      	ldr	r0, [pc, #32]	; (8004a2c <HAL_I2C_MspDeInit+0x4c>)
 8004a0a:	f000 fe3b 	bl	8005684 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8004a0e:	201f      	movs	r0, #31
 8004a10:	f000 fb57 	bl	80050c2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8004a14:	2020      	movs	r0, #32
 8004a16:	f000 fb54 	bl	80050c2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8004a1a:	bf00      	nop
 8004a1c:	3708      	adds	r7, #8
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	40005400 	.word	0x40005400
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	40010c00 	.word	0x40010c00

08004a30 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a0b      	ldr	r2, [pc, #44]	; (8004a6c <HAL_RTC_MspInit+0x3c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d110      	bne.n	8004a64 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8004a42:	f002 fee7 	bl	8007814 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8004a46:	4b0a      	ldr	r3, [pc, #40]	; (8004a70 <HAL_RTC_MspInit+0x40>)
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	4a09      	ldr	r2, [pc, #36]	; (8004a70 <HAL_RTC_MspInit+0x40>)
 8004a4c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004a50:	61d3      	str	r3, [r2, #28]
 8004a52:	4b07      	ldr	r3, [pc, #28]	; (8004a70 <HAL_RTC_MspInit+0x40>)
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004a5e:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <HAL_RTC_MspInit+0x44>)
 8004a60:	2201      	movs	r2, #1
 8004a62:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004a64:	bf00      	nop
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	40002800 	.word	0x40002800
 8004a70:	40021000 	.word	0x40021000
 8004a74:	4242043c 	.word	0x4242043c

08004a78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b08a      	sub	sp, #40	; 0x28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a80:	f107 0318 	add.w	r3, r7, #24
 8004a84:	2200      	movs	r2, #0
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
 8004a8c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a3c      	ldr	r2, [pc, #240]	; (8004b84 <HAL_UART_MspInit+0x10c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d132      	bne.n	8004afe <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004a98:	4b3b      	ldr	r3, [pc, #236]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	4a3a      	ldr	r2, [pc, #232]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004a9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004aa2:	6193      	str	r3, [r2, #24]
 8004aa4:	4b38      	ldr	r3, [pc, #224]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004aac:	617b      	str	r3, [r7, #20]
 8004aae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ab0:	4b35      	ldr	r3, [pc, #212]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	4a34      	ldr	r2, [pc, #208]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004ab6:	f043 0304 	orr.w	r3, r3, #4
 8004aba:	6193      	str	r3, [r2, #24]
 8004abc:	4b32      	ldr	r3, [pc, #200]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	f003 0304 	and.w	r3, r3, #4
 8004ac4:	613b      	str	r3, [r7, #16]
 8004ac6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004ac8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ace:	2302      	movs	r3, #2
 8004ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ad6:	f107 0318 	add.w	r3, r7, #24
 8004ada:	4619      	mov	r1, r3
 8004adc:	482b      	ldr	r0, [pc, #172]	; (8004b8c <HAL_UART_MspInit+0x114>)
 8004ade:	f000 fc4d 	bl	800537c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004ae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ae6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aec:	2300      	movs	r3, #0
 8004aee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004af0:	f107 0318 	add.w	r3, r7, #24
 8004af4:	4619      	mov	r1, r3
 8004af6:	4825      	ldr	r0, [pc, #148]	; (8004b8c <HAL_UART_MspInit+0x114>)
 8004af8:	f000 fc40 	bl	800537c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004afc:	e03e      	b.n	8004b7c <HAL_UART_MspInit+0x104>
  else if(huart->Instance==USART3)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a23      	ldr	r2, [pc, #140]	; (8004b90 <HAL_UART_MspInit+0x118>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d139      	bne.n	8004b7c <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004b08:	4b1f      	ldr	r3, [pc, #124]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004b0a:	69db      	ldr	r3, [r3, #28]
 8004b0c:	4a1e      	ldr	r2, [pc, #120]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004b0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b12:	61d3      	str	r3, [r2, #28]
 8004b14:	4b1c      	ldr	r3, [pc, #112]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004b16:	69db      	ldr	r3, [r3, #28]
 8004b18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b1c:	60fb      	str	r3, [r7, #12]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b20:	4b19      	ldr	r3, [pc, #100]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	4a18      	ldr	r2, [pc, #96]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004b26:	f043 0308 	orr.w	r3, r3, #8
 8004b2a:	6193      	str	r3, [r2, #24]
 8004b2c:	4b16      	ldr	r3, [pc, #88]	; (8004b88 <HAL_UART_MspInit+0x110>)
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	f003 0308 	and.w	r3, r3, #8
 8004b34:	60bb      	str	r3, [r7, #8]
 8004b36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004b38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b3e:	2302      	movs	r3, #2
 8004b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b42:	2303      	movs	r3, #3
 8004b44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b46:	f107 0318 	add.w	r3, r7, #24
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4811      	ldr	r0, [pc, #68]	; (8004b94 <HAL_UART_MspInit+0x11c>)
 8004b4e:	f000 fc15 	bl	800537c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004b52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b60:	f107 0318 	add.w	r3, r7, #24
 8004b64:	4619      	mov	r1, r3
 8004b66:	480b      	ldr	r0, [pc, #44]	; (8004b94 <HAL_UART_MspInit+0x11c>)
 8004b68:	f000 fc08 	bl	800537c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	2105      	movs	r1, #5
 8004b70:	2027      	movs	r0, #39	; 0x27
 8004b72:	f000 fa7c 	bl	800506e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004b76:	2027      	movs	r0, #39	; 0x27
 8004b78:	f000 fa95 	bl	80050a6 <HAL_NVIC_EnableIRQ>
}
 8004b7c:	bf00      	nop
 8004b7e:	3728      	adds	r7, #40	; 0x28
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	40013800 	.word	0x40013800
 8004b88:	40021000 	.word	0x40021000
 8004b8c:	40010800 	.word	0x40010800
 8004b90:	40004800 	.word	0x40004800
 8004b94:	40010c00 	.word	0x40010c00

08004b98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08c      	sub	sp, #48	; 0x30
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8004ba8:	2200      	movs	r2, #0
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	2019      	movs	r0, #25
 8004bae:	f000 fa5e 	bl	800506e <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004bb2:	2019      	movs	r0, #25
 8004bb4:	f000 fa77 	bl	80050a6 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004bb8:	4b1e      	ldr	r3, [pc, #120]	; (8004c34 <HAL_InitTick+0x9c>)
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	4a1d      	ldr	r2, [pc, #116]	; (8004c34 <HAL_InitTick+0x9c>)
 8004bbe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004bc2:	6193      	str	r3, [r2, #24]
 8004bc4:	4b1b      	ldr	r3, [pc, #108]	; (8004c34 <HAL_InitTick+0x9c>)
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004bd0:	f107 0210 	add.w	r2, r7, #16
 8004bd4:	f107 0314 	add.w	r3, r7, #20
 8004bd8:	4611      	mov	r1, r2
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f003 fb3c 	bl	8008258 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004be0:	f003 fb26 	bl	8008230 <HAL_RCC_GetPCLK2Freq>
 8004be4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be8:	4a13      	ldr	r2, [pc, #76]	; (8004c38 <HAL_InitTick+0xa0>)
 8004bea:	fba2 2303 	umull	r2, r3, r2, r3
 8004bee:	0c9b      	lsrs	r3, r3, #18
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004bf4:	4b11      	ldr	r3, [pc, #68]	; (8004c3c <HAL_InitTick+0xa4>)
 8004bf6:	4a12      	ldr	r2, [pc, #72]	; (8004c40 <HAL_InitTick+0xa8>)
 8004bf8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004bfa:	4b10      	ldr	r3, [pc, #64]	; (8004c3c <HAL_InitTick+0xa4>)
 8004bfc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004c00:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004c02:	4a0e      	ldr	r2, [pc, #56]	; (8004c3c <HAL_InitTick+0xa4>)
 8004c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c06:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004c08:	4b0c      	ldr	r3, [pc, #48]	; (8004c3c <HAL_InitTick+0xa4>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c0e:	4b0b      	ldr	r3, [pc, #44]	; (8004c3c <HAL_InitTick+0xa4>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004c14:	4809      	ldr	r0, [pc, #36]	; (8004c3c <HAL_InitTick+0xa4>)
 8004c16:	f004 fb61 	bl	80092dc <HAL_TIM_Base_Init>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d104      	bne.n	8004c2a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004c20:	4806      	ldr	r0, [pc, #24]	; (8004c3c <HAL_InitTick+0xa4>)
 8004c22:	f004 fbb3 	bl	800938c <HAL_TIM_Base_Start_IT>
 8004c26:	4603      	mov	r3, r0
 8004c28:	e000      	b.n	8004c2c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3730      	adds	r7, #48	; 0x30
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	40021000 	.word	0x40021000
 8004c38:	431bde83 	.word	0x431bde83
 8004c3c:	20003048 	.word	0x20003048
 8004c40:	40012c00 	.word	0x40012c00

08004c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004c48:	e7fe      	b.n	8004c48 <NMI_Handler+0x4>

08004c4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c4e:	e7fe      	b.n	8004c4e <HardFault_Handler+0x4>

08004c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c54:	e7fe      	b.n	8004c54 <MemManage_Handler+0x4>

08004c56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c56:	b480      	push	{r7}
 8004c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c5a:	e7fe      	b.n	8004c5a <BusFault_Handler+0x4>

08004c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c60:	e7fe      	b.n	8004c60 <UsageFault_Handler+0x4>

08004c62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c62:	b480      	push	{r7}
 8004c64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c66:	bf00      	nop
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr
	...

08004c70 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004c74:	4802      	ldr	r0, [pc, #8]	; (8004c80 <TIM1_UP_IRQHandler+0x10>)
 8004c76:	f004 fbe3 	bl	8009440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004c7a:	bf00      	nop
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	20003048 	.word	0x20003048

08004c84 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004c88:	4802      	ldr	r0, [pc, #8]	; (8004c94 <I2C1_EV_IRQHandler+0x10>)
 8004c8a:	f001 f912 	bl	8005eb2 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	20002f84 	.word	0x20002f84

08004c98 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004c9c:	4802      	ldr	r0, [pc, #8]	; (8004ca8 <I2C1_ER_IRQHandler+0x10>)
 8004c9e:	f001 fa79 	bl	8006194 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004ca2:	bf00      	nop
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	20002f84 	.word	0x20002f84

08004cac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004cb0:	4802      	ldr	r0, [pc, #8]	; (8004cbc <USART3_IRQHandler+0x10>)
 8004cb2:	f004 fe4f 	bl	8009954 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004cb6:	bf00      	nop
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	20002f40 	.word	0x20002f40

08004cc0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ccc:	2300      	movs	r3, #0
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	e00a      	b.n	8004ce8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004cd2:	f3af 8000 	nop.w
 8004cd6:	4601      	mov	r1, r0
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	1c5a      	adds	r2, r3, #1
 8004cdc:	60ba      	str	r2, [r7, #8]
 8004cde:	b2ca      	uxtb	r2, r1
 8004ce0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	617b      	str	r3, [r7, #20]
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	dbf0      	blt.n	8004cd2 <_read+0x12>
	}

return len;
 8004cf0:	687b      	ldr	r3, [r7, #4]
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3718      	adds	r7, #24
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b086      	sub	sp, #24
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	60f8      	str	r0, [r7, #12]
 8004d02:	60b9      	str	r1, [r7, #8]
 8004d04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d06:	2300      	movs	r3, #0
 8004d08:	617b      	str	r3, [r7, #20]
 8004d0a:	e009      	b.n	8004d20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	1c5a      	adds	r2, r3, #1
 8004d10:	60ba      	str	r2, [r7, #8]
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7fc fd09 	bl	800172c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	617b      	str	r3, [r7, #20]
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	dbf1      	blt.n	8004d0c <_write+0x12>
	}
	return len;
 8004d28:	687b      	ldr	r3, [r7, #4]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3718      	adds	r7, #24
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <_close>:

int _close(int file)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b083      	sub	sp, #12
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
	return -1;
 8004d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	370c      	adds	r7, #12
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bc80      	pop	{r7}
 8004d46:	4770      	bx	lr

08004d48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d58:	605a      	str	r2, [r3, #4]
	return 0;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bc80      	pop	{r7}
 8004d64:	4770      	bx	lr

08004d66 <_isatty>:

int _isatty(int file)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b083      	sub	sp, #12
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
	return 1;
 8004d6e:	2301      	movs	r3, #1
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bc80      	pop	{r7}
 8004d78:	4770      	bx	lr

08004d7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b085      	sub	sp, #20
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	60f8      	str	r0, [r7, #12]
 8004d82:	60b9      	str	r1, [r7, #8]
 8004d84:	607a      	str	r2, [r7, #4]
	return 0;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3714      	adds	r7, #20
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bc80      	pop	{r7}
 8004d90:	4770      	bx	lr
	...

08004d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d9c:	4a14      	ldr	r2, [pc, #80]	; (8004df0 <_sbrk+0x5c>)
 8004d9e:	4b15      	ldr	r3, [pc, #84]	; (8004df4 <_sbrk+0x60>)
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004da8:	4b13      	ldr	r3, [pc, #76]	; (8004df8 <_sbrk+0x64>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d102      	bne.n	8004db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004db0:	4b11      	ldr	r3, [pc, #68]	; (8004df8 <_sbrk+0x64>)
 8004db2:	4a12      	ldr	r2, [pc, #72]	; (8004dfc <_sbrk+0x68>)
 8004db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004db6:	4b10      	ldr	r3, [pc, #64]	; (8004df8 <_sbrk+0x64>)
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d207      	bcs.n	8004dd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004dc4:	f008 fb2a 	bl	800d41c <__errno>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	220c      	movs	r2, #12
 8004dcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004dce:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd2:	e009      	b.n	8004de8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004dd4:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <_sbrk+0x64>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004dda:	4b07      	ldr	r3, [pc, #28]	; (8004df8 <_sbrk+0x64>)
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4413      	add	r3, r2
 8004de2:	4a05      	ldr	r2, [pc, #20]	; (8004df8 <_sbrk+0x64>)
 8004de4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004de6:	68fb      	ldr	r3, [r7, #12]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3718      	adds	r7, #24
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	20010000 	.word	0x20010000
 8004df4:	00000400 	.word	0x00000400
 8004df8:	20000ccc 	.word	0x20000ccc
 8004dfc:	200030e8 	.word	0x200030e8

08004e00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e04:	bf00      	nop
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bc80      	pop	{r7}
 8004e0a:	4770      	bx	lr

08004e0c <Reset_Handler>:
 8004e0c:	480c      	ldr	r0, [pc, #48]	; (8004e40 <LoopFillZerobss+0x12>)
 8004e0e:	490d      	ldr	r1, [pc, #52]	; (8004e44 <LoopFillZerobss+0x16>)
 8004e10:	4a0d      	ldr	r2, [pc, #52]	; (8004e48 <LoopFillZerobss+0x1a>)
 8004e12:	2300      	movs	r3, #0
 8004e14:	e002      	b.n	8004e1c <LoopCopyDataInit>

08004e16 <CopyDataInit>:
 8004e16:	58d4      	ldr	r4, [r2, r3]
 8004e18:	50c4      	str	r4, [r0, r3]
 8004e1a:	3304      	adds	r3, #4

08004e1c <LoopCopyDataInit>:
 8004e1c:	18c4      	adds	r4, r0, r3
 8004e1e:	428c      	cmp	r4, r1
 8004e20:	d3f9      	bcc.n	8004e16 <CopyDataInit>
 8004e22:	4a0a      	ldr	r2, [pc, #40]	; (8004e4c <LoopFillZerobss+0x1e>)
 8004e24:	4c0a      	ldr	r4, [pc, #40]	; (8004e50 <LoopFillZerobss+0x22>)
 8004e26:	2300      	movs	r3, #0
 8004e28:	e001      	b.n	8004e2e <LoopFillZerobss>

08004e2a <FillZerobss>:
 8004e2a:	6013      	str	r3, [r2, #0]
 8004e2c:	3204      	adds	r2, #4

08004e2e <LoopFillZerobss>:
 8004e2e:	42a2      	cmp	r2, r4
 8004e30:	d3fb      	bcc.n	8004e2a <FillZerobss>
 8004e32:	f7ff ffe5 	bl	8004e00 <SystemInit>
 8004e36:	f008 faf7 	bl	800d428 <__libc_init_array>
 8004e3a:	f7ff f83b 	bl	8003eb4 <main>
 8004e3e:	4770      	bx	lr
 8004e40:	20000000 	.word	0x20000000
 8004e44:	200000c0 	.word	0x200000c0
 8004e48:	0800f788 	.word	0x0800f788
 8004e4c:	200000c0 	.word	0x200000c0
 8004e50:	200030e4 	.word	0x200030e4

08004e54 <ADC1_2_IRQHandler>:
 8004e54:	e7fe      	b.n	8004e54 <ADC1_2_IRQHandler>
	...

08004e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e5c:	4b08      	ldr	r3, [pc, #32]	; (8004e80 <HAL_Init+0x28>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a07      	ldr	r2, [pc, #28]	; (8004e80 <HAL_Init+0x28>)
 8004e62:	f043 0310 	orr.w	r3, r3, #16
 8004e66:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e68:	2003      	movs	r0, #3
 8004e6a:	f000 f8f5 	bl	8005058 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e6e:	2000      	movs	r0, #0
 8004e70:	f7ff fe92 	bl	8004b98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e74:	f7ff fd2e 	bl	80048d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	40022000 	.word	0x40022000

08004e84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e88:	4b05      	ldr	r3, [pc, #20]	; (8004ea0 <HAL_IncTick+0x1c>)
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	4b05      	ldr	r3, [pc, #20]	; (8004ea4 <HAL_IncTick+0x20>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4413      	add	r3, r2
 8004e94:	4a03      	ldr	r2, [pc, #12]	; (8004ea4 <HAL_IncTick+0x20>)
 8004e96:	6013      	str	r3, [r2, #0]
}
 8004e98:	bf00      	nop
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bc80      	pop	{r7}
 8004e9e:	4770      	bx	lr
 8004ea0:	20000050 	.word	0x20000050
 8004ea4:	20003090 	.word	0x20003090

08004ea8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8004eac:	4b02      	ldr	r3, [pc, #8]	; (8004eb8 <HAL_GetTick+0x10>)
 8004eae:	681b      	ldr	r3, [r3, #0]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bc80      	pop	{r7}
 8004eb6:	4770      	bx	lr
 8004eb8:	20003090 	.word	0x20003090

08004ebc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f003 0307 	and.w	r3, r3, #7
 8004eca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ecc:	4b0c      	ldr	r3, [pc, #48]	; (8004f00 <__NVIC_SetPriorityGrouping+0x44>)
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ed8:	4013      	ands	r3, r2
 8004eda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ee4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ee8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004eee:	4a04      	ldr	r2, [pc, #16]	; (8004f00 <__NVIC_SetPriorityGrouping+0x44>)
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	60d3      	str	r3, [r2, #12]
}
 8004ef4:	bf00      	nop
 8004ef6:	3714      	adds	r7, #20
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bc80      	pop	{r7}
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	e000ed00 	.word	0xe000ed00

08004f04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f08:	4b04      	ldr	r3, [pc, #16]	; (8004f1c <__NVIC_GetPriorityGrouping+0x18>)
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	0a1b      	lsrs	r3, r3, #8
 8004f0e:	f003 0307 	and.w	r3, r3, #7
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bc80      	pop	{r7}
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	e000ed00 	.word	0xe000ed00

08004f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	4603      	mov	r3, r0
 8004f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	db0b      	blt.n	8004f4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f32:	79fb      	ldrb	r3, [r7, #7]
 8004f34:	f003 021f 	and.w	r2, r3, #31
 8004f38:	4906      	ldr	r1, [pc, #24]	; (8004f54 <__NVIC_EnableIRQ+0x34>)
 8004f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f3e:	095b      	lsrs	r3, r3, #5
 8004f40:	2001      	movs	r0, #1
 8004f42:	fa00 f202 	lsl.w	r2, r0, r2
 8004f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004f4a:	bf00      	nop
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr
 8004f54:	e000e100 	.word	0xe000e100

08004f58 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	4603      	mov	r3, r0
 8004f60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	db12      	blt.n	8004f90 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f6a:	79fb      	ldrb	r3, [r7, #7]
 8004f6c:	f003 021f 	and.w	r2, r3, #31
 8004f70:	490a      	ldr	r1, [pc, #40]	; (8004f9c <__NVIC_DisableIRQ+0x44>)
 8004f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f76:	095b      	lsrs	r3, r3, #5
 8004f78:	2001      	movs	r0, #1
 8004f7a:	fa00 f202 	lsl.w	r2, r0, r2
 8004f7e:	3320      	adds	r3, #32
 8004f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004f84:	f3bf 8f4f 	dsb	sy
}
 8004f88:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004f8a:	f3bf 8f6f 	isb	sy
}
 8004f8e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bc80      	pop	{r7}
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	e000e100 	.word	0xe000e100

08004fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	6039      	str	r1, [r7, #0]
 8004faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	db0a      	blt.n	8004fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	b2da      	uxtb	r2, r3
 8004fb8:	490c      	ldr	r1, [pc, #48]	; (8004fec <__NVIC_SetPriority+0x4c>)
 8004fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fbe:	0112      	lsls	r2, r2, #4
 8004fc0:	b2d2      	uxtb	r2, r2
 8004fc2:	440b      	add	r3, r1
 8004fc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fc8:	e00a      	b.n	8004fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	4908      	ldr	r1, [pc, #32]	; (8004ff0 <__NVIC_SetPriority+0x50>)
 8004fd0:	79fb      	ldrb	r3, [r7, #7]
 8004fd2:	f003 030f 	and.w	r3, r3, #15
 8004fd6:	3b04      	subs	r3, #4
 8004fd8:	0112      	lsls	r2, r2, #4
 8004fda:	b2d2      	uxtb	r2, r2
 8004fdc:	440b      	add	r3, r1
 8004fde:	761a      	strb	r2, [r3, #24]
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bc80      	pop	{r7}
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	e000e100 	.word	0xe000e100
 8004ff0:	e000ed00 	.word	0xe000ed00

08004ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b089      	sub	sp, #36	; 0x24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	f1c3 0307 	rsb	r3, r3, #7
 800500e:	2b04      	cmp	r3, #4
 8005010:	bf28      	it	cs
 8005012:	2304      	movcs	r3, #4
 8005014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	3304      	adds	r3, #4
 800501a:	2b06      	cmp	r3, #6
 800501c:	d902      	bls.n	8005024 <NVIC_EncodePriority+0x30>
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	3b03      	subs	r3, #3
 8005022:	e000      	b.n	8005026 <NVIC_EncodePriority+0x32>
 8005024:	2300      	movs	r3, #0
 8005026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005028:	f04f 32ff 	mov.w	r2, #4294967295
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	fa02 f303 	lsl.w	r3, r2, r3
 8005032:	43da      	mvns	r2, r3
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	401a      	ands	r2, r3
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800503c:	f04f 31ff 	mov.w	r1, #4294967295
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	fa01 f303 	lsl.w	r3, r1, r3
 8005046:	43d9      	mvns	r1, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800504c:	4313      	orrs	r3, r2
         );
}
 800504e:	4618      	mov	r0, r3
 8005050:	3724      	adds	r7, #36	; 0x24
 8005052:	46bd      	mov	sp, r7
 8005054:	bc80      	pop	{r7}
 8005056:	4770      	bx	lr

08005058 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f7ff ff2b 	bl	8004ebc <__NVIC_SetPriorityGrouping>
}
 8005066:	bf00      	nop
 8005068:	3708      	adds	r7, #8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800506e:	b580      	push	{r7, lr}
 8005070:	b086      	sub	sp, #24
 8005072:	af00      	add	r7, sp, #0
 8005074:	4603      	mov	r3, r0
 8005076:	60b9      	str	r1, [r7, #8]
 8005078:	607a      	str	r2, [r7, #4]
 800507a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800507c:	2300      	movs	r3, #0
 800507e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005080:	f7ff ff40 	bl	8004f04 <__NVIC_GetPriorityGrouping>
 8005084:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	6978      	ldr	r0, [r7, #20]
 800508c:	f7ff ffb2 	bl	8004ff4 <NVIC_EncodePriority>
 8005090:	4602      	mov	r2, r0
 8005092:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005096:	4611      	mov	r1, r2
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff ff81 	bl	8004fa0 <__NVIC_SetPriority>
}
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b082      	sub	sp, #8
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	4603      	mov	r3, r0
 80050ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f7ff ff33 	bl	8004f20 <__NVIC_EnableIRQ>
}
 80050ba:	bf00      	nop
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b082      	sub	sp, #8
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	4603      	mov	r3, r0
 80050ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80050cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050d0:	4618      	mov	r0, r3
 80050d2:	f7ff ff41 	bl	8004f58 <__NVIC_DisableIRQ>
}
 80050d6:	bf00      	nop
 80050d8:	3708      	adds	r7, #8
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80050de:	b480      	push	{r7}
 80050e0:	b085      	sub	sp, #20
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050e6:	2300      	movs	r3, #0
 80050e8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d008      	beq.n	8005106 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2204      	movs	r2, #4
 80050f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e020      	b.n	8005148 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f022 020e 	bic.w	r2, r2, #14
 8005114:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f022 0201 	bic.w	r2, r2, #1
 8005124:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800512e:	2101      	movs	r1, #1
 8005130:	fa01 f202 	lsl.w	r2, r1, r2
 8005134:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005146:	7bfb      	ldrb	r3, [r7, #15]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3714      	adds	r7, #20
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr
	...

08005154 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800515c:	2300      	movs	r3, #0
 800515e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005166:	2b02      	cmp	r3, #2
 8005168:	d005      	beq.n	8005176 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2204      	movs	r2, #4
 800516e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	73fb      	strb	r3, [r7, #15]
 8005174:	e0d6      	b.n	8005324 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f022 020e 	bic.w	r2, r2, #14
 8005184:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f022 0201 	bic.w	r2, r2, #1
 8005194:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	4b64      	ldr	r3, [pc, #400]	; (8005330 <HAL_DMA_Abort_IT+0x1dc>)
 800519e:	429a      	cmp	r2, r3
 80051a0:	d958      	bls.n	8005254 <HAL_DMA_Abort_IT+0x100>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a63      	ldr	r2, [pc, #396]	; (8005334 <HAL_DMA_Abort_IT+0x1e0>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d04f      	beq.n	800524c <HAL_DMA_Abort_IT+0xf8>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a61      	ldr	r2, [pc, #388]	; (8005338 <HAL_DMA_Abort_IT+0x1e4>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d048      	beq.n	8005248 <HAL_DMA_Abort_IT+0xf4>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a60      	ldr	r2, [pc, #384]	; (800533c <HAL_DMA_Abort_IT+0x1e8>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d040      	beq.n	8005242 <HAL_DMA_Abort_IT+0xee>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a5e      	ldr	r2, [pc, #376]	; (8005340 <HAL_DMA_Abort_IT+0x1ec>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d038      	beq.n	800523c <HAL_DMA_Abort_IT+0xe8>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a5d      	ldr	r2, [pc, #372]	; (8005344 <HAL_DMA_Abort_IT+0x1f0>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d030      	beq.n	8005236 <HAL_DMA_Abort_IT+0xe2>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a5b      	ldr	r2, [pc, #364]	; (8005348 <HAL_DMA_Abort_IT+0x1f4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d028      	beq.n	8005230 <HAL_DMA_Abort_IT+0xdc>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a53      	ldr	r2, [pc, #332]	; (8005330 <HAL_DMA_Abort_IT+0x1dc>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d020      	beq.n	800522a <HAL_DMA_Abort_IT+0xd6>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a57      	ldr	r2, [pc, #348]	; (800534c <HAL_DMA_Abort_IT+0x1f8>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d019      	beq.n	8005226 <HAL_DMA_Abort_IT+0xd2>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a56      	ldr	r2, [pc, #344]	; (8005350 <HAL_DMA_Abort_IT+0x1fc>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d012      	beq.n	8005222 <HAL_DMA_Abort_IT+0xce>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a54      	ldr	r2, [pc, #336]	; (8005354 <HAL_DMA_Abort_IT+0x200>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d00a      	beq.n	800521c <HAL_DMA_Abort_IT+0xc8>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a53      	ldr	r2, [pc, #332]	; (8005358 <HAL_DMA_Abort_IT+0x204>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d102      	bne.n	8005216 <HAL_DMA_Abort_IT+0xc2>
 8005210:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005214:	e01b      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 8005216:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800521a:	e018      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 800521c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005220:	e015      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 8005222:	2310      	movs	r3, #16
 8005224:	e013      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 8005226:	2301      	movs	r3, #1
 8005228:	e011      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 800522a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800522e:	e00e      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 8005230:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005234:	e00b      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 8005236:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800523a:	e008      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 800523c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005240:	e005      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 8005242:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005246:	e002      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 8005248:	2310      	movs	r3, #16
 800524a:	e000      	b.n	800524e <HAL_DMA_Abort_IT+0xfa>
 800524c:	2301      	movs	r3, #1
 800524e:	4a43      	ldr	r2, [pc, #268]	; (800535c <HAL_DMA_Abort_IT+0x208>)
 8005250:	6053      	str	r3, [r2, #4]
 8005252:	e057      	b.n	8005304 <HAL_DMA_Abort_IT+0x1b0>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a36      	ldr	r2, [pc, #216]	; (8005334 <HAL_DMA_Abort_IT+0x1e0>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d04f      	beq.n	80052fe <HAL_DMA_Abort_IT+0x1aa>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a35      	ldr	r2, [pc, #212]	; (8005338 <HAL_DMA_Abort_IT+0x1e4>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d048      	beq.n	80052fa <HAL_DMA_Abort_IT+0x1a6>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a33      	ldr	r2, [pc, #204]	; (800533c <HAL_DMA_Abort_IT+0x1e8>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d040      	beq.n	80052f4 <HAL_DMA_Abort_IT+0x1a0>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a32      	ldr	r2, [pc, #200]	; (8005340 <HAL_DMA_Abort_IT+0x1ec>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d038      	beq.n	80052ee <HAL_DMA_Abort_IT+0x19a>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a30      	ldr	r2, [pc, #192]	; (8005344 <HAL_DMA_Abort_IT+0x1f0>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d030      	beq.n	80052e8 <HAL_DMA_Abort_IT+0x194>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a2f      	ldr	r2, [pc, #188]	; (8005348 <HAL_DMA_Abort_IT+0x1f4>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d028      	beq.n	80052e2 <HAL_DMA_Abort_IT+0x18e>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a26      	ldr	r2, [pc, #152]	; (8005330 <HAL_DMA_Abort_IT+0x1dc>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d020      	beq.n	80052dc <HAL_DMA_Abort_IT+0x188>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a2b      	ldr	r2, [pc, #172]	; (800534c <HAL_DMA_Abort_IT+0x1f8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d019      	beq.n	80052d8 <HAL_DMA_Abort_IT+0x184>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a29      	ldr	r2, [pc, #164]	; (8005350 <HAL_DMA_Abort_IT+0x1fc>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d012      	beq.n	80052d4 <HAL_DMA_Abort_IT+0x180>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a28      	ldr	r2, [pc, #160]	; (8005354 <HAL_DMA_Abort_IT+0x200>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d00a      	beq.n	80052ce <HAL_DMA_Abort_IT+0x17a>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a26      	ldr	r2, [pc, #152]	; (8005358 <HAL_DMA_Abort_IT+0x204>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d102      	bne.n	80052c8 <HAL_DMA_Abort_IT+0x174>
 80052c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052c6:	e01b      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052cc:	e018      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052d2:	e015      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052d4:	2310      	movs	r3, #16
 80052d6:	e013      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052d8:	2301      	movs	r3, #1
 80052da:	e011      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80052e0:	e00e      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80052e6:	e00b      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052ec:	e008      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052f2:	e005      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052f8:	e002      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052fa:	2310      	movs	r3, #16
 80052fc:	e000      	b.n	8005300 <HAL_DMA_Abort_IT+0x1ac>
 80052fe:	2301      	movs	r3, #1
 8005300:	4a17      	ldr	r2, [pc, #92]	; (8005360 <HAL_DMA_Abort_IT+0x20c>)
 8005302:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	4798      	blx	r3
    } 
  }
  return status;
 8005324:	7bfb      	ldrb	r3, [r7, #15]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	40020080 	.word	0x40020080
 8005334:	40020008 	.word	0x40020008
 8005338:	4002001c 	.word	0x4002001c
 800533c:	40020030 	.word	0x40020030
 8005340:	40020044 	.word	0x40020044
 8005344:	40020058 	.word	0x40020058
 8005348:	4002006c 	.word	0x4002006c
 800534c:	40020408 	.word	0x40020408
 8005350:	4002041c 	.word	0x4002041c
 8005354:	40020430 	.word	0x40020430
 8005358:	40020444 	.word	0x40020444
 800535c:	40020400 	.word	0x40020400
 8005360:	40020000 	.word	0x40020000

08005364 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8005372:	4618      	mov	r0, r3
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	bc80      	pop	{r7}
 800537a:	4770      	bx	lr

0800537c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800537c:	b480      	push	{r7}
 800537e:	b08b      	sub	sp, #44	; 0x2c
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005386:	2300      	movs	r3, #0
 8005388:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800538a:	2300      	movs	r3, #0
 800538c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800538e:	e169      	b.n	8005664 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005390:	2201      	movs	r2, #1
 8005392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005394:	fa02 f303 	lsl.w	r3, r2, r3
 8005398:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	69fa      	ldr	r2, [r7, #28]
 80053a0:	4013      	ands	r3, r2
 80053a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80053a4:	69ba      	ldr	r2, [r7, #24]
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	f040 8158 	bne.w	800565e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	4a9a      	ldr	r2, [pc, #616]	; (800561c <HAL_GPIO_Init+0x2a0>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d05e      	beq.n	8005476 <HAL_GPIO_Init+0xfa>
 80053b8:	4a98      	ldr	r2, [pc, #608]	; (800561c <HAL_GPIO_Init+0x2a0>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d875      	bhi.n	80054aa <HAL_GPIO_Init+0x12e>
 80053be:	4a98      	ldr	r2, [pc, #608]	; (8005620 <HAL_GPIO_Init+0x2a4>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d058      	beq.n	8005476 <HAL_GPIO_Init+0xfa>
 80053c4:	4a96      	ldr	r2, [pc, #600]	; (8005620 <HAL_GPIO_Init+0x2a4>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d86f      	bhi.n	80054aa <HAL_GPIO_Init+0x12e>
 80053ca:	4a96      	ldr	r2, [pc, #600]	; (8005624 <HAL_GPIO_Init+0x2a8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d052      	beq.n	8005476 <HAL_GPIO_Init+0xfa>
 80053d0:	4a94      	ldr	r2, [pc, #592]	; (8005624 <HAL_GPIO_Init+0x2a8>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d869      	bhi.n	80054aa <HAL_GPIO_Init+0x12e>
 80053d6:	4a94      	ldr	r2, [pc, #592]	; (8005628 <HAL_GPIO_Init+0x2ac>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d04c      	beq.n	8005476 <HAL_GPIO_Init+0xfa>
 80053dc:	4a92      	ldr	r2, [pc, #584]	; (8005628 <HAL_GPIO_Init+0x2ac>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d863      	bhi.n	80054aa <HAL_GPIO_Init+0x12e>
 80053e2:	4a92      	ldr	r2, [pc, #584]	; (800562c <HAL_GPIO_Init+0x2b0>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d046      	beq.n	8005476 <HAL_GPIO_Init+0xfa>
 80053e8:	4a90      	ldr	r2, [pc, #576]	; (800562c <HAL_GPIO_Init+0x2b0>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d85d      	bhi.n	80054aa <HAL_GPIO_Init+0x12e>
 80053ee:	2b12      	cmp	r3, #18
 80053f0:	d82a      	bhi.n	8005448 <HAL_GPIO_Init+0xcc>
 80053f2:	2b12      	cmp	r3, #18
 80053f4:	d859      	bhi.n	80054aa <HAL_GPIO_Init+0x12e>
 80053f6:	a201      	add	r2, pc, #4	; (adr r2, 80053fc <HAL_GPIO_Init+0x80>)
 80053f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fc:	08005477 	.word	0x08005477
 8005400:	08005451 	.word	0x08005451
 8005404:	08005463 	.word	0x08005463
 8005408:	080054a5 	.word	0x080054a5
 800540c:	080054ab 	.word	0x080054ab
 8005410:	080054ab 	.word	0x080054ab
 8005414:	080054ab 	.word	0x080054ab
 8005418:	080054ab 	.word	0x080054ab
 800541c:	080054ab 	.word	0x080054ab
 8005420:	080054ab 	.word	0x080054ab
 8005424:	080054ab 	.word	0x080054ab
 8005428:	080054ab 	.word	0x080054ab
 800542c:	080054ab 	.word	0x080054ab
 8005430:	080054ab 	.word	0x080054ab
 8005434:	080054ab 	.word	0x080054ab
 8005438:	080054ab 	.word	0x080054ab
 800543c:	080054ab 	.word	0x080054ab
 8005440:	08005459 	.word	0x08005459
 8005444:	0800546d 	.word	0x0800546d
 8005448:	4a79      	ldr	r2, [pc, #484]	; (8005630 <HAL_GPIO_Init+0x2b4>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d013      	beq.n	8005476 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800544e:	e02c      	b.n	80054aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	623b      	str	r3, [r7, #32]
          break;
 8005456:	e029      	b.n	80054ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	3304      	adds	r3, #4
 800545e:	623b      	str	r3, [r7, #32]
          break;
 8005460:	e024      	b.n	80054ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	68db      	ldr	r3, [r3, #12]
 8005466:	3308      	adds	r3, #8
 8005468:	623b      	str	r3, [r7, #32]
          break;
 800546a:	e01f      	b.n	80054ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	330c      	adds	r3, #12
 8005472:	623b      	str	r3, [r7, #32]
          break;
 8005474:	e01a      	b.n	80054ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d102      	bne.n	8005484 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800547e:	2304      	movs	r3, #4
 8005480:	623b      	str	r3, [r7, #32]
          break;
 8005482:	e013      	b.n	80054ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d105      	bne.n	8005498 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800548c:	2308      	movs	r3, #8
 800548e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	69fa      	ldr	r2, [r7, #28]
 8005494:	611a      	str	r2, [r3, #16]
          break;
 8005496:	e009      	b.n	80054ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005498:	2308      	movs	r3, #8
 800549a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	69fa      	ldr	r2, [r7, #28]
 80054a0:	615a      	str	r2, [r3, #20]
          break;
 80054a2:	e003      	b.n	80054ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80054a4:	2300      	movs	r3, #0
 80054a6:	623b      	str	r3, [r7, #32]
          break;
 80054a8:	e000      	b.n	80054ac <HAL_GPIO_Init+0x130>
          break;
 80054aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	2bff      	cmp	r3, #255	; 0xff
 80054b0:	d801      	bhi.n	80054b6 <HAL_GPIO_Init+0x13a>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	e001      	b.n	80054ba <HAL_GPIO_Init+0x13e>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	3304      	adds	r3, #4
 80054ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	2bff      	cmp	r3, #255	; 0xff
 80054c0:	d802      	bhi.n	80054c8 <HAL_GPIO_Init+0x14c>
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	e002      	b.n	80054ce <HAL_GPIO_Init+0x152>
 80054c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ca:	3b08      	subs	r3, #8
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	210f      	movs	r1, #15
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	fa01 f303 	lsl.w	r3, r1, r3
 80054dc:	43db      	mvns	r3, r3
 80054de:	401a      	ands	r2, r3
 80054e0:	6a39      	ldr	r1, [r7, #32]
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	fa01 f303 	lsl.w	r3, r1, r3
 80054e8:	431a      	orrs	r2, r3
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 80b1 	beq.w	800565e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80054fc:	4b4d      	ldr	r3, [pc, #308]	; (8005634 <HAL_GPIO_Init+0x2b8>)
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	4a4c      	ldr	r2, [pc, #304]	; (8005634 <HAL_GPIO_Init+0x2b8>)
 8005502:	f043 0301 	orr.w	r3, r3, #1
 8005506:	6193      	str	r3, [r2, #24]
 8005508:	4b4a      	ldr	r3, [pc, #296]	; (8005634 <HAL_GPIO_Init+0x2b8>)
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	60bb      	str	r3, [r7, #8]
 8005512:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005514:	4a48      	ldr	r2, [pc, #288]	; (8005638 <HAL_GPIO_Init+0x2bc>)
 8005516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005518:	089b      	lsrs	r3, r3, #2
 800551a:	3302      	adds	r3, #2
 800551c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005520:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005524:	f003 0303 	and.w	r3, r3, #3
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	220f      	movs	r2, #15
 800552c:	fa02 f303 	lsl.w	r3, r2, r3
 8005530:	43db      	mvns	r3, r3
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	4013      	ands	r3, r2
 8005536:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a40      	ldr	r2, [pc, #256]	; (800563c <HAL_GPIO_Init+0x2c0>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d013      	beq.n	8005568 <HAL_GPIO_Init+0x1ec>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a3f      	ldr	r2, [pc, #252]	; (8005640 <HAL_GPIO_Init+0x2c4>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d00d      	beq.n	8005564 <HAL_GPIO_Init+0x1e8>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a3e      	ldr	r2, [pc, #248]	; (8005644 <HAL_GPIO_Init+0x2c8>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d007      	beq.n	8005560 <HAL_GPIO_Init+0x1e4>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a3d      	ldr	r2, [pc, #244]	; (8005648 <HAL_GPIO_Init+0x2cc>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d101      	bne.n	800555c <HAL_GPIO_Init+0x1e0>
 8005558:	2303      	movs	r3, #3
 800555a:	e006      	b.n	800556a <HAL_GPIO_Init+0x1ee>
 800555c:	2304      	movs	r3, #4
 800555e:	e004      	b.n	800556a <HAL_GPIO_Init+0x1ee>
 8005560:	2302      	movs	r3, #2
 8005562:	e002      	b.n	800556a <HAL_GPIO_Init+0x1ee>
 8005564:	2301      	movs	r3, #1
 8005566:	e000      	b.n	800556a <HAL_GPIO_Init+0x1ee>
 8005568:	2300      	movs	r3, #0
 800556a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800556c:	f002 0203 	and.w	r2, r2, #3
 8005570:	0092      	lsls	r2, r2, #2
 8005572:	4093      	lsls	r3, r2
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	4313      	orrs	r3, r2
 8005578:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800557a:	492f      	ldr	r1, [pc, #188]	; (8005638 <HAL_GPIO_Init+0x2bc>)
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	089b      	lsrs	r3, r3, #2
 8005580:	3302      	adds	r3, #2
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d006      	beq.n	80055a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005594:	4b2d      	ldr	r3, [pc, #180]	; (800564c <HAL_GPIO_Init+0x2d0>)
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	492c      	ldr	r1, [pc, #176]	; (800564c <HAL_GPIO_Init+0x2d0>)
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	4313      	orrs	r3, r2
 800559e:	600b      	str	r3, [r1, #0]
 80055a0:	e006      	b.n	80055b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80055a2:	4b2a      	ldr	r3, [pc, #168]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	43db      	mvns	r3, r3
 80055aa:	4928      	ldr	r1, [pc, #160]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055ac:	4013      	ands	r3, r2
 80055ae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d006      	beq.n	80055ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80055bc:	4b23      	ldr	r3, [pc, #140]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	4922      	ldr	r1, [pc, #136]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	604b      	str	r3, [r1, #4]
 80055c8:	e006      	b.n	80055d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80055ca:	4b20      	ldr	r3, [pc, #128]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055cc:	685a      	ldr	r2, [r3, #4]
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	43db      	mvns	r3, r3
 80055d2:	491e      	ldr	r1, [pc, #120]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055d4:	4013      	ands	r3, r2
 80055d6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d006      	beq.n	80055f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80055e4:	4b19      	ldr	r3, [pc, #100]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055e6:	689a      	ldr	r2, [r3, #8]
 80055e8:	4918      	ldr	r1, [pc, #96]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	608b      	str	r3, [r1, #8]
 80055f0:	e006      	b.n	8005600 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80055f2:	4b16      	ldr	r3, [pc, #88]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055f4:	689a      	ldr	r2, [r3, #8]
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	43db      	mvns	r3, r3
 80055fa:	4914      	ldr	r1, [pc, #80]	; (800564c <HAL_GPIO_Init+0x2d0>)
 80055fc:	4013      	ands	r3, r2
 80055fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d021      	beq.n	8005650 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800560c:	4b0f      	ldr	r3, [pc, #60]	; (800564c <HAL_GPIO_Init+0x2d0>)
 800560e:	68da      	ldr	r2, [r3, #12]
 8005610:	490e      	ldr	r1, [pc, #56]	; (800564c <HAL_GPIO_Init+0x2d0>)
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	4313      	orrs	r3, r2
 8005616:	60cb      	str	r3, [r1, #12]
 8005618:	e021      	b.n	800565e <HAL_GPIO_Init+0x2e2>
 800561a:	bf00      	nop
 800561c:	10320000 	.word	0x10320000
 8005620:	10310000 	.word	0x10310000
 8005624:	10220000 	.word	0x10220000
 8005628:	10210000 	.word	0x10210000
 800562c:	10120000 	.word	0x10120000
 8005630:	10110000 	.word	0x10110000
 8005634:	40021000 	.word	0x40021000
 8005638:	40010000 	.word	0x40010000
 800563c:	40010800 	.word	0x40010800
 8005640:	40010c00 	.word	0x40010c00
 8005644:	40011000 	.word	0x40011000
 8005648:	40011400 	.word	0x40011400
 800564c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005650:	4b0b      	ldr	r3, [pc, #44]	; (8005680 <HAL_GPIO_Init+0x304>)
 8005652:	68da      	ldr	r2, [r3, #12]
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	43db      	mvns	r3, r3
 8005658:	4909      	ldr	r1, [pc, #36]	; (8005680 <HAL_GPIO_Init+0x304>)
 800565a:	4013      	ands	r3, r2
 800565c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005660:	3301      	adds	r3, #1
 8005662:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566a:	fa22 f303 	lsr.w	r3, r2, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	f47f ae8e 	bne.w	8005390 <HAL_GPIO_Init+0x14>
  }
}
 8005674:	bf00      	nop
 8005676:	bf00      	nop
 8005678:	372c      	adds	r7, #44	; 0x2c
 800567a:	46bd      	mov	sp, r7
 800567c:	bc80      	pop	{r7}
 800567e:	4770      	bx	lr
 8005680:	40010400 	.word	0x40010400

08005684 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005684:	b480      	push	{r7}
 8005686:	b089      	sub	sp, #36	; 0x24
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800568e:	2300      	movs	r3, #0
 8005690:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8005692:	e09a      	b.n	80057ca <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005694:	2201      	movs	r2, #1
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	fa02 f303 	lsl.w	r3, r2, r3
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	4013      	ands	r3, r2
 80056a0:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 808d 	beq.w	80057c4 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80056aa:	4a4e      	ldr	r2, [pc, #312]	; (80057e4 <HAL_GPIO_DeInit+0x160>)
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	089b      	lsrs	r3, r3, #2
 80056b0:	3302      	adds	r3, #2
 80056b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056b6:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	f003 0303 	and.w	r3, r3, #3
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	220f      	movs	r2, #15
 80056c2:	fa02 f303 	lsl.w	r3, r2, r3
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	4013      	ands	r3, r2
 80056ca:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a46      	ldr	r2, [pc, #280]	; (80057e8 <HAL_GPIO_DeInit+0x164>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d013      	beq.n	80056fc <HAL_GPIO_DeInit+0x78>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a45      	ldr	r2, [pc, #276]	; (80057ec <HAL_GPIO_DeInit+0x168>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d00d      	beq.n	80056f8 <HAL_GPIO_DeInit+0x74>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a44      	ldr	r2, [pc, #272]	; (80057f0 <HAL_GPIO_DeInit+0x16c>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d007      	beq.n	80056f4 <HAL_GPIO_DeInit+0x70>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a43      	ldr	r2, [pc, #268]	; (80057f4 <HAL_GPIO_DeInit+0x170>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d101      	bne.n	80056f0 <HAL_GPIO_DeInit+0x6c>
 80056ec:	2303      	movs	r3, #3
 80056ee:	e006      	b.n	80056fe <HAL_GPIO_DeInit+0x7a>
 80056f0:	2304      	movs	r3, #4
 80056f2:	e004      	b.n	80056fe <HAL_GPIO_DeInit+0x7a>
 80056f4:	2302      	movs	r3, #2
 80056f6:	e002      	b.n	80056fe <HAL_GPIO_DeInit+0x7a>
 80056f8:	2301      	movs	r3, #1
 80056fa:	e000      	b.n	80056fe <HAL_GPIO_DeInit+0x7a>
 80056fc:	2300      	movs	r3, #0
 80056fe:	69fa      	ldr	r2, [r7, #28]
 8005700:	f002 0203 	and.w	r2, r2, #3
 8005704:	0092      	lsls	r2, r2, #2
 8005706:	4093      	lsls	r3, r2
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	429a      	cmp	r2, r3
 800570c:	d132      	bne.n	8005774 <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	f003 0303 	and.w	r3, r3, #3
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	220f      	movs	r2, #15
 8005718:	fa02 f303 	lsl.w	r3, r2, r3
 800571c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800571e:	4a31      	ldr	r2, [pc, #196]	; (80057e4 <HAL_GPIO_DeInit+0x160>)
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	089b      	lsrs	r3, r3, #2
 8005724:	3302      	adds	r3, #2
 8005726:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	43da      	mvns	r2, r3
 800572e:	482d      	ldr	r0, [pc, #180]	; (80057e4 <HAL_GPIO_DeInit+0x160>)
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	089b      	lsrs	r3, r3, #2
 8005734:	400a      	ands	r2, r1
 8005736:	3302      	adds	r3, #2
 8005738:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800573c:	4b2e      	ldr	r3, [pc, #184]	; (80057f8 <HAL_GPIO_DeInit+0x174>)
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	43db      	mvns	r3, r3
 8005744:	492c      	ldr	r1, [pc, #176]	; (80057f8 <HAL_GPIO_DeInit+0x174>)
 8005746:	4013      	ands	r3, r2
 8005748:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800574a:	4b2b      	ldr	r3, [pc, #172]	; (80057f8 <HAL_GPIO_DeInit+0x174>)
 800574c:	685a      	ldr	r2, [r3, #4]
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	43db      	mvns	r3, r3
 8005752:	4929      	ldr	r1, [pc, #164]	; (80057f8 <HAL_GPIO_DeInit+0x174>)
 8005754:	4013      	ands	r3, r2
 8005756:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8005758:	4b27      	ldr	r3, [pc, #156]	; (80057f8 <HAL_GPIO_DeInit+0x174>)
 800575a:	689a      	ldr	r2, [r3, #8]
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	43db      	mvns	r3, r3
 8005760:	4925      	ldr	r1, [pc, #148]	; (80057f8 <HAL_GPIO_DeInit+0x174>)
 8005762:	4013      	ands	r3, r2
 8005764:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8005766:	4b24      	ldr	r3, [pc, #144]	; (80057f8 <HAL_GPIO_DeInit+0x174>)
 8005768:	68da      	ldr	r2, [r3, #12]
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	43db      	mvns	r3, r3
 800576e:	4922      	ldr	r1, [pc, #136]	; (80057f8 <HAL_GPIO_DeInit+0x174>)
 8005770:	4013      	ands	r3, r2
 8005772:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005774:	69bb      	ldr	r3, [r7, #24]
 8005776:	2bff      	cmp	r3, #255	; 0xff
 8005778:	d801      	bhi.n	800577e <HAL_GPIO_DeInit+0xfa>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	e001      	b.n	8005782 <HAL_GPIO_DeInit+0xfe>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	3304      	adds	r3, #4
 8005782:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	2bff      	cmp	r3, #255	; 0xff
 8005788:	d802      	bhi.n	8005790 <HAL_GPIO_DeInit+0x10c>
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	e002      	b.n	8005796 <HAL_GPIO_DeInit+0x112>
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	3b08      	subs	r3, #8
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	210f      	movs	r1, #15
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	fa01 f303 	lsl.w	r3, r1, r3
 80057a4:	43db      	mvns	r3, r3
 80057a6:	401a      	ands	r2, r3
 80057a8:	2104      	movs	r1, #4
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	fa01 f303 	lsl.w	r3, r1, r3
 80057b0:	431a      	orrs	r2, r3
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68da      	ldr	r2, [r3, #12]
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	43db      	mvns	r3, r3
 80057be:	401a      	ands	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	3301      	adds	r3, #1
 80057c8:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	fa22 f303 	lsr.w	r3, r2, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f47f af5e 	bne.w	8005694 <HAL_GPIO_DeInit+0x10>
  }
}
 80057d8:	bf00      	nop
 80057da:	bf00      	nop
 80057dc:	3724      	adds	r7, #36	; 0x24
 80057de:	46bd      	mov	sp, r7
 80057e0:	bc80      	pop	{r7}
 80057e2:	4770      	bx	lr
 80057e4:	40010000 	.word	0x40010000
 80057e8:	40010800 	.word	0x40010800
 80057ec:	40010c00 	.word	0x40010c00
 80057f0:	40011000 	.word	0x40011000
 80057f4:	40011400 	.word	0x40011400
 80057f8:	40010400 	.word	0x40010400

080057fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b085      	sub	sp, #20
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	460b      	mov	r3, r1
 8005806:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689a      	ldr	r2, [r3, #8]
 800580c:	887b      	ldrh	r3, [r7, #2]
 800580e:	4013      	ands	r3, r2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d002      	beq.n	800581a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005814:	2301      	movs	r3, #1
 8005816:	73fb      	strb	r3, [r7, #15]
 8005818:	e001      	b.n	800581e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800581a:	2300      	movs	r3, #0
 800581c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800581e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005820:	4618      	mov	r0, r3
 8005822:	3714      	adds	r7, #20
 8005824:	46bd      	mov	sp, r7
 8005826:	bc80      	pop	{r7}
 8005828:	4770      	bx	lr

0800582a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800582a:	b480      	push	{r7}
 800582c:	b083      	sub	sp, #12
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
 8005832:	460b      	mov	r3, r1
 8005834:	807b      	strh	r3, [r7, #2]
 8005836:	4613      	mov	r3, r2
 8005838:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800583a:	787b      	ldrb	r3, [r7, #1]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d003      	beq.n	8005848 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005840:	887a      	ldrh	r2, [r7, #2]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005846:	e003      	b.n	8005850 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005848:	887b      	ldrh	r3, [r7, #2]
 800584a:	041a      	lsls	r2, r3, #16
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	611a      	str	r2, [r3, #16]
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	bc80      	pop	{r7}
 8005858:	4770      	bx	lr

0800585a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800585a:	b480      	push	{r7}
 800585c:	b085      	sub	sp, #20
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
 8005862:	460b      	mov	r3, r1
 8005864:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800586c:	887a      	ldrh	r2, [r7, #2]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	4013      	ands	r3, r2
 8005872:	041a      	lsls	r2, r3, #16
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	43d9      	mvns	r1, r3
 8005878:	887b      	ldrh	r3, [r7, #2]
 800587a:	400b      	ands	r3, r1
 800587c:	431a      	orrs	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	611a      	str	r2, [r3, #16]
}
 8005882:	bf00      	nop
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	bc80      	pop	{r7}
 800588a:	4770      	bx	lr

0800588c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e12b      	b.n	8005af6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d106      	bne.n	80058b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7ff f846 	bl	8004944 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2224      	movs	r2, #36	; 0x24
 80058bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f022 0201 	bic.w	r2, r2, #1
 80058ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80058de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058f0:	f002 fc8a 	bl	8008208 <HAL_RCC_GetPCLK1Freq>
 80058f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	4a81      	ldr	r2, [pc, #516]	; (8005b00 <HAL_I2C_Init+0x274>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d807      	bhi.n	8005910 <HAL_I2C_Init+0x84>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	4a80      	ldr	r2, [pc, #512]	; (8005b04 <HAL_I2C_Init+0x278>)
 8005904:	4293      	cmp	r3, r2
 8005906:	bf94      	ite	ls
 8005908:	2301      	movls	r3, #1
 800590a:	2300      	movhi	r3, #0
 800590c:	b2db      	uxtb	r3, r3
 800590e:	e006      	b.n	800591e <HAL_I2C_Init+0x92>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	4a7d      	ldr	r2, [pc, #500]	; (8005b08 <HAL_I2C_Init+0x27c>)
 8005914:	4293      	cmp	r3, r2
 8005916:	bf94      	ite	ls
 8005918:	2301      	movls	r3, #1
 800591a:	2300      	movhi	r3, #0
 800591c:	b2db      	uxtb	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d001      	beq.n	8005926 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e0e7      	b.n	8005af6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	4a78      	ldr	r2, [pc, #480]	; (8005b0c <HAL_I2C_Init+0x280>)
 800592a:	fba2 2303 	umull	r2, r3, r2, r3
 800592e:	0c9b      	lsrs	r3, r3, #18
 8005930:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	430a      	orrs	r2, r1
 8005944:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6a1b      	ldr	r3, [r3, #32]
 800594c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	4a6a      	ldr	r2, [pc, #424]	; (8005b00 <HAL_I2C_Init+0x274>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d802      	bhi.n	8005960 <HAL_I2C_Init+0xd4>
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	3301      	adds	r3, #1
 800595e:	e009      	b.n	8005974 <HAL_I2C_Init+0xe8>
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005966:	fb02 f303 	mul.w	r3, r2, r3
 800596a:	4a69      	ldr	r2, [pc, #420]	; (8005b10 <HAL_I2C_Init+0x284>)
 800596c:	fba2 2303 	umull	r2, r3, r2, r3
 8005970:	099b      	lsrs	r3, r3, #6
 8005972:	3301      	adds	r3, #1
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	6812      	ldr	r2, [r2, #0]
 8005978:	430b      	orrs	r3, r1
 800597a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005986:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	495c      	ldr	r1, [pc, #368]	; (8005b00 <HAL_I2C_Init+0x274>)
 8005990:	428b      	cmp	r3, r1
 8005992:	d819      	bhi.n	80059c8 <HAL_I2C_Init+0x13c>
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	1e59      	subs	r1, r3, #1
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	fbb1 f3f3 	udiv	r3, r1, r3
 80059a2:	1c59      	adds	r1, r3, #1
 80059a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80059a8:	400b      	ands	r3, r1
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00a      	beq.n	80059c4 <HAL_I2C_Init+0x138>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	1e59      	subs	r1, r3, #1
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80059bc:	3301      	adds	r3, #1
 80059be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c2:	e051      	b.n	8005a68 <HAL_I2C_Init+0x1dc>
 80059c4:	2304      	movs	r3, #4
 80059c6:	e04f      	b.n	8005a68 <HAL_I2C_Init+0x1dc>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d111      	bne.n	80059f4 <HAL_I2C_Init+0x168>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	1e58      	subs	r0, r3, #1
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6859      	ldr	r1, [r3, #4]
 80059d8:	460b      	mov	r3, r1
 80059da:	005b      	lsls	r3, r3, #1
 80059dc:	440b      	add	r3, r1
 80059de:	fbb0 f3f3 	udiv	r3, r0, r3
 80059e2:	3301      	adds	r3, #1
 80059e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	bf0c      	ite	eq
 80059ec:	2301      	moveq	r3, #1
 80059ee:	2300      	movne	r3, #0
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	e012      	b.n	8005a1a <HAL_I2C_Init+0x18e>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	1e58      	subs	r0, r3, #1
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6859      	ldr	r1, [r3, #4]
 80059fc:	460b      	mov	r3, r1
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	440b      	add	r3, r1
 8005a02:	0099      	lsls	r1, r3, #2
 8005a04:	440b      	add	r3, r1
 8005a06:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	bf0c      	ite	eq
 8005a14:	2301      	moveq	r3, #1
 8005a16:	2300      	movne	r3, #0
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d001      	beq.n	8005a22 <HAL_I2C_Init+0x196>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e022      	b.n	8005a68 <HAL_I2C_Init+0x1dc>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d10e      	bne.n	8005a48 <HAL_I2C_Init+0x1bc>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	1e58      	subs	r0, r3, #1
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6859      	ldr	r1, [r3, #4]
 8005a32:	460b      	mov	r3, r1
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	440b      	add	r3, r1
 8005a38:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a46:	e00f      	b.n	8005a68 <HAL_I2C_Init+0x1dc>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	1e58      	subs	r0, r3, #1
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6859      	ldr	r1, [r3, #4]
 8005a50:	460b      	mov	r3, r1
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	440b      	add	r3, r1
 8005a56:	0099      	lsls	r1, r3, #2
 8005a58:	440b      	add	r3, r1
 8005a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a5e:	3301      	adds	r3, #1
 8005a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a68:	6879      	ldr	r1, [r7, #4]
 8005a6a:	6809      	ldr	r1, [r1, #0]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	69da      	ldr	r2, [r3, #28]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005a96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	6911      	ldr	r1, [r2, #16]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	68d2      	ldr	r2, [r2, #12]
 8005aa2:	4311      	orrs	r1, r2
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	6812      	ldr	r2, [r2, #0]
 8005aa8:	430b      	orrs	r3, r1
 8005aaa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	695a      	ldr	r2, [r3, #20]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0201 	orr.w	r2, r2, #1
 8005ad6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	000186a0 	.word	0x000186a0
 8005b04:	001e847f 	.word	0x001e847f
 8005b08:	003d08ff 	.word	0x003d08ff
 8005b0c:	431bde83 	.word	0x431bde83
 8005b10:	10624dd3 	.word	0x10624dd3

08005b14 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e021      	b.n	8005b6a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2224      	movs	r2, #36	; 0x24
 8005b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f022 0201 	bic.w	r2, r2, #1
 8005b3c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7fe ff4e 	bl	80049e0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
	...

08005b74 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b087      	sub	sp, #28
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	607a      	str	r2, [r7, #4]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	460b      	mov	r3, r1
 8005b82:	817b      	strh	r3, [r7, #10]
 8005b84:	4613      	mov	r3, r2
 8005b86:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b20      	cmp	r3, #32
 8005b96:	f040 8085 	bne.w	8005ca4 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005b9a:	4b45      	ldr	r3, [pc, #276]	; (8005cb0 <HAL_I2C_Master_Transmit_IT+0x13c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	08db      	lsrs	r3, r3, #3
 8005ba0:	4a44      	ldr	r2, [pc, #272]	; (8005cb4 <HAL_I2C_Master_Transmit_IT+0x140>)
 8005ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba6:	0a1a      	lsrs	r2, r3, #8
 8005ba8:	4613      	mov	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	009a      	lsls	r2, r3, #2
 8005bb0:	4413      	add	r3, r2
 8005bb2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d116      	bne.n	8005bee <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2220      	movs	r2, #32
 8005bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bda:	f043 0220 	orr.w	r2, r3, #32
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e05b      	b.n	8005ca6 <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d0db      	beq.n	8005bb4 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d101      	bne.n	8005c0a <HAL_I2C_Master_Transmit_IT+0x96>
 8005c06:	2302      	movs	r3, #2
 8005c08:	e04d      	b.n	8005ca6 <HAL_I2C_Master_Transmit_IT+0x132>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0301 	and.w	r3, r3, #1
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d007      	beq.n	8005c30 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0201 	orr.w	r2, r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c3e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2221      	movs	r2, #33	; 0x21
 8005c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2210      	movs	r2, #16
 8005c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2200      	movs	r2, #0
 8005c54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	893a      	ldrh	r2, [r7, #8]
 8005c60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	4a12      	ldr	r2, [pc, #72]	; (8005cb8 <HAL_I2C_Master_Transmit_IT+0x144>)
 8005c70:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005c72:	897a      	ldrh	r2, [r7, #10]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005c8e:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c9e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	e000      	b.n	8005ca6 <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8005ca4:	2302      	movs	r3, #2
  }
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	371c      	adds	r7, #28
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bc80      	pop	{r7}
 8005cae:	4770      	bx	lr
 8005cb0:	20000048 	.word	0x20000048
 8005cb4:	14f8b589 	.word	0x14f8b589
 8005cb8:	ffff0000 	.word	0xffff0000

08005cbc <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	607a      	str	r2, [r7, #4]
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	460b      	mov	r3, r1
 8005cca:	817b      	strh	r3, [r7, #10]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b20      	cmp	r3, #32
 8005cde:	f040 808d 	bne.w	8005dfc <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005ce2:	4b49      	ldr	r3, [pc, #292]	; (8005e08 <HAL_I2C_Master_Receive_IT+0x14c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	08db      	lsrs	r3, r3, #3
 8005ce8:	4a48      	ldr	r2, [pc, #288]	; (8005e0c <HAL_I2C_Master_Receive_IT+0x150>)
 8005cea:	fba2 2303 	umull	r2, r3, r2, r3
 8005cee:	0a1a      	lsrs	r2, r3, #8
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4413      	add	r3, r2
 8005cf6:	009a      	lsls	r2, r3, #2
 8005cf8:	4413      	add	r3, r2
 8005cfa:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d116      	bne.n	8005d36 <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2220      	movs	r2, #32
 8005d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d22:	f043 0220 	orr.w	r2, r3, #32
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e063      	b.n	8005dfe <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d0db      	beq.n	8005cfc <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d101      	bne.n	8005d52 <HAL_I2C_Master_Receive_IT+0x96>
 8005d4e:	2302      	movs	r3, #2
 8005d50:	e055      	b.n	8005dfe <HAL_I2C_Master_Receive_IT+0x142>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d007      	beq.n	8005d78 <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 0201 	orr.w	r2, r2, #1
 8005d76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2222      	movs	r2, #34	; 0x22
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2210      	movs	r2, #16
 8005d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	893a      	ldrh	r2, [r7, #8]
 8005da8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dae:	b29a      	uxth	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	4a16      	ldr	r2, [pc, #88]	; (8005e10 <HAL_I2C_Master_Receive_IT+0x154>)
 8005db8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005dba:	897a      	ldrh	r2, [r7, #10]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	685a      	ldr	r2, [r3, #4]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005dd6:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005de6:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005df6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	e000      	b.n	8005dfe <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 8005dfc:	2302      	movs	r3, #2
  }
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	371c      	adds	r7, #28
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bc80      	pop	{r7}
 8005e06:	4770      	bx	lr
 8005e08:	20000048 	.word	0x20000048
 8005e0c:	14f8b589 	.word	0x14f8b589
 8005e10:	ffff0000 	.word	0xffff0000

08005e14 <HAL_I2C_Master_Abort_IT>:
  * @param  DevAddress Target device address: The device 7 bits address value
  *         in datasheet must be shifted to the left before calling the interface
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	807b      	strh	r3, [r7, #2]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e26:	73fb      	strb	r3, [r7, #15]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(DevAddress);

  /* Abort Master transfer during Receive or Transmit process    */
  if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && (CurrentMode == HAL_I2C_MODE_MASTER))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d138      	bne.n	8005ea8 <HAL_I2C_Master_Abort_IT+0x94>
 8005e36:	7bfb      	ldrb	r3, [r7, #15]
 8005e38:	2b10      	cmp	r3, #16
 8005e3a:	d135      	bne.n	8005ea8 <HAL_I2C_Master_Abort_IT+0x94>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d101      	bne.n	8005e4a <HAL_I2C_Master_Abort_IT+0x36>
 8005e46:	2302      	movs	r3, #2
 8005e48:	e02f      	b.n	8005eaa <HAL_I2C_Master_Abort_IT+0x96>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    hi2c->PreviousState = I2C_STATE_NONE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_ABORT;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2260      	movs	r2, #96	; 0x60
 8005e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e6e:	601a      	str	r2, [r3, #0]

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e7e:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e94:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f001 fa92 	bl	80073c8 <I2C_ITError>

    return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	e000      	b.n	8005eaa <HAL_I2C_Master_Abort_IT+0x96>
  else
  {
    /* Wrong usage of abort function */
    /* This function should be used only in case of abort monitored by master device */
    /* Or periphal is not in busy state, mean there is no active sequence to be abort */
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
  }
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b088      	sub	sp, #32
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eca:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ed2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eda:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005edc:	7bfb      	ldrb	r3, [r7, #15]
 8005ede:	2b10      	cmp	r3, #16
 8005ee0:	d003      	beq.n	8005eea <HAL_I2C_EV_IRQHandler+0x38>
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	2b40      	cmp	r3, #64	; 0x40
 8005ee6:	f040 80c1 	bne.w	800606c <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	695b      	ldr	r3, [r3, #20]
 8005ef8:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	f003 0301 	and.w	r3, r3, #1
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d10d      	bne.n	8005f20 <HAL_I2C_EV_IRQHandler+0x6e>
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005f0a:	d003      	beq.n	8005f14 <HAL_I2C_EV_IRQHandler+0x62>
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005f12:	d101      	bne.n	8005f18 <HAL_I2C_EV_IRQHandler+0x66>
 8005f14:	2301      	movs	r3, #1
 8005f16:	e000      	b.n	8005f1a <HAL_I2C_EV_IRQHandler+0x68>
 8005f18:	2300      	movs	r3, #0
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	f000 8132 	beq.w	8006184 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00c      	beq.n	8005f44 <HAL_I2C_EV_IRQHandler+0x92>
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	0a5b      	lsrs	r3, r3, #9
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d006      	beq.n	8005f44 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f001 fc52 	bl	80077e0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 fd53 	bl	80069e8 <I2C_Master_SB>
 8005f42:	e092      	b.n	800606a <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	08db      	lsrs	r3, r3, #3
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d009      	beq.n	8005f64 <HAL_I2C_EV_IRQHandler+0xb2>
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	0a5b      	lsrs	r3, r3, #9
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f000 fdc8 	bl	8006af2 <I2C_Master_ADD10>
 8005f62:	e082      	b.n	800606a <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	085b      	lsrs	r3, r3, #1
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d009      	beq.n	8005f84 <HAL_I2C_EV_IRQHandler+0xd2>
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	0a5b      	lsrs	r3, r3, #9
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d003      	beq.n	8005f84 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 fde1 	bl	8006b44 <I2C_Master_ADDR>
 8005f82:	e072      	b.n	800606a <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005f84:	69bb      	ldr	r3, [r7, #24]
 8005f86:	089b      	lsrs	r3, r3, #2
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d03b      	beq.n	8006008 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f9e:	f000 80f3 	beq.w	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	09db      	lsrs	r3, r3, #7
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00f      	beq.n	8005fce <HAL_I2C_EV_IRQHandler+0x11c>
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	0a9b      	lsrs	r3, r3, #10
 8005fb2:	f003 0301 	and.w	r3, r3, #1
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d009      	beq.n	8005fce <HAL_I2C_EV_IRQHandler+0x11c>
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	089b      	lsrs	r3, r3, #2
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d103      	bne.n	8005fce <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 f9cd 	bl	8006366 <I2C_MasterTransmit_TXE>
 8005fcc:	e04d      	b.n	800606a <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	089b      	lsrs	r3, r3, #2
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	f000 80d6 	beq.w	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	0a5b      	lsrs	r3, r3, #9
 8005fe0:	f003 0301 	and.w	r3, r3, #1
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 80cf 	beq.w	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005fea:	7bbb      	ldrb	r3, [r7, #14]
 8005fec:	2b21      	cmp	r3, #33	; 0x21
 8005fee:	d103      	bne.n	8005ff8 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 fa54 	bl	800649e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ff6:	e0c7      	b.n	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	2b40      	cmp	r3, #64	; 0x40
 8005ffc:	f040 80c4 	bne.w	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 fac2 	bl	800658a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006006:	e0bf      	b.n	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006012:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006016:	f000 80b7 	beq.w	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	099b      	lsrs	r3, r3, #6
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00f      	beq.n	8006046 <HAL_I2C_EV_IRQHandler+0x194>
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	0a9b      	lsrs	r3, r3, #10
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	2b00      	cmp	r3, #0
 8006030:	d009      	beq.n	8006046 <HAL_I2C_EV_IRQHandler+0x194>
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	089b      	lsrs	r3, r3, #2
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	2b00      	cmp	r3, #0
 800603c:	d103      	bne.n	8006046 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 fb37 	bl	80066b2 <I2C_MasterReceive_RXNE>
 8006044:	e011      	b.n	800606a <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	089b      	lsrs	r3, r3, #2
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	f000 809a 	beq.w	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	0a5b      	lsrs	r3, r3, #9
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	2b00      	cmp	r3, #0
 800605e:	f000 8093 	beq.w	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 fbd6 	bl	8006814 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006068:	e08e      	b.n	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
 800606a:	e08d      	b.n	8006188 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006070:	2b00      	cmp	r3, #0
 8006072:	d004      	beq.n	800607e <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	61fb      	str	r3, [r7, #28]
 800607c:	e007      	b.n	800608e <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	085b      	lsrs	r3, r3, #1
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	2b00      	cmp	r3, #0
 8006098:	d012      	beq.n	80060c0 <HAL_I2C_EV_IRQHandler+0x20e>
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	0a5b      	lsrs	r3, r3, #9
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00c      	beq.n	80060c0 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d003      	beq.n	80060b6 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	699b      	ldr	r3, [r3, #24]
 80060b4:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80060b6:	69b9      	ldr	r1, [r7, #24]
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f000 ff9a 	bl	8006ff2 <I2C_Slave_ADDR>
 80060be:	e066      	b.n	800618e <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	091b      	lsrs	r3, r3, #4
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d009      	beq.n	80060e0 <HAL_I2C_EV_IRQHandler+0x22e>
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	0a5b      	lsrs	r3, r3, #9
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d003      	beq.n	80060e0 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 ffd5 	bl	8007088 <I2C_Slave_STOPF>
 80060de:	e056      	b.n	800618e <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80060e0:	7bbb      	ldrb	r3, [r7, #14]
 80060e2:	2b21      	cmp	r3, #33	; 0x21
 80060e4:	d002      	beq.n	80060ec <HAL_I2C_EV_IRQHandler+0x23a>
 80060e6:	7bbb      	ldrb	r3, [r7, #14]
 80060e8:	2b29      	cmp	r3, #41	; 0x29
 80060ea:	d125      	bne.n	8006138 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	09db      	lsrs	r3, r3, #7
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00f      	beq.n	8006118 <HAL_I2C_EV_IRQHandler+0x266>
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	0a9b      	lsrs	r3, r3, #10
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d009      	beq.n	8006118 <HAL_I2C_EV_IRQHandler+0x266>
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	089b      	lsrs	r3, r3, #2
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	2b00      	cmp	r3, #0
 800610e:	d103      	bne.n	8006118 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 feb2 	bl	8006e7a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006116:	e039      	b.n	800618c <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	089b      	lsrs	r3, r3, #2
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	2b00      	cmp	r3, #0
 8006122:	d033      	beq.n	800618c <HAL_I2C_EV_IRQHandler+0x2da>
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	0a5b      	lsrs	r3, r3, #9
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	2b00      	cmp	r3, #0
 800612e:	d02d      	beq.n	800618c <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 fedf 	bl	8006ef4 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006136:	e029      	b.n	800618c <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	099b      	lsrs	r3, r3, #6
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00f      	beq.n	8006164 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	0a9b      	lsrs	r3, r3, #10
 8006148:	f003 0301 	and.w	r3, r3, #1
 800614c:	2b00      	cmp	r3, #0
 800614e:	d009      	beq.n	8006164 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	089b      	lsrs	r3, r3, #2
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b00      	cmp	r3, #0
 800615a:	d103      	bne.n	8006164 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 fee9 	bl	8006f34 <I2C_SlaveReceive_RXNE>
 8006162:	e014      	b.n	800618e <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	089b      	lsrs	r3, r3, #2
 8006168:	f003 0301 	and.w	r3, r3, #1
 800616c:	2b00      	cmp	r3, #0
 800616e:	d00e      	beq.n	800618e <HAL_I2C_EV_IRQHandler+0x2dc>
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	0a5b      	lsrs	r3, r3, #9
 8006174:	f003 0301 	and.w	r3, r3, #1
 8006178:	2b00      	cmp	r3, #0
 800617a:	d008      	beq.n	800618e <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 ff17 	bl	8006fb0 <I2C_SlaveReceive_BTF>
 8006182:	e004      	b.n	800618e <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006184:	bf00      	nop
 8006186:	e002      	b.n	800618e <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006188:	bf00      	nop
 800618a:	e000      	b.n	800618e <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800618c:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800618e:	3720      	adds	r7, #32
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08a      	sub	sp, #40	; 0x28
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80061ac:	2300      	movs	r3, #0
 80061ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061b6:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80061b8:	6a3b      	ldr	r3, [r7, #32]
 80061ba:	0a1b      	lsrs	r3, r3, #8
 80061bc:	f003 0301 	and.w	r3, r3, #1
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d016      	beq.n	80061f2 <HAL_I2C_ER_IRQHandler+0x5e>
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	0a1b      	lsrs	r3, r3, #8
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d010      	beq.n	80061f2 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80061d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d2:	f043 0301 	orr.w	r3, r3, #1
 80061d6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061e0:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061f0:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80061f2:	6a3b      	ldr	r3, [r7, #32]
 80061f4:	0a5b      	lsrs	r3, r3, #9
 80061f6:	f003 0301 	and.w	r3, r3, #1
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00e      	beq.n	800621c <HAL_I2C_ER_IRQHandler+0x88>
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	0a1b      	lsrs	r3, r3, #8
 8006202:	f003 0301 	and.w	r3, r3, #1
 8006206:	2b00      	cmp	r3, #0
 8006208:	d008      	beq.n	800621c <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620c:	f043 0302 	orr.w	r3, r3, #2
 8006210:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800621a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800621c:	6a3b      	ldr	r3, [r7, #32]
 800621e:	0a9b      	lsrs	r3, r3, #10
 8006220:	f003 0301 	and.w	r3, r3, #1
 8006224:	2b00      	cmp	r3, #0
 8006226:	d03f      	beq.n	80062a8 <HAL_I2C_ER_IRQHandler+0x114>
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	0a1b      	lsrs	r3, r3, #8
 800622c:	f003 0301 	and.w	r3, r3, #1
 8006230:	2b00      	cmp	r3, #0
 8006232:	d039      	beq.n	80062a8 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8006234:	7efb      	ldrb	r3, [r7, #27]
 8006236:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800623c:	b29b      	uxth	r3, r3
 800623e:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006246:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800624c:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800624e:	7ebb      	ldrb	r3, [r7, #26]
 8006250:	2b20      	cmp	r3, #32
 8006252:	d112      	bne.n	800627a <HAL_I2C_ER_IRQHandler+0xe6>
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10f      	bne.n	800627a <HAL_I2C_ER_IRQHandler+0xe6>
 800625a:	7cfb      	ldrb	r3, [r7, #19]
 800625c:	2b21      	cmp	r3, #33	; 0x21
 800625e:	d008      	beq.n	8006272 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006260:	7cfb      	ldrb	r3, [r7, #19]
 8006262:	2b29      	cmp	r3, #41	; 0x29
 8006264:	d005      	beq.n	8006272 <HAL_I2C_ER_IRQHandler+0xde>
 8006266:	7cfb      	ldrb	r3, [r7, #19]
 8006268:	2b28      	cmp	r3, #40	; 0x28
 800626a:	d106      	bne.n	800627a <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2b21      	cmp	r3, #33	; 0x21
 8006270:	d103      	bne.n	800627a <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f001 f838 	bl	80072e8 <I2C_Slave_AF>
 8006278:	e016      	b.n	80062a8 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006282:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006286:	f043 0304 	orr.w	r3, r3, #4
 800628a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800628c:	7efb      	ldrb	r3, [r7, #27]
 800628e:	2b10      	cmp	r3, #16
 8006290:	d002      	beq.n	8006298 <HAL_I2C_ER_IRQHandler+0x104>
 8006292:	7efb      	ldrb	r3, [r7, #27]
 8006294:	2b40      	cmp	r3, #64	; 0x40
 8006296:	d107      	bne.n	80062a8 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062a6:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80062a8:	6a3b      	ldr	r3, [r7, #32]
 80062aa:	0adb      	lsrs	r3, r3, #11
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00e      	beq.n	80062d2 <HAL_I2C_ER_IRQHandler+0x13e>
 80062b4:	69fb      	ldr	r3, [r7, #28]
 80062b6:	0a1b      	lsrs	r3, r3, #8
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d008      	beq.n	80062d2 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c2:	f043 0308 	orr.w	r3, r3, #8
 80062c6:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80062d0:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80062d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d008      	beq.n	80062ea <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062de:	431a      	orrs	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f001 f86f 	bl	80073c8 <I2C_ITError>
  }
}
 80062ea:	bf00      	nop
 80062ec:	3728      	adds	r7, #40	; 0x28
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b083      	sub	sp, #12
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	bc80      	pop	{r7}
 8006302:	4770      	bx	lr

08006304 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800630c:	bf00      	nop
 800630e:	370c      	adds	r7, #12
 8006310:	46bd      	mov	sp, r7
 8006312:	bc80      	pop	{r7}
 8006314:	4770      	bx	lr

08006316 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006316:	b480      	push	{r7}
 8006318:	b083      	sub	sp, #12
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
 800631e:	460b      	mov	r3, r1
 8006320:	70fb      	strb	r3, [r7, #3]
 8006322:	4613      	mov	r3, r2
 8006324:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006326:	bf00      	nop
 8006328:	370c      	adds	r7, #12
 800632a:	46bd      	mov	sp, r7
 800632c:	bc80      	pop	{r7}
 800632e:	4770      	bx	lr

08006330 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	bc80      	pop	{r7}
 8006340:	4770      	bx	lr

08006342 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006342:	b480      	push	{r7}
 8006344:	b083      	sub	sp, #12
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800634a:	bf00      	nop
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	bc80      	pop	{r7}
 8006352:	4770      	bx	lr

08006354 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	bc80      	pop	{r7}
 8006364:	4770      	bx	lr

08006366 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b084      	sub	sp, #16
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006374:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800637c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006382:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006388:	2b00      	cmp	r3, #0
 800638a:	d150      	bne.n	800642e <I2C_MasterTransmit_TXE+0xc8>
 800638c:	7bfb      	ldrb	r3, [r7, #15]
 800638e:	2b21      	cmp	r3, #33	; 0x21
 8006390:	d14d      	bne.n	800642e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	2b08      	cmp	r3, #8
 8006396:	d01d      	beq.n	80063d4 <I2C_MasterTransmit_TXE+0x6e>
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	2b20      	cmp	r3, #32
 800639c:	d01a      	beq.n	80063d4 <I2C_MasterTransmit_TXE+0x6e>
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80063a4:	d016      	beq.n	80063d4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	685a      	ldr	r2, [r3, #4]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063b4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2211      	movs	r2, #17
 80063ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f7fc f9e5 	bl	800279c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80063d2:	e060      	b.n	8006496 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	685a      	ldr	r2, [r3, #4]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063e2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063f2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2220      	movs	r2, #32
 80063fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b40      	cmp	r3, #64	; 0x40
 800640c:	d107      	bne.n	800641e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7ff ff93 	bl	8006342 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800641c:	e03b      	b.n	8006496 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7fc f9b8 	bl	800279c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800642c:	e033      	b.n	8006496 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800642e:	7bfb      	ldrb	r3, [r7, #15]
 8006430:	2b21      	cmp	r3, #33	; 0x21
 8006432:	d005      	beq.n	8006440 <I2C_MasterTransmit_TXE+0xda>
 8006434:	7bbb      	ldrb	r3, [r7, #14]
 8006436:	2b40      	cmp	r3, #64	; 0x40
 8006438:	d12d      	bne.n	8006496 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800643a:	7bfb      	ldrb	r3, [r7, #15]
 800643c:	2b22      	cmp	r3, #34	; 0x22
 800643e:	d12a      	bne.n	8006496 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006444:	b29b      	uxth	r3, r3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d108      	bne.n	800645c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006458:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800645a:	e01c      	b.n	8006496 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b40      	cmp	r3, #64	; 0x40
 8006466:	d103      	bne.n	8006470 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f88e 	bl	800658a <I2C_MemoryTransmit_TXE_BTF>
}
 800646e:	e012      	b.n	8006496 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006474:	781a      	ldrb	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006480:	1c5a      	adds	r2, r3, #1
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800648a:	b29b      	uxth	r3, r3
 800648c:	3b01      	subs	r3, #1
 800648e:	b29a      	uxth	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006494:	e7ff      	b.n	8006496 <I2C_MasterTransmit_TXE+0x130>
 8006496:	bf00      	nop
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b084      	sub	sp, #16
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064aa:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	2b21      	cmp	r3, #33	; 0x21
 80064b6:	d164      	bne.n	8006582 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064bc:	b29b      	uxth	r3, r3
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d012      	beq.n	80064e8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c6:	781a      	ldrb	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d2:	1c5a      	adds	r2, r3, #1
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064dc:	b29b      	uxth	r3, r3
 80064de:	3b01      	subs	r3, #1
 80064e0:	b29a      	uxth	r2, r3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80064e6:	e04c      	b.n	8006582 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2b08      	cmp	r3, #8
 80064ec:	d01d      	beq.n	800652a <I2C_MasterTransmit_BTF+0x8c>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2b20      	cmp	r3, #32
 80064f2:	d01a      	beq.n	800652a <I2C_MasterTransmit_BTF+0x8c>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80064fa:	d016      	beq.n	800652a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685a      	ldr	r2, [r3, #4]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800650a:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2211      	movs	r2, #17
 8006510:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2220      	movs	r2, #32
 800651e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7fc f93a 	bl	800279c <HAL_I2C_MasterTxCpltCallback>
}
 8006528:	e02b      	b.n	8006582 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	685a      	ldr	r2, [r3, #4]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006538:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006548:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2220      	movs	r2, #32
 8006554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b40      	cmp	r3, #64	; 0x40
 8006562:	d107      	bne.n	8006574 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7ff fee8 	bl	8006342 <HAL_I2C_MemTxCpltCallback>
}
 8006572:	e006      	b.n	8006582 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f7fc f90d 	bl	800279c <HAL_I2C_MasterTxCpltCallback>
}
 8006582:	bf00      	nop
 8006584:	3710      	adds	r7, #16
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800658a:	b580      	push	{r7, lr}
 800658c:	b084      	sub	sp, #16
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006598:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d11d      	bne.n	80065de <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d10b      	bne.n	80065c2 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065ae:	b2da      	uxtb	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ba:	1c9a      	adds	r2, r3, #2
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80065c0:	e073      	b.n	80066aa <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	121b      	asrs	r3, r3, #8
 80065ca:	b2da      	uxtb	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065d6:	1c5a      	adds	r2, r3, #1
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	651a      	str	r2, [r3, #80]	; 0x50
}
 80065dc:	e065      	b.n	80066aa <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d10b      	bne.n	80065fe <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065ea:	b2da      	uxtb	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065f6:	1c5a      	adds	r2, r3, #1
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	651a      	str	r2, [r3, #80]	; 0x50
}
 80065fc:	e055      	b.n	80066aa <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006602:	2b02      	cmp	r3, #2
 8006604:	d151      	bne.n	80066aa <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006606:	7bfb      	ldrb	r3, [r7, #15]
 8006608:	2b22      	cmp	r3, #34	; 0x22
 800660a:	d10d      	bne.n	8006628 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800661a:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006620:	1c5a      	adds	r2, r3, #1
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006626:	e040      	b.n	80066aa <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800662c:	b29b      	uxth	r3, r3
 800662e:	2b00      	cmp	r3, #0
 8006630:	d015      	beq.n	800665e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006632:	7bfb      	ldrb	r3, [r7, #15]
 8006634:	2b21      	cmp	r3, #33	; 0x21
 8006636:	d112      	bne.n	800665e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663c:	781a      	ldrb	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006648:	1c5a      	adds	r2, r3, #1
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006652:	b29b      	uxth	r3, r3
 8006654:	3b01      	subs	r3, #1
 8006656:	b29a      	uxth	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800665c:	e025      	b.n	80066aa <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006662:	b29b      	uxth	r3, r3
 8006664:	2b00      	cmp	r3, #0
 8006666:	d120      	bne.n	80066aa <I2C_MemoryTransmit_TXE_BTF+0x120>
 8006668:	7bfb      	ldrb	r3, [r7, #15]
 800666a:	2b21      	cmp	r3, #33	; 0x21
 800666c:	d11d      	bne.n	80066aa <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	685a      	ldr	r2, [r3, #4]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800667c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800668c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2220      	movs	r2, #32
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff fe4c 	bl	8006342 <HAL_I2C_MemTxCpltCallback>
}
 80066aa:	bf00      	nop
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}

080066b2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80066b2:	b580      	push	{r7, lr}
 80066b4:	b084      	sub	sp, #16
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b22      	cmp	r3, #34	; 0x22
 80066c4:	f040 80a2 	bne.w	800680c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2b03      	cmp	r3, #3
 80066d4:	d921      	bls.n	800671a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	691a      	ldr	r2, [r3, #16]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e0:	b2d2      	uxtb	r2, r2
 80066e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	3b01      	subs	r3, #1
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006700:	b29b      	uxth	r3, r3
 8006702:	2b03      	cmp	r3, #3
 8006704:	f040 8082 	bne.w	800680c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006716:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006718:	e078      	b.n	800680c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671e:	2b02      	cmp	r3, #2
 8006720:	d074      	beq.n	800680c <I2C_MasterReceive_RXNE+0x15a>
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d002      	beq.n	800672e <I2C_MasterReceive_RXNE+0x7c>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d16e      	bne.n	800680c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f001 f824 	bl	800777c <I2C_WaitOnSTOPRequestThroughIT>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d142      	bne.n	80067c0 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006748:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006758:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	691a      	ldr	r2, [r3, #16]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006764:	b2d2      	uxtb	r2, r2
 8006766:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800676c:	1c5a      	adds	r2, r3, #1
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006776:	b29b      	uxth	r3, r3
 8006778:	3b01      	subs	r3, #1
 800677a:	b29a      	uxth	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2220      	movs	r2, #32
 8006784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b40      	cmp	r3, #64	; 0x40
 8006792:	d10a      	bne.n	80067aa <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7ff fdd6 	bl	8006354 <HAL_I2C_MemRxCpltCallback>
}
 80067a8:	e030      	b.n	800680c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2212      	movs	r2, #18
 80067b6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f7fb ffff 	bl	80027bc <HAL_I2C_MasterRxCpltCallback>
}
 80067be:	e025      	b.n	800680c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80067ce:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	691a      	ldr	r2, [r3, #16]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067da:	b2d2      	uxtb	r2, r2
 80067dc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e2:	1c5a      	adds	r2, r3, #1
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	3b01      	subs	r3, #1
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2220      	movs	r2, #32
 80067fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fb ffe8 	bl	80027dc <HAL_I2C_ErrorCallback>
}
 800680c:	bf00      	nop
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006820:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006826:	b29b      	uxth	r3, r3
 8006828:	2b04      	cmp	r3, #4
 800682a:	d11b      	bne.n	8006864 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685a      	ldr	r2, [r3, #4]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800683a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	691a      	ldr	r2, [r3, #16]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006846:	b2d2      	uxtb	r2, r2
 8006848:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684e:	1c5a      	adds	r2, r3, #1
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006858:	b29b      	uxth	r3, r3
 800685a:	3b01      	subs	r3, #1
 800685c:	b29a      	uxth	r2, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006862:	e0bd      	b.n	80069e0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006868:	b29b      	uxth	r3, r3
 800686a:	2b03      	cmp	r3, #3
 800686c:	d129      	bne.n	80068c2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	685a      	ldr	r2, [r3, #4]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800687c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2b04      	cmp	r3, #4
 8006882:	d00a      	beq.n	800689a <I2C_MasterReceive_BTF+0x86>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2b02      	cmp	r3, #2
 8006888:	d007      	beq.n	800689a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006898:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	691a      	ldr	r2, [r3, #16]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a4:	b2d2      	uxtb	r2, r2
 80068a6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ac:	1c5a      	adds	r2, r3, #1
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	3b01      	subs	r3, #1
 80068ba:	b29a      	uxth	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80068c0:	e08e      	b.n	80069e0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	2b02      	cmp	r3, #2
 80068ca:	d176      	bne.n	80069ba <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d002      	beq.n	80068d8 <I2C_MasterReceive_BTF+0xc4>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2b10      	cmp	r3, #16
 80068d6:	d108      	bne.n	80068ea <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068e6:	601a      	str	r2, [r3, #0]
 80068e8:	e019      	b.n	800691e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d002      	beq.n	80068f6 <I2C_MasterReceive_BTF+0xe2>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d108      	bne.n	8006908 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006904:	601a      	str	r2, [r3, #0]
 8006906:	e00a      	b.n	800691e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2b10      	cmp	r3, #16
 800690c:	d007      	beq.n	800691e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800691c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	691a      	ldr	r2, [r3, #16]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006928:	b2d2      	uxtb	r2, r2
 800692a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006930:	1c5a      	adds	r2, r3, #1
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800693a:	b29b      	uxth	r3, r3
 800693c:	3b01      	subs	r3, #1
 800693e:	b29a      	uxth	r2, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	691a      	ldr	r2, [r3, #16]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694e:	b2d2      	uxtb	r2, r2
 8006950:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006956:	1c5a      	adds	r2, r3, #1
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006960:	b29b      	uxth	r3, r3
 8006962:	3b01      	subs	r3, #1
 8006964:	b29a      	uxth	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	685a      	ldr	r2, [r3, #4]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006978:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2220      	movs	r2, #32
 800697e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006988:	b2db      	uxtb	r3, r3
 800698a:	2b40      	cmp	r3, #64	; 0x40
 800698c:	d10a      	bne.n	80069a4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f7ff fcd9 	bl	8006354 <HAL_I2C_MemRxCpltCallback>
}
 80069a2:	e01d      	b.n	80069e0 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2212      	movs	r2, #18
 80069b0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7fb ff02 	bl	80027bc <HAL_I2C_MasterRxCpltCallback>
}
 80069b8:	e012      	b.n	80069e0 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	691a      	ldr	r2, [r3, #16]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c4:	b2d2      	uxtb	r2, r2
 80069c6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069cc:	1c5a      	adds	r2, r3, #1
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	3b01      	subs	r3, #1
 80069da:	b29a      	uxth	r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80069e0:	bf00      	nop
 80069e2:	3710      	adds	r7, #16
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	2b40      	cmp	r3, #64	; 0x40
 80069fa:	d117      	bne.n	8006a2c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d109      	bne.n	8006a18 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a14:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006a16:	e067      	b.n	8006ae8 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	f043 0301 	orr.w	r3, r3, #1
 8006a22:	b2da      	uxtb	r2, r3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	611a      	str	r2, [r3, #16]
}
 8006a2a:	e05d      	b.n	8006ae8 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a34:	d133      	bne.n	8006a9e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	2b21      	cmp	r3, #33	; 0x21
 8006a40:	d109      	bne.n	8006a56 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	461a      	mov	r2, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a52:	611a      	str	r2, [r3, #16]
 8006a54:	e008      	b.n	8006a68 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	f043 0301 	orr.w	r3, r3, #1
 8006a60:	b2da      	uxtb	r2, r3
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d004      	beq.n	8006a7a <I2C_Master_SB+0x92>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d108      	bne.n	8006a8c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d032      	beq.n	8006ae8 <I2C_Master_SB+0x100>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d02d      	beq.n	8006ae8 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a9a:	605a      	str	r2, [r3, #4]
}
 8006a9c:	e024      	b.n	8006ae8 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10e      	bne.n	8006ac4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	11db      	asrs	r3, r3, #7
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	f003 0306 	and.w	r3, r3, #6
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	f063 030f 	orn	r3, r3, #15
 8006aba:	b2da      	uxtb	r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	611a      	str	r2, [r3, #16]
}
 8006ac2:	e011      	b.n	8006ae8 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d10d      	bne.n	8006ae8 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	11db      	asrs	r3, r3, #7
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	f003 0306 	and.w	r3, r3, #6
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	f063 030e 	orn	r3, r3, #14
 8006ae0:	b2da      	uxtb	r2, r3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	611a      	str	r2, [r3, #16]
}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bc80      	pop	{r7}
 8006af0:	4770      	bx	lr

08006af2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006af2:	b480      	push	{r7}
 8006af4:	b083      	sub	sp, #12
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006afe:	b2da      	uxtb	r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d004      	beq.n	8006b18 <I2C_Master_ADD10+0x26>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d108      	bne.n	8006b2a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00c      	beq.n	8006b3a <I2C_Master_ADD10+0x48>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d007      	beq.n	8006b3a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b38:	605a      	str	r2, [r3, #4]
  }
}
 8006b3a:	bf00      	nop
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bc80      	pop	{r7}
 8006b42:	4770      	bx	lr

08006b44 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b091      	sub	sp, #68	; 0x44
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b52:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b5a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b60:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b22      	cmp	r3, #34	; 0x22
 8006b6c:	f040 8174 	bne.w	8006e58 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d10f      	bne.n	8006b98 <I2C_Master_ADDR+0x54>
 8006b78:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006b7c:	2b40      	cmp	r3, #64	; 0x40
 8006b7e:	d10b      	bne.n	8006b98 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b80:	2300      	movs	r3, #0
 8006b82:	633b      	str	r3, [r7, #48]	; 0x30
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	695b      	ldr	r3, [r3, #20]
 8006b8a:	633b      	str	r3, [r7, #48]	; 0x30
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	633b      	str	r3, [r7, #48]	; 0x30
 8006b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b96:	e16b      	b.n	8006e70 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d11d      	bne.n	8006bdc <I2C_Master_ADDR+0x98>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	691b      	ldr	r3, [r3, #16]
 8006ba4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006ba8:	d118      	bne.n	8006bdc <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006baa:	2300      	movs	r3, #0
 8006bac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	695b      	ldr	r3, [r3, #20]
 8006bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bce:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bd4:	1c5a      	adds	r2, r3, #1
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	651a      	str	r2, [r3, #80]	; 0x50
 8006bda:	e149      	b.n	8006e70 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d113      	bne.n	8006c0e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006be6:	2300      	movs	r3, #0
 8006be8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	695b      	ldr	r3, [r3, #20]
 8006bf0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	699b      	ldr	r3, [r3, #24]
 8006bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c0a:	601a      	str	r2, [r3, #0]
 8006c0c:	e120      	b.n	8006e50 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	f040 808a 	bne.w	8006d2e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c20:	d137      	bne.n	8006c92 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c30:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c40:	d113      	bne.n	8006c6a <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c50:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c52:	2300      	movs	r3, #0
 8006c54:	627b      	str	r3, [r7, #36]	; 0x24
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	695b      	ldr	r3, [r3, #20]
 8006c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	627b      	str	r3, [r7, #36]	; 0x24
 8006c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c68:	e0f2      	b.n	8006e50 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	623b      	str	r3, [r7, #32]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	623b      	str	r3, [r7, #32]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	699b      	ldr	r3, [r3, #24]
 8006c7c:	623b      	str	r3, [r7, #32]
 8006c7e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c8e:	601a      	str	r2, [r3, #0]
 8006c90:	e0de      	b.n	8006e50 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c94:	2b08      	cmp	r3, #8
 8006c96:	d02e      	beq.n	8006cf6 <I2C_Master_ADDR+0x1b2>
 8006c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c9a:	2b20      	cmp	r3, #32
 8006c9c:	d02b      	beq.n	8006cf6 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ca0:	2b12      	cmp	r3, #18
 8006ca2:	d102      	bne.n	8006caa <I2C_Master_ADDR+0x166>
 8006ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d125      	bne.n	8006cf6 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cac:	2b04      	cmp	r3, #4
 8006cae:	d00e      	beq.n	8006cce <I2C_Master_ADDR+0x18a>
 8006cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d00b      	beq.n	8006cce <I2C_Master_ADDR+0x18a>
 8006cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb8:	2b10      	cmp	r3, #16
 8006cba:	d008      	beq.n	8006cce <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	e007      	b.n	8006cde <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006cdc:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cde:	2300      	movs	r3, #0
 8006ce0:	61fb      	str	r3, [r7, #28]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	61fb      	str	r3, [r7, #28]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	699b      	ldr	r3, [r3, #24]
 8006cf0:	61fb      	str	r3, [r7, #28]
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	e0ac      	b.n	8006e50 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d04:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d06:	2300      	movs	r3, #0
 8006d08:	61bb      	str	r3, [r7, #24]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	695b      	ldr	r3, [r3, #20]
 8006d10:	61bb      	str	r3, [r7, #24]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	61bb      	str	r3, [r7, #24]
 8006d1a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d2a:	601a      	str	r2, [r3, #0]
 8006d2c:	e090      	b.n	8006e50 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d158      	bne.n	8006dea <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d3a:	2b04      	cmp	r3, #4
 8006d3c:	d021      	beq.n	8006d82 <I2C_Master_ADDR+0x23e>
 8006d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d01e      	beq.n	8006d82 <I2C_Master_ADDR+0x23e>
 8006d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d46:	2b10      	cmp	r3, #16
 8006d48:	d01b      	beq.n	8006d82 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d58:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	617b      	str	r3, [r7, #20]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	695b      	ldr	r3, [r3, #20]
 8006d64:	617b      	str	r3, [r7, #20]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	699b      	ldr	r3, [r3, #24]
 8006d6c:	617b      	str	r3, [r7, #20]
 8006d6e:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d7e:	601a      	str	r2, [r3, #0]
 8006d80:	e012      	b.n	8006da8 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d90:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d92:	2300      	movs	r3, #0
 8006d94:	613b      	str	r3, [r7, #16]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	695b      	ldr	r3, [r3, #20]
 8006d9c:	613b      	str	r3, [r7, #16]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	613b      	str	r3, [r7, #16]
 8006da6:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006db2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006db6:	d14b      	bne.n	8006e50 <I2C_Master_ADDR+0x30c>
 8006db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006dbe:	d00b      	beq.n	8006dd8 <I2C_Master_ADDR+0x294>
 8006dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d008      	beq.n	8006dd8 <I2C_Master_ADDR+0x294>
 8006dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d005      	beq.n	8006dd8 <I2C_Master_ADDR+0x294>
 8006dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dce:	2b10      	cmp	r3, #16
 8006dd0:	d002      	beq.n	8006dd8 <I2C_Master_ADDR+0x294>
 8006dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd4:	2b20      	cmp	r3, #32
 8006dd6:	d13b      	bne.n	8006e50 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	685a      	ldr	r2, [r3, #4]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006de6:	605a      	str	r2, [r3, #4]
 8006de8:	e032      	b.n	8006e50 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006df8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e08:	d117      	bne.n	8006e3a <I2C_Master_ADDR+0x2f6>
 8006e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e0c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e10:	d00b      	beq.n	8006e2a <I2C_Master_ADDR+0x2e6>
 8006e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d008      	beq.n	8006e2a <I2C_Master_ADDR+0x2e6>
 8006e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e1a:	2b08      	cmp	r3, #8
 8006e1c:	d005      	beq.n	8006e2a <I2C_Master_ADDR+0x2e6>
 8006e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e20:	2b10      	cmp	r3, #16
 8006e22:	d002      	beq.n	8006e2a <I2C_Master_ADDR+0x2e6>
 8006e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e26:	2b20      	cmp	r3, #32
 8006e28:	d107      	bne.n	8006e3a <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006e38:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	60fb      	str	r3, [r7, #12]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	60fb      	str	r3, [r7, #12]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	60fb      	str	r3, [r7, #12]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006e56:	e00b      	b.n	8006e70 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e58:	2300      	movs	r3, #0
 8006e5a:	60bb      	str	r3, [r7, #8]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	60bb      	str	r3, [r7, #8]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	60bb      	str	r3, [r7, #8]
 8006e6c:	68bb      	ldr	r3, [r7, #8]
}
 8006e6e:	e7ff      	b.n	8006e70 <I2C_Master_ADDR+0x32c>
 8006e70:	bf00      	nop
 8006e72:	3744      	adds	r7, #68	; 0x44
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bc80      	pop	{r7}
 8006e78:	4770      	bx	lr

08006e7a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b084      	sub	sp, #16
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e88:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d02b      	beq.n	8006eec <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e98:	781a      	ldrb	r2, [r3, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea4:	1c5a      	adds	r2, r3, #1
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	b29a      	uxth	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d114      	bne.n	8006eec <I2C_SlaveTransmit_TXE+0x72>
 8006ec2:	7bfb      	ldrb	r3, [r7, #15]
 8006ec4:	2b29      	cmp	r3, #41	; 0x29
 8006ec6:	d111      	bne.n	8006eec <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	685a      	ldr	r2, [r3, #4]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ed6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2221      	movs	r2, #33	; 0x21
 8006edc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2228      	movs	r2, #40	; 0x28
 8006ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7ff fa03 	bl	80062f2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006eec:	bf00      	nop
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d011      	beq.n	8006f2a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0a:	781a      	ldrb	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f16:	1c5a      	adds	r2, r3, #1
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	3b01      	subs	r3, #1
 8006f24:	b29a      	uxth	r2, r3
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006f2a:	bf00      	nop
 8006f2c:	370c      	adds	r7, #12
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bc80      	pop	{r7}
 8006f32:	4770      	bx	lr

08006f34 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f42:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d02c      	beq.n	8006fa8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	691a      	ldr	r2, [r3, #16]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f58:	b2d2      	uxtb	r2, r2
 8006f5a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f60:	1c5a      	adds	r2, r3, #1
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	b29a      	uxth	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d114      	bne.n	8006fa8 <I2C_SlaveReceive_RXNE+0x74>
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
 8006f80:	2b2a      	cmp	r3, #42	; 0x2a
 8006f82:	d111      	bne.n	8006fa8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f92:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2222      	movs	r2, #34	; 0x22
 8006f98:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2228      	movs	r2, #40	; 0x28
 8006f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f7ff f9ae 	bl	8006304 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006fa8:	bf00      	nop
 8006faa:	3710      	adds	r7, #16
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d012      	beq.n	8006fe8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	691a      	ldr	r2, [r3, #16]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fcc:	b2d2      	uxtb	r2, r2
 8006fce:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd4:	1c5a      	adds	r2, r3, #1
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	3b01      	subs	r3, #1
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bc80      	pop	{r7}
 8006ff0:	4770      	bx	lr

08006ff2 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b084      	sub	sp, #16
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
 8006ffa:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007006:	b2db      	uxtb	r3, r3
 8007008:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800700c:	2b28      	cmp	r3, #40	; 0x28
 800700e:	d127      	bne.n	8007060 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	685a      	ldr	r2, [r3, #4]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800701e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	089b      	lsrs	r3, r3, #2
 8007024:	f003 0301 	and.w	r3, r3, #1
 8007028:	2b00      	cmp	r3, #0
 800702a:	d101      	bne.n	8007030 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800702c:	2301      	movs	r3, #1
 800702e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	09db      	lsrs	r3, r3, #7
 8007034:	f003 0301 	and.w	r3, r3, #1
 8007038:	2b00      	cmp	r3, #0
 800703a:	d103      	bne.n	8007044 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	81bb      	strh	r3, [r7, #12]
 8007042:	e002      	b.n	800704a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007052:	89ba      	ldrh	r2, [r7, #12]
 8007054:	7bfb      	ldrb	r3, [r7, #15]
 8007056:	4619      	mov	r1, r3
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f7ff f95c 	bl	8006316 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800705e:	e00e      	b.n	800707e <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007060:	2300      	movs	r3, #0
 8007062:	60bb      	str	r3, [r7, #8]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	695b      	ldr	r3, [r3, #20]
 800706a:	60bb      	str	r3, [r7, #8]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	60bb      	str	r3, [r7, #8]
 8007074:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800707e:	bf00      	nop
 8007080:	3710      	adds	r7, #16
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
	...

08007088 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007096:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	685a      	ldr	r2, [r3, #4]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80070a6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80070a8:	2300      	movs	r3, #0
 80070aa:	60bb      	str	r3, [r7, #8]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	60bb      	str	r3, [r7, #8]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f042 0201 	orr.w	r2, r2, #1
 80070c2:	601a      	str	r2, [r3, #0]
 80070c4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070d4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070e4:	d172      	bne.n	80071cc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
 80070e8:	2b22      	cmp	r3, #34	; 0x22
 80070ea:	d002      	beq.n	80070f2 <I2C_Slave_STOPF+0x6a>
 80070ec:	7bfb      	ldrb	r3, [r7, #15]
 80070ee:	2b2a      	cmp	r3, #42	; 0x2a
 80070f0:	d135      	bne.n	800715e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007104:	b29b      	uxth	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d005      	beq.n	8007116 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710e:	f043 0204 	orr.w	r2, r3, #4
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	685a      	ldr	r2, [r3, #4]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007124:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712a:	4618      	mov	r0, r3
 800712c:	f7fe f91a 	bl	8005364 <HAL_DMA_GetState>
 8007130:	4603      	mov	r3, r0
 8007132:	2b01      	cmp	r3, #1
 8007134:	d049      	beq.n	80071ca <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800713a:	4a69      	ldr	r2, [pc, #420]	; (80072e0 <I2C_Slave_STOPF+0x258>)
 800713c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007142:	4618      	mov	r0, r3
 8007144:	f7fe f806 	bl	8005154 <HAL_DMA_Abort_IT>
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	d03d      	beq.n	80071ca <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007158:	4610      	mov	r0, r2
 800715a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800715c:	e035      	b.n	80071ca <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	b29a      	uxth	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007170:	b29b      	uxth	r3, r3
 8007172:	2b00      	cmp	r3, #0
 8007174:	d005      	beq.n	8007182 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717a:	f043 0204 	orr.w	r2, r3, #4
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007190:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007196:	4618      	mov	r0, r3
 8007198:	f7fe f8e4 	bl	8005364 <HAL_DMA_GetState>
 800719c:	4603      	mov	r3, r0
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d014      	beq.n	80071cc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071a6:	4a4e      	ldr	r2, [pc, #312]	; (80072e0 <I2C_Slave_STOPF+0x258>)
 80071a8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7fd ffd0 	bl	8005154 <HAL_DMA_Abort_IT>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d008      	beq.n	80071cc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80071c4:	4610      	mov	r0, r2
 80071c6:	4798      	blx	r3
 80071c8:	e000      	b.n	80071cc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80071ca:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d03e      	beq.n	8007254 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	695b      	ldr	r3, [r3, #20]
 80071dc:	f003 0304 	and.w	r3, r3, #4
 80071e0:	2b04      	cmp	r3, #4
 80071e2:	d112      	bne.n	800720a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	691a      	ldr	r2, [r3, #16]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ee:	b2d2      	uxtb	r2, r2
 80071f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007200:	b29b      	uxth	r3, r3
 8007202:	3b01      	subs	r3, #1
 8007204:	b29a      	uxth	r2, r3
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007214:	2b40      	cmp	r3, #64	; 0x40
 8007216:	d112      	bne.n	800723e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	691a      	ldr	r2, [r3, #16]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007222:	b2d2      	uxtb	r2, r2
 8007224:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722a:	1c5a      	adds	r2, r3, #1
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007234:	b29b      	uxth	r3, r3
 8007236:	3b01      	subs	r3, #1
 8007238:	b29a      	uxth	r2, r3
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007242:	b29b      	uxth	r3, r3
 8007244:	2b00      	cmp	r3, #0
 8007246:	d005      	beq.n	8007254 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724c:	f043 0204 	orr.w	r2, r3, #4
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f8b3 	bl	80073c8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007262:	e039      	b.n	80072d8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007264:	7bfb      	ldrb	r3, [r7, #15]
 8007266:	2b2a      	cmp	r3, #42	; 0x2a
 8007268:	d109      	bne.n	800727e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2228      	movs	r2, #40	; 0x28
 8007274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f7ff f843 	bl	8006304 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007284:	b2db      	uxtb	r3, r3
 8007286:	2b28      	cmp	r3, #40	; 0x28
 8007288:	d111      	bne.n	80072ae <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a15      	ldr	r2, [pc, #84]	; (80072e4 <I2C_Slave_STOPF+0x25c>)
 800728e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2220      	movs	r2, #32
 800729a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f7ff f842 	bl	8006330 <HAL_I2C_ListenCpltCallback>
}
 80072ac:	e014      	b.n	80072d8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b2:	2b22      	cmp	r3, #34	; 0x22
 80072b4:	d002      	beq.n	80072bc <I2C_Slave_STOPF+0x234>
 80072b6:	7bfb      	ldrb	r3, [r7, #15]
 80072b8:	2b22      	cmp	r3, #34	; 0x22
 80072ba:	d10d      	bne.n	80072d8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2220      	movs	r2, #32
 80072c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f7ff f816 	bl	8006304 <HAL_I2C_SlaveRxCpltCallback>
}
 80072d8:	bf00      	nop
 80072da:	3710      	adds	r7, #16
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}
 80072e0:	0800762d 	.word	0x0800762d
 80072e4:	ffff0000 	.word	0xffff0000

080072e8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072f6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072fc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	2b08      	cmp	r3, #8
 8007302:	d002      	beq.n	800730a <I2C_Slave_AF+0x22>
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	2b20      	cmp	r3, #32
 8007308:	d129      	bne.n	800735e <I2C_Slave_AF+0x76>
 800730a:	7bfb      	ldrb	r3, [r7, #15]
 800730c:	2b28      	cmp	r3, #40	; 0x28
 800730e:	d126      	bne.n	800735e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a2c      	ldr	r2, [pc, #176]	; (80073c4 <I2C_Slave_AF+0xdc>)
 8007314:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	685a      	ldr	r2, [r3, #4]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007324:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800732e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800733e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2220      	movs	r2, #32
 800734a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f7fe ffea 	bl	8006330 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800735c:	e02e      	b.n	80073bc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800735e:	7bfb      	ldrb	r3, [r7, #15]
 8007360:	2b21      	cmp	r3, #33	; 0x21
 8007362:	d126      	bne.n	80073b2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a17      	ldr	r2, [pc, #92]	; (80073c4 <I2C_Slave_AF+0xdc>)
 8007368:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2221      	movs	r2, #33	; 0x21
 800736e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2220      	movs	r2, #32
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	685a      	ldr	r2, [r3, #4]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800738e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007398:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073a8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f7fe ffa1 	bl	80062f2 <HAL_I2C_SlaveTxCpltCallback>
}
 80073b0:	e004      	b.n	80073bc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80073ba:	615a      	str	r2, [r3, #20]
}
 80073bc:	bf00      	nop
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}
 80073c4:	ffff0000 	.word	0xffff0000

080073c8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073d6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073de:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80073e0:	7bbb      	ldrb	r3, [r7, #14]
 80073e2:	2b10      	cmp	r3, #16
 80073e4:	d002      	beq.n	80073ec <I2C_ITError+0x24>
 80073e6:	7bbb      	ldrb	r3, [r7, #14]
 80073e8:	2b40      	cmp	r3, #64	; 0x40
 80073ea:	d10a      	bne.n	8007402 <I2C_ITError+0x3a>
 80073ec:	7bfb      	ldrb	r3, [r7, #15]
 80073ee:	2b22      	cmp	r3, #34	; 0x22
 80073f0:	d107      	bne.n	8007402 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007400:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007402:	7bfb      	ldrb	r3, [r7, #15]
 8007404:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007408:	2b28      	cmp	r3, #40	; 0x28
 800740a:	d107      	bne.n	800741c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2228      	movs	r2, #40	; 0x28
 8007416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800741a:	e015      	b.n	8007448 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007426:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800742a:	d00a      	beq.n	8007442 <I2C_ITError+0x7a>
 800742c:	7bfb      	ldrb	r3, [r7, #15]
 800742e:	2b60      	cmp	r3, #96	; 0x60
 8007430:	d007      	beq.n	8007442 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2220      	movs	r2, #32
 8007436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007452:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007456:	d161      	bne.n	800751c <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007466:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800746c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007470:	2b01      	cmp	r3, #1
 8007472:	d020      	beq.n	80074b6 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007478:	4a6a      	ldr	r2, [pc, #424]	; (8007624 <I2C_ITError+0x25c>)
 800747a:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007480:	4618      	mov	r0, r3
 8007482:	f7fd fe67 	bl	8005154 <HAL_DMA_Abort_IT>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 8089 	beq.w	80075a0 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f022 0201 	bic.w	r2, r2, #1
 800749c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2220      	movs	r2, #32
 80074a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80074b0:	4610      	mov	r0, r2
 80074b2:	4798      	blx	r3
 80074b4:	e074      	b.n	80075a0 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ba:	4a5a      	ldr	r2, [pc, #360]	; (8007624 <I2C_ITError+0x25c>)
 80074bc:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c2:	4618      	mov	r0, r3
 80074c4:	f7fd fe46 	bl	8005154 <HAL_DMA_Abort_IT>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d068      	beq.n	80075a0 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	695b      	ldr	r3, [r3, #20]
 80074d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074d8:	2b40      	cmp	r3, #64	; 0x40
 80074da:	d10b      	bne.n	80074f4 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	691a      	ldr	r2, [r3, #16]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e6:	b2d2      	uxtb	r2, r2
 80074e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ee:	1c5a      	adds	r2, r3, #1
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f022 0201 	bic.w	r2, r2, #1
 8007502:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2220      	movs	r2, #32
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007516:	4610      	mov	r0, r2
 8007518:	4798      	blx	r3
 800751a:	e041      	b.n	80075a0 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b60      	cmp	r3, #96	; 0x60
 8007526:	d125      	bne.n	8007574 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2220      	movs	r2, #32
 800752c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	695b      	ldr	r3, [r3, #20]
 800753c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007540:	2b40      	cmp	r3, #64	; 0x40
 8007542:	d10b      	bne.n	800755c <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	691a      	ldr	r2, [r3, #16]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754e:	b2d2      	uxtb	r2, r2
 8007550:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007556:	1c5a      	adds	r2, r3, #1
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f022 0201 	bic.w	r2, r2, #1
 800756a:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f7fb f941 	bl	80027f4 <HAL_I2C_AbortCpltCallback>
 8007572:	e015      	b.n	80075a0 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	695b      	ldr	r3, [r3, #20]
 800757a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800757e:	2b40      	cmp	r3, #64	; 0x40
 8007580:	d10b      	bne.n	800759a <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	691a      	ldr	r2, [r3, #16]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758c:	b2d2      	uxtb	r2, r2
 800758e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007594:	1c5a      	adds	r2, r3, #1
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f7fb f91e 	bl	80027dc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a4:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	f003 0301 	and.w	r3, r3, #1
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d10e      	bne.n	80075ce <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d109      	bne.n	80075ce <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d104      	bne.n	80075ce <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d007      	beq.n	80075de <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	685a      	ldr	r2, [r3, #4]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80075dc:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075e4:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ea:	f003 0304 	and.w	r3, r3, #4
 80075ee:	2b04      	cmp	r3, #4
 80075f0:	d113      	bne.n	800761a <I2C_ITError+0x252>
 80075f2:	7bfb      	ldrb	r3, [r7, #15]
 80075f4:	2b28      	cmp	r3, #40	; 0x28
 80075f6:	d110      	bne.n	800761a <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4a0b      	ldr	r2, [pc, #44]	; (8007628 <I2C_ITError+0x260>)
 80075fc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2220      	movs	r2, #32
 8007608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f7fe fe8b 	bl	8006330 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800761a:	bf00      	nop
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	0800762d 	.word	0x0800762d
 8007628:	ffff0000 	.word	0xffff0000

0800762c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b086      	sub	sp, #24
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007634:	2300      	movs	r3, #0
 8007636:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007644:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007646:	4b4b      	ldr	r3, [pc, #300]	; (8007774 <I2C_DMAAbort+0x148>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	08db      	lsrs	r3, r3, #3
 800764c:	4a4a      	ldr	r2, [pc, #296]	; (8007778 <I2C_DMAAbort+0x14c>)
 800764e:	fba2 2303 	umull	r2, r3, r2, r3
 8007652:	0a1a      	lsrs	r2, r3, #8
 8007654:	4613      	mov	r3, r2
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	4413      	add	r3, r2
 800765a:	00da      	lsls	r2, r3, #3
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d106      	bne.n	8007674 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766a:	f043 0220 	orr.w	r2, r3, #32
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007672:	e00a      	b.n	800768a <I2C_DMAAbort+0x5e>
    }
    count--;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	3b01      	subs	r3, #1
 8007678:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007688:	d0ea      	beq.n	8007660 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800768e:	2b00      	cmp	r3, #0
 8007690:	d003      	beq.n	800769a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007696:	2200      	movs	r2, #0
 8007698:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d003      	beq.n	80076aa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a6:	2200      	movs	r2, #0
 80076a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076b8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	2200      	movs	r2, #0
 80076be:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d003      	beq.n	80076d0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076cc:	2200      	movs	r2, #0
 80076ce:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d003      	beq.n	80076e0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076dc:	2200      	movs	r2, #0
 80076de:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f022 0201 	bic.w	r2, r2, #1
 80076ee:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	2b60      	cmp	r3, #96	; 0x60
 80076fa:	d10e      	bne.n	800771a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	2220      	movs	r2, #32
 8007700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	2200      	movs	r2, #0
 8007708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	2200      	movs	r2, #0
 8007710:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007712:	6978      	ldr	r0, [r7, #20]
 8007714:	f7fb f86e 	bl	80027f4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007718:	e027      	b.n	800776a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800771a:	7cfb      	ldrb	r3, [r7, #19]
 800771c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007720:	2b28      	cmp	r3, #40	; 0x28
 8007722:	d117      	bne.n	8007754 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f042 0201 	orr.w	r2, r2, #1
 8007732:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007742:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	2200      	movs	r2, #0
 8007748:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	2228      	movs	r2, #40	; 0x28
 800774e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007752:	e007      	b.n	8007764 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	2220      	movs	r2, #32
 8007758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007764:	6978      	ldr	r0, [r7, #20]
 8007766:	f7fb f839 	bl	80027dc <HAL_I2C_ErrorCallback>
}
 800776a:	bf00      	nop
 800776c:	3718      	adds	r7, #24
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	20000048 	.word	0x20000048
 8007778:	14f8b589 	.word	0x14f8b589

0800777c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007788:	4b13      	ldr	r3, [pc, #76]	; (80077d8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	08db      	lsrs	r3, r3, #3
 800778e:	4a13      	ldr	r2, [pc, #76]	; (80077dc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007790:	fba2 2303 	umull	r2, r3, r2, r3
 8007794:	0a1a      	lsrs	r2, r3, #8
 8007796:	4613      	mov	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4413      	add	r3, r2
 800779c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	3b01      	subs	r3, #1
 80077a2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d107      	bne.n	80077ba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ae:	f043 0220 	orr.w	r2, r3, #32
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e008      	b.n	80077cc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80077c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077c8:	d0e9      	beq.n	800779e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3714      	adds	r7, #20
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bc80      	pop	{r7}
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	20000048 	.word	0x20000048
 80077dc:	14f8b589 	.word	0x14f8b589

080077e0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ec:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80077f0:	d103      	bne.n	80077fa <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2201      	movs	r2, #1
 80077f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80077f8:	e007      	b.n	800780a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077fe:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007802:	d102      	bne.n	800780a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2208      	movs	r2, #8
 8007808:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800780a:	bf00      	nop
 800780c:	370c      	adds	r7, #12
 800780e:	46bd      	mov	sp, r7
 8007810:	bc80      	pop	{r7}
 8007812:	4770      	bx	lr

08007814 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007814:	b480      	push	{r7}
 8007816:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8007818:	4b03      	ldr	r3, [pc, #12]	; (8007828 <HAL_PWR_EnableBkUpAccess+0x14>)
 800781a:	2201      	movs	r2, #1
 800781c:	601a      	str	r2, [r3, #0]
}
 800781e:	bf00      	nop
 8007820:	46bd      	mov	sp, r7
 8007822:	bc80      	pop	{r7}
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	420e0020 	.word	0x420e0020

0800782c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b086      	sub	sp, #24
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d101      	bne.n	800783e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e304      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	f000 8087 	beq.w	800795a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800784c:	4b92      	ldr	r3, [pc, #584]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	f003 030c 	and.w	r3, r3, #12
 8007854:	2b04      	cmp	r3, #4
 8007856:	d00c      	beq.n	8007872 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007858:	4b8f      	ldr	r3, [pc, #572]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	f003 030c 	and.w	r3, r3, #12
 8007860:	2b08      	cmp	r3, #8
 8007862:	d112      	bne.n	800788a <HAL_RCC_OscConfig+0x5e>
 8007864:	4b8c      	ldr	r3, [pc, #560]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800786c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007870:	d10b      	bne.n	800788a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007872:	4b89      	ldr	r3, [pc, #548]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800787a:	2b00      	cmp	r3, #0
 800787c:	d06c      	beq.n	8007958 <HAL_RCC_OscConfig+0x12c>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d168      	bne.n	8007958 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e2de      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007892:	d106      	bne.n	80078a2 <HAL_RCC_OscConfig+0x76>
 8007894:	4b80      	ldr	r3, [pc, #512]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a7f      	ldr	r2, [pc, #508]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 800789a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800789e:	6013      	str	r3, [r2, #0]
 80078a0:	e02e      	b.n	8007900 <HAL_RCC_OscConfig+0xd4>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10c      	bne.n	80078c4 <HAL_RCC_OscConfig+0x98>
 80078aa:	4b7b      	ldr	r3, [pc, #492]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a7a      	ldr	r2, [pc, #488]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078b4:	6013      	str	r3, [r2, #0]
 80078b6:	4b78      	ldr	r3, [pc, #480]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a77      	ldr	r2, [pc, #476]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078c0:	6013      	str	r3, [r2, #0]
 80078c2:	e01d      	b.n	8007900 <HAL_RCC_OscConfig+0xd4>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078cc:	d10c      	bne.n	80078e8 <HAL_RCC_OscConfig+0xbc>
 80078ce:	4b72      	ldr	r3, [pc, #456]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a71      	ldr	r2, [pc, #452]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80078d8:	6013      	str	r3, [r2, #0]
 80078da:	4b6f      	ldr	r3, [pc, #444]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a6e      	ldr	r2, [pc, #440]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078e4:	6013      	str	r3, [r2, #0]
 80078e6:	e00b      	b.n	8007900 <HAL_RCC_OscConfig+0xd4>
 80078e8:	4b6b      	ldr	r3, [pc, #428]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a6a      	ldr	r2, [pc, #424]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078f2:	6013      	str	r3, [r2, #0]
 80078f4:	4b68      	ldr	r3, [pc, #416]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a67      	ldr	r2, [pc, #412]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80078fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d013      	beq.n	8007930 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007908:	f7fd face 	bl	8004ea8 <HAL_GetTick>
 800790c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800790e:	e008      	b.n	8007922 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007910:	f7fd faca 	bl	8004ea8 <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	2b64      	cmp	r3, #100	; 0x64
 800791c:	d901      	bls.n	8007922 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800791e:	2303      	movs	r3, #3
 8007920:	e292      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007922:	4b5d      	ldr	r3, [pc, #372]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800792a:	2b00      	cmp	r3, #0
 800792c:	d0f0      	beq.n	8007910 <HAL_RCC_OscConfig+0xe4>
 800792e:	e014      	b.n	800795a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007930:	f7fd faba 	bl	8004ea8 <HAL_GetTick>
 8007934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007936:	e008      	b.n	800794a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007938:	f7fd fab6 	bl	8004ea8 <HAL_GetTick>
 800793c:	4602      	mov	r2, r0
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	2b64      	cmp	r3, #100	; 0x64
 8007944:	d901      	bls.n	800794a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007946:	2303      	movs	r3, #3
 8007948:	e27e      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800794a:	4b53      	ldr	r3, [pc, #332]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1f0      	bne.n	8007938 <HAL_RCC_OscConfig+0x10c>
 8007956:	e000      	b.n	800795a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f003 0302 	and.w	r3, r3, #2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d063      	beq.n	8007a2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007966:	4b4c      	ldr	r3, [pc, #304]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f003 030c 	and.w	r3, r3, #12
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00b      	beq.n	800798a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007972:	4b49      	ldr	r3, [pc, #292]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	f003 030c 	and.w	r3, r3, #12
 800797a:	2b08      	cmp	r3, #8
 800797c:	d11c      	bne.n	80079b8 <HAL_RCC_OscConfig+0x18c>
 800797e:	4b46      	ldr	r3, [pc, #280]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007986:	2b00      	cmp	r3, #0
 8007988:	d116      	bne.n	80079b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800798a:	4b43      	ldr	r3, [pc, #268]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b00      	cmp	r3, #0
 8007994:	d005      	beq.n	80079a2 <HAL_RCC_OscConfig+0x176>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d001      	beq.n	80079a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e252      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079a2:	4b3d      	ldr	r3, [pc, #244]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	699b      	ldr	r3, [r3, #24]
 80079ae:	00db      	lsls	r3, r3, #3
 80079b0:	4939      	ldr	r1, [pc, #228]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80079b6:	e03a      	b.n	8007a2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	695b      	ldr	r3, [r3, #20]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d020      	beq.n	8007a02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80079c0:	4b36      	ldr	r3, [pc, #216]	; (8007a9c <HAL_RCC_OscConfig+0x270>)
 80079c2:	2201      	movs	r2, #1
 80079c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079c6:	f7fd fa6f 	bl	8004ea8 <HAL_GetTick>
 80079ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079cc:	e008      	b.n	80079e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079ce:	f7fd fa6b 	bl	8004ea8 <HAL_GetTick>
 80079d2:	4602      	mov	r2, r0
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	1ad3      	subs	r3, r2, r3
 80079d8:	2b02      	cmp	r3, #2
 80079da:	d901      	bls.n	80079e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80079dc:	2303      	movs	r3, #3
 80079de:	e233      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079e0:	4b2d      	ldr	r3, [pc, #180]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0302 	and.w	r3, r3, #2
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d0f0      	beq.n	80079ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079ec:	4b2a      	ldr	r3, [pc, #168]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	00db      	lsls	r3, r3, #3
 80079fa:	4927      	ldr	r1, [pc, #156]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 80079fc:	4313      	orrs	r3, r2
 80079fe:	600b      	str	r3, [r1, #0]
 8007a00:	e015      	b.n	8007a2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007a02:	4b26      	ldr	r3, [pc, #152]	; (8007a9c <HAL_RCC_OscConfig+0x270>)
 8007a04:	2200      	movs	r2, #0
 8007a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a08:	f7fd fa4e 	bl	8004ea8 <HAL_GetTick>
 8007a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a0e:	e008      	b.n	8007a22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a10:	f7fd fa4a 	bl	8004ea8 <HAL_GetTick>
 8007a14:	4602      	mov	r2, r0
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d901      	bls.n	8007a22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e212      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a22:	4b1d      	ldr	r3, [pc, #116]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 0302 	and.w	r3, r3, #2
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d1f0      	bne.n	8007a10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 0308 	and.w	r3, r3, #8
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d03a      	beq.n	8007ab0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	69db      	ldr	r3, [r3, #28]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d019      	beq.n	8007a76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a42:	4b17      	ldr	r3, [pc, #92]	; (8007aa0 <HAL_RCC_OscConfig+0x274>)
 8007a44:	2201      	movs	r2, #1
 8007a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a48:	f7fd fa2e 	bl	8004ea8 <HAL_GetTick>
 8007a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a4e:	e008      	b.n	8007a62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a50:	f7fd fa2a 	bl	8004ea8 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d901      	bls.n	8007a62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e1f2      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a62:	4b0d      	ldr	r3, [pc, #52]	; (8007a98 <HAL_RCC_OscConfig+0x26c>)
 8007a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a66:	f003 0302 	and.w	r3, r3, #2
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0f0      	beq.n	8007a50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007a6e:	2001      	movs	r0, #1
 8007a70:	f000 fc22 	bl	80082b8 <RCC_Delay>
 8007a74:	e01c      	b.n	8007ab0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007a76:	4b0a      	ldr	r3, [pc, #40]	; (8007aa0 <HAL_RCC_OscConfig+0x274>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a7c:	f7fd fa14 	bl	8004ea8 <HAL_GetTick>
 8007a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a82:	e00f      	b.n	8007aa4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a84:	f7fd fa10 	bl	8004ea8 <HAL_GetTick>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	d908      	bls.n	8007aa4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e1d8      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
 8007a96:	bf00      	nop
 8007a98:	40021000 	.word	0x40021000
 8007a9c:	42420000 	.word	0x42420000
 8007aa0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007aa4:	4b9b      	ldr	r3, [pc, #620]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa8:	f003 0302 	and.w	r3, r3, #2
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1e9      	bne.n	8007a84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 0304 	and.w	r3, r3, #4
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	f000 80a6 	beq.w	8007c0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ac2:	4b94      	ldr	r3, [pc, #592]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007ac4:	69db      	ldr	r3, [r3, #28]
 8007ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d10d      	bne.n	8007aea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ace:	4b91      	ldr	r3, [pc, #580]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007ad0:	69db      	ldr	r3, [r3, #28]
 8007ad2:	4a90      	ldr	r2, [pc, #576]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ad8:	61d3      	str	r3, [r2, #28]
 8007ada:	4b8e      	ldr	r3, [pc, #568]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007adc:	69db      	ldr	r3, [r3, #28]
 8007ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ae2:	60bb      	str	r3, [r7, #8]
 8007ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007aea:	4b8b      	ldr	r3, [pc, #556]	; (8007d18 <HAL_RCC_OscConfig+0x4ec>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d118      	bne.n	8007b28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007af6:	4b88      	ldr	r3, [pc, #544]	; (8007d18 <HAL_RCC_OscConfig+0x4ec>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a87      	ldr	r2, [pc, #540]	; (8007d18 <HAL_RCC_OscConfig+0x4ec>)
 8007afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b02:	f7fd f9d1 	bl	8004ea8 <HAL_GetTick>
 8007b06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b08:	e008      	b.n	8007b1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b0a:	f7fd f9cd 	bl	8004ea8 <HAL_GetTick>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	1ad3      	subs	r3, r2, r3
 8007b14:	2b64      	cmp	r3, #100	; 0x64
 8007b16:	d901      	bls.n	8007b1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	e195      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b1c:	4b7e      	ldr	r3, [pc, #504]	; (8007d18 <HAL_RCC_OscConfig+0x4ec>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d0f0      	beq.n	8007b0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d106      	bne.n	8007b3e <HAL_RCC_OscConfig+0x312>
 8007b30:	4b78      	ldr	r3, [pc, #480]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b32:	6a1b      	ldr	r3, [r3, #32]
 8007b34:	4a77      	ldr	r2, [pc, #476]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b36:	f043 0301 	orr.w	r3, r3, #1
 8007b3a:	6213      	str	r3, [r2, #32]
 8007b3c:	e02d      	b.n	8007b9a <HAL_RCC_OscConfig+0x36e>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d10c      	bne.n	8007b60 <HAL_RCC_OscConfig+0x334>
 8007b46:	4b73      	ldr	r3, [pc, #460]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b48:	6a1b      	ldr	r3, [r3, #32]
 8007b4a:	4a72      	ldr	r2, [pc, #456]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b4c:	f023 0301 	bic.w	r3, r3, #1
 8007b50:	6213      	str	r3, [r2, #32]
 8007b52:	4b70      	ldr	r3, [pc, #448]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b54:	6a1b      	ldr	r3, [r3, #32]
 8007b56:	4a6f      	ldr	r2, [pc, #444]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b58:	f023 0304 	bic.w	r3, r3, #4
 8007b5c:	6213      	str	r3, [r2, #32]
 8007b5e:	e01c      	b.n	8007b9a <HAL_RCC_OscConfig+0x36e>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	2b05      	cmp	r3, #5
 8007b66:	d10c      	bne.n	8007b82 <HAL_RCC_OscConfig+0x356>
 8007b68:	4b6a      	ldr	r3, [pc, #424]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b6a:	6a1b      	ldr	r3, [r3, #32]
 8007b6c:	4a69      	ldr	r2, [pc, #420]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b6e:	f043 0304 	orr.w	r3, r3, #4
 8007b72:	6213      	str	r3, [r2, #32]
 8007b74:	4b67      	ldr	r3, [pc, #412]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b76:	6a1b      	ldr	r3, [r3, #32]
 8007b78:	4a66      	ldr	r2, [pc, #408]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b7a:	f043 0301 	orr.w	r3, r3, #1
 8007b7e:	6213      	str	r3, [r2, #32]
 8007b80:	e00b      	b.n	8007b9a <HAL_RCC_OscConfig+0x36e>
 8007b82:	4b64      	ldr	r3, [pc, #400]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b84:	6a1b      	ldr	r3, [r3, #32]
 8007b86:	4a63      	ldr	r2, [pc, #396]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b88:	f023 0301 	bic.w	r3, r3, #1
 8007b8c:	6213      	str	r3, [r2, #32]
 8007b8e:	4b61      	ldr	r3, [pc, #388]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	4a60      	ldr	r2, [pc, #384]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007b94:	f023 0304 	bic.w	r3, r3, #4
 8007b98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d015      	beq.n	8007bce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ba2:	f7fd f981 	bl	8004ea8 <HAL_GetTick>
 8007ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ba8:	e00a      	b.n	8007bc0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007baa:	f7fd f97d 	bl	8004ea8 <HAL_GetTick>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	1ad3      	subs	r3, r2, r3
 8007bb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d901      	bls.n	8007bc0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007bbc:	2303      	movs	r3, #3
 8007bbe:	e143      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007bc0:	4b54      	ldr	r3, [pc, #336]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007bc2:	6a1b      	ldr	r3, [r3, #32]
 8007bc4:	f003 0302 	and.w	r3, r3, #2
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d0ee      	beq.n	8007baa <HAL_RCC_OscConfig+0x37e>
 8007bcc:	e014      	b.n	8007bf8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007bce:	f7fd f96b 	bl	8004ea8 <HAL_GetTick>
 8007bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007bd4:	e00a      	b.n	8007bec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bd6:	f7fd f967 	bl	8004ea8 <HAL_GetTick>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	1ad3      	subs	r3, r2, r3
 8007be0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d901      	bls.n	8007bec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e12d      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007bec:	4b49      	ldr	r3, [pc, #292]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007bee:	6a1b      	ldr	r3, [r3, #32]
 8007bf0:	f003 0302 	and.w	r3, r3, #2
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d1ee      	bne.n	8007bd6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007bf8:	7dfb      	ldrb	r3, [r7, #23]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d105      	bne.n	8007c0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bfe:	4b45      	ldr	r3, [pc, #276]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c00:	69db      	ldr	r3, [r3, #28]
 8007c02:	4a44      	ldr	r2, [pc, #272]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c08:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f000 808c 	beq.w	8007d2c <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8007c14:	4b3f      	ldr	r3, [pc, #252]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c20:	d10e      	bne.n	8007c40 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8007c22:	4b3c      	ldr	r3, [pc, #240]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8007c2a:	2b08      	cmp	r3, #8
 8007c2c:	d108      	bne.n	8007c40 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8007c2e:	4b39      	ldr	r3, [pc, #228]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8007c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c3a:	d101      	bne.n	8007c40 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e103      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c44:	2b02      	cmp	r3, #2
 8007c46:	d14e      	bne.n	8007ce6 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8007c48:	4b32      	ldr	r3, [pc, #200]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d009      	beq.n	8007c68 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8007c54:	4b2f      	ldr	r3, [pc, #188]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c58:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d001      	beq.n	8007c68 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8007c64:	2301      	movs	r3, #1
 8007c66:	e0ef      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8007c68:	4b2c      	ldr	r3, [pc, #176]	; (8007d1c <HAL_RCC_OscConfig+0x4f0>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c6e:	f7fd f91b 	bl	8004ea8 <HAL_GetTick>
 8007c72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8007c74:	e008      	b.n	8007c88 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007c76:	f7fd f917 	bl	8004ea8 <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	2b64      	cmp	r3, #100	; 0x64
 8007c82:	d901      	bls.n	8007c88 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007c84:	2303      	movs	r3, #3
 8007c86:	e0df      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8007c88:	4b22      	ldr	r3, [pc, #136]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1f0      	bne.n	8007c76 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8007c94:	4b1f      	ldr	r3, [pc, #124]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca0:	491c      	ldr	r1, [pc, #112]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8007ca6:	4b1b      	ldr	r3, [pc, #108]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007caa:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cb2:	4918      	ldr	r1, [pc, #96]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8007cb8:	4b18      	ldr	r3, [pc, #96]	; (8007d1c <HAL_RCC_OscConfig+0x4f0>)
 8007cba:	2201      	movs	r2, #1
 8007cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cbe:	f7fd f8f3 	bl	8004ea8 <HAL_GetTick>
 8007cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8007cc4:	e008      	b.n	8007cd8 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007cc6:	f7fd f8ef 	bl	8004ea8 <HAL_GetTick>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	1ad3      	subs	r3, r2, r3
 8007cd0:	2b64      	cmp	r3, #100	; 0x64
 8007cd2:	d901      	bls.n	8007cd8 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e0b7      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8007cd8:	4b0e      	ldr	r3, [pc, #56]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d0f0      	beq.n	8007cc6 <HAL_RCC_OscConfig+0x49a>
 8007ce4:	e022      	b.n	8007d2c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8007ce6:	4b0b      	ldr	r3, [pc, #44]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cea:	4a0a      	ldr	r2, [pc, #40]	; (8007d14 <HAL_RCC_OscConfig+0x4e8>)
 8007cec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cf0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8007cf2:	4b0a      	ldr	r3, [pc, #40]	; (8007d1c <HAL_RCC_OscConfig+0x4f0>)
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cf8:	f7fd f8d6 	bl	8004ea8 <HAL_GetTick>
 8007cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8007cfe:	e00f      	b.n	8007d20 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007d00:	f7fd f8d2 	bl	8004ea8 <HAL_GetTick>
 8007d04:	4602      	mov	r2, r0
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	2b64      	cmp	r3, #100	; 0x64
 8007d0c:	d908      	bls.n	8007d20 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8007d0e:	2303      	movs	r3, #3
 8007d10:	e09a      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
 8007d12:	bf00      	nop
 8007d14:	40021000 	.word	0x40021000
 8007d18:	40007000 	.word	0x40007000
 8007d1c:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8007d20:	4b4b      	ldr	r3, [pc, #300]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1e9      	bne.n	8007d00 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6a1b      	ldr	r3, [r3, #32]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f000 8088 	beq.w	8007e46 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007d36:	4b46      	ldr	r3, [pc, #280]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	f003 030c 	and.w	r3, r3, #12
 8007d3e:	2b08      	cmp	r3, #8
 8007d40:	d068      	beq.n	8007e14 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a1b      	ldr	r3, [r3, #32]
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d14d      	bne.n	8007de6 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d4a:	4b42      	ldr	r3, [pc, #264]	; (8007e54 <HAL_RCC_OscConfig+0x628>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d50:	f7fd f8aa 	bl	8004ea8 <HAL_GetTick>
 8007d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007d56:	e008      	b.n	8007d6a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d58:	f7fd f8a6 	bl	8004ea8 <HAL_GetTick>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	1ad3      	subs	r3, r2, r3
 8007d62:	2b02      	cmp	r3, #2
 8007d64:	d901      	bls.n	8007d6a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8007d66:	2303      	movs	r3, #3
 8007d68:	e06e      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007d6a:	4b39      	ldr	r3, [pc, #228]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d1f0      	bne.n	8007d58 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d7e:	d10f      	bne.n	8007da0 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8007d80:	4b33      	ldr	r3, [pc, #204]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	4931      	ldr	r1, [pc, #196]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007d8e:	4b30      	ldr	r3, [pc, #192]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d92:	f023 020f 	bic.w	r2, r3, #15
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	68db      	ldr	r3, [r3, #12]
 8007d9a:	492d      	ldr	r1, [pc, #180]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007da0:	4b2b      	ldr	r3, [pc, #172]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007db0:	430b      	orrs	r3, r1
 8007db2:	4927      	ldr	r1, [pc, #156]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007db4:	4313      	orrs	r3, r2
 8007db6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007db8:	4b26      	ldr	r3, [pc, #152]	; (8007e54 <HAL_RCC_OscConfig+0x628>)
 8007dba:	2201      	movs	r2, #1
 8007dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dbe:	f7fd f873 	bl	8004ea8 <HAL_GetTick>
 8007dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007dc4:	e008      	b.n	8007dd8 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007dc6:	f7fd f86f 	bl	8004ea8 <HAL_GetTick>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	1ad3      	subs	r3, r2, r3
 8007dd0:	2b02      	cmp	r3, #2
 8007dd2:	d901      	bls.n	8007dd8 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e037      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007dd8:	4b1d      	ldr	r3, [pc, #116]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d0f0      	beq.n	8007dc6 <HAL_RCC_OscConfig+0x59a>
 8007de4:	e02f      	b.n	8007e46 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007de6:	4b1b      	ldr	r3, [pc, #108]	; (8007e54 <HAL_RCC_OscConfig+0x628>)
 8007de8:	2200      	movs	r2, #0
 8007dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dec:	f7fd f85c 	bl	8004ea8 <HAL_GetTick>
 8007df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007df2:	e008      	b.n	8007e06 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007df4:	f7fd f858 	bl	8004ea8 <HAL_GetTick>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	2b02      	cmp	r3, #2
 8007e00:	d901      	bls.n	8007e06 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8007e02:	2303      	movs	r3, #3
 8007e04:	e020      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007e06:	4b12      	ldr	r3, [pc, #72]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1f0      	bne.n	8007df4 <HAL_RCC_OscConfig+0x5c8>
 8007e12:	e018      	b.n	8007e46 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6a1b      	ldr	r3, [r3, #32]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d101      	bne.n	8007e20 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	e013      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007e20:	4b0b      	ldr	r3, [pc, #44]	; (8007e50 <HAL_RCC_OscConfig+0x624>)
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d106      	bne.n	8007e42 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d001      	beq.n	8007e46 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e000      	b.n	8007e48 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8007e46:	2300      	movs	r3, #0
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3718      	adds	r7, #24
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	40021000 	.word	0x40021000
 8007e54:	42420060 	.word	0x42420060

08007e58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e0d0      	b.n	800800e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007e6c:	4b6a      	ldr	r3, [pc, #424]	; (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 0307 	and.w	r3, r3, #7
 8007e74:	683a      	ldr	r2, [r7, #0]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d910      	bls.n	8007e9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e7a:	4b67      	ldr	r3, [pc, #412]	; (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f023 0207 	bic.w	r2, r3, #7
 8007e82:	4965      	ldr	r1, [pc, #404]	; (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e8a:	4b63      	ldr	r3, [pc, #396]	; (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f003 0307 	and.w	r3, r3, #7
 8007e92:	683a      	ldr	r2, [r7, #0]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d001      	beq.n	8007e9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e0b8      	b.n	800800e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 0302 	and.w	r3, r3, #2
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d020      	beq.n	8007eea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f003 0304 	and.w	r3, r3, #4
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d005      	beq.n	8007ec0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007eb4:	4b59      	ldr	r3, [pc, #356]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	4a58      	ldr	r2, [pc, #352]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007eba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007ebe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0308 	and.w	r3, r3, #8
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d005      	beq.n	8007ed8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ecc:	4b53      	ldr	r3, [pc, #332]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	4a52      	ldr	r2, [pc, #328]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007ed2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007ed6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ed8:	4b50      	ldr	r3, [pc, #320]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	494d      	ldr	r1, [pc, #308]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 0301 	and.w	r3, r3, #1
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d040      	beq.n	8007f78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d107      	bne.n	8007f0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007efe:	4b47      	ldr	r3, [pc, #284]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d115      	bne.n	8007f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e07f      	b.n	800800e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d107      	bne.n	8007f26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f16:	4b41      	ldr	r3, [pc, #260]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d109      	bne.n	8007f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e073      	b.n	800800e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f26:	4b3d      	ldr	r3, [pc, #244]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0302 	and.w	r3, r3, #2
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e06b      	b.n	800800e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007f36:	4b39      	ldr	r3, [pc, #228]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	f023 0203 	bic.w	r2, r3, #3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	4936      	ldr	r1, [pc, #216]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007f44:	4313      	orrs	r3, r2
 8007f46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007f48:	f7fc ffae 	bl	8004ea8 <HAL_GetTick>
 8007f4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f4e:	e00a      	b.n	8007f66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f50:	f7fc ffaa 	bl	8004ea8 <HAL_GetTick>
 8007f54:	4602      	mov	r2, r0
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	1ad3      	subs	r3, r2, r3
 8007f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d901      	bls.n	8007f66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007f62:	2303      	movs	r3, #3
 8007f64:	e053      	b.n	800800e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f66:	4b2d      	ldr	r3, [pc, #180]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	f003 020c 	and.w	r2, r3, #12
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d1eb      	bne.n	8007f50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007f78:	4b27      	ldr	r3, [pc, #156]	; (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f003 0307 	and.w	r3, r3, #7
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d210      	bcs.n	8007fa8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f86:	4b24      	ldr	r3, [pc, #144]	; (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f023 0207 	bic.w	r2, r3, #7
 8007f8e:	4922      	ldr	r1, [pc, #136]	; (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f96:	4b20      	ldr	r3, [pc, #128]	; (8008018 <HAL_RCC_ClockConfig+0x1c0>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f003 0307 	and.w	r3, r3, #7
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d001      	beq.n	8007fa8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e032      	b.n	800800e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 0304 	and.w	r3, r3, #4
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d008      	beq.n	8007fc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007fb4:	4b19      	ldr	r3, [pc, #100]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	4916      	ldr	r1, [pc, #88]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 0308 	and.w	r3, r3, #8
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d009      	beq.n	8007fe6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007fd2:	4b12      	ldr	r3, [pc, #72]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	00db      	lsls	r3, r3, #3
 8007fe0:	490e      	ldr	r1, [pc, #56]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007fe6:	f000 f821 	bl	800802c <HAL_RCC_GetSysClockFreq>
 8007fea:	4602      	mov	r2, r0
 8007fec:	4b0b      	ldr	r3, [pc, #44]	; (800801c <HAL_RCC_ClockConfig+0x1c4>)
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	091b      	lsrs	r3, r3, #4
 8007ff2:	f003 030f 	and.w	r3, r3, #15
 8007ff6:	490a      	ldr	r1, [pc, #40]	; (8008020 <HAL_RCC_ClockConfig+0x1c8>)
 8007ff8:	5ccb      	ldrb	r3, [r1, r3]
 8007ffa:	fa22 f303 	lsr.w	r3, r2, r3
 8007ffe:	4a09      	ldr	r2, [pc, #36]	; (8008024 <HAL_RCC_ClockConfig+0x1cc>)
 8008000:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008002:	4b09      	ldr	r3, [pc, #36]	; (8008028 <HAL_RCC_ClockConfig+0x1d0>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4618      	mov	r0, r3
 8008008:	f7fc fdc6 	bl	8004b98 <HAL_InitTick>

  return HAL_OK;
 800800c:	2300      	movs	r3, #0
}
 800800e:	4618      	mov	r0, r3
 8008010:	3710      	adds	r7, #16
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	40022000 	.word	0x40022000
 800801c:	40021000 	.word	0x40021000
 8008020:	0800f684 	.word	0x0800f684
 8008024:	20000048 	.word	0x20000048
 8008028:	2000004c 	.word	0x2000004c

0800802c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800802c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008030:	b091      	sub	sp, #68	; 0x44
 8008032:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8008034:	4b6a      	ldr	r3, [pc, #424]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x1b4>)
 8008036:	f107 0414 	add.w	r4, r7, #20
 800803a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800803c:	c407      	stmia	r4!, {r0, r1, r2}
 800803e:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8008040:	4b68      	ldr	r3, [pc, #416]	; (80081e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008042:	1d3c      	adds	r4, r7, #4
 8008044:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008046:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800804a:	2300      	movs	r3, #0
 800804c:	637b      	str	r3, [r7, #52]	; 0x34
 800804e:	2300      	movs	r3, #0
 8008050:	633b      	str	r3, [r7, #48]	; 0x30
 8008052:	2300      	movs	r3, #0
 8008054:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008056:	2300      	movs	r3, #0
 8008058:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 800805a:	2300      	movs	r3, #0
 800805c:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 800805e:	2300      	movs	r3, #0
 8008060:	62bb      	str	r3, [r7, #40]	; 0x28
 8008062:	2300      	movs	r3, #0
 8008064:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008066:	4b60      	ldr	r3, [pc, #384]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800806c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800806e:	f003 030c 	and.w	r3, r3, #12
 8008072:	2b04      	cmp	r3, #4
 8008074:	d002      	beq.n	800807c <HAL_RCC_GetSysClockFreq+0x50>
 8008076:	2b08      	cmp	r3, #8
 8008078:	d003      	beq.n	8008082 <HAL_RCC_GetSysClockFreq+0x56>
 800807a:	e0a8      	b.n	80081ce <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800807c:	4b5b      	ldr	r3, [pc, #364]	; (80081ec <HAL_RCC_GetSysClockFreq+0x1c0>)
 800807e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008080:	e0a8      	b.n	80081d4 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008084:	0c9b      	lsrs	r3, r3, #18
 8008086:	f003 030f 	and.w	r3, r3, #15
 800808a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800808e:	4413      	add	r3, r2
 8008090:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8008094:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800809c:	2b00      	cmp	r3, #0
 800809e:	f000 808e 	beq.w	80081be <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80080a2:	4b51      	ldr	r3, [pc, #324]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80080a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a6:	f003 030f 	and.w	r3, r3, #15
 80080aa:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80080ae:	4413      	add	r3, r2
 80080b0:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80080b4:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80080b6:	4b4c      	ldr	r3, [pc, #304]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80080b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d06b      	beq.n	800819a <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80080c2:	4b49      	ldr	r3, [pc, #292]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80080c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c6:	091b      	lsrs	r3, r3, #4
 80080c8:	f003 030f 	and.w	r3, r3, #15
 80080cc:	3301      	adds	r3, #1
 80080ce:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80080d0:	4b45      	ldr	r3, [pc, #276]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80080d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080d4:	0a1b      	lsrs	r3, r3, #8
 80080d6:	f003 030f 	and.w	r3, r3, #15
 80080da:	3302      	adds	r3, #2
 80080dc:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 80080de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e0:	4618      	mov	r0, r3
 80080e2:	f04f 0100 	mov.w	r1, #0
 80080e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080e8:	461a      	mov	r2, r3
 80080ea:	f04f 0300 	mov.w	r3, #0
 80080ee:	fb02 f501 	mul.w	r5, r2, r1
 80080f2:	fb00 f403 	mul.w	r4, r0, r3
 80080f6:	192e      	adds	r6, r5, r4
 80080f8:	fba0 4502 	umull	r4, r5, r0, r2
 80080fc:	1973      	adds	r3, r6, r5
 80080fe:	461d      	mov	r5, r3
 8008100:	4620      	mov	r0, r4
 8008102:	4629      	mov	r1, r5
 8008104:	f04f 0200 	mov.w	r2, #0
 8008108:	f04f 0300 	mov.w	r3, #0
 800810c:	014b      	lsls	r3, r1, #5
 800810e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008112:	0142      	lsls	r2, r0, #5
 8008114:	4610      	mov	r0, r2
 8008116:	4619      	mov	r1, r3
 8008118:	1b00      	subs	r0, r0, r4
 800811a:	eb61 0105 	sbc.w	r1, r1, r5
 800811e:	f04f 0200 	mov.w	r2, #0
 8008122:	f04f 0300 	mov.w	r3, #0
 8008126:	018b      	lsls	r3, r1, #6
 8008128:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800812c:	0182      	lsls	r2, r0, #6
 800812e:	1a12      	subs	r2, r2, r0
 8008130:	eb63 0301 	sbc.w	r3, r3, r1
 8008134:	f04f 0000 	mov.w	r0, #0
 8008138:	f04f 0100 	mov.w	r1, #0
 800813c:	00d9      	lsls	r1, r3, #3
 800813e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008142:	00d0      	lsls	r0, r2, #3
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	1912      	adds	r2, r2, r4
 800814a:	eb45 0303 	adc.w	r3, r5, r3
 800814e:	f04f 0000 	mov.w	r0, #0
 8008152:	f04f 0100 	mov.w	r1, #0
 8008156:	0259      	lsls	r1, r3, #9
 8008158:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800815c:	0250      	lsls	r0, r2, #9
 800815e:	4602      	mov	r2, r0
 8008160:	460b      	mov	r3, r1
 8008162:	4690      	mov	r8, r2
 8008164:	4699      	mov	r9, r3
 8008166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008168:	4618      	mov	r0, r3
 800816a:	f04f 0100 	mov.w	r1, #0
 800816e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008170:	461a      	mov	r2, r3
 8008172:	f04f 0300 	mov.w	r3, #0
 8008176:	fb02 f501 	mul.w	r5, r2, r1
 800817a:	fb00 f403 	mul.w	r4, r0, r3
 800817e:	442c      	add	r4, r5
 8008180:	fba0 2302 	umull	r2, r3, r0, r2
 8008184:	18e1      	adds	r1, r4, r3
 8008186:	460b      	mov	r3, r1
 8008188:	4640      	mov	r0, r8
 800818a:	4649      	mov	r1, r9
 800818c:	f7f9 f826 	bl	80011dc <__aeabi_uldivmod>
 8008190:	4602      	mov	r2, r0
 8008192:	460b      	mov	r3, r1
 8008194:	4613      	mov	r3, r2
 8008196:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008198:	e007      	b.n	80081aa <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800819a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800819c:	4a13      	ldr	r2, [pc, #76]	; (80081ec <HAL_RCC_GetSysClockFreq+0x1c0>)
 800819e:	fb02 f203 	mul.w	r2, r2, r3
 80081a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80081a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80081aa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80081ae:	461a      	mov	r2, r3
 80081b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d108      	bne.n	80081c8 <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 80081b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081b8:	085b      	lsrs	r3, r3, #1
 80081ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081bc:	e004      	b.n	80081c8 <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80081be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081c0:	4a0b      	ldr	r2, [pc, #44]	; (80081f0 <HAL_RCC_GetSysClockFreq+0x1c4>)
 80081c2:	fb02 f303 	mul.w	r3, r2, r3
 80081c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 80081c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081ca:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80081cc:	e002      	b.n	80081d4 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80081ce:	4b07      	ldr	r3, [pc, #28]	; (80081ec <HAL_RCC_GetSysClockFreq+0x1c0>)
 80081d0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80081d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80081d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3744      	adds	r7, #68	; 0x44
 80081da:	46bd      	mov	sp, r7
 80081dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081e0:	0800f628 	.word	0x0800f628
 80081e4:	0800f638 	.word	0x0800f638
 80081e8:	40021000 	.word	0x40021000
 80081ec:	007a1200 	.word	0x007a1200
 80081f0:	003d0900 	.word	0x003d0900

080081f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80081f4:	b480      	push	{r7}
 80081f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80081f8:	4b02      	ldr	r3, [pc, #8]	; (8008204 <HAL_RCC_GetHCLKFreq+0x10>)
 80081fa:	681b      	ldr	r3, [r3, #0]
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	46bd      	mov	sp, r7
 8008200:	bc80      	pop	{r7}
 8008202:	4770      	bx	lr
 8008204:	20000048 	.word	0x20000048

08008208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800820c:	f7ff fff2 	bl	80081f4 <HAL_RCC_GetHCLKFreq>
 8008210:	4602      	mov	r2, r0
 8008212:	4b05      	ldr	r3, [pc, #20]	; (8008228 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	0a1b      	lsrs	r3, r3, #8
 8008218:	f003 0307 	and.w	r3, r3, #7
 800821c:	4903      	ldr	r1, [pc, #12]	; (800822c <HAL_RCC_GetPCLK1Freq+0x24>)
 800821e:	5ccb      	ldrb	r3, [r1, r3]
 8008220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008224:	4618      	mov	r0, r3
 8008226:	bd80      	pop	{r7, pc}
 8008228:	40021000 	.word	0x40021000
 800822c:	0800f694 	.word	0x0800f694

08008230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008234:	f7ff ffde 	bl	80081f4 <HAL_RCC_GetHCLKFreq>
 8008238:	4602      	mov	r2, r0
 800823a:	4b05      	ldr	r3, [pc, #20]	; (8008250 <HAL_RCC_GetPCLK2Freq+0x20>)
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	0adb      	lsrs	r3, r3, #11
 8008240:	f003 0307 	and.w	r3, r3, #7
 8008244:	4903      	ldr	r1, [pc, #12]	; (8008254 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008246:	5ccb      	ldrb	r3, [r1, r3]
 8008248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800824c:	4618      	mov	r0, r3
 800824e:	bd80      	pop	{r7, pc}
 8008250:	40021000 	.word	0x40021000
 8008254:	0800f694 	.word	0x0800f694

08008258 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	220f      	movs	r2, #15
 8008266:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008268:	4b11      	ldr	r3, [pc, #68]	; (80082b0 <HAL_RCC_GetClockConfig+0x58>)
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	f003 0203 	and.w	r2, r3, #3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008274:	4b0e      	ldr	r3, [pc, #56]	; (80082b0 <HAL_RCC_GetClockConfig+0x58>)
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008280:	4b0b      	ldr	r3, [pc, #44]	; (80082b0 <HAL_RCC_GetClockConfig+0x58>)
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800828c:	4b08      	ldr	r3, [pc, #32]	; (80082b0 <HAL_RCC_GetClockConfig+0x58>)
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	08db      	lsrs	r3, r3, #3
 8008292:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800829a:	4b06      	ldr	r3, [pc, #24]	; (80082b4 <HAL_RCC_GetClockConfig+0x5c>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 0207 	and.w	r2, r3, #7
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80082a6:	bf00      	nop
 80082a8:	370c      	adds	r7, #12
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bc80      	pop	{r7}
 80082ae:	4770      	bx	lr
 80082b0:	40021000 	.word	0x40021000
 80082b4:	40022000 	.word	0x40022000

080082b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b085      	sub	sp, #20
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80082c0:	4b0a      	ldr	r3, [pc, #40]	; (80082ec <RCC_Delay+0x34>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a0a      	ldr	r2, [pc, #40]	; (80082f0 <RCC_Delay+0x38>)
 80082c6:	fba2 2303 	umull	r2, r3, r2, r3
 80082ca:	0a5b      	lsrs	r3, r3, #9
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	fb02 f303 	mul.w	r3, r2, r3
 80082d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80082d4:	bf00      	nop
  }
  while (Delay --);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	1e5a      	subs	r2, r3, #1
 80082da:	60fa      	str	r2, [r7, #12]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d1f9      	bne.n	80082d4 <RCC_Delay+0x1c>
}
 80082e0:	bf00      	nop
 80082e2:	bf00      	nop
 80082e4:	3714      	adds	r7, #20
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bc80      	pop	{r7}
 80082ea:	4770      	bx	lr
 80082ec:	20000048 	.word	0x20000048
 80082f0:	10624dd3 	.word	0x10624dd3

080082f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b088      	sub	sp, #32
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80082fc:	2300      	movs	r3, #0
 80082fe:	617b      	str	r3, [r7, #20]
 8008300:	2300      	movs	r3, #0
 8008302:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f003 0301 	and.w	r3, r3, #1
 8008310:	2b00      	cmp	r3, #0
 8008312:	d07d      	beq.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8008314:	2300      	movs	r3, #0
 8008316:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008318:	4b8b      	ldr	r3, [pc, #556]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800831a:	69db      	ldr	r3, [r3, #28]
 800831c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10d      	bne.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008324:	4b88      	ldr	r3, [pc, #544]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008326:	69db      	ldr	r3, [r3, #28]
 8008328:	4a87      	ldr	r2, [pc, #540]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800832a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800832e:	61d3      	str	r3, [r2, #28]
 8008330:	4b85      	ldr	r3, [pc, #532]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008332:	69db      	ldr	r3, [r3, #28]
 8008334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008338:	60fb      	str	r3, [r7, #12]
 800833a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800833c:	2301      	movs	r3, #1
 800833e:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008340:	4b82      	ldr	r3, [pc, #520]	; (800854c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008348:	2b00      	cmp	r3, #0
 800834a:	d118      	bne.n	800837e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800834c:	4b7f      	ldr	r3, [pc, #508]	; (800854c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a7e      	ldr	r2, [pc, #504]	; (800854c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008352:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008356:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008358:	f7fc fda6 	bl	8004ea8 <HAL_GetTick>
 800835c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800835e:	e008      	b.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008360:	f7fc fda2 	bl	8004ea8 <HAL_GetTick>
 8008364:	4602      	mov	r2, r0
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	2b64      	cmp	r3, #100	; 0x64
 800836c:	d901      	bls.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e0e5      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008372:	4b76      	ldr	r3, [pc, #472]	; (800854c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800837a:	2b00      	cmp	r3, #0
 800837c:	d0f0      	beq.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800837e:	4b72      	ldr	r3, [pc, #456]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008380:	6a1b      	ldr	r3, [r3, #32]
 8008382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008386:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d02e      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008396:	693a      	ldr	r2, [r7, #16]
 8008398:	429a      	cmp	r2, r3
 800839a:	d027      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800839c:	4b6a      	ldr	r3, [pc, #424]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800839e:	6a1b      	ldr	r3, [r3, #32]
 80083a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083a4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80083a6:	4b6a      	ldr	r3, [pc, #424]	; (8008550 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80083a8:	2201      	movs	r2, #1
 80083aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80083ac:	4b68      	ldr	r3, [pc, #416]	; (8008550 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80083ae:	2200      	movs	r2, #0
 80083b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80083b2:	4a65      	ldr	r2, [pc, #404]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	f003 0301 	and.w	r3, r3, #1
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d014      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083c2:	f7fc fd71 	bl	8004ea8 <HAL_GetTick>
 80083c6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083c8:	e00a      	b.n	80083e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083ca:	f7fc fd6d 	bl	8004ea8 <HAL_GetTick>
 80083ce:	4602      	mov	r2, r0
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	1ad3      	subs	r3, r2, r3
 80083d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80083d8:	4293      	cmp	r3, r2
 80083da:	d901      	bls.n	80083e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 80083dc:	2303      	movs	r3, #3
 80083de:	e0ae      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083e0:	4b59      	ldr	r3, [pc, #356]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80083e2:	6a1b      	ldr	r3, [r3, #32]
 80083e4:	f003 0302 	and.w	r3, r3, #2
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d0ee      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80083ec:	4b56      	ldr	r3, [pc, #344]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80083ee:	6a1b      	ldr	r3, [r3, #32]
 80083f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	4953      	ldr	r1, [pc, #332]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80083fa:	4313      	orrs	r3, r2
 80083fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80083fe:	7efb      	ldrb	r3, [r7, #27]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d105      	bne.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008404:	4b50      	ldr	r3, [pc, #320]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008406:	69db      	ldr	r3, [r3, #28]
 8008408:	4a4f      	ldr	r2, [pc, #316]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800840a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800840e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 0302 	and.w	r3, r3, #2
 8008418:	2b00      	cmp	r3, #0
 800841a:	d008      	beq.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800841c:	4b4a      	ldr	r3, [pc, #296]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	4947      	ldr	r1, [pc, #284]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800842a:	4313      	orrs	r3, r2
 800842c:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f003 0304 	and.w	r3, r3, #4
 8008436:	2b00      	cmp	r3, #0
 8008438:	d008      	beq.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800843a:	4b43      	ldr	r3, [pc, #268]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800843c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800843e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	4940      	ldr	r1, [pc, #256]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008448:	4313      	orrs	r3, r2
 800844a:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0308 	and.w	r3, r3, #8
 8008454:	2b00      	cmp	r3, #0
 8008456:	d008      	beq.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8008458:	4b3b      	ldr	r3, [pc, #236]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800845a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800845c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	4938      	ldr	r1, [pc, #224]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008466:	4313      	orrs	r3, r2
 8008468:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800846a:	4b37      	ldr	r3, [pc, #220]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800846c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800846e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008472:	2b00      	cmp	r3, #0
 8008474:	d105      	bne.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8008476:	4b34      	ldr	r3, [pc, #208]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800847a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800847e:	2b00      	cmp	r3, #0
 8008480:	d001      	beq.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8008482:	2301      	movs	r3, #1
 8008484:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	2b01      	cmp	r3, #1
 800848a:	d148      	bne.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 800848c:	4b2e      	ldr	r3, [pc, #184]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d138      	bne.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8008498:	4b2b      	ldr	r3, [pc, #172]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d009      	beq.n	80084b8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 80084a4:	4b28      	ldr	r3, [pc, #160]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80084a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084a8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d001      	beq.n	80084b8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 80084b4:	2301      	movs	r3, #1
 80084b6:	e042      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80084b8:	4b23      	ldr	r3, [pc, #140]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80084ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	699b      	ldr	r3, [r3, #24]
 80084c4:	4920      	ldr	r1, [pc, #128]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80084c6:	4313      	orrs	r3, r2
 80084c8:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 80084ca:	4b1f      	ldr	r3, [pc, #124]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80084cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ce:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	695b      	ldr	r3, [r3, #20]
 80084d6:	491c      	ldr	r1, [pc, #112]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80084d8:	4313      	orrs	r3, r2
 80084da:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 80084dc:	4b1d      	ldr	r3, [pc, #116]	; (8008554 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80084de:	2201      	movs	r2, #1
 80084e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084e2:	f7fc fce1 	bl	8004ea8 <HAL_GetTick>
 80084e6:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80084e8:	e008      	b.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80084ea:	f7fc fcdd 	bl	8004ea8 <HAL_GetTick>
 80084ee:	4602      	mov	r2, r0
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	2b64      	cmp	r3, #100	; 0x64
 80084f6:	d901      	bls.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 80084f8:	2303      	movs	r3, #3
 80084fa:	e020      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80084fc:	4b12      	ldr	r3, [pc, #72]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d0f0      	beq.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8008508:	e009      	b.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 800850a:	4b0f      	ldr	r3, [pc, #60]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800850c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800850e:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	695b      	ldr	r3, [r3, #20]
 8008516:	429a      	cmp	r2, r3
 8008518:	d001      	beq.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	e00f      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f003 0310 	and.w	r3, r3, #16
 8008526:	2b00      	cmp	r3, #0
 8008528:	d008      	beq.n	800853c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800852a:	4b07      	ldr	r3, [pc, #28]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	69db      	ldr	r3, [r3, #28]
 8008536:	4904      	ldr	r1, [pc, #16]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8008538:	4313      	orrs	r3, r2
 800853a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3720      	adds	r7, #32
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	40021000 	.word	0x40021000
 800854c:	40007000 	.word	0x40007000
 8008550:	42420440 	.word	0x42420440
 8008554:	42420070 	.word	0x42420070

08008558 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008558:	b590      	push	{r4, r7, lr}
 800855a:	b093      	sub	sp, #76	; 0x4c
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8008560:	4ba9      	ldr	r3, [pc, #676]	; (8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8008562:	f107 0418 	add.w	r4, r7, #24
 8008566:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008568:	c407      	stmia	r4!, {r0, r1, r2}
 800856a:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800856c:	4ba7      	ldr	r3, [pc, #668]	; (800880c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800856e:	f107 0408 	add.w	r4, r7, #8
 8008572:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008574:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008578:	2300      	movs	r3, #0
 800857a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800857c:	2300      	movs	r3, #0
 800857e:	647b      	str	r3, [r7, #68]	; 0x44
 8008580:	2300      	movs	r3, #0
 8008582:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8008584:	2300      	movs	r3, #0
 8008586:	637b      	str	r3, [r7, #52]	; 0x34
 8008588:	2300      	movs	r3, #0
 800858a:	633b      	str	r3, [r7, #48]	; 0x30
 800858c:	2300      	movs	r3, #0
 800858e:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008590:	2300      	movs	r3, #0
 8008592:	62bb      	str	r3, [r7, #40]	; 0x28
 8008594:	2300      	movs	r3, #0
 8008596:	643b      	str	r3, [r7, #64]	; 0x40
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	3b01      	subs	r3, #1
 800859c:	2b0f      	cmp	r3, #15
 800859e:	f200 8124 	bhi.w	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 80085a2:	a201      	add	r2, pc, #4	; (adr r2, 80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 80085a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085a8:	08008769 	.word	0x08008769
 80085ac:	080087cf 	.word	0x080087cf
 80085b0:	080087eb 	.word	0x080087eb
 80085b4:	080086c7 	.word	0x080086c7
 80085b8:	080087eb 	.word	0x080087eb
 80085bc:	080087eb 	.word	0x080087eb
 80085c0:	080087eb 	.word	0x080087eb
 80085c4:	08008719 	.word	0x08008719
 80085c8:	080087eb 	.word	0x080087eb
 80085cc:	080087eb 	.word	0x080087eb
 80085d0:	080087eb 	.word	0x080087eb
 80085d4:	080087eb 	.word	0x080087eb
 80085d8:	080087eb 	.word	0x080087eb
 80085dc:	080087eb 	.word	0x080087eb
 80085e0:	080087eb 	.word	0x080087eb
 80085e4:	080085e9 	.word	0x080085e9
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80085e8:	4b89      	ldr	r3, [pc, #548]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80085ee:	4b88      	ldr	r3, [pc, #544]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	f000 80f9 	beq.w	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x296>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80085fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085fe:	0c9b      	lsrs	r3, r3, #18
 8008600:	f003 030f 	and.w	r3, r3, #15
 8008604:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008608:	4413      	add	r3, r2
 800860a:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 800860e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008612:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008616:	2b00      	cmp	r3, #0
 8008618:	d03e      	beq.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800861a:	4b7d      	ldr	r3, [pc, #500]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800861c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800861e:	f003 030f 	and.w	r3, r3, #15
 8008622:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008626:	4413      	add	r3, r2
 8008628:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800862c:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800862e:	4b78      	ldr	r3, [pc, #480]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008632:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d01c      	beq.n	8008674 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800863a:	4b75      	ldr	r3, [pc, #468]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800863c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800863e:	091b      	lsrs	r3, r3, #4
 8008640:	f003 030f 	and.w	r3, r3, #15
 8008644:	3301      	adds	r3, #1
 8008646:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8008648:	4b71      	ldr	r3, [pc, #452]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800864a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800864c:	0a1b      	lsrs	r3, r3, #8
 800864e:	f003 030f 	and.w	r3, r3, #15
 8008652:	3302      	adds	r3, #2
 8008654:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 8008656:	4a6f      	ldr	r2, [pc, #444]	; (8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800865a:	fbb2 f3f3 	udiv	r3, r2, r3
 800865e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008660:	fb02 f203 	mul.w	r2, r2, r3
 8008664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008666:	fbb2 f2f3 	udiv	r2, r2, r3
 800866a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800866c:	fb02 f303 	mul.w	r3, r2, r3
 8008670:	647b      	str	r3, [r7, #68]	; 0x44
 8008672:	e007      	b.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8008674:	4a67      	ldr	r2, [pc, #412]	; (8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008678:	fbb2 f2f3 	udiv	r2, r2, r3
 800867c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800867e:	fb02 f303 	mul.w	r3, r2, r3
 8008682:	647b      	str	r3, [r7, #68]	; 0x44
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8008684:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8008688:	461a      	mov	r2, r3
 800868a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868c:	4293      	cmp	r3, r2
 800868e:	d108      	bne.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
          {
            pllclk = pllclk / 2;
 8008690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008692:	085b      	lsrs	r3, r3, #1
 8008694:	647b      	str	r3, [r7, #68]	; 0x44
 8008696:	e004      	b.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869a:	4a5f      	ldr	r2, [pc, #380]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800869c:	fb02 f303 	mul.w	r3, r2, r3
 80086a0:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 80086a2:	4b5b      	ldr	r3, [pc, #364]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80086ae:	d102      	bne.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 80086b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086b2:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80086b4:	e09b      	b.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          frequency = (2 * pllclk) / 3;
 80086b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086b8:	005b      	lsls	r3, r3, #1
 80086ba:	4a58      	ldr	r2, [pc, #352]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80086bc:	fba2 2303 	umull	r2, r3, r2, r3
 80086c0:	085b      	lsrs	r3, r3, #1
 80086c2:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80086c4:	e093      	b.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x296>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 80086c6:	4b52      	ldr	r3, [pc, #328]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80086c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d103      	bne.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 80086d2:	f7ff fcab 	bl	800802c <HAL_RCC_GetSysClockFreq>
 80086d6:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80086d8:	e08b      	b.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80086da:	4b4d      	ldr	r3, [pc, #308]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f000 8085 	beq.w	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80086e8:	4b49      	ldr	r3, [pc, #292]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80086ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ec:	091b      	lsrs	r3, r3, #4
 80086ee:	f003 030f 	and.w	r3, r3, #15
 80086f2:	3301      	adds	r3, #1
 80086f4:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80086f6:	4b46      	ldr	r3, [pc, #280]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80086f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086fa:	0b1b      	lsrs	r3, r3, #12
 80086fc:	f003 030f 	and.w	r3, r3, #15
 8008700:	3302      	adds	r3, #2
 8008702:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8008704:	4a43      	ldr	r2, [pc, #268]	; (8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008708:	fbb2 f3f3 	udiv	r3, r2, r3
 800870c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800870e:	fb02 f303 	mul.w	r3, r2, r3
 8008712:	005b      	lsls	r3, r3, #1
 8008714:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8008716:	e06c      	b.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 8008718:	4b3d      	ldr	r3, [pc, #244]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800871a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800871c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008720:	2b00      	cmp	r3, #0
 8008722:	d103      	bne.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 8008724:	f7ff fc82 	bl	800802c <HAL_RCC_GetSysClockFreq>
 8008728:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800872a:	e064      	b.n	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 800872c:	4b38      	ldr	r3, [pc, #224]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008734:	2b00      	cmp	r3, #0
 8008736:	d05e      	beq.n	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8008738:	4b35      	ldr	r3, [pc, #212]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800873a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873c:	091b      	lsrs	r3, r3, #4
 800873e:	f003 030f 	and.w	r3, r3, #15
 8008742:	3301      	adds	r3, #1
 8008744:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8008746:	4b32      	ldr	r3, [pc, #200]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8008748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800874a:	0b1b      	lsrs	r3, r3, #12
 800874c:	f003 030f 	and.w	r3, r3, #15
 8008750:	3302      	adds	r3, #2
 8008752:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8008754:	4a2f      	ldr	r2, [pc, #188]	; (8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008758:	fbb2 f3f3 	udiv	r3, r2, r3
 800875c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800875e:	fb02 f303 	mul.w	r3, r2, r3
 8008762:	005b      	lsls	r3, r3, #1
 8008764:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8008766:	e046      	b.n	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8008768:	4b29      	ldr	r3, [pc, #164]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800876a:	6a1b      	ldr	r3, [r3, #32]
 800876c:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800876e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008770:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008774:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008778:	d108      	bne.n	800878c <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 800877a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800877c:	f003 0302 	and.w	r3, r3, #2
 8008780:	2b00      	cmp	r3, #0
 8008782:	d003      	beq.n	800878c <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      {
        frequency = LSE_VALUE;
 8008784:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008788:	643b      	str	r3, [r7, #64]	; 0x40
 800878a:	e01f      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x274>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800878c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800878e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008792:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008796:	d109      	bne.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8008798:	4b1d      	ldr	r3, [pc, #116]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800879a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879c:	f003 0302 	and.w	r3, r3, #2
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d003      	beq.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x254>
      {
        frequency = LSI_VALUE;
 80087a4:	f649 4340 	movw	r3, #40000	; 0x9c40
 80087a8:	643b      	str	r3, [r7, #64]	; 0x40
 80087aa:	e00f      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x274>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80087ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087b6:	d120      	bne.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
 80087b8:	4b15      	ldr	r3, [pc, #84]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d01a      	beq.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
      {
        frequency = HSE_VALUE / 128U;
 80087c4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80087c8:	643b      	str	r3, [r7, #64]	; 0x40
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80087ca:	e016      	b.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
 80087cc:	e015      	b.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80087ce:	f7ff fd2f 	bl	8008230 <HAL_RCC_GetPCLK2Freq>
 80087d2:	4602      	mov	r2, r0
 80087d4:	4b0e      	ldr	r3, [pc, #56]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	0b9b      	lsrs	r3, r3, #14
 80087da:	f003 0303 	and.w	r3, r3, #3
 80087de:	3301      	adds	r3, #1
 80087e0:	005b      	lsls	r3, r3, #1
 80087e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80087e6:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80087e8:	e008      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
    }
    default:
    {
      break;
 80087ea:	bf00      	nop
 80087ec:	e006      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 80087ee:	bf00      	nop
 80087f0:	e004      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 80087f2:	bf00      	nop
 80087f4:	e002      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 80087f6:	bf00      	nop
 80087f8:	e000      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 80087fa:	bf00      	nop
    }
  }
  return (frequency);
 80087fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80087fe:	4618      	mov	r0, r3
 8008800:	374c      	adds	r7, #76	; 0x4c
 8008802:	46bd      	mov	sp, r7
 8008804:	bd90      	pop	{r4, r7, pc}
 8008806:	bf00      	nop
 8008808:	0800f648 	.word	0x0800f648
 800880c:	0800f658 	.word	0x0800f658
 8008810:	40021000 	.word	0x40021000
 8008814:	007a1200 	.word	0x007a1200
 8008818:	003d0900 	.word	0x003d0900
 800881c:	aaaaaaab 	.word	0xaaaaaaab

08008820 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8008828:	2300      	movs	r3, #0
 800882a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d101      	bne.n	8008836 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8008832:	2301      	movs	r3, #1
 8008834:	e084      	b.n	8008940 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	7c5b      	ldrb	r3, [r3, #17]
 800883a:	b2db      	uxtb	r3, r3
 800883c:	2b00      	cmp	r3, #0
 800883e:	d105      	bne.n	800884c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7fc f8f2 	bl	8004a30 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2202      	movs	r2, #2
 8008850:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 faa0 	bl	8008d98 <HAL_RTC_WaitForSynchro>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d004      	beq.n	8008868 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2204      	movs	r2, #4
 8008862:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	e06b      	b.n	8008940 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 fb59 	bl	8008f20 <RTC_EnterInitMode>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d004      	beq.n	800887e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2204      	movs	r2, #4
 8008878:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e060      	b.n	8008940 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	685a      	ldr	r2, [r3, #4]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f022 0207 	bic.w	r2, r2, #7
 800888c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d005      	beq.n	80088a2 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8008896:	4b2c      	ldr	r3, [pc, #176]	; (8008948 <HAL_RTC_Init+0x128>)
 8008898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800889a:	4a2b      	ldr	r2, [pc, #172]	; (8008948 <HAL_RTC_Init+0x128>)
 800889c:	f023 0301 	bic.w	r3, r3, #1
 80088a0:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80088a2:	4b29      	ldr	r3, [pc, #164]	; (8008948 <HAL_RTC_Init+0x128>)
 80088a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a6:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	4926      	ldr	r1, [pc, #152]	; (8008948 <HAL_RTC_Init+0x128>)
 80088b0:	4313      	orrs	r3, r2
 80088b2:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088bc:	d003      	beq.n	80088c6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	60fb      	str	r3, [r7, #12]
 80088c4:	e00e      	b.n	80088e4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80088c6:	2001      	movs	r0, #1
 80088c8:	f7ff fe46 	bl	8008558 <HAL_RCCEx_GetPeriphCLKFreq>
 80088cc:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d104      	bne.n	80088de <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2204      	movs	r2, #4
 80088d8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	e030      	b.n	8008940 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	3b01      	subs	r3, #1
 80088e2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	f023 010f 	bic.w	r1, r3, #15
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	0c1a      	lsrs	r2, r3, #16
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	430a      	orrs	r2, r1
 80088f8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	0c1b      	lsrs	r3, r3, #16
 8008902:	041b      	lsls	r3, r3, #16
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	b291      	uxth	r1, r2
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	6812      	ldr	r2, [r2, #0]
 800890c:	430b      	orrs	r3, r1
 800890e:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 fb2d 	bl	8008f70 <RTC_ExitInitMode>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d004      	beq.n	8008926 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2204      	movs	r2, #4
 8008920:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	e00c      	b.n	8008940 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800893e:	2300      	movs	r3, #0
  }
}
 8008940:	4618      	mov	r0, r3
 8008942:	3710      	adds	r7, #16
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}
 8008948:	40006c00 	.word	0x40006c00

0800894c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800894c:	b590      	push	{r4, r7, lr}
 800894e:	b087      	sub	sp, #28
 8008950:	af00      	add	r7, sp, #0
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8008958:	2300      	movs	r3, #0
 800895a:	617b      	str	r3, [r7, #20]
 800895c:	2300      	movs	r3, #0
 800895e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d002      	beq.n	800896c <HAL_RTC_SetTime+0x20>
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d101      	bne.n	8008970 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	e080      	b.n	8008a72 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	7c1b      	ldrb	r3, [r3, #16]
 8008974:	2b01      	cmp	r3, #1
 8008976:	d101      	bne.n	800897c <HAL_RTC_SetTime+0x30>
 8008978:	2302      	movs	r3, #2
 800897a:	e07a      	b.n	8008a72 <HAL_RTC_SetTime+0x126>
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2201      	movs	r2, #1
 8008980:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2202      	movs	r2, #2
 8008986:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d113      	bne.n	80089b6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	461a      	mov	r2, r3
 8008994:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8008998:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	785b      	ldrb	r3, [r3, #1]
 80089a0:	4619      	mov	r1, r3
 80089a2:	460b      	mov	r3, r1
 80089a4:	011b      	lsls	r3, r3, #4
 80089a6:	1a5b      	subs	r3, r3, r1
 80089a8:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80089aa:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80089ac:	68ba      	ldr	r2, [r7, #8]
 80089ae:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80089b0:	4413      	add	r3, r2
 80089b2:	617b      	str	r3, [r7, #20]
 80089b4:	e01e      	b.n	80089f4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	4618      	mov	r0, r3
 80089bc:	f000 fb1d 	bl	8008ffa <RTC_Bcd2ToByte>
 80089c0:	4603      	mov	r3, r0
 80089c2:	461a      	mov	r2, r3
 80089c4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80089c8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	785b      	ldrb	r3, [r3, #1]
 80089d0:	4618      	mov	r0, r3
 80089d2:	f000 fb12 	bl	8008ffa <RTC_Bcd2ToByte>
 80089d6:	4603      	mov	r3, r0
 80089d8:	461a      	mov	r2, r3
 80089da:	4613      	mov	r3, r2
 80089dc:	011b      	lsls	r3, r3, #4
 80089de:	1a9b      	subs	r3, r3, r2
 80089e0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80089e2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	789b      	ldrb	r3, [r3, #2]
 80089e8:	4618      	mov	r0, r3
 80089ea:	f000 fb06 	bl	8008ffa <RTC_Bcd2ToByte>
 80089ee:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80089f0:	4423      	add	r3, r4
 80089f2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80089f4:	6979      	ldr	r1, [r7, #20]
 80089f6:	68f8      	ldr	r0, [r7, #12]
 80089f8:	f000 fa2b 	bl	8008e52 <RTC_WriteTimeCounter>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d007      	beq.n	8008a12 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2204      	movs	r2, #4
 8008a06:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e02f      	b.n	8008a72 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	685a      	ldr	r2, [r3, #4]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f022 0205 	bic.w	r2, r2, #5
 8008a20:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8008a22:	68f8      	ldr	r0, [r7, #12]
 8008a24:	f000 fa3c 	bl	8008ea0 <RTC_ReadAlarmCounter>
 8008a28:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a30:	d018      	beq.n	8008a64 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8008a32:	693a      	ldr	r2, [r7, #16]
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d214      	bcs.n	8008a64 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8008a40:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8008a44:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008a46:	6939      	ldr	r1, [r7, #16]
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f000 fa42 	bl	8008ed2 <RTC_WriteAlarmCounter>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d007      	beq.n	8008a64 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2204      	movs	r2, #4
 8008a58:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8008a60:	2301      	movs	r3, #1
 8008a62:	e006      	b.n	8008a72 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2201      	movs	r2, #1
 8008a68:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8008a70:	2300      	movs	r3, #0
  }
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	371c      	adds	r7, #28
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd90      	pop	{r4, r7, pc}
	...

08008a7c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b088      	sub	sp, #32
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	61bb      	str	r3, [r7, #24]
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	61fb      	str	r3, [r7, #28]
 8008a90:	2300      	movs	r3, #0
 8008a92:	617b      	str	r3, [r7, #20]
 8008a94:	2300      	movs	r3, #0
 8008a96:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d002      	beq.n	8008aa4 <HAL_RTC_GetTime+0x28>
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d101      	bne.n	8008aa8 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	e0b5      	b.n	8008c14 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	f003 0304 	and.w	r3, r3, #4
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d001      	beq.n	8008aba <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e0ac      	b.n	8008c14 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8008aba:	68f8      	ldr	r0, [r7, #12]
 8008abc:	f000 f999 	bl	8008df2 <RTC_ReadTimeCounter>
 8008ac0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	4a55      	ldr	r2, [pc, #340]	; (8008c1c <HAL_RTC_GetTime+0x1a0>)
 8008ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8008aca:	0adb      	lsrs	r3, r3, #11
 8008acc:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8008ace:	69ba      	ldr	r2, [r7, #24]
 8008ad0:	4b52      	ldr	r3, [pc, #328]	; (8008c1c <HAL_RTC_GetTime+0x1a0>)
 8008ad2:	fba3 1302 	umull	r1, r3, r3, r2
 8008ad6:	0adb      	lsrs	r3, r3, #11
 8008ad8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008adc:	fb01 f303 	mul.w	r3, r1, r3
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	4a4f      	ldr	r2, [pc, #316]	; (8008c20 <HAL_RTC_GetTime+0x1a4>)
 8008ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ae8:	095b      	lsrs	r3, r3, #5
 8008aea:	b2da      	uxtb	r2, r3
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	4a4a      	ldr	r2, [pc, #296]	; (8008c1c <HAL_RTC_GetTime+0x1a0>)
 8008af4:	fba2 1203 	umull	r1, r2, r2, r3
 8008af8:	0ad2      	lsrs	r2, r2, #11
 8008afa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008afe:	fb01 f202 	mul.w	r2, r1, r2
 8008b02:	1a9a      	subs	r2, r3, r2
 8008b04:	4b46      	ldr	r3, [pc, #280]	; (8008c20 <HAL_RTC_GetTime+0x1a4>)
 8008b06:	fba3 1302 	umull	r1, r3, r3, r2
 8008b0a:	0959      	lsrs	r1, r3, #5
 8008b0c:	460b      	mov	r3, r1
 8008b0e:	011b      	lsls	r3, r3, #4
 8008b10:	1a5b      	subs	r3, r3, r1
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	1ad1      	subs	r1, r2, r3
 8008b16:	b2ca      	uxtb	r2, r1
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	2b17      	cmp	r3, #23
 8008b20:	d955      	bls.n	8008bce <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	4a3f      	ldr	r2, [pc, #252]	; (8008c24 <HAL_RTC_GetTime+0x1a8>)
 8008b26:	fba2 2303 	umull	r2, r3, r2, r3
 8008b2a:	091b      	lsrs	r3, r3, #4
 8008b2c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8008b2e:	6939      	ldr	r1, [r7, #16]
 8008b30:	4b3c      	ldr	r3, [pc, #240]	; (8008c24 <HAL_RTC_GetTime+0x1a8>)
 8008b32:	fba3 2301 	umull	r2, r3, r3, r1
 8008b36:	091a      	lsrs	r2, r3, #4
 8008b38:	4613      	mov	r3, r2
 8008b3a:	005b      	lsls	r3, r3, #1
 8008b3c:	4413      	add	r3, r2
 8008b3e:	00db      	lsls	r3, r3, #3
 8008b40:	1aca      	subs	r2, r1, r3
 8008b42:	b2d2      	uxtb	r2, r2
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8008b48:	68f8      	ldr	r0, [r7, #12]
 8008b4a:	f000 f9a9 	bl	8008ea0 <RTC_ReadAlarmCounter>
 8008b4e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8008b50:	69fb      	ldr	r3, [r7, #28]
 8008b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b56:	d008      	beq.n	8008b6a <HAL_RTC_GetTime+0xee>
 8008b58:	69fa      	ldr	r2, [r7, #28]
 8008b5a:	69bb      	ldr	r3, [r7, #24]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d904      	bls.n	8008b6a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8008b60:	69fa      	ldr	r2, [r7, #28]
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	61fb      	str	r3, [r7, #28]
 8008b68:	e002      	b.n	8008b70 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8008b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b6e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	4a2d      	ldr	r2, [pc, #180]	; (8008c28 <HAL_RTC_GetTime+0x1ac>)
 8008b74:	fb02 f303 	mul.w	r3, r2, r3
 8008b78:	69ba      	ldr	r2, [r7, #24]
 8008b7a:	1ad3      	subs	r3, r2, r3
 8008b7c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8008b7e:	69b9      	ldr	r1, [r7, #24]
 8008b80:	68f8      	ldr	r0, [r7, #12]
 8008b82:	f000 f966 	bl	8008e52 <RTC_WriteTimeCounter>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d001      	beq.n	8008b90 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	e041      	b.n	8008c14 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008b90:	69fb      	ldr	r3, [r7, #28]
 8008b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b96:	d00c      	beq.n	8008bb2 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8008b98:	69fa      	ldr	r2, [r7, #28]
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008ba0:	69f9      	ldr	r1, [r7, #28]
 8008ba2:	68f8      	ldr	r0, [r7, #12]
 8008ba4:	f000 f995 	bl	8008ed2 <RTC_WriteAlarmCounter>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00a      	beq.n	8008bc4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e030      	b.n	8008c14 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008bb2:	69f9      	ldr	r1, [r7, #28]
 8008bb4:	68f8      	ldr	r0, [r7, #12]
 8008bb6:	f000 f98c 	bl	8008ed2 <RTC_WriteAlarmCounter>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d001      	beq.n	8008bc4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e027      	b.n	8008c14 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8008bc4:	6979      	ldr	r1, [r7, #20]
 8008bc6:	68f8      	ldr	r0, [r7, #12]
 8008bc8:	f000 fa34 	bl	8009034 <RTC_DateUpdate>
 8008bcc:	e003      	b.n	8008bd6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	b2da      	uxtb	r2, r3
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d01a      	beq.n	8008c12 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	4618      	mov	r0, r3
 8008be2:	f000 f9ed 	bl	8008fc0 <RTC_ByteToBcd2>
 8008be6:	4603      	mov	r3, r0
 8008be8:	461a      	mov	r2, r3
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	785b      	ldrb	r3, [r3, #1]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f000 f9e4 	bl	8008fc0 <RTC_ByteToBcd2>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	789b      	ldrb	r3, [r3, #2]
 8008c04:	4618      	mov	r0, r3
 8008c06:	f000 f9db 	bl	8008fc0 <RTC_ByteToBcd2>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008c12:	2300      	movs	r3, #0
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3720      	adds	r7, #32
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	91a2b3c5 	.word	0x91a2b3c5
 8008c20:	88888889 	.word	0x88888889
 8008c24:	aaaaaaab 	.word	0xaaaaaaab
 8008c28:	00015180 	.word	0x00015180

08008c2c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b088      	sub	sp, #32
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	60f8      	str	r0, [r7, #12]
 8008c34:	60b9      	str	r1, [r7, #8]
 8008c36:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	61fb      	str	r3, [r7, #28]
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	61bb      	str	r3, [r7, #24]
 8008c40:	2300      	movs	r3, #0
 8008c42:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d002      	beq.n	8008c50 <HAL_RTC_SetDate+0x24>
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d101      	bne.n	8008c54 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8008c50:	2301      	movs	r3, #1
 8008c52:	e097      	b.n	8008d84 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	7c1b      	ldrb	r3, [r3, #16]
 8008c58:	2b01      	cmp	r3, #1
 8008c5a:	d101      	bne.n	8008c60 <HAL_RTC_SetDate+0x34>
 8008c5c:	2302      	movs	r3, #2
 8008c5e:	e091      	b.n	8008d84 <HAL_RTC_SetDate+0x158>
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2201      	movs	r2, #1
 8008c64:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2202      	movs	r2, #2
 8008c6a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10c      	bne.n	8008c8c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	78da      	ldrb	r2, [r3, #3]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	785a      	ldrb	r2, [r3, #1]
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	789a      	ldrb	r2, [r3, #2]
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	739a      	strb	r2, [r3, #14]
 8008c8a:	e01a      	b.n	8008cc2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	78db      	ldrb	r3, [r3, #3]
 8008c90:	4618      	mov	r0, r3
 8008c92:	f000 f9b2 	bl	8008ffa <RTC_Bcd2ToByte>
 8008c96:	4603      	mov	r3, r0
 8008c98:	461a      	mov	r2, r3
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	785b      	ldrb	r3, [r3, #1]
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f000 f9a9 	bl	8008ffa <RTC_Bcd2ToByte>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	461a      	mov	r2, r3
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	789b      	ldrb	r3, [r3, #2]
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	f000 f9a0 	bl	8008ffa <RTC_Bcd2ToByte>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	7bdb      	ldrb	r3, [r3, #15]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	7b59      	ldrb	r1, [r3, #13]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	7b9b      	ldrb	r3, [r3, #14]
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	f000 fa8b 	bl	80091ec <RTC_WeekDayNum>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	461a      	mov	r2, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	7b1a      	ldrb	r2, [r3, #12]
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f000 f883 	bl	8008df2 <RTC_ReadTimeCounter>
 8008cec:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8008cee:	69fb      	ldr	r3, [r7, #28]
 8008cf0:	4a26      	ldr	r2, [pc, #152]	; (8008d8c <HAL_RTC_SetDate+0x160>)
 8008cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf6:	0adb      	lsrs	r3, r3, #11
 8008cf8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	2b18      	cmp	r3, #24
 8008cfe:	d93a      	bls.n	8008d76 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	4a23      	ldr	r2, [pc, #140]	; (8008d90 <HAL_RTC_SetDate+0x164>)
 8008d04:	fba2 2303 	umull	r2, r3, r2, r3
 8008d08:	091b      	lsrs	r3, r3, #4
 8008d0a:	4a22      	ldr	r2, [pc, #136]	; (8008d94 <HAL_RTC_SetDate+0x168>)
 8008d0c:	fb02 f303 	mul.w	r3, r2, r3
 8008d10:	69fa      	ldr	r2, [r7, #28]
 8008d12:	1ad3      	subs	r3, r2, r3
 8008d14:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8008d16:	69f9      	ldr	r1, [r7, #28]
 8008d18:	68f8      	ldr	r0, [r7, #12]
 8008d1a:	f000 f89a 	bl	8008e52 <RTC_WriteTimeCounter>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d007      	beq.n	8008d34 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2204      	movs	r2, #4
 8008d28:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e027      	b.n	8008d84 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8008d34:	68f8      	ldr	r0, [r7, #12]
 8008d36:	f000 f8b3 	bl	8008ea0 <RTC_ReadAlarmCounter>
 8008d3a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d42:	d018      	beq.n	8008d76 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	69fb      	ldr	r3, [r7, #28]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d214      	bcs.n	8008d76 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8008d4c:	69bb      	ldr	r3, [r7, #24]
 8008d4e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8008d52:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8008d56:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008d58:	69b9      	ldr	r1, [r7, #24]
 8008d5a:	68f8      	ldr	r0, [r7, #12]
 8008d5c:	f000 f8b9 	bl	8008ed2 <RTC_WriteAlarmCounter>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d007      	beq.n	8008d76 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2204      	movs	r2, #4
 8008d6a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e006      	b.n	8008d84 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8008d82:	2300      	movs	r3, #0
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3720      	adds	r7, #32
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	91a2b3c5 	.word	0x91a2b3c5
 8008d90:	aaaaaaab 	.word	0xaaaaaaab
 8008d94:	00015180 	.word	0x00015180

08008d98 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b084      	sub	sp, #16
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008da0:	2300      	movs	r3, #0
 8008da2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d101      	bne.n	8008dae <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8008daa:	2301      	movs	r3, #1
 8008dac:	e01d      	b.n	8008dea <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	685a      	ldr	r2, [r3, #4]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f022 0208 	bic.w	r2, r2, #8
 8008dbc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8008dbe:	f7fc f873 	bl	8004ea8 <HAL_GetTick>
 8008dc2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008dc4:	e009      	b.n	8008dda <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008dc6:	f7fc f86f 	bl	8004ea8 <HAL_GetTick>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008dd4:	d901      	bls.n	8008dda <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8008dd6:	2303      	movs	r3, #3
 8008dd8:	e007      	b.n	8008dea <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	f003 0308 	and.w	r3, r3, #8
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d0ee      	beq.n	8008dc6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}

08008df2 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8008df2:	b480      	push	{r7}
 8008df4:	b087      	sub	sp, #28
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	827b      	strh	r3, [r7, #18]
 8008dfe:	2300      	movs	r3, #0
 8008e00:	823b      	strh	r3, [r7, #16]
 8008e02:	2300      	movs	r3, #0
 8008e04:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8008e06:	2300      	movs	r3, #0
 8008e08:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	699b      	ldr	r3, [r3, #24]
 8008e10:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	69db      	ldr	r3, [r3, #28]
 8008e18:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	699b      	ldr	r3, [r3, #24]
 8008e20:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8008e22:	8a7a      	ldrh	r2, [r7, #18]
 8008e24:	8a3b      	ldrh	r3, [r7, #16]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d008      	beq.n	8008e3c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8008e2a:	8a3b      	ldrh	r3, [r7, #16]
 8008e2c:	041a      	lsls	r2, r3, #16
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	69db      	ldr	r3, [r3, #28]
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	4313      	orrs	r3, r2
 8008e38:	617b      	str	r3, [r7, #20]
 8008e3a:	e004      	b.n	8008e46 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8008e3c:	8a7b      	ldrh	r3, [r7, #18]
 8008e3e:	041a      	lsls	r2, r3, #16
 8008e40:	89fb      	ldrh	r3, [r7, #14]
 8008e42:	4313      	orrs	r3, r2
 8008e44:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8008e46:	697b      	ldr	r3, [r7, #20]
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	371c      	adds	r7, #28
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bc80      	pop	{r7}
 8008e50:	4770      	bx	lr

08008e52 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b084      	sub	sp, #16
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
 8008e5a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 f85d 	bl	8008f20 <RTC_EnterInitMode>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d002      	beq.n	8008e72 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	73fb      	strb	r3, [r7, #15]
 8008e70:	e011      	b.n	8008e96 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	0c12      	lsrs	r2, r2, #16
 8008e7a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	683a      	ldr	r2, [r7, #0]
 8008e82:	b292      	uxth	r2, r2
 8008e84:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f872 	bl	8008f70 <RTC_ExitInitMode>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d001      	beq.n	8008e96 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3710      	adds	r7, #16
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}

08008ea0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	81fb      	strh	r3, [r7, #14]
 8008eac:	2300      	movs	r3, #0
 8008eae:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	6a1b      	ldr	r3, [r3, #32]
 8008eb6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ebe:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8008ec0:	89fb      	ldrh	r3, [r7, #14]
 8008ec2:	041a      	lsls	r2, r3, #16
 8008ec4:	89bb      	ldrh	r3, [r7, #12]
 8008ec6:	4313      	orrs	r3, r2
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3714      	adds	r7, #20
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bc80      	pop	{r7}
 8008ed0:	4770      	bx	lr

08008ed2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8008ed2:	b580      	push	{r7, lr}
 8008ed4:	b084      	sub	sp, #16
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
 8008eda:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008edc:	2300      	movs	r3, #0
 8008ede:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f000 f81d 	bl	8008f20 <RTC_EnterInitMode>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d002      	beq.n	8008ef2 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8008eec:	2301      	movs	r3, #1
 8008eee:	73fb      	strb	r3, [r7, #15]
 8008ef0:	e011      	b.n	8008f16 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	683a      	ldr	r2, [r7, #0]
 8008ef8:	0c12      	lsrs	r2, r2, #16
 8008efa:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	683a      	ldr	r2, [r7, #0]
 8008f02:	b292      	uxth	r2, r2
 8008f04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 f832 	bl	8008f70 <RTC_ExitInitMode>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d001      	beq.n	8008f16 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3710      	adds	r7, #16
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8008f2c:	f7fb ffbc 	bl	8004ea8 <HAL_GetTick>
 8008f30:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008f32:	e009      	b.n	8008f48 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008f34:	f7fb ffb8 	bl	8004ea8 <HAL_GetTick>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	1ad3      	subs	r3, r2, r3
 8008f3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f42:	d901      	bls.n	8008f48 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8008f44:	2303      	movs	r3, #3
 8008f46:	e00f      	b.n	8008f68 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	f003 0320 	and.w	r3, r3, #32
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d0ee      	beq.n	8008f34 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	685a      	ldr	r2, [r3, #4]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f042 0210 	orr.w	r2, r2, #16
 8008f64:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8008f66:	2300      	movs	r3, #0
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	685a      	ldr	r2, [r3, #4]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f022 0210 	bic.w	r2, r2, #16
 8008f8a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8008f8c:	f7fb ff8c 	bl	8004ea8 <HAL_GetTick>
 8008f90:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008f92:	e009      	b.n	8008fa8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008f94:	f7fb ff88 	bl	8004ea8 <HAL_GetTick>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008fa2:	d901      	bls.n	8008fa8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8008fa4:	2303      	movs	r3, #3
 8008fa6:	e007      	b.n	8008fb8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	f003 0320 	and.w	r3, r3, #32
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d0ee      	beq.n	8008f94 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8008fb6:	2300      	movs	r3, #0
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b085      	sub	sp, #20
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8008fce:	e005      	b.n	8008fdc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008fd6:	79fb      	ldrb	r3, [r7, #7]
 8008fd8:	3b0a      	subs	r3, #10
 8008fda:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8008fdc:	79fb      	ldrb	r3, [r7, #7]
 8008fde:	2b09      	cmp	r3, #9
 8008fe0:	d8f6      	bhi.n	8008fd0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	011b      	lsls	r3, r3, #4
 8008fe8:	b2da      	uxtb	r2, r3
 8008fea:	79fb      	ldrb	r3, [r7, #7]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	b2db      	uxtb	r3, r3
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3714      	adds	r7, #20
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bc80      	pop	{r7}
 8008ff8:	4770      	bx	lr

08008ffa <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008ffa:	b480      	push	{r7}
 8008ffc:	b085      	sub	sp, #20
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	4603      	mov	r3, r0
 8009002:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8009004:	2300      	movs	r3, #0
 8009006:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8009008:	79fb      	ldrb	r3, [r7, #7]
 800900a:	091b      	lsrs	r3, r3, #4
 800900c:	b2db      	uxtb	r3, r3
 800900e:	461a      	mov	r2, r3
 8009010:	4613      	mov	r3, r2
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	4413      	add	r3, r2
 8009016:	005b      	lsls	r3, r3, #1
 8009018:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800901a:	79fb      	ldrb	r3, [r7, #7]
 800901c:	f003 030f 	and.w	r3, r3, #15
 8009020:	b2da      	uxtb	r2, r3
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	b2db      	uxtb	r3, r3
 8009026:	4413      	add	r3, r2
 8009028:	b2db      	uxtb	r3, r3
}
 800902a:	4618      	mov	r0, r3
 800902c:	3714      	adds	r7, #20
 800902e:	46bd      	mov	sp, r7
 8009030:	bc80      	pop	{r7}
 8009032:	4770      	bx	lr

08009034 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b086      	sub	sp, #24
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800903e:	2300      	movs	r3, #0
 8009040:	617b      	str	r3, [r7, #20]
 8009042:	2300      	movs	r3, #0
 8009044:	613b      	str	r3, [r7, #16]
 8009046:	2300      	movs	r3, #0
 8009048:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800904a:	2300      	movs	r3, #0
 800904c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	7bdb      	ldrb	r3, [r3, #15]
 8009052:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	7b5b      	ldrb	r3, [r3, #13]
 8009058:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	7b9b      	ldrb	r3, [r3, #14]
 800905e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8009060:	2300      	movs	r3, #0
 8009062:	60bb      	str	r3, [r7, #8]
 8009064:	e06f      	b.n	8009146 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	2b01      	cmp	r3, #1
 800906a:	d011      	beq.n	8009090 <RTC_DateUpdate+0x5c>
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	2b03      	cmp	r3, #3
 8009070:	d00e      	beq.n	8009090 <RTC_DateUpdate+0x5c>
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	2b05      	cmp	r3, #5
 8009076:	d00b      	beq.n	8009090 <RTC_DateUpdate+0x5c>
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	2b07      	cmp	r3, #7
 800907c:	d008      	beq.n	8009090 <RTC_DateUpdate+0x5c>
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	2b08      	cmp	r3, #8
 8009082:	d005      	beq.n	8009090 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	2b0a      	cmp	r3, #10
 8009088:	d002      	beq.n	8009090 <RTC_DateUpdate+0x5c>
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	2b0c      	cmp	r3, #12
 800908e:	d117      	bne.n	80090c0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2b1e      	cmp	r3, #30
 8009094:	d803      	bhi.n	800909e <RTC_DateUpdate+0x6a>
      {
        day++;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	3301      	adds	r3, #1
 800909a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800909c:	e050      	b.n	8009140 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	2b0c      	cmp	r3, #12
 80090a2:	d005      	beq.n	80090b0 <RTC_DateUpdate+0x7c>
        {
          month++;
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	3301      	adds	r3, #1
 80090a8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80090aa:	2301      	movs	r3, #1
 80090ac:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80090ae:	e047      	b.n	8009140 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80090b0:	2301      	movs	r3, #1
 80090b2:	613b      	str	r3, [r7, #16]
          day = 1U;
 80090b4:	2301      	movs	r3, #1
 80090b6:	60fb      	str	r3, [r7, #12]
          year++;
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	3301      	adds	r3, #1
 80090bc:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80090be:	e03f      	b.n	8009140 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	2b04      	cmp	r3, #4
 80090c4:	d008      	beq.n	80090d8 <RTC_DateUpdate+0xa4>
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	2b06      	cmp	r3, #6
 80090ca:	d005      	beq.n	80090d8 <RTC_DateUpdate+0xa4>
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	2b09      	cmp	r3, #9
 80090d0:	d002      	beq.n	80090d8 <RTC_DateUpdate+0xa4>
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	2b0b      	cmp	r3, #11
 80090d6:	d10c      	bne.n	80090f2 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2b1d      	cmp	r3, #29
 80090dc:	d803      	bhi.n	80090e6 <RTC_DateUpdate+0xb2>
      {
        day++;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	3301      	adds	r3, #1
 80090e2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80090e4:	e02c      	b.n	8009140 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	3301      	adds	r3, #1
 80090ea:	613b      	str	r3, [r7, #16]
        day = 1U;
 80090ec:	2301      	movs	r3, #1
 80090ee:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80090f0:	e026      	b.n	8009140 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	2b02      	cmp	r3, #2
 80090f6:	d123      	bne.n	8009140 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2b1b      	cmp	r3, #27
 80090fc:	d803      	bhi.n	8009106 <RTC_DateUpdate+0xd2>
      {
        day++;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	3301      	adds	r3, #1
 8009102:	60fb      	str	r3, [r7, #12]
 8009104:	e01c      	b.n	8009140 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2b1c      	cmp	r3, #28
 800910a:	d111      	bne.n	8009130 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	b29b      	uxth	r3, r3
 8009110:	4618      	mov	r0, r3
 8009112:	f000 f839 	bl	8009188 <RTC_IsLeapYear>
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d003      	beq.n	8009124 <RTC_DateUpdate+0xf0>
        {
          day++;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	3301      	adds	r3, #1
 8009120:	60fb      	str	r3, [r7, #12]
 8009122:	e00d      	b.n	8009140 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	3301      	adds	r3, #1
 8009128:	613b      	str	r3, [r7, #16]
          day = 1U;
 800912a:	2301      	movs	r3, #1
 800912c:	60fb      	str	r3, [r7, #12]
 800912e:	e007      	b.n	8009140 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2b1d      	cmp	r3, #29
 8009134:	d104      	bne.n	8009140 <RTC_DateUpdate+0x10c>
      {
        month++;
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	3301      	adds	r3, #1
 800913a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800913c:	2301      	movs	r3, #1
 800913e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	3301      	adds	r3, #1
 8009144:	60bb      	str	r3, [r7, #8]
 8009146:	68ba      	ldr	r2, [r7, #8]
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	429a      	cmp	r2, r3
 800914c:	d38b      	bcc.n	8009066 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	b2da      	uxtb	r2, r3
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	b2da      	uxtb	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	b2da      	uxtb	r2, r3
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	b2db      	uxtb	r3, r3
 800916a:	68fa      	ldr	r2, [r7, #12]
 800916c:	b2d2      	uxtb	r2, r2
 800916e:	4619      	mov	r1, r3
 8009170:	6978      	ldr	r0, [r7, #20]
 8009172:	f000 f83b 	bl	80091ec <RTC_WeekDayNum>
 8009176:	4603      	mov	r3, r0
 8009178:	461a      	mov	r2, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	731a      	strb	r2, [r3, #12]
}
 800917e:	bf00      	nop
 8009180:	3718      	adds	r7, #24
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
	...

08009188 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8009188:	b480      	push	{r7}
 800918a:	b083      	sub	sp, #12
 800918c:	af00      	add	r7, sp, #0
 800918e:	4603      	mov	r3, r0
 8009190:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8009192:	88fb      	ldrh	r3, [r7, #6]
 8009194:	f003 0303 	and.w	r3, r3, #3
 8009198:	b29b      	uxth	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	d001      	beq.n	80091a2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800919e:	2300      	movs	r3, #0
 80091a0:	e01d      	b.n	80091de <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80091a2:	88fb      	ldrh	r3, [r7, #6]
 80091a4:	4a10      	ldr	r2, [pc, #64]	; (80091e8 <RTC_IsLeapYear+0x60>)
 80091a6:	fba2 1203 	umull	r1, r2, r2, r3
 80091aa:	0952      	lsrs	r2, r2, #5
 80091ac:	2164      	movs	r1, #100	; 0x64
 80091ae:	fb01 f202 	mul.w	r2, r1, r2
 80091b2:	1a9b      	subs	r3, r3, r2
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80091ba:	2301      	movs	r3, #1
 80091bc:	e00f      	b.n	80091de <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80091be:	88fb      	ldrh	r3, [r7, #6]
 80091c0:	4a09      	ldr	r2, [pc, #36]	; (80091e8 <RTC_IsLeapYear+0x60>)
 80091c2:	fba2 1203 	umull	r1, r2, r2, r3
 80091c6:	09d2      	lsrs	r2, r2, #7
 80091c8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80091cc:	fb01 f202 	mul.w	r2, r1, r2
 80091d0:	1a9b      	subs	r3, r3, r2
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80091d8:	2301      	movs	r3, #1
 80091da:	e000      	b.n	80091de <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80091dc:	2300      	movs	r3, #0
  }
}
 80091de:	4618      	mov	r0, r3
 80091e0:	370c      	adds	r7, #12
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bc80      	pop	{r7}
 80091e6:	4770      	bx	lr
 80091e8:	51eb851f 	.word	0x51eb851f

080091ec <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b085      	sub	sp, #20
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	460b      	mov	r3, r1
 80091f6:	70fb      	strb	r3, [r7, #3]
 80091f8:	4613      	mov	r3, r2
 80091fa:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80091fc:	2300      	movs	r3, #0
 80091fe:	60bb      	str	r3, [r7, #8]
 8009200:	2300      	movs	r3, #0
 8009202:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800920a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800920c:	78fb      	ldrb	r3, [r7, #3]
 800920e:	2b02      	cmp	r3, #2
 8009210:	d82d      	bhi.n	800926e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8009212:	78fa      	ldrb	r2, [r7, #3]
 8009214:	4613      	mov	r3, r2
 8009216:	005b      	lsls	r3, r3, #1
 8009218:	4413      	add	r3, r2
 800921a:	00db      	lsls	r3, r3, #3
 800921c:	1a9b      	subs	r3, r3, r2
 800921e:	4a2c      	ldr	r2, [pc, #176]	; (80092d0 <RTC_WeekDayNum+0xe4>)
 8009220:	fba2 2303 	umull	r2, r3, r2, r3
 8009224:	085a      	lsrs	r2, r3, #1
 8009226:	78bb      	ldrb	r3, [r7, #2]
 8009228:	441a      	add	r2, r3
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	441a      	add	r2, r3
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	3b01      	subs	r3, #1
 8009232:	089b      	lsrs	r3, r3, #2
 8009234:	441a      	add	r2, r3
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	3b01      	subs	r3, #1
 800923a:	4926      	ldr	r1, [pc, #152]	; (80092d4 <RTC_WeekDayNum+0xe8>)
 800923c:	fba1 1303 	umull	r1, r3, r1, r3
 8009240:	095b      	lsrs	r3, r3, #5
 8009242:	1ad2      	subs	r2, r2, r3
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	3b01      	subs	r3, #1
 8009248:	4922      	ldr	r1, [pc, #136]	; (80092d4 <RTC_WeekDayNum+0xe8>)
 800924a:	fba1 1303 	umull	r1, r3, r1, r3
 800924e:	09db      	lsrs	r3, r3, #7
 8009250:	4413      	add	r3, r2
 8009252:	1d1a      	adds	r2, r3, #4
 8009254:	4b20      	ldr	r3, [pc, #128]	; (80092d8 <RTC_WeekDayNum+0xec>)
 8009256:	fba3 1302 	umull	r1, r3, r3, r2
 800925a:	1ad1      	subs	r1, r2, r3
 800925c:	0849      	lsrs	r1, r1, #1
 800925e:	440b      	add	r3, r1
 8009260:	0899      	lsrs	r1, r3, #2
 8009262:	460b      	mov	r3, r1
 8009264:	00db      	lsls	r3, r3, #3
 8009266:	1a5b      	subs	r3, r3, r1
 8009268:	1ad3      	subs	r3, r2, r3
 800926a:	60fb      	str	r3, [r7, #12]
 800926c:	e029      	b.n	80092c2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800926e:	78fa      	ldrb	r2, [r7, #3]
 8009270:	4613      	mov	r3, r2
 8009272:	005b      	lsls	r3, r3, #1
 8009274:	4413      	add	r3, r2
 8009276:	00db      	lsls	r3, r3, #3
 8009278:	1a9b      	subs	r3, r3, r2
 800927a:	4a15      	ldr	r2, [pc, #84]	; (80092d0 <RTC_WeekDayNum+0xe4>)
 800927c:	fba2 2303 	umull	r2, r3, r2, r3
 8009280:	085a      	lsrs	r2, r3, #1
 8009282:	78bb      	ldrb	r3, [r7, #2]
 8009284:	441a      	add	r2, r3
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	441a      	add	r2, r3
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	089b      	lsrs	r3, r3, #2
 800928e:	441a      	add	r2, r3
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	4910      	ldr	r1, [pc, #64]	; (80092d4 <RTC_WeekDayNum+0xe8>)
 8009294:	fba1 1303 	umull	r1, r3, r1, r3
 8009298:	095b      	lsrs	r3, r3, #5
 800929a:	1ad2      	subs	r2, r2, r3
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	490d      	ldr	r1, [pc, #52]	; (80092d4 <RTC_WeekDayNum+0xe8>)
 80092a0:	fba1 1303 	umull	r1, r3, r1, r3
 80092a4:	09db      	lsrs	r3, r3, #7
 80092a6:	4413      	add	r3, r2
 80092a8:	1c9a      	adds	r2, r3, #2
 80092aa:	4b0b      	ldr	r3, [pc, #44]	; (80092d8 <RTC_WeekDayNum+0xec>)
 80092ac:	fba3 1302 	umull	r1, r3, r3, r2
 80092b0:	1ad1      	subs	r1, r2, r3
 80092b2:	0849      	lsrs	r1, r1, #1
 80092b4:	440b      	add	r3, r1
 80092b6:	0899      	lsrs	r1, r3, #2
 80092b8:	460b      	mov	r3, r1
 80092ba:	00db      	lsls	r3, r3, #3
 80092bc:	1a5b      	subs	r3, r3, r1
 80092be:	1ad3      	subs	r3, r2, r3
 80092c0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	b2db      	uxtb	r3, r3
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3714      	adds	r7, #20
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bc80      	pop	{r7}
 80092ce:	4770      	bx	lr
 80092d0:	38e38e39 	.word	0x38e38e39
 80092d4:	51eb851f 	.word	0x51eb851f
 80092d8:	24924925 	.word	0x24924925

080092dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d101      	bne.n	80092ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
 80092ec:	e041      	b.n	8009372 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d106      	bne.n	8009308 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 f839 	bl	800937a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2202      	movs	r2, #2
 800930c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	3304      	adds	r3, #4
 8009318:	4619      	mov	r1, r3
 800931a:	4610      	mov	r0, r2
 800931c:	f000 f9bc 	bl	8009698 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2201      	movs	r2, #1
 800933c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2201      	movs	r2, #1
 8009364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2201      	movs	r2, #1
 800936c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3708      	adds	r7, #8
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800937a:	b480      	push	{r7}
 800937c:	b083      	sub	sp, #12
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009382:	bf00      	nop
 8009384:	370c      	adds	r7, #12
 8009386:	46bd      	mov	sp, r7
 8009388:	bc80      	pop	{r7}
 800938a:	4770      	bx	lr

0800938c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800938c:	b480      	push	{r7}
 800938e:	b085      	sub	sp, #20
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800939a:	b2db      	uxtb	r3, r3
 800939c:	2b01      	cmp	r3, #1
 800939e:	d001      	beq.n	80093a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80093a0:	2301      	movs	r3, #1
 80093a2:	e03f      	b.n	8009424 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2202      	movs	r2, #2
 80093a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	68da      	ldr	r2, [r3, #12]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f042 0201 	orr.w	r2, r2, #1
 80093ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a1b      	ldr	r2, [pc, #108]	; (8009430 <HAL_TIM_Base_Start_IT+0xa4>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d013      	beq.n	80093ee <HAL_TIM_Base_Start_IT+0x62>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093ce:	d00e      	beq.n	80093ee <HAL_TIM_Base_Start_IT+0x62>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a17      	ldr	r2, [pc, #92]	; (8009434 <HAL_TIM_Base_Start_IT+0xa8>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d009      	beq.n	80093ee <HAL_TIM_Base_Start_IT+0x62>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a16      	ldr	r2, [pc, #88]	; (8009438 <HAL_TIM_Base_Start_IT+0xac>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d004      	beq.n	80093ee <HAL_TIM_Base_Start_IT+0x62>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a14      	ldr	r2, [pc, #80]	; (800943c <HAL_TIM_Base_Start_IT+0xb0>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d111      	bne.n	8009412 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	f003 0307 	and.w	r3, r3, #7
 80093f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2b06      	cmp	r3, #6
 80093fe:	d010      	beq.n	8009422 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f042 0201 	orr.w	r2, r2, #1
 800940e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009410:	e007      	b.n	8009422 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f042 0201 	orr.w	r2, r2, #1
 8009420:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3714      	adds	r7, #20
 8009428:	46bd      	mov	sp, r7
 800942a:	bc80      	pop	{r7}
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop
 8009430:	40012c00 	.word	0x40012c00
 8009434:	40000400 	.word	0x40000400
 8009438:	40000800 	.word	0x40000800
 800943c:	40000c00 	.word	0x40000c00

08009440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b082      	sub	sp, #8
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	691b      	ldr	r3, [r3, #16]
 800944e:	f003 0302 	and.w	r3, r3, #2
 8009452:	2b02      	cmp	r3, #2
 8009454:	d122      	bne.n	800949c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	f003 0302 	and.w	r3, r3, #2
 8009460:	2b02      	cmp	r3, #2
 8009462:	d11b      	bne.n	800949c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f06f 0202 	mvn.w	r2, #2
 800946c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2201      	movs	r2, #1
 8009472:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	699b      	ldr	r3, [r3, #24]
 800947a:	f003 0303 	and.w	r3, r3, #3
 800947e:	2b00      	cmp	r3, #0
 8009480:	d003      	beq.n	800948a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 f8ed 	bl	8009662 <HAL_TIM_IC_CaptureCallback>
 8009488:	e005      	b.n	8009496 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f8e0 	bl	8009650 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 f8ef 	bl	8009674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2200      	movs	r2, #0
 800949a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	691b      	ldr	r3, [r3, #16]
 80094a2:	f003 0304 	and.w	r3, r3, #4
 80094a6:	2b04      	cmp	r3, #4
 80094a8:	d122      	bne.n	80094f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	f003 0304 	and.w	r3, r3, #4
 80094b4:	2b04      	cmp	r3, #4
 80094b6:	d11b      	bne.n	80094f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f06f 0204 	mvn.w	r2, #4
 80094c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2202      	movs	r2, #2
 80094c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	699b      	ldr	r3, [r3, #24]
 80094ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d003      	beq.n	80094de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 f8c3 	bl	8009662 <HAL_TIM_IC_CaptureCallback>
 80094dc:	e005      	b.n	80094ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 f8b6 	bl	8009650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 f8c5 	bl	8009674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	691b      	ldr	r3, [r3, #16]
 80094f6:	f003 0308 	and.w	r3, r3, #8
 80094fa:	2b08      	cmp	r3, #8
 80094fc:	d122      	bne.n	8009544 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68db      	ldr	r3, [r3, #12]
 8009504:	f003 0308 	and.w	r3, r3, #8
 8009508:	2b08      	cmp	r3, #8
 800950a:	d11b      	bne.n	8009544 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f06f 0208 	mvn.w	r2, #8
 8009514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2204      	movs	r2, #4
 800951a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	69db      	ldr	r3, [r3, #28]
 8009522:	f003 0303 	and.w	r3, r3, #3
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 f899 	bl	8009662 <HAL_TIM_IC_CaptureCallback>
 8009530:	e005      	b.n	800953e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 f88c 	bl	8009650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f000 f89b 	bl	8009674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	691b      	ldr	r3, [r3, #16]
 800954a:	f003 0310 	and.w	r3, r3, #16
 800954e:	2b10      	cmp	r3, #16
 8009550:	d122      	bne.n	8009598 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	f003 0310 	and.w	r3, r3, #16
 800955c:	2b10      	cmp	r3, #16
 800955e:	d11b      	bne.n	8009598 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f06f 0210 	mvn.w	r2, #16
 8009568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2208      	movs	r2, #8
 800956e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	69db      	ldr	r3, [r3, #28]
 8009576:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800957a:	2b00      	cmp	r3, #0
 800957c:	d003      	beq.n	8009586 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f86f 	bl	8009662 <HAL_TIM_IC_CaptureCallback>
 8009584:	e005      	b.n	8009592 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f862 	bl	8009650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 f871 	bl	8009674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	691b      	ldr	r3, [r3, #16]
 800959e:	f003 0301 	and.w	r3, r3, #1
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	d10e      	bne.n	80095c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68db      	ldr	r3, [r3, #12]
 80095ac:	f003 0301 	and.w	r3, r3, #1
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d107      	bne.n	80095c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f06f 0201 	mvn.w	r2, #1
 80095bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f7fb f80c 	bl	80045dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	691b      	ldr	r3, [r3, #16]
 80095ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095ce:	2b80      	cmp	r3, #128	; 0x80
 80095d0:	d10e      	bne.n	80095f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095dc:	2b80      	cmp	r3, #128	; 0x80
 80095de:	d107      	bne.n	80095f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80095e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f000 f8c9 	bl	8009782 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	691b      	ldr	r3, [r3, #16]
 80095f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095fa:	2b40      	cmp	r3, #64	; 0x40
 80095fc:	d10e      	bne.n	800961c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009608:	2b40      	cmp	r3, #64	; 0x40
 800960a:	d107      	bne.n	800961c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 f835 	bl	8009686 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	691b      	ldr	r3, [r3, #16]
 8009622:	f003 0320 	and.w	r3, r3, #32
 8009626:	2b20      	cmp	r3, #32
 8009628:	d10e      	bne.n	8009648 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	f003 0320 	and.w	r3, r3, #32
 8009634:	2b20      	cmp	r3, #32
 8009636:	d107      	bne.n	8009648 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f06f 0220 	mvn.w	r2, #32
 8009640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f000 f894 	bl	8009770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009648:	bf00      	nop
 800964a:	3708      	adds	r7, #8
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009650:	b480      	push	{r7}
 8009652:	b083      	sub	sp, #12
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009658:	bf00      	nop
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	bc80      	pop	{r7}
 8009660:	4770      	bx	lr

08009662 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009662:	b480      	push	{r7}
 8009664:	b083      	sub	sp, #12
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800966a:	bf00      	nop
 800966c:	370c      	adds	r7, #12
 800966e:	46bd      	mov	sp, r7
 8009670:	bc80      	pop	{r7}
 8009672:	4770      	bx	lr

08009674 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800967c:	bf00      	nop
 800967e:	370c      	adds	r7, #12
 8009680:	46bd      	mov	sp, r7
 8009682:	bc80      	pop	{r7}
 8009684:	4770      	bx	lr

08009686 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009686:	b480      	push	{r7}
 8009688:	b083      	sub	sp, #12
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800968e:	bf00      	nop
 8009690:	370c      	adds	r7, #12
 8009692:	46bd      	mov	sp, r7
 8009694:	bc80      	pop	{r7}
 8009696:	4770      	bx	lr

08009698 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009698:	b480      	push	{r7}
 800969a:	b085      	sub	sp, #20
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	4a2d      	ldr	r2, [pc, #180]	; (8009760 <TIM_Base_SetConfig+0xc8>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d00f      	beq.n	80096d0 <TIM_Base_SetConfig+0x38>
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096b6:	d00b      	beq.n	80096d0 <TIM_Base_SetConfig+0x38>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	4a2a      	ldr	r2, [pc, #168]	; (8009764 <TIM_Base_SetConfig+0xcc>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d007      	beq.n	80096d0 <TIM_Base_SetConfig+0x38>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4a29      	ldr	r2, [pc, #164]	; (8009768 <TIM_Base_SetConfig+0xd0>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d003      	beq.n	80096d0 <TIM_Base_SetConfig+0x38>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	4a28      	ldr	r2, [pc, #160]	; (800976c <TIM_Base_SetConfig+0xd4>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d108      	bne.n	80096e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	68fa      	ldr	r2, [r7, #12]
 80096de:	4313      	orrs	r3, r2
 80096e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	4a1e      	ldr	r2, [pc, #120]	; (8009760 <TIM_Base_SetConfig+0xc8>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d00f      	beq.n	800970a <TIM_Base_SetConfig+0x72>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096f0:	d00b      	beq.n	800970a <TIM_Base_SetConfig+0x72>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	4a1b      	ldr	r2, [pc, #108]	; (8009764 <TIM_Base_SetConfig+0xcc>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d007      	beq.n	800970a <TIM_Base_SetConfig+0x72>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	4a1a      	ldr	r2, [pc, #104]	; (8009768 <TIM_Base_SetConfig+0xd0>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d003      	beq.n	800970a <TIM_Base_SetConfig+0x72>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	4a19      	ldr	r2, [pc, #100]	; (800976c <TIM_Base_SetConfig+0xd4>)
 8009706:	4293      	cmp	r3, r2
 8009708:	d108      	bne.n	800971c <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	4313      	orrs	r3, r2
 800971a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	695b      	ldr	r3, [r3, #20]
 8009726:	4313      	orrs	r3, r2
 8009728:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	689a      	ldr	r2, [r3, #8]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a07      	ldr	r2, [pc, #28]	; (8009760 <TIM_Base_SetConfig+0xc8>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d103      	bne.n	8009750 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	691a      	ldr	r2, [r3, #16]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2201      	movs	r2, #1
 8009754:	615a      	str	r2, [r3, #20]
}
 8009756:	bf00      	nop
 8009758:	3714      	adds	r7, #20
 800975a:	46bd      	mov	sp, r7
 800975c:	bc80      	pop	{r7}
 800975e:	4770      	bx	lr
 8009760:	40012c00 	.word	0x40012c00
 8009764:	40000400 	.word	0x40000400
 8009768:	40000800 	.word	0x40000800
 800976c:	40000c00 	.word	0x40000c00

08009770 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009778:	bf00      	nop
 800977a:	370c      	adds	r7, #12
 800977c:	46bd      	mov	sp, r7
 800977e:	bc80      	pop	{r7}
 8009780:	4770      	bx	lr

08009782 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009782:	b480      	push	{r7}
 8009784:	b083      	sub	sp, #12
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800978a:	bf00      	nop
 800978c:	370c      	adds	r7, #12
 800978e:	46bd      	mov	sp, r7
 8009790:	bc80      	pop	{r7}
 8009792:	4770      	bx	lr

08009794 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b082      	sub	sp, #8
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d101      	bne.n	80097a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80097a2:	2301      	movs	r3, #1
 80097a4:	e03f      	b.n	8009826 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097ac:	b2db      	uxtb	r3, r3
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d106      	bne.n	80097c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f7fb f95c 	bl	8004a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2224      	movs	r2, #36	; 0x24
 80097c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	68da      	ldr	r2, [r3, #12]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80097d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 fc0b 	bl	8009ff4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	691a      	ldr	r2, [r3, #16]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80097ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	695a      	ldr	r2, [r3, #20]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80097fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	68da      	ldr	r2, [r3, #12]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800980c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2220      	movs	r2, #32
 8009818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2220      	movs	r2, #32
 8009820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009824:	2300      	movs	r3, #0
}
 8009826:	4618      	mov	r0, r3
 8009828:	3708      	adds	r7, #8
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b08a      	sub	sp, #40	; 0x28
 8009832:	af02      	add	r7, sp, #8
 8009834:	60f8      	str	r0, [r7, #12]
 8009836:	60b9      	str	r1, [r7, #8]
 8009838:	603b      	str	r3, [r7, #0]
 800983a:	4613      	mov	r3, r2
 800983c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800983e:	2300      	movs	r3, #0
 8009840:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009848:	b2db      	uxtb	r3, r3
 800984a:	2b20      	cmp	r3, #32
 800984c:	d17c      	bne.n	8009948 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d002      	beq.n	800985a <HAL_UART_Transmit+0x2c>
 8009854:	88fb      	ldrh	r3, [r7, #6]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d101      	bne.n	800985e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	e075      	b.n	800994a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009864:	2b01      	cmp	r3, #1
 8009866:	d101      	bne.n	800986c <HAL_UART_Transmit+0x3e>
 8009868:	2302      	movs	r3, #2
 800986a:	e06e      	b.n	800994a <HAL_UART_Transmit+0x11c>
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	2201      	movs	r2, #1
 8009870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2200      	movs	r2, #0
 8009878:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2221      	movs	r2, #33	; 0x21
 800987e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009882:	f7fb fb11 	bl	8004ea8 <HAL_GetTick>
 8009886:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	88fa      	ldrh	r2, [r7, #6]
 800988c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	88fa      	ldrh	r2, [r7, #6]
 8009892:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	689b      	ldr	r3, [r3, #8]
 8009898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800989c:	d108      	bne.n	80098b0 <HAL_UART_Transmit+0x82>
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	691b      	ldr	r3, [r3, #16]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d104      	bne.n	80098b0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80098a6:	2300      	movs	r3, #0
 80098a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	61bb      	str	r3, [r7, #24]
 80098ae:	e003      	b.n	80098b8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098b4:	2300      	movs	r3, #0
 80098b6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80098c0:	e02a      	b.n	8009918 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	9300      	str	r3, [sp, #0]
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	2200      	movs	r2, #0
 80098ca:	2180      	movs	r1, #128	; 0x80
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f000 f9f6 	bl	8009cbe <UART_WaitOnFlagUntilTimeout>
 80098d2:	4603      	mov	r3, r0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d001      	beq.n	80098dc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80098d8:	2303      	movs	r3, #3
 80098da:	e036      	b.n	800994a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d10b      	bne.n	80098fa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80098e2:	69bb      	ldr	r3, [r7, #24]
 80098e4:	881b      	ldrh	r3, [r3, #0]
 80098e6:	461a      	mov	r2, r3
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80098f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80098f2:	69bb      	ldr	r3, [r7, #24]
 80098f4:	3302      	adds	r3, #2
 80098f6:	61bb      	str	r3, [r7, #24]
 80098f8:	e007      	b.n	800990a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80098fa:	69fb      	ldr	r3, [r7, #28]
 80098fc:	781a      	ldrb	r2, [r3, #0]
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	3301      	adds	r3, #1
 8009908:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800990e:	b29b      	uxth	r3, r3
 8009910:	3b01      	subs	r3, #1
 8009912:	b29a      	uxth	r2, r3
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800991c:	b29b      	uxth	r3, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	d1cf      	bne.n	80098c2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	9300      	str	r3, [sp, #0]
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	2200      	movs	r2, #0
 800992a:	2140      	movs	r1, #64	; 0x40
 800992c:	68f8      	ldr	r0, [r7, #12]
 800992e:	f000 f9c6 	bl	8009cbe <UART_WaitOnFlagUntilTimeout>
 8009932:	4603      	mov	r3, r0
 8009934:	2b00      	cmp	r3, #0
 8009936:	d001      	beq.n	800993c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	e006      	b.n	800994a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2220      	movs	r2, #32
 8009940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009944:	2300      	movs	r3, #0
 8009946:	e000      	b.n	800994a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009948:	2302      	movs	r3, #2
  }
}
 800994a:	4618      	mov	r0, r3
 800994c:	3720      	adds	r7, #32
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
	...

08009954 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b08a      	sub	sp, #40	; 0x28
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	68db      	ldr	r3, [r3, #12]
 800996a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8009974:	2300      	movs	r3, #0
 8009976:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8009978:	2300      	movs	r3, #0
 800997a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800997c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997e:	f003 030f 	and.w	r3, r3, #15
 8009982:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8009984:	69bb      	ldr	r3, [r7, #24]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d10d      	bne.n	80099a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800998a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998c:	f003 0320 	and.w	r3, r3, #32
 8009990:	2b00      	cmp	r3, #0
 8009992:	d008      	beq.n	80099a6 <HAL_UART_IRQHandler+0x52>
 8009994:	6a3b      	ldr	r3, [r7, #32]
 8009996:	f003 0320 	and.w	r3, r3, #32
 800999a:	2b00      	cmp	r3, #0
 800999c:	d003      	beq.n	80099a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 fa7e 	bl	8009ea0 <UART_Receive_IT>
      return;
 80099a4:	e17b      	b.n	8009c9e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80099a6:	69bb      	ldr	r3, [r7, #24]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f000 80b1 	beq.w	8009b10 <HAL_UART_IRQHandler+0x1bc>
 80099ae:	69fb      	ldr	r3, [r7, #28]
 80099b0:	f003 0301 	and.w	r3, r3, #1
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d105      	bne.n	80099c4 <HAL_UART_IRQHandler+0x70>
 80099b8:	6a3b      	ldr	r3, [r7, #32]
 80099ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80099be:	2b00      	cmp	r3, #0
 80099c0:	f000 80a6 	beq.w	8009b10 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80099c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c6:	f003 0301 	and.w	r3, r3, #1
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d00a      	beq.n	80099e4 <HAL_UART_IRQHandler+0x90>
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d005      	beq.n	80099e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099dc:	f043 0201 	orr.w	r2, r3, #1
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80099e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e6:	f003 0304 	and.w	r3, r3, #4
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00a      	beq.n	8009a04 <HAL_UART_IRQHandler+0xb0>
 80099ee:	69fb      	ldr	r3, [r7, #28]
 80099f0:	f003 0301 	and.w	r3, r3, #1
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d005      	beq.n	8009a04 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099fc:	f043 0202 	orr.w	r2, r3, #2
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a06:	f003 0302 	and.w	r3, r3, #2
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d00a      	beq.n	8009a24 <HAL_UART_IRQHandler+0xd0>
 8009a0e:	69fb      	ldr	r3, [r7, #28]
 8009a10:	f003 0301 	and.w	r3, r3, #1
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d005      	beq.n	8009a24 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a1c:	f043 0204 	orr.w	r2, r3, #4
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a26:	f003 0308 	and.w	r3, r3, #8
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d00f      	beq.n	8009a4e <HAL_UART_IRQHandler+0xfa>
 8009a2e:	6a3b      	ldr	r3, [r7, #32]
 8009a30:	f003 0320 	and.w	r3, r3, #32
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d104      	bne.n	8009a42 <HAL_UART_IRQHandler+0xee>
 8009a38:	69fb      	ldr	r3, [r7, #28]
 8009a3a:	f003 0301 	and.w	r3, r3, #1
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d005      	beq.n	8009a4e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a46:	f043 0208 	orr.w	r2, r3, #8
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	f000 811e 	beq.w	8009c94 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5a:	f003 0320 	and.w	r3, r3, #32
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d007      	beq.n	8009a72 <HAL_UART_IRQHandler+0x11e>
 8009a62:	6a3b      	ldr	r3, [r7, #32]
 8009a64:	f003 0320 	and.w	r3, r3, #32
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d002      	beq.n	8009a72 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f000 fa17 	bl	8009ea0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	695b      	ldr	r3, [r3, #20]
 8009a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	bf14      	ite	ne
 8009a80:	2301      	movne	r3, #1
 8009a82:	2300      	moveq	r3, #0
 8009a84:	b2db      	uxtb	r3, r3
 8009a86:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a8c:	f003 0308 	and.w	r3, r3, #8
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d102      	bne.n	8009a9a <HAL_UART_IRQHandler+0x146>
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d031      	beq.n	8009afe <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f959 	bl	8009d52 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	695b      	ldr	r3, [r3, #20]
 8009aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d023      	beq.n	8009af6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	695a      	ldr	r2, [r3, #20]
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009abc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d013      	beq.n	8009aee <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aca:	4a76      	ldr	r2, [pc, #472]	; (8009ca4 <HAL_UART_IRQHandler+0x350>)
 8009acc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f7fb fb3e 	bl	8005154 <HAL_DMA_Abort_IT>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d016      	beq.n	8009b0c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009ae8:	4610      	mov	r0, r2
 8009aea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aec:	e00e      	b.n	8009b0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f7f8 fc28 	bl	8002344 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009af4:	e00a      	b.n	8009b0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f7f8 fc24 	bl	8002344 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009afc:	e006      	b.n	8009b0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f7f8 fc20 	bl	8002344 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2200      	movs	r2, #0
 8009b08:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009b0a:	e0c3      	b.n	8009c94 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b0c:	bf00      	nop
    return;
 8009b0e:	e0c1      	b.n	8009c94 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	f040 80a1 	bne.w	8009c5c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8009b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1c:	f003 0310 	and.w	r3, r3, #16
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	f000 809b 	beq.w	8009c5c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8009b26:	6a3b      	ldr	r3, [r7, #32]
 8009b28:	f003 0310 	and.w	r3, r3, #16
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	f000 8095 	beq.w	8009c5c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009b32:	2300      	movs	r3, #0
 8009b34:	60fb      	str	r3, [r7, #12]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	60fb      	str	r3, [r7, #12]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	60fb      	str	r3, [r7, #12]
 8009b46:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	695b      	ldr	r3, [r3, #20]
 8009b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d04e      	beq.n	8009bf4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	685b      	ldr	r3, [r3, #4]
 8009b5e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8009b60:	8a3b      	ldrh	r3, [r7, #16]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	f000 8098 	beq.w	8009c98 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009b6c:	8a3a      	ldrh	r2, [r7, #16]
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	f080 8092 	bcs.w	8009c98 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	8a3a      	ldrh	r2, [r7, #16]
 8009b78:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b7e:	699b      	ldr	r3, [r3, #24]
 8009b80:	2b20      	cmp	r3, #32
 8009b82:	d02b      	beq.n	8009bdc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	68da      	ldr	r2, [r3, #12]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009b92:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	695a      	ldr	r2, [r3, #20]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f022 0201 	bic.w	r2, r2, #1
 8009ba2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	695a      	ldr	r2, [r3, #20]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009bb2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2220      	movs	r2, #32
 8009bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	68da      	ldr	r2, [r3, #12]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f022 0210 	bic.w	r2, r2, #16
 8009bd0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7fb fa81 	bl	80050de <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	1ad3      	subs	r3, r2, r3
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	4619      	mov	r1, r3
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f85b 	bl	8009ca8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009bf2:	e051      	b.n	8009c98 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	1ad3      	subs	r3, r2, r3
 8009c00:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d047      	beq.n	8009c9c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8009c0c:	8a7b      	ldrh	r3, [r7, #18]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d044      	beq.n	8009c9c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	68da      	ldr	r2, [r3, #12]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009c20:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	695a      	ldr	r2, [r3, #20]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f022 0201 	bic.w	r2, r2, #1
 8009c30:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2220      	movs	r2, #32
 8009c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	68da      	ldr	r2, [r3, #12]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f022 0210 	bic.w	r2, r2, #16
 8009c4e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009c50:	8a7b      	ldrh	r3, [r7, #18]
 8009c52:	4619      	mov	r1, r3
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 f827 	bl	8009ca8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009c5a:	e01f      	b.n	8009c9c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d008      	beq.n	8009c78 <HAL_UART_IRQHandler+0x324>
 8009c66:	6a3b      	ldr	r3, [r7, #32]
 8009c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d003      	beq.n	8009c78 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 f8ae 	bl	8009dd2 <UART_Transmit_IT>
    return;
 8009c76:	e012      	b.n	8009c9e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d00d      	beq.n	8009c9e <HAL_UART_IRQHandler+0x34a>
 8009c82:	6a3b      	ldr	r3, [r7, #32]
 8009c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d008      	beq.n	8009c9e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 f8ef 	bl	8009e70 <UART_EndTransmit_IT>
    return;
 8009c92:	e004      	b.n	8009c9e <HAL_UART_IRQHandler+0x34a>
    return;
 8009c94:	bf00      	nop
 8009c96:	e002      	b.n	8009c9e <HAL_UART_IRQHandler+0x34a>
      return;
 8009c98:	bf00      	nop
 8009c9a:	e000      	b.n	8009c9e <HAL_UART_IRQHandler+0x34a>
      return;
 8009c9c:	bf00      	nop
  }
}
 8009c9e:	3728      	adds	r7, #40	; 0x28
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}
 8009ca4:	08009dab 	.word	0x08009dab

08009ca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b083      	sub	sp, #12
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	460b      	mov	r3, r1
 8009cb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009cb4:	bf00      	nop
 8009cb6:	370c      	adds	r7, #12
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bc80      	pop	{r7}
 8009cbc:	4770      	bx	lr

08009cbe <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b084      	sub	sp, #16
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	60f8      	str	r0, [r7, #12]
 8009cc6:	60b9      	str	r1, [r7, #8]
 8009cc8:	603b      	str	r3, [r7, #0]
 8009cca:	4613      	mov	r3, r2
 8009ccc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cce:	e02c      	b.n	8009d2a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cd0:	69bb      	ldr	r3, [r7, #24]
 8009cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd6:	d028      	beq.n	8009d2a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009cd8:	69bb      	ldr	r3, [r7, #24]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d007      	beq.n	8009cee <UART_WaitOnFlagUntilTimeout+0x30>
 8009cde:	f7fb f8e3 	bl	8004ea8 <HAL_GetTick>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	1ad3      	subs	r3, r2, r3
 8009ce8:	69ba      	ldr	r2, [r7, #24]
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d21d      	bcs.n	8009d2a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	68da      	ldr	r2, [r3, #12]
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009cfc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	695a      	ldr	r2, [r3, #20]
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f022 0201 	bic.w	r2, r2, #1
 8009d0c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2220      	movs	r2, #32
 8009d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2220      	movs	r2, #32
 8009d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009d26:	2303      	movs	r3, #3
 8009d28:	e00f      	b.n	8009d4a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	4013      	ands	r3, r2
 8009d34:	68ba      	ldr	r2, [r7, #8]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	bf0c      	ite	eq
 8009d3a:	2301      	moveq	r3, #1
 8009d3c:	2300      	movne	r3, #0
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	461a      	mov	r2, r3
 8009d42:	79fb      	ldrb	r3, [r7, #7]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d0c3      	beq.n	8009cd0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009d48:	2300      	movs	r3, #0
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3710      	adds	r7, #16
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}

08009d52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d52:	b480      	push	{r7}
 8009d54:	b083      	sub	sp, #12
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	68da      	ldr	r2, [r3, #12]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009d68:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	695a      	ldr	r2, [r3, #20]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f022 0201 	bic.w	r2, r2, #1
 8009d78:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d107      	bne.n	8009d92 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68da      	ldr	r2, [r3, #12]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f022 0210 	bic.w	r2, r2, #16
 8009d90:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2220      	movs	r2, #32
 8009d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bc80      	pop	{r7}
 8009da8:	4770      	bx	lr

08009daa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009daa:	b580      	push	{r7, lr}
 8009dac:	b084      	sub	sp, #16
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009db6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009dc4:	68f8      	ldr	r0, [r7, #12]
 8009dc6:	f7f8 fabd 	bl	8002344 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009dca:	bf00      	nop
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}

08009dd2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009dd2:	b480      	push	{r7}
 8009dd4:	b085      	sub	sp, #20
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009de0:	b2db      	uxtb	r3, r3
 8009de2:	2b21      	cmp	r3, #33	; 0x21
 8009de4:	d13e      	bne.n	8009e64 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009dee:	d114      	bne.n	8009e1a <UART_Transmit_IT+0x48>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	691b      	ldr	r3, [r3, #16]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d110      	bne.n	8009e1a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6a1b      	ldr	r3, [r3, #32]
 8009dfc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	881b      	ldrh	r3, [r3, #0]
 8009e02:	461a      	mov	r2, r3
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e0c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6a1b      	ldr	r3, [r3, #32]
 8009e12:	1c9a      	adds	r2, r3, #2
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	621a      	str	r2, [r3, #32]
 8009e18:	e008      	b.n	8009e2c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6a1b      	ldr	r3, [r3, #32]
 8009e1e:	1c59      	adds	r1, r3, #1
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	6211      	str	r1, [r2, #32]
 8009e24:	781a      	ldrb	r2, [r3, #0]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009e30:	b29b      	uxth	r3, r3
 8009e32:	3b01      	subs	r3, #1
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	687a      	ldr	r2, [r7, #4]
 8009e38:	4619      	mov	r1, r3
 8009e3a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d10f      	bne.n	8009e60 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	68da      	ldr	r2, [r3, #12]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	68da      	ldr	r2, [r3, #12]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e60:	2300      	movs	r3, #0
 8009e62:	e000      	b.n	8009e66 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009e64:	2302      	movs	r3, #2
  }
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3714      	adds	r7, #20
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bc80      	pop	{r7}
 8009e6e:	4770      	bx	lr

08009e70 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68da      	ldr	r2, [r3, #12]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e86:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2220      	movs	r2, #32
 8009e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f7f8 fa41 	bl	8002318 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009e96:	2300      	movs	r3, #0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3708      	adds	r7, #8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b086      	sub	sp, #24
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	2b22      	cmp	r3, #34	; 0x22
 8009eb2:	f040 8099 	bne.w	8009fe8 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	689b      	ldr	r3, [r3, #8]
 8009eba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ebe:	d117      	bne.n	8009ef0 <UART_Receive_IT+0x50>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	691b      	ldr	r3, [r3, #16]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d113      	bne.n	8009ef0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ed0:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	b29b      	uxth	r3, r3
 8009eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ede:	b29a      	uxth	r2, r3
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee8:	1c9a      	adds	r2, r3, #2
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	629a      	str	r2, [r3, #40]	; 0x28
 8009eee:	e026      	b.n	8009f3e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ef4:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	689b      	ldr	r3, [r3, #8]
 8009efe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f02:	d007      	beq.n	8009f14 <UART_Receive_IT+0x74>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d10a      	bne.n	8009f22 <UART_Receive_IT+0x82>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	691b      	ldr	r3, [r3, #16]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d106      	bne.n	8009f22 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	b2da      	uxtb	r2, r3
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	701a      	strb	r2, [r3, #0]
 8009f20:	e008      	b.n	8009f34 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f2e:	b2da      	uxtb	r2, r3
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f38:	1c5a      	adds	r2, r3, #1
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	3b01      	subs	r3, #1
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	687a      	ldr	r2, [r7, #4]
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d148      	bne.n	8009fe4 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	68da      	ldr	r2, [r3, #12]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f022 0220 	bic.w	r2, r2, #32
 8009f60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	68da      	ldr	r2, [r3, #12]
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	695a      	ldr	r2, [r3, #20]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f022 0201 	bic.w	r2, r2, #1
 8009f80:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2220      	movs	r2, #32
 8009f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d123      	bne.n	8009fda <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2200      	movs	r2, #0
 8009f96:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	68da      	ldr	r2, [r3, #12]
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f022 0210 	bic.w	r2, r2, #16
 8009fa6:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f003 0310 	and.w	r3, r3, #16
 8009fb2:	2b10      	cmp	r3, #16
 8009fb4:	d10a      	bne.n	8009fcc <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	60fb      	str	r3, [r7, #12]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	60fb      	str	r3, [r7, #12]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	60fb      	str	r3, [r7, #12]
 8009fca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009fd0:	4619      	mov	r1, r3
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f7ff fe68 	bl	8009ca8 <HAL_UARTEx_RxEventCallback>
 8009fd8:	e002      	b.n	8009fe0 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f7f8 f986 	bl	80022ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	e002      	b.n	8009fea <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	e000      	b.n	8009fea <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8009fe8:	2302      	movs	r3, #2
  }
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3718      	adds	r7, #24
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
	...

08009ff4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b084      	sub	sp, #16
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	691b      	ldr	r3, [r3, #16]
 800a002:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	68da      	ldr	r2, [r3, #12]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	430a      	orrs	r2, r1
 800a010:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	689a      	ldr	r2, [r3, #8]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	691b      	ldr	r3, [r3, #16]
 800a01a:	431a      	orrs	r2, r3
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	695b      	ldr	r3, [r3, #20]
 800a020:	4313      	orrs	r3, r2
 800a022:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	68db      	ldr	r3, [r3, #12]
 800a02a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a02e:	f023 030c 	bic.w	r3, r3, #12
 800a032:	687a      	ldr	r2, [r7, #4]
 800a034:	6812      	ldr	r2, [r2, #0]
 800a036:	68b9      	ldr	r1, [r7, #8]
 800a038:	430b      	orrs	r3, r1
 800a03a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	695b      	ldr	r3, [r3, #20]
 800a042:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	699a      	ldr	r2, [r3, #24]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	430a      	orrs	r2, r1
 800a050:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a2c      	ldr	r2, [pc, #176]	; (800a108 <UART_SetConfig+0x114>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d103      	bne.n	800a064 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a05c:	f7fe f8e8 	bl	8008230 <HAL_RCC_GetPCLK2Freq>
 800a060:	60f8      	str	r0, [r7, #12]
 800a062:	e002      	b.n	800a06a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a064:	f7fe f8d0 	bl	8008208 <HAL_RCC_GetPCLK1Freq>
 800a068:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a06a:	68fa      	ldr	r2, [r7, #12]
 800a06c:	4613      	mov	r3, r2
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	4413      	add	r3, r2
 800a072:	009a      	lsls	r2, r3, #2
 800a074:	441a      	add	r2, r3
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	009b      	lsls	r3, r3, #2
 800a07c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a080:	4a22      	ldr	r2, [pc, #136]	; (800a10c <UART_SetConfig+0x118>)
 800a082:	fba2 2303 	umull	r2, r3, r2, r3
 800a086:	095b      	lsrs	r3, r3, #5
 800a088:	0119      	lsls	r1, r3, #4
 800a08a:	68fa      	ldr	r2, [r7, #12]
 800a08c:	4613      	mov	r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	4413      	add	r3, r2
 800a092:	009a      	lsls	r2, r3, #2
 800a094:	441a      	add	r2, r3
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	009b      	lsls	r3, r3, #2
 800a09c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a0a0:	4b1a      	ldr	r3, [pc, #104]	; (800a10c <UART_SetConfig+0x118>)
 800a0a2:	fba3 0302 	umull	r0, r3, r3, r2
 800a0a6:	095b      	lsrs	r3, r3, #5
 800a0a8:	2064      	movs	r0, #100	; 0x64
 800a0aa:	fb00 f303 	mul.w	r3, r0, r3
 800a0ae:	1ad3      	subs	r3, r2, r3
 800a0b0:	011b      	lsls	r3, r3, #4
 800a0b2:	3332      	adds	r3, #50	; 0x32
 800a0b4:	4a15      	ldr	r2, [pc, #84]	; (800a10c <UART_SetConfig+0x118>)
 800a0b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ba:	095b      	lsrs	r3, r3, #5
 800a0bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a0c0:	4419      	add	r1, r3
 800a0c2:	68fa      	ldr	r2, [r7, #12]
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	4413      	add	r3, r2
 800a0ca:	009a      	lsls	r2, r3, #2
 800a0cc:	441a      	add	r2, r3
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	009b      	lsls	r3, r3, #2
 800a0d4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a0d8:	4b0c      	ldr	r3, [pc, #48]	; (800a10c <UART_SetConfig+0x118>)
 800a0da:	fba3 0302 	umull	r0, r3, r3, r2
 800a0de:	095b      	lsrs	r3, r3, #5
 800a0e0:	2064      	movs	r0, #100	; 0x64
 800a0e2:	fb00 f303 	mul.w	r3, r0, r3
 800a0e6:	1ad3      	subs	r3, r2, r3
 800a0e8:	011b      	lsls	r3, r3, #4
 800a0ea:	3332      	adds	r3, #50	; 0x32
 800a0ec:	4a07      	ldr	r2, [pc, #28]	; (800a10c <UART_SetConfig+0x118>)
 800a0ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a0f2:	095b      	lsrs	r3, r3, #5
 800a0f4:	f003 020f 	and.w	r2, r3, #15
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	440a      	add	r2, r1
 800a0fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a100:	bf00      	nop
 800a102:	3710      	adds	r7, #16
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}
 800a108:	40013800 	.word	0x40013800
 800a10c:	51eb851f 	.word	0x51eb851f

0800a110 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a110:	b480      	push	{r7}
 800a112:	b085      	sub	sp, #20
 800a114:	af00      	add	r7, sp, #0
 800a116:	4603      	mov	r3, r0
 800a118:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a11a:	2300      	movs	r3, #0
 800a11c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a11e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a122:	2b84      	cmp	r3, #132	; 0x84
 800a124:	d005      	beq.n	800a132 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a126:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	4413      	add	r3, r2
 800a12e:	3303      	adds	r3, #3
 800a130:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a132:	68fb      	ldr	r3, [r7, #12]
}
 800a134:	4618      	mov	r0, r3
 800a136:	3714      	adds	r7, #20
 800a138:	46bd      	mov	sp, r7
 800a13a:	bc80      	pop	{r7}
 800a13c:	4770      	bx	lr

0800a13e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a13e:	b480      	push	{r7}
 800a140:	b083      	sub	sp, #12
 800a142:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a144:	f3ef 8305 	mrs	r3, IPSR
 800a148:	607b      	str	r3, [r7, #4]
  return(result);
 800a14a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	bf14      	ite	ne
 800a150:	2301      	movne	r3, #1
 800a152:	2300      	moveq	r3, #0
 800a154:	b2db      	uxtb	r3, r3
}
 800a156:	4618      	mov	r0, r3
 800a158:	370c      	adds	r7, #12
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bc80      	pop	{r7}
 800a15e:	4770      	bx	lr

0800a160 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a164:	f001 fb6a 	bl	800b83c <vTaskStartScheduler>
  
  return osOK;
 800a168:	2300      	movs	r3, #0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	bd80      	pop	{r7, pc}

0800a16e <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a16e:	b580      	push	{r7, lr}
 800a170:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a172:	f7ff ffe4 	bl	800a13e <inHandlerMode>
 800a176:	4603      	mov	r3, r0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d003      	beq.n	800a184 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a17c:	f001 fc7c 	bl	800ba78 <xTaskGetTickCountFromISR>
 800a180:	4603      	mov	r3, r0
 800a182:	e002      	b.n	800a18a <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a184:	f001 fc6a 	bl	800ba5c <xTaskGetTickCount>
 800a188:	4603      	mov	r3, r0
  }
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a18e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a190:	b089      	sub	sp, #36	; 0x24
 800a192:	af04      	add	r7, sp, #16
 800a194:	6078      	str	r0, [r7, #4]
 800a196:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	695b      	ldr	r3, [r3, #20]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d020      	beq.n	800a1e2 <osThreadCreate+0x54>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	699b      	ldr	r3, [r3, #24]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d01c      	beq.n	800a1e2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	685c      	ldr	r4, [r3, #4]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681d      	ldr	r5, [r3, #0]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	691e      	ldr	r6, [r3, #16]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7ff ffa8 	bl	800a110 <makeFreeRtosPriority>
 800a1c0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	695b      	ldr	r3, [r3, #20]
 800a1c6:	687a      	ldr	r2, [r7, #4]
 800a1c8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a1ca:	9202      	str	r2, [sp, #8]
 800a1cc:	9301      	str	r3, [sp, #4]
 800a1ce:	9100      	str	r1, [sp, #0]
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	4632      	mov	r2, r6
 800a1d4:	4629      	mov	r1, r5
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	f001 f96a 	bl	800b4b0 <xTaskCreateStatic>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	60fb      	str	r3, [r7, #12]
 800a1e0:	e01c      	b.n	800a21c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	685c      	ldr	r4, [r3, #4]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a1ee:	b29e      	uxth	r6, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f7ff ff8a 	bl	800a110 <makeFreeRtosPriority>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	f107 030c 	add.w	r3, r7, #12
 800a202:	9301      	str	r3, [sp, #4]
 800a204:	9200      	str	r2, [sp, #0]
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	4632      	mov	r2, r6
 800a20a:	4629      	mov	r1, r5
 800a20c:	4620      	mov	r0, r4
 800a20e:	f001 f9ab 	bl	800b568 <xTaskCreate>
 800a212:	4603      	mov	r3, r0
 800a214:	2b01      	cmp	r3, #1
 800a216:	d001      	beq.n	800a21c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a218:	2300      	movs	r3, #0
 800a21a:	e000      	b.n	800a21e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a21c:	68fb      	ldr	r3, [r7, #12]
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3714      	adds	r7, #20
 800a222:	46bd      	mov	sp, r7
 800a224:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a226 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a226:	b580      	push	{r7, lr}
 800a228:	b084      	sub	sp, #16
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d001      	beq.n	800a23c <osDelay+0x16>
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	e000      	b.n	800a23e <osDelay+0x18>
 800a23c:	2301      	movs	r3, #1
 800a23e:	4618      	mov	r0, r3
 800a240:	f001 fac8 	bl	800b7d4 <vTaskDelay>
  
  return osOK;
 800a244:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a246:	4618      	mov	r0, r3
 800a248:	3710      	adds	r7, #16
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}
	...

0800a250 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b086      	sub	sp, #24
 800a254:	af02      	add	r7, sp, #8
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	460b      	mov	r3, r1
 800a25a:	607a      	str	r2, [r7, #4]
 800a25c:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d013      	beq.n	800a28e <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800a266:	7afb      	ldrb	r3, [r7, #11]
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d101      	bne.n	800a270 <osTimerCreate+0x20>
 800a26c:	2101      	movs	r1, #1
 800a26e:	e000      	b.n	800a272 <osTimerCreate+0x22>
 800a270:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 800a27a:	9201      	str	r2, [sp, #4]
 800a27c:	9300      	str	r3, [sp, #0]
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	460a      	mov	r2, r1
 800a282:	2101      	movs	r1, #1
 800a284:	480b      	ldr	r0, [pc, #44]	; (800a2b4 <osTimerCreate+0x64>)
 800a286:	f002 f9de 	bl	800c646 <xTimerCreateStatic>
 800a28a:	4603      	mov	r3, r0
 800a28c:	e00e      	b.n	800a2ac <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800a28e:	7afb      	ldrb	r3, [r7, #11]
 800a290:	2b01      	cmp	r3, #1
 800a292:	d101      	bne.n	800a298 <osTimerCreate+0x48>
 800a294:	2201      	movs	r2, #1
 800a296:	e000      	b.n	800a29a <osTimerCreate+0x4a>
 800a298:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800a29e:	9300      	str	r3, [sp, #0]
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2101      	movs	r1, #1
 800a2a4:	4803      	ldr	r0, [pc, #12]	; (800a2b4 <osTimerCreate+0x64>)
 800a2a6:	f002 f9ad 	bl	800c604 <xTimerCreate>
 800a2aa:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3710      	adds	r7, #16
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	0800f668 	.word	0x0800f668

0800a2b8 <osTimerStop>:
* @param  timer_id      timer ID obtained by \ref osTimerCreate
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osTimerStop shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStop (osTimerId timer_id)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b086      	sub	sp, #24
 800a2bc:	af02      	add	r7, sp, #8
 800a2be:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	60fb      	str	r3, [r7, #12]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	60bb      	str	r3, [r7, #8]

  if (inHandlerMode()) {
 800a2c8:	f7ff ff39 	bl	800a13e <inHandlerMode>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d019      	beq.n	800a306 <osTimerStop+0x4e>
    if (xTimerStopFromISR(timer_id, &taskWoken) != pdPASS) {
 800a2d2:	f107 0308 	add.w	r3, r7, #8
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	9200      	str	r2, [sp, #0]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	2108      	movs	r1, #8
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f002 fa20 	bl	800c724 <xTimerGenericCommand>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d001      	beq.n	800a2ee <osTimerStop+0x36>
      return osErrorOS;
 800a2ea:	23ff      	movs	r3, #255	; 0xff
 800a2ec:	e019      	b.n	800a322 <osTimerStop+0x6a>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d015      	beq.n	800a320 <osTimerStop+0x68>
 800a2f4:	4b0d      	ldr	r3, [pc, #52]	; (800a32c <osTimerStop+0x74>)
 800a2f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2fa:	601a      	str	r2, [r3, #0]
 800a2fc:	f3bf 8f4f 	dsb	sy
 800a300:	f3bf 8f6f 	isb	sy
 800a304:	e00c      	b.n	800a320 <osTimerStop+0x68>
  }
  else {
    if (xTimerStop(timer_id, 0) != pdPASS) {
 800a306:	2300      	movs	r3, #0
 800a308:	9300      	str	r3, [sp, #0]
 800a30a:	2300      	movs	r3, #0
 800a30c:	2200      	movs	r2, #0
 800a30e:	2103      	movs	r1, #3
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f002 fa07 	bl	800c724 <xTimerGenericCommand>
 800a316:	4603      	mov	r3, r0
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d001      	beq.n	800a320 <osTimerStop+0x68>
      result = osErrorOS;
 800a31c:	23ff      	movs	r3, #255	; 0xff
 800a31e:	60fb      	str	r3, [r7, #12]
    }
  }
#else 
  result = osErrorOS;
#endif 
  return result;
 800a320:	68fb      	ldr	r3, [r7, #12]
}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	e000ed04 	.word	0xe000ed04

0800a330 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800a330:	b580      	push	{r7, lr}
 800a332:	b086      	sub	sp, #24
 800a334:	af02      	add	r7, sp, #8
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	685b      	ldr	r3, [r3, #4]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d00f      	beq.n	800a362 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	2b01      	cmp	r3, #1
 800a346:	d10a      	bne.n	800a35e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	2203      	movs	r2, #3
 800a34e:	9200      	str	r2, [sp, #0]
 800a350:	2200      	movs	r2, #0
 800a352:	2100      	movs	r1, #0
 800a354:	2001      	movs	r0, #1
 800a356:	f000 f9c3 	bl	800a6e0 <xQueueGenericCreateStatic>
 800a35a:	4603      	mov	r3, r0
 800a35c:	e016      	b.n	800a38c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800a35e:	2300      	movs	r3, #0
 800a360:	e014      	b.n	800a38c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	2b01      	cmp	r3, #1
 800a366:	d110      	bne.n	800a38a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800a368:	2203      	movs	r2, #3
 800a36a:	2100      	movs	r1, #0
 800a36c:	2001      	movs	r0, #1
 800a36e:	f000 fa2e 	bl	800a7ce <xQueueGenericCreate>
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d005      	beq.n	800a386 <osSemaphoreCreate+0x56>
 800a37a:	2300      	movs	r3, #0
 800a37c:	2200      	movs	r2, #0
 800a37e:	2100      	movs	r1, #0
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f000 fa81 	bl	800a888 <xQueueGenericSend>
      return sema;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	e000      	b.n	800a38c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800a38a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3710      	adds	r7, #16
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a39e:	2300      	movs	r3, #0
 800a3a0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d101      	bne.n	800a3ac <osSemaphoreWait+0x18>
    return osErrorParameter;
 800a3a8:	2380      	movs	r3, #128	; 0x80
 800a3aa:	e03a      	b.n	800a422 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b6:	d103      	bne.n	800a3c0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800a3b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a3bc:	60fb      	str	r3, [r7, #12]
 800a3be:	e009      	b.n	800a3d4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d006      	beq.n	800a3d4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d101      	bne.n	800a3d4 <osSemaphoreWait+0x40>
      ticks = 1;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a3d4:	f7ff feb3 	bl	800a13e <inHandlerMode>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d017      	beq.n	800a40e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a3de:	f107 0308 	add.w	r3, r7, #8
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	2100      	movs	r1, #0
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fe5e 	bl	800b0a8 <xQueueReceiveFromISR>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d001      	beq.n	800a3f6 <osSemaphoreWait+0x62>
      return osErrorOS;
 800a3f2:	23ff      	movs	r3, #255	; 0xff
 800a3f4:	e015      	b.n	800a422 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d011      	beq.n	800a420 <osSemaphoreWait+0x8c>
 800a3fc:	4b0b      	ldr	r3, [pc, #44]	; (800a42c <osSemaphoreWait+0x98>)
 800a3fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a402:	601a      	str	r2, [r3, #0]
 800a404:	f3bf 8f4f 	dsb	sy
 800a408:	f3bf 8f6f 	isb	sy
 800a40c:	e008      	b.n	800a420 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800a40e:	68f9      	ldr	r1, [r7, #12]
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 fd3d 	bl	800ae90 <xQueueSemaphoreTake>
 800a416:	4603      	mov	r3, r0
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d001      	beq.n	800a420 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800a41c:	23ff      	movs	r3, #255	; 0xff
 800a41e:	e000      	b.n	800a422 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800a420:	2300      	movs	r3, #0
}
 800a422:	4618      	mov	r0, r3
 800a424:	3710      	adds	r7, #16
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	e000ed04 	.word	0xe000ed04

0800a430 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b084      	sub	sp, #16
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a438:	2300      	movs	r3, #0
 800a43a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a43c:	2300      	movs	r3, #0
 800a43e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800a440:	f7ff fe7d 	bl	800a13e <inHandlerMode>
 800a444:	4603      	mov	r3, r0
 800a446:	2b00      	cmp	r3, #0
 800a448:	d016      	beq.n	800a478 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a44a:	f107 0308 	add.w	r3, r7, #8
 800a44e:	4619      	mov	r1, r3
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 fbaf 	bl	800abb4 <xQueueGiveFromISR>
 800a456:	4603      	mov	r3, r0
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d001      	beq.n	800a460 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800a45c:	23ff      	movs	r3, #255	; 0xff
 800a45e:	e017      	b.n	800a490 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d013      	beq.n	800a48e <osSemaphoreRelease+0x5e>
 800a466:	4b0c      	ldr	r3, [pc, #48]	; (800a498 <osSemaphoreRelease+0x68>)
 800a468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a46c:	601a      	str	r2, [r3, #0]
 800a46e:	f3bf 8f4f 	dsb	sy
 800a472:	f3bf 8f6f 	isb	sy
 800a476:	e00a      	b.n	800a48e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800a478:	2300      	movs	r3, #0
 800a47a:	2200      	movs	r2, #0
 800a47c:	2100      	movs	r1, #0
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 fa02 	bl	800a888 <xQueueGenericSend>
 800a484:	4603      	mov	r3, r0
 800a486:	2b01      	cmp	r3, #1
 800a488:	d001      	beq.n	800a48e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800a48a:	23ff      	movs	r3, #255	; 0xff
 800a48c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800a48e:	68fb      	ldr	r3, [r7, #12]
}
 800a490:	4618      	mov	r0, r3
 800a492:	3710      	adds	r7, #16
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}
 800a498:	e000ed04 	.word	0xe000ed04

0800a49c <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b083      	sub	sp, #12
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 800a4a6:	2381      	movs	r3, #129	; 0x81
#endif
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	370c      	adds	r7, #12
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bc80      	pop	{r7}
 800a4b0:	4770      	bx	lr

0800a4b2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a4b2:	b480      	push	{r7}
 800a4b4:	b083      	sub	sp, #12
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f103 0208 	add.w	r2, r3, #8
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ca:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f103 0208 	add.w	r2, r3, #8
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f103 0208 	add.w	r2, r3, #8
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a4e6:	bf00      	nop
 800a4e8:	370c      	adds	r7, #12
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bc80      	pop	{r7}
 800a4ee:	4770      	bx	lr

0800a4f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b083      	sub	sp, #12
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a4fe:	bf00      	nop
 800a500:	370c      	adds	r7, #12
 800a502:	46bd      	mov	sp, r7
 800a504:	bc80      	pop	{r7}
 800a506:	4770      	bx	lr

0800a508 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a508:	b480      	push	{r7}
 800a50a:	b085      	sub	sp, #20
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
 800a510:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	685b      	ldr	r3, [r3, #4]
 800a516:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	68fa      	ldr	r2, [r7, #12]
 800a51c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	689a      	ldr	r2, [r3, #8]
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	689b      	ldr	r3, [r3, #8]
 800a52a:	683a      	ldr	r2, [r7, #0]
 800a52c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	683a      	ldr	r2, [r7, #0]
 800a532:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	1c5a      	adds	r2, r3, #1
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	601a      	str	r2, [r3, #0]
}
 800a544:	bf00      	nop
 800a546:	3714      	adds	r7, #20
 800a548:	46bd      	mov	sp, r7
 800a54a:	bc80      	pop	{r7}
 800a54c:	4770      	bx	lr

0800a54e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a54e:	b480      	push	{r7}
 800a550:	b085      	sub	sp, #20
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
 800a556:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a564:	d103      	bne.n	800a56e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	691b      	ldr	r3, [r3, #16]
 800a56a:	60fb      	str	r3, [r7, #12]
 800a56c:	e00c      	b.n	800a588 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	3308      	adds	r3, #8
 800a572:	60fb      	str	r3, [r7, #12]
 800a574:	e002      	b.n	800a57c <vListInsert+0x2e>
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	60fb      	str	r3, [r7, #12]
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	68ba      	ldr	r2, [r7, #8]
 800a584:	429a      	cmp	r2, r3
 800a586:	d2f6      	bcs.n	800a576 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	685a      	ldr	r2, [r3, #4]
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	683a      	ldr	r2, [r7, #0]
 800a596:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	683a      	ldr	r2, [r7, #0]
 800a5a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	1c5a      	adds	r2, r3, #1
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	601a      	str	r2, [r3, #0]
}
 800a5b4:	bf00      	nop
 800a5b6:	3714      	adds	r7, #20
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bc80      	pop	{r7}
 800a5bc:	4770      	bx	lr

0800a5be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a5be:	b480      	push	{r7}
 800a5c0:	b085      	sub	sp, #20
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	691b      	ldr	r3, [r3, #16]
 800a5ca:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	687a      	ldr	r2, [r7, #4]
 800a5d2:	6892      	ldr	r2, [r2, #8]
 800a5d4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	689b      	ldr	r3, [r3, #8]
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	6852      	ldr	r2, [r2, #4]
 800a5de:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d103      	bne.n	800a5f2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	689a      	ldr	r2, [r3, #8]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	1e5a      	subs	r2, r3, #1
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
}
 800a606:	4618      	mov	r0, r3
 800a608:	3714      	adds	r7, #20
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bc80      	pop	{r7}
 800a60e:	4770      	bx	lr

0800a610 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
 800a618:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d10a      	bne.n	800a63a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a628:	f383 8811 	msr	BASEPRI, r3
 800a62c:	f3bf 8f6f 	isb	sy
 800a630:	f3bf 8f4f 	dsb	sy
 800a634:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a636:	bf00      	nop
 800a638:	e7fe      	b.n	800a638 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a63a:	f002 fc17 	bl	800ce6c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a646:	68f9      	ldr	r1, [r7, #12]
 800a648:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a64a:	fb01 f303 	mul.w	r3, r1, r3
 800a64e:	441a      	add	r2, r3
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2200      	movs	r2, #0
 800a658:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681a      	ldr	r2, [r3, #0]
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681a      	ldr	r2, [r3, #0]
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a66a:	3b01      	subs	r3, #1
 800a66c:	68f9      	ldr	r1, [r7, #12]
 800a66e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a670:	fb01 f303 	mul.w	r3, r1, r3
 800a674:	441a      	add	r2, r3
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	22ff      	movs	r2, #255	; 0xff
 800a67e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	22ff      	movs	r2, #255	; 0xff
 800a686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d114      	bne.n	800a6ba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d01a      	beq.n	800a6ce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	3310      	adds	r3, #16
 800a69c:	4618      	mov	r0, r3
 800a69e:	f001 fb65 	bl	800bd6c <xTaskRemoveFromEventList>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d012      	beq.n	800a6ce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a6a8:	4b0c      	ldr	r3, [pc, #48]	; (800a6dc <xQueueGenericReset+0xcc>)
 800a6aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6ae:	601a      	str	r2, [r3, #0]
 800a6b0:	f3bf 8f4f 	dsb	sy
 800a6b4:	f3bf 8f6f 	isb	sy
 800a6b8:	e009      	b.n	800a6ce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	3310      	adds	r3, #16
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f7ff fef7 	bl	800a4b2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	3324      	adds	r3, #36	; 0x24
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	f7ff fef2 	bl	800a4b2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a6ce:	f002 fbfd 	bl	800cecc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a6d2:	2301      	movs	r3, #1
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3710      	adds	r7, #16
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}
 800a6dc:	e000ed04 	.word	0xe000ed04

0800a6e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b08e      	sub	sp, #56	; 0x38
 800a6e4:	af02      	add	r7, sp, #8
 800a6e6:	60f8      	str	r0, [r7, #12]
 800a6e8:	60b9      	str	r1, [r7, #8]
 800a6ea:	607a      	str	r2, [r7, #4]
 800a6ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d10a      	bne.n	800a70a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a6f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f8:	f383 8811 	msr	BASEPRI, r3
 800a6fc:	f3bf 8f6f 	isb	sy
 800a700:	f3bf 8f4f 	dsb	sy
 800a704:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a706:	bf00      	nop
 800a708:	e7fe      	b.n	800a708 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d10a      	bne.n	800a726 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a714:	f383 8811 	msr	BASEPRI, r3
 800a718:	f3bf 8f6f 	isb	sy
 800a71c:	f3bf 8f4f 	dsb	sy
 800a720:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a722:	bf00      	nop
 800a724:	e7fe      	b.n	800a724 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d002      	beq.n	800a732 <xQueueGenericCreateStatic+0x52>
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d001      	beq.n	800a736 <xQueueGenericCreateStatic+0x56>
 800a732:	2301      	movs	r3, #1
 800a734:	e000      	b.n	800a738 <xQueueGenericCreateStatic+0x58>
 800a736:	2300      	movs	r3, #0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d10a      	bne.n	800a752 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a740:	f383 8811 	msr	BASEPRI, r3
 800a744:	f3bf 8f6f 	isb	sy
 800a748:	f3bf 8f4f 	dsb	sy
 800a74c:	623b      	str	r3, [r7, #32]
}
 800a74e:	bf00      	nop
 800a750:	e7fe      	b.n	800a750 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d102      	bne.n	800a75e <xQueueGenericCreateStatic+0x7e>
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d101      	bne.n	800a762 <xQueueGenericCreateStatic+0x82>
 800a75e:	2301      	movs	r3, #1
 800a760:	e000      	b.n	800a764 <xQueueGenericCreateStatic+0x84>
 800a762:	2300      	movs	r3, #0
 800a764:	2b00      	cmp	r3, #0
 800a766:	d10a      	bne.n	800a77e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a76c:	f383 8811 	msr	BASEPRI, r3
 800a770:	f3bf 8f6f 	isb	sy
 800a774:	f3bf 8f4f 	dsb	sy
 800a778:	61fb      	str	r3, [r7, #28]
}
 800a77a:	bf00      	nop
 800a77c:	e7fe      	b.n	800a77c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a77e:	2348      	movs	r3, #72	; 0x48
 800a780:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	2b48      	cmp	r3, #72	; 0x48
 800a786:	d00a      	beq.n	800a79e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a78c:	f383 8811 	msr	BASEPRI, r3
 800a790:	f3bf 8f6f 	isb	sy
 800a794:	f3bf 8f4f 	dsb	sy
 800a798:	61bb      	str	r3, [r7, #24]
}
 800a79a:	bf00      	nop
 800a79c:	e7fe      	b.n	800a79c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a7a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d00d      	beq.n	800a7c4 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a7a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a7b0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a7b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7b6:	9300      	str	r3, [sp, #0]
 800a7b8:	4613      	mov	r3, r2
 800a7ba:	687a      	ldr	r2, [r7, #4]
 800a7bc:	68b9      	ldr	r1, [r7, #8]
 800a7be:	68f8      	ldr	r0, [r7, #12]
 800a7c0:	f000 f843 	bl	800a84a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800a7c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	3730      	adds	r7, #48	; 0x30
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}

0800a7ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b08a      	sub	sp, #40	; 0x28
 800a7d2:	af02      	add	r7, sp, #8
 800a7d4:	60f8      	str	r0, [r7, #12]
 800a7d6:	60b9      	str	r1, [r7, #8]
 800a7d8:	4613      	mov	r3, r2
 800a7da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d10a      	bne.n	800a7f8 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a7e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7e6:	f383 8811 	msr	BASEPRI, r3
 800a7ea:	f3bf 8f6f 	isb	sy
 800a7ee:	f3bf 8f4f 	dsb	sy
 800a7f2:	613b      	str	r3, [r7, #16]
}
 800a7f4:	bf00      	nop
 800a7f6:	e7fe      	b.n	800a7f6 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d102      	bne.n	800a804 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a7fe:	2300      	movs	r3, #0
 800a800:	61fb      	str	r3, [r7, #28]
 800a802:	e004      	b.n	800a80e <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	68ba      	ldr	r2, [r7, #8]
 800a808:	fb02 f303 	mul.w	r3, r2, r3
 800a80c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800a80e:	69fb      	ldr	r3, [r7, #28]
 800a810:	3348      	adds	r3, #72	; 0x48
 800a812:	4618      	mov	r0, r3
 800a814:	f002 fc2a 	bl	800d06c <pvPortMalloc>
 800a818:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d00f      	beq.n	800a840 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	3348      	adds	r3, #72	; 0x48
 800a824:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a826:	69bb      	ldr	r3, [r7, #24]
 800a828:	2200      	movs	r2, #0
 800a82a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a82e:	79fa      	ldrb	r2, [r7, #7]
 800a830:	69bb      	ldr	r3, [r7, #24]
 800a832:	9300      	str	r3, [sp, #0]
 800a834:	4613      	mov	r3, r2
 800a836:	697a      	ldr	r2, [r7, #20]
 800a838:	68b9      	ldr	r1, [r7, #8]
 800a83a:	68f8      	ldr	r0, [r7, #12]
 800a83c:	f000 f805 	bl	800a84a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800a840:	69bb      	ldr	r3, [r7, #24]
	}
 800a842:	4618      	mov	r0, r3
 800a844:	3720      	adds	r7, #32
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}

0800a84a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a84a:	b580      	push	{r7, lr}
 800a84c:	b084      	sub	sp, #16
 800a84e:	af00      	add	r7, sp, #0
 800a850:	60f8      	str	r0, [r7, #12]
 800a852:	60b9      	str	r1, [r7, #8]
 800a854:	607a      	str	r2, [r7, #4]
 800a856:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d103      	bne.n	800a866 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a85e:	69bb      	ldr	r3, [r7, #24]
 800a860:	69ba      	ldr	r2, [r7, #24]
 800a862:	601a      	str	r2, [r3, #0]
 800a864:	e002      	b.n	800a86c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a866:	69bb      	ldr	r3, [r7, #24]
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	68fa      	ldr	r2, [r7, #12]
 800a870:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a872:	69bb      	ldr	r3, [r7, #24]
 800a874:	68ba      	ldr	r2, [r7, #8]
 800a876:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a878:	2101      	movs	r1, #1
 800a87a:	69b8      	ldr	r0, [r7, #24]
 800a87c:	f7ff fec8 	bl	800a610 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a880:	bf00      	nop
 800a882:	3710      	adds	r7, #16
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b08e      	sub	sp, #56	; 0x38
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	60f8      	str	r0, [r7, #12]
 800a890:	60b9      	str	r1, [r7, #8]
 800a892:	607a      	str	r2, [r7, #4]
 800a894:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a896:	2300      	movs	r3, #0
 800a898:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a89e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d10a      	bne.n	800a8ba <xQueueGenericSend+0x32>
	__asm volatile
 800a8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8a8:	f383 8811 	msr	BASEPRI, r3
 800a8ac:	f3bf 8f6f 	isb	sy
 800a8b0:	f3bf 8f4f 	dsb	sy
 800a8b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a8b6:	bf00      	nop
 800a8b8:	e7fe      	b.n	800a8b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d103      	bne.n	800a8c8 <xQueueGenericSend+0x40>
 800a8c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d101      	bne.n	800a8cc <xQueueGenericSend+0x44>
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	e000      	b.n	800a8ce <xQueueGenericSend+0x46>
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d10a      	bne.n	800a8e8 <xQueueGenericSend+0x60>
	__asm volatile
 800a8d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d6:	f383 8811 	msr	BASEPRI, r3
 800a8da:	f3bf 8f6f 	isb	sy
 800a8de:	f3bf 8f4f 	dsb	sy
 800a8e2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a8e4:	bf00      	nop
 800a8e6:	e7fe      	b.n	800a8e6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	2b02      	cmp	r3, #2
 800a8ec:	d103      	bne.n	800a8f6 <xQueueGenericSend+0x6e>
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8f2:	2b01      	cmp	r3, #1
 800a8f4:	d101      	bne.n	800a8fa <xQueueGenericSend+0x72>
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e000      	b.n	800a8fc <xQueueGenericSend+0x74>
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d10a      	bne.n	800a916 <xQueueGenericSend+0x8e>
	__asm volatile
 800a900:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a904:	f383 8811 	msr	BASEPRI, r3
 800a908:	f3bf 8f6f 	isb	sy
 800a90c:	f3bf 8f4f 	dsb	sy
 800a910:	623b      	str	r3, [r7, #32]
}
 800a912:	bf00      	nop
 800a914:	e7fe      	b.n	800a914 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a916:	f001 fbe9 	bl	800c0ec <xTaskGetSchedulerState>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d102      	bne.n	800a926 <xQueueGenericSend+0x9e>
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d101      	bne.n	800a92a <xQueueGenericSend+0xa2>
 800a926:	2301      	movs	r3, #1
 800a928:	e000      	b.n	800a92c <xQueueGenericSend+0xa4>
 800a92a:	2300      	movs	r3, #0
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d10a      	bne.n	800a946 <xQueueGenericSend+0xbe>
	__asm volatile
 800a930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a934:	f383 8811 	msr	BASEPRI, r3
 800a938:	f3bf 8f6f 	isb	sy
 800a93c:	f3bf 8f4f 	dsb	sy
 800a940:	61fb      	str	r3, [r7, #28]
}
 800a942:	bf00      	nop
 800a944:	e7fe      	b.n	800a944 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a946:	f002 fa91 	bl	800ce6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a94c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a94e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a952:	429a      	cmp	r2, r3
 800a954:	d302      	bcc.n	800a95c <xQueueGenericSend+0xd4>
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	2b02      	cmp	r3, #2
 800a95a:	d129      	bne.n	800a9b0 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a95c:	683a      	ldr	r2, [r7, #0]
 800a95e:	68b9      	ldr	r1, [r7, #8]
 800a960:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a962:	f000 fc38 	bl	800b1d6 <prvCopyDataToQueue>
 800a966:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a96a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d010      	beq.n	800a992 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a972:	3324      	adds	r3, #36	; 0x24
 800a974:	4618      	mov	r0, r3
 800a976:	f001 f9f9 	bl	800bd6c <xTaskRemoveFromEventList>
 800a97a:	4603      	mov	r3, r0
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d013      	beq.n	800a9a8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a980:	4b3f      	ldr	r3, [pc, #252]	; (800aa80 <xQueueGenericSend+0x1f8>)
 800a982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a986:	601a      	str	r2, [r3, #0]
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	f3bf 8f6f 	isb	sy
 800a990:	e00a      	b.n	800a9a8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a994:	2b00      	cmp	r3, #0
 800a996:	d007      	beq.n	800a9a8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a998:	4b39      	ldr	r3, [pc, #228]	; (800aa80 <xQueueGenericSend+0x1f8>)
 800a99a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a99e:	601a      	str	r2, [r3, #0]
 800a9a0:	f3bf 8f4f 	dsb	sy
 800a9a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a9a8:	f002 fa90 	bl	800cecc <vPortExitCritical>
				return pdPASS;
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	e063      	b.n	800aa78 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d103      	bne.n	800a9be <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a9b6:	f002 fa89 	bl	800cecc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	e05c      	b.n	800aa78 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a9be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d106      	bne.n	800a9d2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a9c4:	f107 0314 	add.w	r3, r7, #20
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f001 fa31 	bl	800be30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a9d2:	f002 fa7b 	bl	800cecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a9d6:	f000 ff97 	bl	800b908 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a9da:	f002 fa47 	bl	800ce6c <vPortEnterCritical>
 800a9de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a9e4:	b25b      	sxtb	r3, r3
 800a9e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ea:	d103      	bne.n	800a9f4 <xQueueGenericSend+0x16c>
 800a9ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9fa:	b25b      	sxtb	r3, r3
 800a9fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa00:	d103      	bne.n	800aa0a <xQueueGenericSend+0x182>
 800aa02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa04:	2200      	movs	r2, #0
 800aa06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa0a:	f002 fa5f 	bl	800cecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa0e:	1d3a      	adds	r2, r7, #4
 800aa10:	f107 0314 	add.w	r3, r7, #20
 800aa14:	4611      	mov	r1, r2
 800aa16:	4618      	mov	r0, r3
 800aa18:	f001 fa20 	bl	800be5c <xTaskCheckForTimeOut>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d124      	bne.n	800aa6c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800aa22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa24:	f000 fccf 	bl	800b3c6 <prvIsQueueFull>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d018      	beq.n	800aa60 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa30:	3310      	adds	r3, #16
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	4611      	mov	r1, r2
 800aa36:	4618      	mov	r0, r3
 800aa38:	f001 f948 	bl	800bccc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aa3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa3e:	f000 fc5a 	bl	800b2f6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aa42:	f000 ff6f 	bl	800b924 <xTaskResumeAll>
 800aa46:	4603      	mov	r3, r0
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	f47f af7c 	bne.w	800a946 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800aa4e:	4b0c      	ldr	r3, [pc, #48]	; (800aa80 <xQueueGenericSend+0x1f8>)
 800aa50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa54:	601a      	str	r2, [r3, #0]
 800aa56:	f3bf 8f4f 	dsb	sy
 800aa5a:	f3bf 8f6f 	isb	sy
 800aa5e:	e772      	b.n	800a946 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aa60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa62:	f000 fc48 	bl	800b2f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa66:	f000 ff5d 	bl	800b924 <xTaskResumeAll>
 800aa6a:	e76c      	b.n	800a946 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aa6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa6e:	f000 fc42 	bl	800b2f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa72:	f000 ff57 	bl	800b924 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aa76:	2300      	movs	r3, #0
		}
	}
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3738      	adds	r7, #56	; 0x38
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}
 800aa80:	e000ed04 	.word	0xe000ed04

0800aa84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b08e      	sub	sp, #56	; 0x38
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	607a      	str	r2, [r7, #4]
 800aa90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d10a      	bne.n	800aab2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800aa9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaa0:	f383 8811 	msr	BASEPRI, r3
 800aaa4:	f3bf 8f6f 	isb	sy
 800aaa8:	f3bf 8f4f 	dsb	sy
 800aaac:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aaae:	bf00      	nop
 800aab0:	e7fe      	b.n	800aab0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d103      	bne.n	800aac0 <xQueueGenericSendFromISR+0x3c>
 800aab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d101      	bne.n	800aac4 <xQueueGenericSendFromISR+0x40>
 800aac0:	2301      	movs	r3, #1
 800aac2:	e000      	b.n	800aac6 <xQueueGenericSendFromISR+0x42>
 800aac4:	2300      	movs	r3, #0
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d10a      	bne.n	800aae0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800aaca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aace:	f383 8811 	msr	BASEPRI, r3
 800aad2:	f3bf 8f6f 	isb	sy
 800aad6:	f3bf 8f4f 	dsb	sy
 800aada:	623b      	str	r3, [r7, #32]
}
 800aadc:	bf00      	nop
 800aade:	e7fe      	b.n	800aade <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	2b02      	cmp	r3, #2
 800aae4:	d103      	bne.n	800aaee <xQueueGenericSendFromISR+0x6a>
 800aae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aaea:	2b01      	cmp	r3, #1
 800aaec:	d101      	bne.n	800aaf2 <xQueueGenericSendFromISR+0x6e>
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e000      	b.n	800aaf4 <xQueueGenericSendFromISR+0x70>
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d10a      	bne.n	800ab0e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800aaf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aafc:	f383 8811 	msr	BASEPRI, r3
 800ab00:	f3bf 8f6f 	isb	sy
 800ab04:	f3bf 8f4f 	dsb	sy
 800ab08:	61fb      	str	r3, [r7, #28]
}
 800ab0a:	bf00      	nop
 800ab0c:	e7fe      	b.n	800ab0c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab0e:	f002 fa6f 	bl	800cff0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ab12:	f3ef 8211 	mrs	r2, BASEPRI
 800ab16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab1a:	f383 8811 	msr	BASEPRI, r3
 800ab1e:	f3bf 8f6f 	isb	sy
 800ab22:	f3bf 8f4f 	dsb	sy
 800ab26:	61ba      	str	r2, [r7, #24]
 800ab28:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ab2a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ab2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab36:	429a      	cmp	r2, r3
 800ab38:	d302      	bcc.n	800ab40 <xQueueGenericSendFromISR+0xbc>
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	2b02      	cmp	r3, #2
 800ab3e:	d12c      	bne.n	800ab9a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ab40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ab4a:	683a      	ldr	r2, [r7, #0]
 800ab4c:	68b9      	ldr	r1, [r7, #8]
 800ab4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab50:	f000 fb41 	bl	800b1d6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ab54:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800ab58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab5c:	d112      	bne.n	800ab84 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d016      	beq.n	800ab94 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab68:	3324      	adds	r3, #36	; 0x24
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f001 f8fe 	bl	800bd6c <xTaskRemoveFromEventList>
 800ab70:	4603      	mov	r3, r0
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00e      	beq.n	800ab94 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d00b      	beq.n	800ab94 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2201      	movs	r2, #1
 800ab80:	601a      	str	r2, [r3, #0]
 800ab82:	e007      	b.n	800ab94 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ab84:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ab88:	3301      	adds	r3, #1
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	b25a      	sxtb	r2, r3
 800ab8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ab94:	2301      	movs	r3, #1
 800ab96:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800ab98:	e001      	b.n	800ab9e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	637b      	str	r3, [r7, #52]	; 0x34
 800ab9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aba0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800aba8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800abaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800abac:	4618      	mov	r0, r3
 800abae:	3738      	adds	r7, #56	; 0x38
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b08e      	sub	sp, #56	; 0x38
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800abc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d10a      	bne.n	800abde <xQueueGiveFromISR+0x2a>
	__asm volatile
 800abc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abcc:	f383 8811 	msr	BASEPRI, r3
 800abd0:	f3bf 8f6f 	isb	sy
 800abd4:	f3bf 8f4f 	dsb	sy
 800abd8:	623b      	str	r3, [r7, #32]
}
 800abda:	bf00      	nop
 800abdc:	e7fe      	b.n	800abdc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800abde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00a      	beq.n	800abfc <xQueueGiveFromISR+0x48>
	__asm volatile
 800abe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abea:	f383 8811 	msr	BASEPRI, r3
 800abee:	f3bf 8f6f 	isb	sy
 800abf2:	f3bf 8f4f 	dsb	sy
 800abf6:	61fb      	str	r3, [r7, #28]
}
 800abf8:	bf00      	nop
 800abfa:	e7fe      	b.n	800abfa <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800abfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d103      	bne.n	800ac0c <xQueueGiveFromISR+0x58>
 800ac04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d101      	bne.n	800ac10 <xQueueGiveFromISR+0x5c>
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	e000      	b.n	800ac12 <xQueueGiveFromISR+0x5e>
 800ac10:	2300      	movs	r3, #0
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d10a      	bne.n	800ac2c <xQueueGiveFromISR+0x78>
	__asm volatile
 800ac16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac1a:	f383 8811 	msr	BASEPRI, r3
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	61bb      	str	r3, [r7, #24]
}
 800ac28:	bf00      	nop
 800ac2a:	e7fe      	b.n	800ac2a <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac2c:	f002 f9e0 	bl	800cff0 <vPortValidateInterruptPriority>
	__asm volatile
 800ac30:	f3ef 8211 	mrs	r2, BASEPRI
 800ac34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac38:	f383 8811 	msr	BASEPRI, r3
 800ac3c:	f3bf 8f6f 	isb	sy
 800ac40:	f3bf 8f4f 	dsb	sy
 800ac44:	617a      	str	r2, [r7, #20]
 800ac46:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ac48:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac4a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac50:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ac52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac58:	429a      	cmp	r2, r3
 800ac5a:	d22b      	bcs.n	800acb4 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ac5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ac66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac68:	1c5a      	adds	r2, r3, #1
 800ac6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac6c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ac6e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ac72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac76:	d112      	bne.n	800ac9e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d016      	beq.n	800acae <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac82:	3324      	adds	r3, #36	; 0x24
 800ac84:	4618      	mov	r0, r3
 800ac86:	f001 f871 	bl	800bd6c <xTaskRemoveFromEventList>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d00e      	beq.n	800acae <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d00b      	beq.n	800acae <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	2201      	movs	r2, #1
 800ac9a:	601a      	str	r2, [r3, #0]
 800ac9c:	e007      	b.n	800acae <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ac9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aca2:	3301      	adds	r3, #1
 800aca4:	b2db      	uxtb	r3, r3
 800aca6:	b25a      	sxtb	r2, r3
 800aca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800acae:	2301      	movs	r3, #1
 800acb0:	637b      	str	r3, [r7, #52]	; 0x34
 800acb2:	e001      	b.n	800acb8 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800acb4:	2300      	movs	r3, #0
 800acb6:	637b      	str	r3, [r7, #52]	; 0x34
 800acb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acba:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	f383 8811 	msr	BASEPRI, r3
}
 800acc2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3738      	adds	r7, #56	; 0x38
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}
	...

0800acd0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b08c      	sub	sp, #48	; 0x30
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	60b9      	str	r1, [r7, #8]
 800acda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800acdc:	2300      	movs	r3, #0
 800acde:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ace4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d10a      	bne.n	800ad00 <xQueueReceive+0x30>
	__asm volatile
 800acea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acee:	f383 8811 	msr	BASEPRI, r3
 800acf2:	f3bf 8f6f 	isb	sy
 800acf6:	f3bf 8f4f 	dsb	sy
 800acfa:	623b      	str	r3, [r7, #32]
}
 800acfc:	bf00      	nop
 800acfe:	e7fe      	b.n	800acfe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d103      	bne.n	800ad0e <xQueueReceive+0x3e>
 800ad06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d101      	bne.n	800ad12 <xQueueReceive+0x42>
 800ad0e:	2301      	movs	r3, #1
 800ad10:	e000      	b.n	800ad14 <xQueueReceive+0x44>
 800ad12:	2300      	movs	r3, #0
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d10a      	bne.n	800ad2e <xQueueReceive+0x5e>
	__asm volatile
 800ad18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad1c:	f383 8811 	msr	BASEPRI, r3
 800ad20:	f3bf 8f6f 	isb	sy
 800ad24:	f3bf 8f4f 	dsb	sy
 800ad28:	61fb      	str	r3, [r7, #28]
}
 800ad2a:	bf00      	nop
 800ad2c:	e7fe      	b.n	800ad2c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad2e:	f001 f9dd 	bl	800c0ec <xTaskGetSchedulerState>
 800ad32:	4603      	mov	r3, r0
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d102      	bne.n	800ad3e <xQueueReceive+0x6e>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d101      	bne.n	800ad42 <xQueueReceive+0x72>
 800ad3e:	2301      	movs	r3, #1
 800ad40:	e000      	b.n	800ad44 <xQueueReceive+0x74>
 800ad42:	2300      	movs	r3, #0
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d10a      	bne.n	800ad5e <xQueueReceive+0x8e>
	__asm volatile
 800ad48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad4c:	f383 8811 	msr	BASEPRI, r3
 800ad50:	f3bf 8f6f 	isb	sy
 800ad54:	f3bf 8f4f 	dsb	sy
 800ad58:	61bb      	str	r3, [r7, #24]
}
 800ad5a:	bf00      	nop
 800ad5c:	e7fe      	b.n	800ad5c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad5e:	f002 f885 	bl	800ce6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad66:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d01f      	beq.n	800adae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ad6e:	68b9      	ldr	r1, [r7, #8]
 800ad70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad72:	f000 fa9a 	bl	800b2aa <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ad76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad78:	1e5a      	subs	r2, r3, #1
 800ad7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d00f      	beq.n	800ada6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad88:	3310      	adds	r3, #16
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f000 ffee 	bl	800bd6c <xTaskRemoveFromEventList>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d007      	beq.n	800ada6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ad96:	4b3d      	ldr	r3, [pc, #244]	; (800ae8c <xQueueReceive+0x1bc>)
 800ad98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad9c:	601a      	str	r2, [r3, #0]
 800ad9e:	f3bf 8f4f 	dsb	sy
 800ada2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ada6:	f002 f891 	bl	800cecc <vPortExitCritical>
				return pdPASS;
 800adaa:	2301      	movs	r3, #1
 800adac:	e069      	b.n	800ae82 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d103      	bne.n	800adbc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800adb4:	f002 f88a 	bl	800cecc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800adb8:	2300      	movs	r3, #0
 800adba:	e062      	b.n	800ae82 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800adbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d106      	bne.n	800add0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800adc2:	f107 0310 	add.w	r3, r7, #16
 800adc6:	4618      	mov	r0, r3
 800adc8:	f001 f832 	bl	800be30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800adcc:	2301      	movs	r3, #1
 800adce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800add0:	f002 f87c 	bl	800cecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800add4:	f000 fd98 	bl	800b908 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800add8:	f002 f848 	bl	800ce6c <vPortEnterCritical>
 800addc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adde:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ade2:	b25b      	sxtb	r3, r3
 800ade4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ade8:	d103      	bne.n	800adf2 <xQueueReceive+0x122>
 800adea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adec:	2200      	movs	r2, #0
 800adee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800adf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adf4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adf8:	b25b      	sxtb	r3, r3
 800adfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adfe:	d103      	bne.n	800ae08 <xQueueReceive+0x138>
 800ae00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae02:	2200      	movs	r2, #0
 800ae04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae08:	f002 f860 	bl	800cecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae0c:	1d3a      	adds	r2, r7, #4
 800ae0e:	f107 0310 	add.w	r3, r7, #16
 800ae12:	4611      	mov	r1, r2
 800ae14:	4618      	mov	r0, r3
 800ae16:	f001 f821 	bl	800be5c <xTaskCheckForTimeOut>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d123      	bne.n	800ae68 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae22:	f000 faba 	bl	800b39a <prvIsQueueEmpty>
 800ae26:	4603      	mov	r3, r0
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d017      	beq.n	800ae5c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae2e:	3324      	adds	r3, #36	; 0x24
 800ae30:	687a      	ldr	r2, [r7, #4]
 800ae32:	4611      	mov	r1, r2
 800ae34:	4618      	mov	r0, r3
 800ae36:	f000 ff49 	bl	800bccc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ae3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae3c:	f000 fa5b 	bl	800b2f6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ae40:	f000 fd70 	bl	800b924 <xTaskResumeAll>
 800ae44:	4603      	mov	r3, r0
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d189      	bne.n	800ad5e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ae4a:	4b10      	ldr	r3, [pc, #64]	; (800ae8c <xQueueReceive+0x1bc>)
 800ae4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae50:	601a      	str	r2, [r3, #0]
 800ae52:	f3bf 8f4f 	dsb	sy
 800ae56:	f3bf 8f6f 	isb	sy
 800ae5a:	e780      	b.n	800ad5e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ae5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae5e:	f000 fa4a 	bl	800b2f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae62:	f000 fd5f 	bl	800b924 <xTaskResumeAll>
 800ae66:	e77a      	b.n	800ad5e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ae68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae6a:	f000 fa44 	bl	800b2f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae6e:	f000 fd59 	bl	800b924 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae74:	f000 fa91 	bl	800b39a <prvIsQueueEmpty>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f43f af6f 	beq.w	800ad5e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ae80:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3730      	adds	r7, #48	; 0x30
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	e000ed04 	.word	0xe000ed04

0800ae90 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b08e      	sub	sp, #56	; 0x38
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
 800ae98:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800aea2:	2300      	movs	r3, #0
 800aea4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d10a      	bne.n	800aec2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800aeac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb0:	f383 8811 	msr	BASEPRI, r3
 800aeb4:	f3bf 8f6f 	isb	sy
 800aeb8:	f3bf 8f4f 	dsb	sy
 800aebc:	623b      	str	r3, [r7, #32]
}
 800aebe:	bf00      	nop
 800aec0:	e7fe      	b.n	800aec0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800aec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d00a      	beq.n	800aee0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800aeca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aece:	f383 8811 	msr	BASEPRI, r3
 800aed2:	f3bf 8f6f 	isb	sy
 800aed6:	f3bf 8f4f 	dsb	sy
 800aeda:	61fb      	str	r3, [r7, #28]
}
 800aedc:	bf00      	nop
 800aede:	e7fe      	b.n	800aede <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aee0:	f001 f904 	bl	800c0ec <xTaskGetSchedulerState>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d102      	bne.n	800aef0 <xQueueSemaphoreTake+0x60>
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d101      	bne.n	800aef4 <xQueueSemaphoreTake+0x64>
 800aef0:	2301      	movs	r3, #1
 800aef2:	e000      	b.n	800aef6 <xQueueSemaphoreTake+0x66>
 800aef4:	2300      	movs	r3, #0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d10a      	bne.n	800af10 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800aefa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aefe:	f383 8811 	msr	BASEPRI, r3
 800af02:	f3bf 8f6f 	isb	sy
 800af06:	f3bf 8f4f 	dsb	sy
 800af0a:	61bb      	str	r3, [r7, #24]
}
 800af0c:	bf00      	nop
 800af0e:	e7fe      	b.n	800af0e <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800af10:	f001 ffac 	bl	800ce6c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800af14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af18:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800af1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d024      	beq.n	800af6a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800af20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af22:	1e5a      	subs	r2, r3, #1
 800af24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af26:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800af28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d104      	bne.n	800af3a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800af30:	f001 faa6 	bl	800c480 <pvTaskIncrementMutexHeldCount>
 800af34:	4602      	mov	r2, r0
 800af36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af38:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af3c:	691b      	ldr	r3, [r3, #16]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d00f      	beq.n	800af62 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af44:	3310      	adds	r3, #16
 800af46:	4618      	mov	r0, r3
 800af48:	f000 ff10 	bl	800bd6c <xTaskRemoveFromEventList>
 800af4c:	4603      	mov	r3, r0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d007      	beq.n	800af62 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800af52:	4b54      	ldr	r3, [pc, #336]	; (800b0a4 <xQueueSemaphoreTake+0x214>)
 800af54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af58:	601a      	str	r2, [r3, #0]
 800af5a:	f3bf 8f4f 	dsb	sy
 800af5e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800af62:	f001 ffb3 	bl	800cecc <vPortExitCritical>
				return pdPASS;
 800af66:	2301      	movs	r3, #1
 800af68:	e097      	b.n	800b09a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d111      	bne.n	800af94 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800af70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af72:	2b00      	cmp	r3, #0
 800af74:	d00a      	beq.n	800af8c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800af76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af7a:	f383 8811 	msr	BASEPRI, r3
 800af7e:	f3bf 8f6f 	isb	sy
 800af82:	f3bf 8f4f 	dsb	sy
 800af86:	617b      	str	r3, [r7, #20]
}
 800af88:	bf00      	nop
 800af8a:	e7fe      	b.n	800af8a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800af8c:	f001 ff9e 	bl	800cecc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800af90:	2300      	movs	r3, #0
 800af92:	e082      	b.n	800b09a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af96:	2b00      	cmp	r3, #0
 800af98:	d106      	bne.n	800afa8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af9a:	f107 030c 	add.w	r3, r7, #12
 800af9e:	4618      	mov	r0, r3
 800afa0:	f000 ff46 	bl	800be30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800afa4:	2301      	movs	r3, #1
 800afa6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800afa8:	f001 ff90 	bl	800cecc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800afac:	f000 fcac 	bl	800b908 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800afb0:	f001 ff5c 	bl	800ce6c <vPortEnterCritical>
 800afb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800afba:	b25b      	sxtb	r3, r3
 800afbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afc0:	d103      	bne.n	800afca <xQueueSemaphoreTake+0x13a>
 800afc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afc4:	2200      	movs	r2, #0
 800afc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800afca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800afd0:	b25b      	sxtb	r3, r3
 800afd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afd6:	d103      	bne.n	800afe0 <xQueueSemaphoreTake+0x150>
 800afd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afda:	2200      	movs	r2, #0
 800afdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800afe0:	f001 ff74 	bl	800cecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800afe4:	463a      	mov	r2, r7
 800afe6:	f107 030c 	add.w	r3, r7, #12
 800afea:	4611      	mov	r1, r2
 800afec:	4618      	mov	r0, r3
 800afee:	f000 ff35 	bl	800be5c <xTaskCheckForTimeOut>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d132      	bne.n	800b05e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aff8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800affa:	f000 f9ce 	bl	800b39a <prvIsQueueEmpty>
 800affe:	4603      	mov	r3, r0
 800b000:	2b00      	cmp	r3, #0
 800b002:	d026      	beq.n	800b052 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d109      	bne.n	800b020 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b00c:	f001 ff2e 	bl	800ce6c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800b010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b012:	685b      	ldr	r3, [r3, #4]
 800b014:	4618      	mov	r0, r3
 800b016:	f001 f887 	bl	800c128 <xTaskPriorityInherit>
 800b01a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b01c:	f001 ff56 	bl	800cecc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b022:	3324      	adds	r3, #36	; 0x24
 800b024:	683a      	ldr	r2, [r7, #0]
 800b026:	4611      	mov	r1, r2
 800b028:	4618      	mov	r0, r3
 800b02a:	f000 fe4f 	bl	800bccc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b02e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b030:	f000 f961 	bl	800b2f6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b034:	f000 fc76 	bl	800b924 <xTaskResumeAll>
 800b038:	4603      	mov	r3, r0
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	f47f af68 	bne.w	800af10 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b040:	4b18      	ldr	r3, [pc, #96]	; (800b0a4 <xQueueSemaphoreTake+0x214>)
 800b042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b046:	601a      	str	r2, [r3, #0]
 800b048:	f3bf 8f4f 	dsb	sy
 800b04c:	f3bf 8f6f 	isb	sy
 800b050:	e75e      	b.n	800af10 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b052:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b054:	f000 f94f 	bl	800b2f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b058:	f000 fc64 	bl	800b924 <xTaskResumeAll>
 800b05c:	e758      	b.n	800af10 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b05e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b060:	f000 f949 	bl	800b2f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b064:	f000 fc5e 	bl	800b924 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b068:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b06a:	f000 f996 	bl	800b39a <prvIsQueueEmpty>
 800b06e:	4603      	mov	r3, r0
 800b070:	2b00      	cmp	r3, #0
 800b072:	f43f af4d 	beq.w	800af10 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d00d      	beq.n	800b098 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b07c:	f001 fef6 	bl	800ce6c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b080:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b082:	f000 f891 	bl	800b1a8 <prvGetDisinheritPriorityAfterTimeout>
 800b086:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800b088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b08e:	4618      	mov	r0, r3
 800b090:	f001 f956 	bl	800c340 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b094:	f001 ff1a 	bl	800cecc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b098:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3738      	adds	r7, #56	; 0x38
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	e000ed04 	.word	0xe000ed04

0800b0a8 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b08e      	sub	sp, #56	; 0x38
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	60f8      	str	r0, [r7, #12]
 800b0b0:	60b9      	str	r1, [r7, #8]
 800b0b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b0b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d10a      	bne.n	800b0d4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0c2:	f383 8811 	msr	BASEPRI, r3
 800b0c6:	f3bf 8f6f 	isb	sy
 800b0ca:	f3bf 8f4f 	dsb	sy
 800b0ce:	623b      	str	r3, [r7, #32]
}
 800b0d0:	bf00      	nop
 800b0d2:	e7fe      	b.n	800b0d2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d103      	bne.n	800b0e2 <xQueueReceiveFromISR+0x3a>
 800b0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d101      	bne.n	800b0e6 <xQueueReceiveFromISR+0x3e>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	e000      	b.n	800b0e8 <xQueueReceiveFromISR+0x40>
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d10a      	bne.n	800b102 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0f0:	f383 8811 	msr	BASEPRI, r3
 800b0f4:	f3bf 8f6f 	isb	sy
 800b0f8:	f3bf 8f4f 	dsb	sy
 800b0fc:	61fb      	str	r3, [r7, #28]
}
 800b0fe:	bf00      	nop
 800b100:	e7fe      	b.n	800b100 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b102:	f001 ff75 	bl	800cff0 <vPortValidateInterruptPriority>
	__asm volatile
 800b106:	f3ef 8211 	mrs	r2, BASEPRI
 800b10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b10e:	f383 8811 	msr	BASEPRI, r3
 800b112:	f3bf 8f6f 	isb	sy
 800b116:	f3bf 8f4f 	dsb	sy
 800b11a:	61ba      	str	r2, [r7, #24]
 800b11c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b11e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b120:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b126:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d02f      	beq.n	800b18e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b12e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b130:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b134:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b138:	68b9      	ldr	r1, [r7, #8]
 800b13a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b13c:	f000 f8b5 	bl	800b2aa <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b142:	1e5a      	subs	r2, r3, #1
 800b144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b146:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b148:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b14c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b150:	d112      	bne.n	800b178 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b154:	691b      	ldr	r3, [r3, #16]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d016      	beq.n	800b188 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b15a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b15c:	3310      	adds	r3, #16
 800b15e:	4618      	mov	r0, r3
 800b160:	f000 fe04 	bl	800bd6c <xTaskRemoveFromEventList>
 800b164:	4603      	mov	r3, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d00e      	beq.n	800b188 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d00b      	beq.n	800b188 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2201      	movs	r2, #1
 800b174:	601a      	str	r2, [r3, #0]
 800b176:	e007      	b.n	800b188 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b178:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b17c:	3301      	adds	r3, #1
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	b25a      	sxtb	r2, r3
 800b182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b184:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b188:	2301      	movs	r3, #1
 800b18a:	637b      	str	r3, [r7, #52]	; 0x34
 800b18c:	e001      	b.n	800b192 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b18e:	2300      	movs	r3, #0
 800b190:	637b      	str	r3, [r7, #52]	; 0x34
 800b192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b194:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	f383 8811 	msr	BASEPRI, r3
}
 800b19c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b19e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	3738      	adds	r7, #56	; 0x38
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b085      	sub	sp, #20
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d006      	beq.n	800b1c6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f1c3 0307 	rsb	r3, r3, #7
 800b1c2:	60fb      	str	r3, [r7, #12]
 800b1c4:	e001      	b.n	800b1ca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
	}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3714      	adds	r7, #20
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bc80      	pop	{r7}
 800b1d4:	4770      	bx	lr

0800b1d6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b1d6:	b580      	push	{r7, lr}
 800b1d8:	b086      	sub	sp, #24
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	60f8      	str	r0, [r7, #12]
 800b1de:	60b9      	str	r1, [r7, #8]
 800b1e0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ea:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d10d      	bne.n	800b210 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d14d      	bne.n	800b298 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	685b      	ldr	r3, [r3, #4]
 800b200:	4618      	mov	r0, r3
 800b202:	f001 f817 	bl	800c234 <xTaskPriorityDisinherit>
 800b206:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	2200      	movs	r2, #0
 800b20c:	605a      	str	r2, [r3, #4]
 800b20e:	e043      	b.n	800b298 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d119      	bne.n	800b24a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	6898      	ldr	r0, [r3, #8]
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b21e:	461a      	mov	r2, r3
 800b220:	68b9      	ldr	r1, [r7, #8]
 800b222:	f002 f925 	bl	800d470 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	689a      	ldr	r2, [r3, #8]
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b22e:	441a      	add	r2, r3
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	689a      	ldr	r2, [r3, #8]
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d32b      	bcc.n	800b298 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681a      	ldr	r2, [r3, #0]
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	609a      	str	r2, [r3, #8]
 800b248:	e026      	b.n	800b298 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	68d8      	ldr	r0, [r3, #12]
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b252:	461a      	mov	r2, r3
 800b254:	68b9      	ldr	r1, [r7, #8]
 800b256:	f002 f90b 	bl	800d470 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	68da      	ldr	r2, [r3, #12]
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b262:	425b      	negs	r3, r3
 800b264:	441a      	add	r2, r3
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	68da      	ldr	r2, [r3, #12]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	429a      	cmp	r2, r3
 800b274:	d207      	bcs.n	800b286 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	685a      	ldr	r2, [r3, #4]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b27e:	425b      	negs	r3, r3
 800b280:	441a      	add	r2, r3
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2b02      	cmp	r3, #2
 800b28a:	d105      	bne.n	800b298 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d002      	beq.n	800b298 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b292:	693b      	ldr	r3, [r7, #16]
 800b294:	3b01      	subs	r3, #1
 800b296:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	1c5a      	adds	r2, r3, #1
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b2a0:	697b      	ldr	r3, [r7, #20]
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3718      	adds	r7, #24
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}

0800b2aa <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b2aa:	b580      	push	{r7, lr}
 800b2ac:	b082      	sub	sp, #8
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	6078      	str	r0, [r7, #4]
 800b2b2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d018      	beq.n	800b2ee <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	68da      	ldr	r2, [r3, #12]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2c4:	441a      	add	r2, r3
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	68da      	ldr	r2, [r3, #12]
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d303      	bcc.n	800b2de <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681a      	ldr	r2, [r3, #0]
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	68d9      	ldr	r1, [r3, #12]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	6838      	ldr	r0, [r7, #0]
 800b2ea:	f002 f8c1 	bl	800d470 <memcpy>
	}
}
 800b2ee:	bf00      	nop
 800b2f0:	3708      	adds	r7, #8
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}

0800b2f6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b2f6:	b580      	push	{r7, lr}
 800b2f8:	b084      	sub	sp, #16
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b2fe:	f001 fdb5 	bl	800ce6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b308:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b30a:	e011      	b.n	800b330 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b310:	2b00      	cmp	r3, #0
 800b312:	d012      	beq.n	800b33a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	3324      	adds	r3, #36	; 0x24
 800b318:	4618      	mov	r0, r3
 800b31a:	f000 fd27 	bl	800bd6c <xTaskRemoveFromEventList>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	d001      	beq.n	800b328 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b324:	f000 fdfc 	bl	800bf20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b328:	7bfb      	ldrb	r3, [r7, #15]
 800b32a:	3b01      	subs	r3, #1
 800b32c:	b2db      	uxtb	r3, r3
 800b32e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b330:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b334:	2b00      	cmp	r3, #0
 800b336:	dce9      	bgt.n	800b30c <prvUnlockQueue+0x16>
 800b338:	e000      	b.n	800b33c <prvUnlockQueue+0x46>
					break;
 800b33a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	22ff      	movs	r2, #255	; 0xff
 800b340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b344:	f001 fdc2 	bl	800cecc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b348:	f001 fd90 	bl	800ce6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b352:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b354:	e011      	b.n	800b37a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	691b      	ldr	r3, [r3, #16]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d012      	beq.n	800b384 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	3310      	adds	r3, #16
 800b362:	4618      	mov	r0, r3
 800b364:	f000 fd02 	bl	800bd6c <xTaskRemoveFromEventList>
 800b368:	4603      	mov	r3, r0
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d001      	beq.n	800b372 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b36e:	f000 fdd7 	bl	800bf20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b372:	7bbb      	ldrb	r3, [r7, #14]
 800b374:	3b01      	subs	r3, #1
 800b376:	b2db      	uxtb	r3, r3
 800b378:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b37a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	dce9      	bgt.n	800b356 <prvUnlockQueue+0x60>
 800b382:	e000      	b.n	800b386 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b384:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	22ff      	movs	r2, #255	; 0xff
 800b38a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b38e:	f001 fd9d 	bl	800cecc <vPortExitCritical>
}
 800b392:	bf00      	nop
 800b394:	3710      	adds	r7, #16
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}

0800b39a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b39a:	b580      	push	{r7, lr}
 800b39c:	b084      	sub	sp, #16
 800b39e:	af00      	add	r7, sp, #0
 800b3a0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b3a2:	f001 fd63 	bl	800ce6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d102      	bne.n	800b3b4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b3ae:	2301      	movs	r3, #1
 800b3b0:	60fb      	str	r3, [r7, #12]
 800b3b2:	e001      	b.n	800b3b8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b3b8:	f001 fd88 	bl	800cecc <vPortExitCritical>

	return xReturn;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
}
 800b3be:	4618      	mov	r0, r3
 800b3c0:	3710      	adds	r7, #16
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}

0800b3c6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b3c6:	b580      	push	{r7, lr}
 800b3c8:	b084      	sub	sp, #16
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b3ce:	f001 fd4d 	bl	800ce6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3da:	429a      	cmp	r2, r3
 800b3dc:	d102      	bne.n	800b3e4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	60fb      	str	r3, [r7, #12]
 800b3e2:	e001      	b.n	800b3e8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b3e8:	f001 fd70 	bl	800cecc <vPortExitCritical>

	return xReturn;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3710      	adds	r7, #16
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
	...

0800b3f8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b085      	sub	sp, #20
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b402:	2300      	movs	r3, #0
 800b404:	60fb      	str	r3, [r7, #12]
 800b406:	e014      	b.n	800b432 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b408:	4a0e      	ldr	r2, [pc, #56]	; (800b444 <vQueueAddToRegistry+0x4c>)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d10b      	bne.n	800b42c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b414:	490b      	ldr	r1, [pc, #44]	; (800b444 <vQueueAddToRegistry+0x4c>)
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	683a      	ldr	r2, [r7, #0]
 800b41a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b41e:	4a09      	ldr	r2, [pc, #36]	; (800b444 <vQueueAddToRegistry+0x4c>)
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	00db      	lsls	r3, r3, #3
 800b424:	4413      	add	r3, r2
 800b426:	687a      	ldr	r2, [r7, #4]
 800b428:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b42a:	e006      	b.n	800b43a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	3301      	adds	r3, #1
 800b430:	60fb      	str	r3, [r7, #12]
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	2b07      	cmp	r3, #7
 800b436:	d9e7      	bls.n	800b408 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b438:	bf00      	nop
 800b43a:	bf00      	nop
 800b43c:	3714      	adds	r7, #20
 800b43e:	46bd      	mov	sp, r7
 800b440:	bc80      	pop	{r7}
 800b442:	4770      	bx	lr
 800b444:	20003094 	.word	0x20003094

0800b448 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b086      	sub	sp, #24
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	60f8      	str	r0, [r7, #12]
 800b450:	60b9      	str	r1, [r7, #8]
 800b452:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b458:	f001 fd08 	bl	800ce6c <vPortEnterCritical>
 800b45c:	697b      	ldr	r3, [r7, #20]
 800b45e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b462:	b25b      	sxtb	r3, r3
 800b464:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b468:	d103      	bne.n	800b472 <vQueueWaitForMessageRestricted+0x2a>
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	2200      	movs	r2, #0
 800b46e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b478:	b25b      	sxtb	r3, r3
 800b47a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47e:	d103      	bne.n	800b488 <vQueueWaitForMessageRestricted+0x40>
 800b480:	697b      	ldr	r3, [r7, #20]
 800b482:	2200      	movs	r2, #0
 800b484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b488:	f001 fd20 	bl	800cecc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b490:	2b00      	cmp	r3, #0
 800b492:	d106      	bne.n	800b4a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	3324      	adds	r3, #36	; 0x24
 800b498:	687a      	ldr	r2, [r7, #4]
 800b49a:	68b9      	ldr	r1, [r7, #8]
 800b49c:	4618      	mov	r0, r3
 800b49e:	f000 fc39 	bl	800bd14 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b4a2:	6978      	ldr	r0, [r7, #20]
 800b4a4:	f7ff ff27 	bl	800b2f6 <prvUnlockQueue>
	}
 800b4a8:	bf00      	nop
 800b4aa:	3718      	adds	r7, #24
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b08e      	sub	sp, #56	; 0x38
 800b4b4:	af04      	add	r7, sp, #16
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
 800b4bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b4be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d10a      	bne.n	800b4da <xTaskCreateStatic+0x2a>
	__asm volatile
 800b4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c8:	f383 8811 	msr	BASEPRI, r3
 800b4cc:	f3bf 8f6f 	isb	sy
 800b4d0:	f3bf 8f4f 	dsb	sy
 800b4d4:	623b      	str	r3, [r7, #32]
}
 800b4d6:	bf00      	nop
 800b4d8:	e7fe      	b.n	800b4d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b4da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d10a      	bne.n	800b4f6 <xTaskCreateStatic+0x46>
	__asm volatile
 800b4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e4:	f383 8811 	msr	BASEPRI, r3
 800b4e8:	f3bf 8f6f 	isb	sy
 800b4ec:	f3bf 8f4f 	dsb	sy
 800b4f0:	61fb      	str	r3, [r7, #28]
}
 800b4f2:	bf00      	nop
 800b4f4:	e7fe      	b.n	800b4f4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b4f6:	2354      	movs	r3, #84	; 0x54
 800b4f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	2b54      	cmp	r3, #84	; 0x54
 800b4fe:	d00a      	beq.n	800b516 <xTaskCreateStatic+0x66>
	__asm volatile
 800b500:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b504:	f383 8811 	msr	BASEPRI, r3
 800b508:	f3bf 8f6f 	isb	sy
 800b50c:	f3bf 8f4f 	dsb	sy
 800b510:	61bb      	str	r3, [r7, #24]
}
 800b512:	bf00      	nop
 800b514:	e7fe      	b.n	800b514 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d01e      	beq.n	800b55a <xTaskCreateStatic+0xaa>
 800b51c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d01b      	beq.n	800b55a <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b524:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b528:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b52a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b52e:	2202      	movs	r2, #2
 800b530:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b534:	2300      	movs	r3, #0
 800b536:	9303      	str	r3, [sp, #12]
 800b538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b53a:	9302      	str	r3, [sp, #8]
 800b53c:	f107 0314 	add.w	r3, r7, #20
 800b540:	9301      	str	r3, [sp, #4]
 800b542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b544:	9300      	str	r3, [sp, #0]
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	687a      	ldr	r2, [r7, #4]
 800b54a:	68b9      	ldr	r1, [r7, #8]
 800b54c:	68f8      	ldr	r0, [r7, #12]
 800b54e:	f000 f850 	bl	800b5f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b552:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b554:	f000 f8d4 	bl	800b700 <prvAddNewTaskToReadyList>
 800b558:	e001      	b.n	800b55e <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800b55a:	2300      	movs	r3, #0
 800b55c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b55e:	697b      	ldr	r3, [r7, #20]
	}
 800b560:	4618      	mov	r0, r3
 800b562:	3728      	adds	r7, #40	; 0x28
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}

0800b568 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b08c      	sub	sp, #48	; 0x30
 800b56c:	af04      	add	r7, sp, #16
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	60b9      	str	r1, [r7, #8]
 800b572:	603b      	str	r3, [r7, #0]
 800b574:	4613      	mov	r3, r2
 800b576:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b578:	88fb      	ldrh	r3, [r7, #6]
 800b57a:	009b      	lsls	r3, r3, #2
 800b57c:	4618      	mov	r0, r3
 800b57e:	f001 fd75 	bl	800d06c <pvPortMalloc>
 800b582:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d00e      	beq.n	800b5a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800b58a:	2054      	movs	r0, #84	; 0x54
 800b58c:	f001 fd6e 	bl	800d06c <pvPortMalloc>
 800b590:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b592:	69fb      	ldr	r3, [r7, #28]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d003      	beq.n	800b5a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b598:	69fb      	ldr	r3, [r7, #28]
 800b59a:	697a      	ldr	r2, [r7, #20]
 800b59c:	631a      	str	r2, [r3, #48]	; 0x30
 800b59e:	e005      	b.n	800b5ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b5a0:	6978      	ldr	r0, [r7, #20]
 800b5a2:	f001 fe27 	bl	800d1f4 <vPortFree>
 800b5a6:	e001      	b.n	800b5ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b5ac:	69fb      	ldr	r3, [r7, #28]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d017      	beq.n	800b5e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b5b2:	69fb      	ldr	r3, [r7, #28]
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b5ba:	88fa      	ldrh	r2, [r7, #6]
 800b5bc:	2300      	movs	r3, #0
 800b5be:	9303      	str	r3, [sp, #12]
 800b5c0:	69fb      	ldr	r3, [r7, #28]
 800b5c2:	9302      	str	r3, [sp, #8]
 800b5c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5c6:	9301      	str	r3, [sp, #4]
 800b5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ca:	9300      	str	r3, [sp, #0]
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	68b9      	ldr	r1, [r7, #8]
 800b5d0:	68f8      	ldr	r0, [r7, #12]
 800b5d2:	f000 f80e 	bl	800b5f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b5d6:	69f8      	ldr	r0, [r7, #28]
 800b5d8:	f000 f892 	bl	800b700 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b5dc:	2301      	movs	r3, #1
 800b5de:	61bb      	str	r3, [r7, #24]
 800b5e0:	e002      	b.n	800b5e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b5e2:	f04f 33ff 	mov.w	r3, #4294967295
 800b5e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b5e8:	69bb      	ldr	r3, [r7, #24]
	}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3720      	adds	r7, #32
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}

0800b5f2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b5f2:	b580      	push	{r7, lr}
 800b5f4:	b088      	sub	sp, #32
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	60f8      	str	r0, [r7, #12]
 800b5fa:	60b9      	str	r1, [r7, #8]
 800b5fc:	607a      	str	r2, [r7, #4]
 800b5fe:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b602:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	009b      	lsls	r3, r3, #2
 800b608:	461a      	mov	r2, r3
 800b60a:	21a5      	movs	r1, #165	; 0xa5
 800b60c:	f001 ff3e 	bl	800d48c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800b610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b612:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b61a:	3b01      	subs	r3, #1
 800b61c:	009b      	lsls	r3, r3, #2
 800b61e:	4413      	add	r3, r2
 800b620:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800b622:	69bb      	ldr	r3, [r7, #24]
 800b624:	f023 0307 	bic.w	r3, r3, #7
 800b628:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b62a:	69bb      	ldr	r3, [r7, #24]
 800b62c:	f003 0307 	and.w	r3, r3, #7
 800b630:	2b00      	cmp	r3, #0
 800b632:	d00a      	beq.n	800b64a <prvInitialiseNewTask+0x58>
	__asm volatile
 800b634:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b638:	f383 8811 	msr	BASEPRI, r3
 800b63c:	f3bf 8f6f 	isb	sy
 800b640:	f3bf 8f4f 	dsb	sy
 800b644:	617b      	str	r3, [r7, #20]
}
 800b646:	bf00      	nop
 800b648:	e7fe      	b.n	800b648 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b64a:	2300      	movs	r3, #0
 800b64c:	61fb      	str	r3, [r7, #28]
 800b64e:	e012      	b.n	800b676 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b650:	68ba      	ldr	r2, [r7, #8]
 800b652:	69fb      	ldr	r3, [r7, #28]
 800b654:	4413      	add	r3, r2
 800b656:	7819      	ldrb	r1, [r3, #0]
 800b658:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b65a:	69fb      	ldr	r3, [r7, #28]
 800b65c:	4413      	add	r3, r2
 800b65e:	3334      	adds	r3, #52	; 0x34
 800b660:	460a      	mov	r2, r1
 800b662:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800b664:	68ba      	ldr	r2, [r7, #8]
 800b666:	69fb      	ldr	r3, [r7, #28]
 800b668:	4413      	add	r3, r2
 800b66a:	781b      	ldrb	r3, [r3, #0]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d006      	beq.n	800b67e <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b670:	69fb      	ldr	r3, [r7, #28]
 800b672:	3301      	adds	r3, #1
 800b674:	61fb      	str	r3, [r7, #28]
 800b676:	69fb      	ldr	r3, [r7, #28]
 800b678:	2b0f      	cmp	r3, #15
 800b67a:	d9e9      	bls.n	800b650 <prvInitialiseNewTask+0x5e>
 800b67c:	e000      	b.n	800b680 <prvInitialiseNewTask+0x8e>
		{
			break;
 800b67e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b682:	2200      	movs	r2, #0
 800b684:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b68a:	2b06      	cmp	r3, #6
 800b68c:	d901      	bls.n	800b692 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b68e:	2306      	movs	r3, #6
 800b690:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b694:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b696:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b69a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b69c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b69e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b6a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a6:	3304      	adds	r3, #4
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	f7fe ff21 	bl	800a4f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b0:	3318      	adds	r3, #24
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f7fe ff1c 	bl	800a4f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6c0:	f1c3 0207 	rsb	r2, r3, #7
 800b6c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6cc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b6ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b6d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b6dc:	683a      	ldr	r2, [r7, #0]
 800b6de:	68f9      	ldr	r1, [r7, #12]
 800b6e0:	69b8      	ldr	r0, [r7, #24]
 800b6e2:	f001 facf 	bl	800cc84 <pxPortInitialiseStack>
 800b6e6:	4602      	mov	r2, r0
 800b6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ea:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800b6ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d002      	beq.n	800b6f8 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b6f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6f6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6f8:	bf00      	nop
 800b6fa:	3720      	adds	r7, #32
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b708:	f001 fbb0 	bl	800ce6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b70c:	4b2a      	ldr	r3, [pc, #168]	; (800b7b8 <prvAddNewTaskToReadyList+0xb8>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	3301      	adds	r3, #1
 800b712:	4a29      	ldr	r2, [pc, #164]	; (800b7b8 <prvAddNewTaskToReadyList+0xb8>)
 800b714:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b716:	4b29      	ldr	r3, [pc, #164]	; (800b7bc <prvAddNewTaskToReadyList+0xbc>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d109      	bne.n	800b732 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b71e:	4a27      	ldr	r2, [pc, #156]	; (800b7bc <prvAddNewTaskToReadyList+0xbc>)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b724:	4b24      	ldr	r3, [pc, #144]	; (800b7b8 <prvAddNewTaskToReadyList+0xb8>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	2b01      	cmp	r3, #1
 800b72a:	d110      	bne.n	800b74e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b72c:	f000 fc1c 	bl	800bf68 <prvInitialiseTaskLists>
 800b730:	e00d      	b.n	800b74e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b732:	4b23      	ldr	r3, [pc, #140]	; (800b7c0 <prvAddNewTaskToReadyList+0xc0>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d109      	bne.n	800b74e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b73a:	4b20      	ldr	r3, [pc, #128]	; (800b7bc <prvAddNewTaskToReadyList+0xbc>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b744:	429a      	cmp	r2, r3
 800b746:	d802      	bhi.n	800b74e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b748:	4a1c      	ldr	r2, [pc, #112]	; (800b7bc <prvAddNewTaskToReadyList+0xbc>)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b74e:	4b1d      	ldr	r3, [pc, #116]	; (800b7c4 <prvAddNewTaskToReadyList+0xc4>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	3301      	adds	r3, #1
 800b754:	4a1b      	ldr	r2, [pc, #108]	; (800b7c4 <prvAddNewTaskToReadyList+0xc4>)
 800b756:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b75c:	2201      	movs	r2, #1
 800b75e:	409a      	lsls	r2, r3
 800b760:	4b19      	ldr	r3, [pc, #100]	; (800b7c8 <prvAddNewTaskToReadyList+0xc8>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	4313      	orrs	r3, r2
 800b766:	4a18      	ldr	r2, [pc, #96]	; (800b7c8 <prvAddNewTaskToReadyList+0xc8>)
 800b768:	6013      	str	r3, [r2, #0]
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b76e:	4613      	mov	r3, r2
 800b770:	009b      	lsls	r3, r3, #2
 800b772:	4413      	add	r3, r2
 800b774:	009b      	lsls	r3, r3, #2
 800b776:	4a15      	ldr	r2, [pc, #84]	; (800b7cc <prvAddNewTaskToReadyList+0xcc>)
 800b778:	441a      	add	r2, r3
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	3304      	adds	r3, #4
 800b77e:	4619      	mov	r1, r3
 800b780:	4610      	mov	r0, r2
 800b782:	f7fe fec1 	bl	800a508 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b786:	f001 fba1 	bl	800cecc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b78a:	4b0d      	ldr	r3, [pc, #52]	; (800b7c0 <prvAddNewTaskToReadyList+0xc0>)
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d00e      	beq.n	800b7b0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b792:	4b0a      	ldr	r3, [pc, #40]	; (800b7bc <prvAddNewTaskToReadyList+0xbc>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d207      	bcs.n	800b7b0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b7a0:	4b0b      	ldr	r3, [pc, #44]	; (800b7d0 <prvAddNewTaskToReadyList+0xd0>)
 800b7a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7a6:	601a      	str	r2, [r3, #0]
 800b7a8:	f3bf 8f4f 	dsb	sy
 800b7ac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7b0:	bf00      	nop
 800b7b2:	3708      	adds	r7, #8
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}
 800b7b8:	20000dd0 	.word	0x20000dd0
 800b7bc:	20000cd0 	.word	0x20000cd0
 800b7c0:	20000ddc 	.word	0x20000ddc
 800b7c4:	20000dec 	.word	0x20000dec
 800b7c8:	20000dd8 	.word	0x20000dd8
 800b7cc:	20000cd4 	.word	0x20000cd4
 800b7d0:	e000ed04 	.word	0xe000ed04

0800b7d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b084      	sub	sp, #16
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d017      	beq.n	800b816 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b7e6:	4b13      	ldr	r3, [pc, #76]	; (800b834 <vTaskDelay+0x60>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d00a      	beq.n	800b804 <vTaskDelay+0x30>
	__asm volatile
 800b7ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f2:	f383 8811 	msr	BASEPRI, r3
 800b7f6:	f3bf 8f6f 	isb	sy
 800b7fa:	f3bf 8f4f 	dsb	sy
 800b7fe:	60bb      	str	r3, [r7, #8]
}
 800b800:	bf00      	nop
 800b802:	e7fe      	b.n	800b802 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b804:	f000 f880 	bl	800b908 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b808:	2100      	movs	r1, #0
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f000 fe4c 	bl	800c4a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b810:	f000 f888 	bl	800b924 <xTaskResumeAll>
 800b814:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d107      	bne.n	800b82c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b81c:	4b06      	ldr	r3, [pc, #24]	; (800b838 <vTaskDelay+0x64>)
 800b81e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b822:	601a      	str	r2, [r3, #0]
 800b824:	f3bf 8f4f 	dsb	sy
 800b828:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b82c:	bf00      	nop
 800b82e:	3710      	adds	r7, #16
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}
 800b834:	20000df8 	.word	0x20000df8
 800b838:	e000ed04 	.word	0xe000ed04

0800b83c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b08a      	sub	sp, #40	; 0x28
 800b840:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b842:	2300      	movs	r3, #0
 800b844:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b846:	2300      	movs	r3, #0
 800b848:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b84a:	463a      	mov	r2, r7
 800b84c:	1d39      	adds	r1, r7, #4
 800b84e:	f107 0308 	add.w	r3, r7, #8
 800b852:	4618      	mov	r0, r3
 800b854:	f7f8 fafc 	bl	8003e50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b858:	6839      	ldr	r1, [r7, #0]
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	68ba      	ldr	r2, [r7, #8]
 800b85e:	9202      	str	r2, [sp, #8]
 800b860:	9301      	str	r3, [sp, #4]
 800b862:	2300      	movs	r3, #0
 800b864:	9300      	str	r3, [sp, #0]
 800b866:	2300      	movs	r3, #0
 800b868:	460a      	mov	r2, r1
 800b86a:	4921      	ldr	r1, [pc, #132]	; (800b8f0 <vTaskStartScheduler+0xb4>)
 800b86c:	4821      	ldr	r0, [pc, #132]	; (800b8f4 <vTaskStartScheduler+0xb8>)
 800b86e:	f7ff fe1f 	bl	800b4b0 <xTaskCreateStatic>
 800b872:	4603      	mov	r3, r0
 800b874:	4a20      	ldr	r2, [pc, #128]	; (800b8f8 <vTaskStartScheduler+0xbc>)
 800b876:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b878:	4b1f      	ldr	r3, [pc, #124]	; (800b8f8 <vTaskStartScheduler+0xbc>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d002      	beq.n	800b886 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b880:	2301      	movs	r3, #1
 800b882:	617b      	str	r3, [r7, #20]
 800b884:	e001      	b.n	800b88a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b886:	2300      	movs	r3, #0
 800b888:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b88a:	697b      	ldr	r3, [r7, #20]
 800b88c:	2b01      	cmp	r3, #1
 800b88e:	d102      	bne.n	800b896 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b890:	f000 fe70 	bl	800c574 <xTimerCreateTimerTask>
 800b894:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b896:	697b      	ldr	r3, [r7, #20]
 800b898:	2b01      	cmp	r3, #1
 800b89a:	d116      	bne.n	800b8ca <vTaskStartScheduler+0x8e>
	__asm volatile
 800b89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a0:	f383 8811 	msr	BASEPRI, r3
 800b8a4:	f3bf 8f6f 	isb	sy
 800b8a8:	f3bf 8f4f 	dsb	sy
 800b8ac:	613b      	str	r3, [r7, #16]
}
 800b8ae:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b8b0:	4b12      	ldr	r3, [pc, #72]	; (800b8fc <vTaskStartScheduler+0xc0>)
 800b8b2:	f04f 32ff 	mov.w	r2, #4294967295
 800b8b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b8b8:	4b11      	ldr	r3, [pc, #68]	; (800b900 <vTaskStartScheduler+0xc4>)
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b8be:	4b11      	ldr	r3, [pc, #68]	; (800b904 <vTaskStartScheduler+0xc8>)
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b8c4:	f001 fa60 	bl	800cd88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b8c8:	e00e      	b.n	800b8e8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8d0:	d10a      	bne.n	800b8e8 <vTaskStartScheduler+0xac>
	__asm volatile
 800b8d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8d6:	f383 8811 	msr	BASEPRI, r3
 800b8da:	f3bf 8f6f 	isb	sy
 800b8de:	f3bf 8f4f 	dsb	sy
 800b8e2:	60fb      	str	r3, [r7, #12]
}
 800b8e4:	bf00      	nop
 800b8e6:	e7fe      	b.n	800b8e6 <vTaskStartScheduler+0xaa>
}
 800b8e8:	bf00      	nop
 800b8ea:	3718      	adds	r7, #24
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}
 800b8f0:	0800f66c 	.word	0x0800f66c
 800b8f4:	0800bf39 	.word	0x0800bf39
 800b8f8:	20000df4 	.word	0x20000df4
 800b8fc:	20000df0 	.word	0x20000df0
 800b900:	20000ddc 	.word	0x20000ddc
 800b904:	20000dd4 	.word	0x20000dd4

0800b908 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b908:	b480      	push	{r7}
 800b90a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b90c:	4b04      	ldr	r3, [pc, #16]	; (800b920 <vTaskSuspendAll+0x18>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	3301      	adds	r3, #1
 800b912:	4a03      	ldr	r2, [pc, #12]	; (800b920 <vTaskSuspendAll+0x18>)
 800b914:	6013      	str	r3, [r2, #0]
}
 800b916:	bf00      	nop
 800b918:	46bd      	mov	sp, r7
 800b91a:	bc80      	pop	{r7}
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	20000df8 	.word	0x20000df8

0800b924 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b084      	sub	sp, #16
 800b928:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b92a:	2300      	movs	r3, #0
 800b92c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b92e:	2300      	movs	r3, #0
 800b930:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b932:	4b41      	ldr	r3, [pc, #260]	; (800ba38 <xTaskResumeAll+0x114>)
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d10a      	bne.n	800b950 <xTaskResumeAll+0x2c>
	__asm volatile
 800b93a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b93e:	f383 8811 	msr	BASEPRI, r3
 800b942:	f3bf 8f6f 	isb	sy
 800b946:	f3bf 8f4f 	dsb	sy
 800b94a:	603b      	str	r3, [r7, #0]
}
 800b94c:	bf00      	nop
 800b94e:	e7fe      	b.n	800b94e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b950:	f001 fa8c 	bl	800ce6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b954:	4b38      	ldr	r3, [pc, #224]	; (800ba38 <xTaskResumeAll+0x114>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	3b01      	subs	r3, #1
 800b95a:	4a37      	ldr	r2, [pc, #220]	; (800ba38 <xTaskResumeAll+0x114>)
 800b95c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b95e:	4b36      	ldr	r3, [pc, #216]	; (800ba38 <xTaskResumeAll+0x114>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d161      	bne.n	800ba2a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b966:	4b35      	ldr	r3, [pc, #212]	; (800ba3c <xTaskResumeAll+0x118>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d05d      	beq.n	800ba2a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b96e:	e02e      	b.n	800b9ce <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b970:	4b33      	ldr	r3, [pc, #204]	; (800ba40 <xTaskResumeAll+0x11c>)
 800b972:	68db      	ldr	r3, [r3, #12]
 800b974:	68db      	ldr	r3, [r3, #12]
 800b976:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	3318      	adds	r3, #24
 800b97c:	4618      	mov	r0, r3
 800b97e:	f7fe fe1e 	bl	800a5be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	3304      	adds	r3, #4
 800b986:	4618      	mov	r0, r3
 800b988:	f7fe fe19 	bl	800a5be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b990:	2201      	movs	r2, #1
 800b992:	409a      	lsls	r2, r3
 800b994:	4b2b      	ldr	r3, [pc, #172]	; (800ba44 <xTaskResumeAll+0x120>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	4313      	orrs	r3, r2
 800b99a:	4a2a      	ldr	r2, [pc, #168]	; (800ba44 <xTaskResumeAll+0x120>)
 800b99c:	6013      	str	r3, [r2, #0]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9a2:	4613      	mov	r3, r2
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	4413      	add	r3, r2
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	4a27      	ldr	r2, [pc, #156]	; (800ba48 <xTaskResumeAll+0x124>)
 800b9ac:	441a      	add	r2, r3
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	3304      	adds	r3, #4
 800b9b2:	4619      	mov	r1, r3
 800b9b4:	4610      	mov	r0, r2
 800b9b6:	f7fe fda7 	bl	800a508 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9be:	4b23      	ldr	r3, [pc, #140]	; (800ba4c <xTaskResumeAll+0x128>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9c4:	429a      	cmp	r2, r3
 800b9c6:	d302      	bcc.n	800b9ce <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b9c8:	4b21      	ldr	r3, [pc, #132]	; (800ba50 <xTaskResumeAll+0x12c>)
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b9ce:	4b1c      	ldr	r3, [pc, #112]	; (800ba40 <xTaskResumeAll+0x11c>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d1cc      	bne.n	800b970 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d001      	beq.n	800b9e0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b9dc:	f000 fb62 	bl	800c0a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b9e0:	4b1c      	ldr	r3, [pc, #112]	; (800ba54 <xTaskResumeAll+0x130>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d010      	beq.n	800ba0e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b9ec:	f000 f856 	bl	800ba9c <xTaskIncrementTick>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d002      	beq.n	800b9fc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b9f6:	4b16      	ldr	r3, [pc, #88]	; (800ba50 <xTaskResumeAll+0x12c>)
 800b9f8:	2201      	movs	r2, #1
 800b9fa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	3b01      	subs	r3, #1
 800ba00:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d1f1      	bne.n	800b9ec <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800ba08:	4b12      	ldr	r3, [pc, #72]	; (800ba54 <xTaskResumeAll+0x130>)
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ba0e:	4b10      	ldr	r3, [pc, #64]	; (800ba50 <xTaskResumeAll+0x12c>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d009      	beq.n	800ba2a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ba16:	2301      	movs	r3, #1
 800ba18:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ba1a:	4b0f      	ldr	r3, [pc, #60]	; (800ba58 <xTaskResumeAll+0x134>)
 800ba1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba20:	601a      	str	r2, [r3, #0]
 800ba22:	f3bf 8f4f 	dsb	sy
 800ba26:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ba2a:	f001 fa4f 	bl	800cecc <vPortExitCritical>

	return xAlreadyYielded;
 800ba2e:	68bb      	ldr	r3, [r7, #8]
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	3710      	adds	r7, #16
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}
 800ba38:	20000df8 	.word	0x20000df8
 800ba3c:	20000dd0 	.word	0x20000dd0
 800ba40:	20000d90 	.word	0x20000d90
 800ba44:	20000dd8 	.word	0x20000dd8
 800ba48:	20000cd4 	.word	0x20000cd4
 800ba4c:	20000cd0 	.word	0x20000cd0
 800ba50:	20000de4 	.word	0x20000de4
 800ba54:	20000de0 	.word	0x20000de0
 800ba58:	e000ed04 	.word	0xe000ed04

0800ba5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b083      	sub	sp, #12
 800ba60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ba62:	4b04      	ldr	r3, [pc, #16]	; (800ba74 <xTaskGetTickCount+0x18>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ba68:	687b      	ldr	r3, [r7, #4]
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	370c      	adds	r7, #12
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bc80      	pop	{r7}
 800ba72:	4770      	bx	lr
 800ba74:	20000dd4 	.word	0x20000dd4

0800ba78 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b082      	sub	sp, #8
 800ba7c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ba7e:	f001 fab7 	bl	800cff0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ba82:	2300      	movs	r3, #0
 800ba84:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ba86:	4b04      	ldr	r3, [pc, #16]	; (800ba98 <xTaskGetTickCountFromISR+0x20>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ba8c:	683b      	ldr	r3, [r7, #0]
}
 800ba8e:	4618      	mov	r0, r3
 800ba90:	3708      	adds	r7, #8
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}
 800ba96:	bf00      	nop
 800ba98:	20000dd4 	.word	0x20000dd4

0800ba9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b086      	sub	sp, #24
 800baa0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800baa2:	2300      	movs	r3, #0
 800baa4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800baa6:	4b51      	ldr	r3, [pc, #324]	; (800bbec <xTaskIncrementTick+0x150>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f040 808d 	bne.w	800bbca <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bab0:	4b4f      	ldr	r3, [pc, #316]	; (800bbf0 <xTaskIncrementTick+0x154>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	3301      	adds	r3, #1
 800bab6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bab8:	4a4d      	ldr	r2, [pc, #308]	; (800bbf0 <xTaskIncrementTick+0x154>)
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d120      	bne.n	800bb06 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bac4:	4b4b      	ldr	r3, [pc, #300]	; (800bbf4 <xTaskIncrementTick+0x158>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d00a      	beq.n	800bae4 <xTaskIncrementTick+0x48>
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	603b      	str	r3, [r7, #0]
}
 800bae0:	bf00      	nop
 800bae2:	e7fe      	b.n	800bae2 <xTaskIncrementTick+0x46>
 800bae4:	4b43      	ldr	r3, [pc, #268]	; (800bbf4 <xTaskIncrementTick+0x158>)
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	60fb      	str	r3, [r7, #12]
 800baea:	4b43      	ldr	r3, [pc, #268]	; (800bbf8 <xTaskIncrementTick+0x15c>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	4a41      	ldr	r2, [pc, #260]	; (800bbf4 <xTaskIncrementTick+0x158>)
 800baf0:	6013      	str	r3, [r2, #0]
 800baf2:	4a41      	ldr	r2, [pc, #260]	; (800bbf8 <xTaskIncrementTick+0x15c>)
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	6013      	str	r3, [r2, #0]
 800baf8:	4b40      	ldr	r3, [pc, #256]	; (800bbfc <xTaskIncrementTick+0x160>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	3301      	adds	r3, #1
 800bafe:	4a3f      	ldr	r2, [pc, #252]	; (800bbfc <xTaskIncrementTick+0x160>)
 800bb00:	6013      	str	r3, [r2, #0]
 800bb02:	f000 facf 	bl	800c0a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bb06:	4b3e      	ldr	r3, [pc, #248]	; (800bc00 <xTaskIncrementTick+0x164>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	693a      	ldr	r2, [r7, #16]
 800bb0c:	429a      	cmp	r2, r3
 800bb0e:	d34d      	bcc.n	800bbac <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb10:	4b38      	ldr	r3, [pc, #224]	; (800bbf4 <xTaskIncrementTick+0x158>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d101      	bne.n	800bb1e <xTaskIncrementTick+0x82>
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e000      	b.n	800bb20 <xTaskIncrementTick+0x84>
 800bb1e:	2300      	movs	r3, #0
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d004      	beq.n	800bb2e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb24:	4b36      	ldr	r3, [pc, #216]	; (800bc00 <xTaskIncrementTick+0x164>)
 800bb26:	f04f 32ff 	mov.w	r2, #4294967295
 800bb2a:	601a      	str	r2, [r3, #0]
					break;
 800bb2c:	e03e      	b.n	800bbac <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800bb2e:	4b31      	ldr	r3, [pc, #196]	; (800bbf4 <xTaskIncrementTick+0x158>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	68db      	ldr	r3, [r3, #12]
 800bb34:	68db      	ldr	r3, [r3, #12]
 800bb36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	685b      	ldr	r3, [r3, #4]
 800bb3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bb3e:	693a      	ldr	r2, [r7, #16]
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	429a      	cmp	r2, r3
 800bb44:	d203      	bcs.n	800bb4e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bb46:	4a2e      	ldr	r2, [pc, #184]	; (800bc00 <xTaskIncrementTick+0x164>)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6013      	str	r3, [r2, #0]
						break;
 800bb4c:	e02e      	b.n	800bbac <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	3304      	adds	r3, #4
 800bb52:	4618      	mov	r0, r3
 800bb54:	f7fe fd33 	bl	800a5be <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d004      	beq.n	800bb6a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	3318      	adds	r3, #24
 800bb64:	4618      	mov	r0, r3
 800bb66:	f7fe fd2a 	bl	800a5be <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb6e:	2201      	movs	r2, #1
 800bb70:	409a      	lsls	r2, r3
 800bb72:	4b24      	ldr	r3, [pc, #144]	; (800bc04 <xTaskIncrementTick+0x168>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4313      	orrs	r3, r2
 800bb78:	4a22      	ldr	r2, [pc, #136]	; (800bc04 <xTaskIncrementTick+0x168>)
 800bb7a:	6013      	str	r3, [r2, #0]
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb80:	4613      	mov	r3, r2
 800bb82:	009b      	lsls	r3, r3, #2
 800bb84:	4413      	add	r3, r2
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	4a1f      	ldr	r2, [pc, #124]	; (800bc08 <xTaskIncrementTick+0x16c>)
 800bb8a:	441a      	add	r2, r3
 800bb8c:	68bb      	ldr	r3, [r7, #8]
 800bb8e:	3304      	adds	r3, #4
 800bb90:	4619      	mov	r1, r3
 800bb92:	4610      	mov	r0, r2
 800bb94:	f7fe fcb8 	bl	800a508 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb9c:	4b1b      	ldr	r3, [pc, #108]	; (800bc0c <xTaskIncrementTick+0x170>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d3b4      	bcc.n	800bb10 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bba6:	2301      	movs	r3, #1
 800bba8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bbaa:	e7b1      	b.n	800bb10 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bbac:	4b17      	ldr	r3, [pc, #92]	; (800bc0c <xTaskIncrementTick+0x170>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbb2:	4915      	ldr	r1, [pc, #84]	; (800bc08 <xTaskIncrementTick+0x16c>)
 800bbb4:	4613      	mov	r3, r2
 800bbb6:	009b      	lsls	r3, r3, #2
 800bbb8:	4413      	add	r3, r2
 800bbba:	009b      	lsls	r3, r3, #2
 800bbbc:	440b      	add	r3, r1
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d907      	bls.n	800bbd4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	617b      	str	r3, [r7, #20]
 800bbc8:	e004      	b.n	800bbd4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800bbca:	4b11      	ldr	r3, [pc, #68]	; (800bc10 <xTaskIncrementTick+0x174>)
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	3301      	adds	r3, #1
 800bbd0:	4a0f      	ldr	r2, [pc, #60]	; (800bc10 <xTaskIncrementTick+0x174>)
 800bbd2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800bbd4:	4b0f      	ldr	r3, [pc, #60]	; (800bc14 <xTaskIncrementTick+0x178>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d001      	beq.n	800bbe0 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800bbdc:	2301      	movs	r3, #1
 800bbde:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800bbe0:	697b      	ldr	r3, [r7, #20]
}
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	3718      	adds	r7, #24
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	bd80      	pop	{r7, pc}
 800bbea:	bf00      	nop
 800bbec:	20000df8 	.word	0x20000df8
 800bbf0:	20000dd4 	.word	0x20000dd4
 800bbf4:	20000d88 	.word	0x20000d88
 800bbf8:	20000d8c 	.word	0x20000d8c
 800bbfc:	20000de8 	.word	0x20000de8
 800bc00:	20000df0 	.word	0x20000df0
 800bc04:	20000dd8 	.word	0x20000dd8
 800bc08:	20000cd4 	.word	0x20000cd4
 800bc0c:	20000cd0 	.word	0x20000cd0
 800bc10:	20000de0 	.word	0x20000de0
 800bc14:	20000de4 	.word	0x20000de4

0800bc18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b087      	sub	sp, #28
 800bc1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bc1e:	4b26      	ldr	r3, [pc, #152]	; (800bcb8 <vTaskSwitchContext+0xa0>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d003      	beq.n	800bc2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bc26:	4b25      	ldr	r3, [pc, #148]	; (800bcbc <vTaskSwitchContext+0xa4>)
 800bc28:	2201      	movs	r2, #1
 800bc2a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bc2c:	e03f      	b.n	800bcae <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800bc2e:	4b23      	ldr	r3, [pc, #140]	; (800bcbc <vTaskSwitchContext+0xa4>)
 800bc30:	2200      	movs	r2, #0
 800bc32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800bc34:	4b22      	ldr	r3, [pc, #136]	; (800bcc0 <vTaskSwitchContext+0xa8>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	fab3 f383 	clz	r3, r3
 800bc40:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800bc42:	7afb      	ldrb	r3, [r7, #11]
 800bc44:	f1c3 031f 	rsb	r3, r3, #31
 800bc48:	617b      	str	r3, [r7, #20]
 800bc4a:	491e      	ldr	r1, [pc, #120]	; (800bcc4 <vTaskSwitchContext+0xac>)
 800bc4c:	697a      	ldr	r2, [r7, #20]
 800bc4e:	4613      	mov	r3, r2
 800bc50:	009b      	lsls	r3, r3, #2
 800bc52:	4413      	add	r3, r2
 800bc54:	009b      	lsls	r3, r3, #2
 800bc56:	440b      	add	r3, r1
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d10a      	bne.n	800bc74 <vTaskSwitchContext+0x5c>
	__asm volatile
 800bc5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc62:	f383 8811 	msr	BASEPRI, r3
 800bc66:	f3bf 8f6f 	isb	sy
 800bc6a:	f3bf 8f4f 	dsb	sy
 800bc6e:	607b      	str	r3, [r7, #4]
}
 800bc70:	bf00      	nop
 800bc72:	e7fe      	b.n	800bc72 <vTaskSwitchContext+0x5a>
 800bc74:	697a      	ldr	r2, [r7, #20]
 800bc76:	4613      	mov	r3, r2
 800bc78:	009b      	lsls	r3, r3, #2
 800bc7a:	4413      	add	r3, r2
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	4a11      	ldr	r2, [pc, #68]	; (800bcc4 <vTaskSwitchContext+0xac>)
 800bc80:	4413      	add	r3, r2
 800bc82:	613b      	str	r3, [r7, #16]
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	685b      	ldr	r3, [r3, #4]
 800bc88:	685a      	ldr	r2, [r3, #4]
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	605a      	str	r2, [r3, #4]
 800bc8e:	693b      	ldr	r3, [r7, #16]
 800bc90:	685a      	ldr	r2, [r3, #4]
 800bc92:	693b      	ldr	r3, [r7, #16]
 800bc94:	3308      	adds	r3, #8
 800bc96:	429a      	cmp	r2, r3
 800bc98:	d104      	bne.n	800bca4 <vTaskSwitchContext+0x8c>
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	685b      	ldr	r3, [r3, #4]
 800bc9e:	685a      	ldr	r2, [r3, #4]
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	605a      	str	r2, [r3, #4]
 800bca4:	693b      	ldr	r3, [r7, #16]
 800bca6:	685b      	ldr	r3, [r3, #4]
 800bca8:	68db      	ldr	r3, [r3, #12]
 800bcaa:	4a07      	ldr	r2, [pc, #28]	; (800bcc8 <vTaskSwitchContext+0xb0>)
 800bcac:	6013      	str	r3, [r2, #0]
}
 800bcae:	bf00      	nop
 800bcb0:	371c      	adds	r7, #28
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bc80      	pop	{r7}
 800bcb6:	4770      	bx	lr
 800bcb8:	20000df8 	.word	0x20000df8
 800bcbc:	20000de4 	.word	0x20000de4
 800bcc0:	20000dd8 	.word	0x20000dd8
 800bcc4:	20000cd4 	.word	0x20000cd4
 800bcc8:	20000cd0 	.word	0x20000cd0

0800bccc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b084      	sub	sp, #16
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d10a      	bne.n	800bcf2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bcdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce0:	f383 8811 	msr	BASEPRI, r3
 800bce4:	f3bf 8f6f 	isb	sy
 800bce8:	f3bf 8f4f 	dsb	sy
 800bcec:	60fb      	str	r3, [r7, #12]
}
 800bcee:	bf00      	nop
 800bcf0:	e7fe      	b.n	800bcf0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bcf2:	4b07      	ldr	r3, [pc, #28]	; (800bd10 <vTaskPlaceOnEventList+0x44>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	3318      	adds	r3, #24
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	6878      	ldr	r0, [r7, #4]
 800bcfc:	f7fe fc27 	bl	800a54e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bd00:	2101      	movs	r1, #1
 800bd02:	6838      	ldr	r0, [r7, #0]
 800bd04:	f000 fbd0 	bl	800c4a8 <prvAddCurrentTaskToDelayedList>
}
 800bd08:	bf00      	nop
 800bd0a:	3710      	adds	r7, #16
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}
 800bd10:	20000cd0 	.word	0x20000cd0

0800bd14 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b086      	sub	sp, #24
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	60f8      	str	r0, [r7, #12]
 800bd1c:	60b9      	str	r1, [r7, #8]
 800bd1e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d10a      	bne.n	800bd3c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bd26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd2a:	f383 8811 	msr	BASEPRI, r3
 800bd2e:	f3bf 8f6f 	isb	sy
 800bd32:	f3bf 8f4f 	dsb	sy
 800bd36:	617b      	str	r3, [r7, #20]
}
 800bd38:	bf00      	nop
 800bd3a:	e7fe      	b.n	800bd3a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bd3c:	4b0a      	ldr	r3, [pc, #40]	; (800bd68 <vTaskPlaceOnEventListRestricted+0x54>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	3318      	adds	r3, #24
 800bd42:	4619      	mov	r1, r3
 800bd44:	68f8      	ldr	r0, [r7, #12]
 800bd46:	f7fe fbdf 	bl	800a508 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d002      	beq.n	800bd56 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bd50:	f04f 33ff 	mov.w	r3, #4294967295
 800bd54:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bd56:	6879      	ldr	r1, [r7, #4]
 800bd58:	68b8      	ldr	r0, [r7, #8]
 800bd5a:	f000 fba5 	bl	800c4a8 <prvAddCurrentTaskToDelayedList>
	}
 800bd5e:	bf00      	nop
 800bd60:	3718      	adds	r7, #24
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}
 800bd66:	bf00      	nop
 800bd68:	20000cd0 	.word	0x20000cd0

0800bd6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b086      	sub	sp, #24
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	68db      	ldr	r3, [r3, #12]
 800bd78:	68db      	ldr	r3, [r3, #12]
 800bd7a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bd7c:	693b      	ldr	r3, [r7, #16]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d10a      	bne.n	800bd98 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bd82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd86:	f383 8811 	msr	BASEPRI, r3
 800bd8a:	f3bf 8f6f 	isb	sy
 800bd8e:	f3bf 8f4f 	dsb	sy
 800bd92:	60fb      	str	r3, [r7, #12]
}
 800bd94:	bf00      	nop
 800bd96:	e7fe      	b.n	800bd96 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bd98:	693b      	ldr	r3, [r7, #16]
 800bd9a:	3318      	adds	r3, #24
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f7fe fc0e 	bl	800a5be <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bda2:	4b1d      	ldr	r3, [pc, #116]	; (800be18 <xTaskRemoveFromEventList+0xac>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d11c      	bne.n	800bde4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bdaa:	693b      	ldr	r3, [r7, #16]
 800bdac:	3304      	adds	r3, #4
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7fe fc05 	bl	800a5be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdb8:	2201      	movs	r2, #1
 800bdba:	409a      	lsls	r2, r3
 800bdbc:	4b17      	ldr	r3, [pc, #92]	; (800be1c <xTaskRemoveFromEventList+0xb0>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	4a16      	ldr	r2, [pc, #88]	; (800be1c <xTaskRemoveFromEventList+0xb0>)
 800bdc4:	6013      	str	r3, [r2, #0]
 800bdc6:	693b      	ldr	r3, [r7, #16]
 800bdc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdca:	4613      	mov	r3, r2
 800bdcc:	009b      	lsls	r3, r3, #2
 800bdce:	4413      	add	r3, r2
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	4a13      	ldr	r2, [pc, #76]	; (800be20 <xTaskRemoveFromEventList+0xb4>)
 800bdd4:	441a      	add	r2, r3
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	3304      	adds	r3, #4
 800bdda:	4619      	mov	r1, r3
 800bddc:	4610      	mov	r0, r2
 800bdde:	f7fe fb93 	bl	800a508 <vListInsertEnd>
 800bde2:	e005      	b.n	800bdf0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bde4:	693b      	ldr	r3, [r7, #16]
 800bde6:	3318      	adds	r3, #24
 800bde8:	4619      	mov	r1, r3
 800bdea:	480e      	ldr	r0, [pc, #56]	; (800be24 <xTaskRemoveFromEventList+0xb8>)
 800bdec:	f7fe fb8c 	bl	800a508 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bdf0:	693b      	ldr	r3, [r7, #16]
 800bdf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdf4:	4b0c      	ldr	r3, [pc, #48]	; (800be28 <xTaskRemoveFromEventList+0xbc>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdfa:	429a      	cmp	r2, r3
 800bdfc:	d905      	bls.n	800be0a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bdfe:	2301      	movs	r3, #1
 800be00:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800be02:	4b0a      	ldr	r3, [pc, #40]	; (800be2c <xTaskRemoveFromEventList+0xc0>)
 800be04:	2201      	movs	r2, #1
 800be06:	601a      	str	r2, [r3, #0]
 800be08:	e001      	b.n	800be0e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800be0a:	2300      	movs	r3, #0
 800be0c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800be0e:	697b      	ldr	r3, [r7, #20]
}
 800be10:	4618      	mov	r0, r3
 800be12:	3718      	adds	r7, #24
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}
 800be18:	20000df8 	.word	0x20000df8
 800be1c:	20000dd8 	.word	0x20000dd8
 800be20:	20000cd4 	.word	0x20000cd4
 800be24:	20000d90 	.word	0x20000d90
 800be28:	20000cd0 	.word	0x20000cd0
 800be2c:	20000de4 	.word	0x20000de4

0800be30 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800be30:	b480      	push	{r7}
 800be32:	b083      	sub	sp, #12
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800be38:	4b06      	ldr	r3, [pc, #24]	; (800be54 <vTaskInternalSetTimeOutState+0x24>)
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800be40:	4b05      	ldr	r3, [pc, #20]	; (800be58 <vTaskInternalSetTimeOutState+0x28>)
 800be42:	681a      	ldr	r2, [r3, #0]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	605a      	str	r2, [r3, #4]
}
 800be48:	bf00      	nop
 800be4a:	370c      	adds	r7, #12
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bc80      	pop	{r7}
 800be50:	4770      	bx	lr
 800be52:	bf00      	nop
 800be54:	20000de8 	.word	0x20000de8
 800be58:	20000dd4 	.word	0x20000dd4

0800be5c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b088      	sub	sp, #32
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10a      	bne.n	800be82 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800be6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be70:	f383 8811 	msr	BASEPRI, r3
 800be74:	f3bf 8f6f 	isb	sy
 800be78:	f3bf 8f4f 	dsb	sy
 800be7c:	613b      	str	r3, [r7, #16]
}
 800be7e:	bf00      	nop
 800be80:	e7fe      	b.n	800be80 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d10a      	bne.n	800be9e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800be88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be8c:	f383 8811 	msr	BASEPRI, r3
 800be90:	f3bf 8f6f 	isb	sy
 800be94:	f3bf 8f4f 	dsb	sy
 800be98:	60fb      	str	r3, [r7, #12]
}
 800be9a:	bf00      	nop
 800be9c:	e7fe      	b.n	800be9c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800be9e:	f000 ffe5 	bl	800ce6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bea2:	4b1d      	ldr	r3, [pc, #116]	; (800bf18 <xTaskCheckForTimeOut+0xbc>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	685b      	ldr	r3, [r3, #4]
 800beac:	69ba      	ldr	r2, [r7, #24]
 800beae:	1ad3      	subs	r3, r2, r3
 800beb0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beba:	d102      	bne.n	800bec2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bebc:	2300      	movs	r3, #0
 800bebe:	61fb      	str	r3, [r7, #28]
 800bec0:	e023      	b.n	800bf0a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681a      	ldr	r2, [r3, #0]
 800bec6:	4b15      	ldr	r3, [pc, #84]	; (800bf1c <xTaskCheckForTimeOut+0xc0>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	429a      	cmp	r2, r3
 800becc:	d007      	beq.n	800bede <xTaskCheckForTimeOut+0x82>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	69ba      	ldr	r2, [r7, #24]
 800bed4:	429a      	cmp	r2, r3
 800bed6:	d302      	bcc.n	800bede <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bed8:	2301      	movs	r3, #1
 800beda:	61fb      	str	r3, [r7, #28]
 800bedc:	e015      	b.n	800bf0a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	697a      	ldr	r2, [r7, #20]
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d20b      	bcs.n	800bf00 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bee8:	683b      	ldr	r3, [r7, #0]
 800beea:	681a      	ldr	r2, [r3, #0]
 800beec:	697b      	ldr	r3, [r7, #20]
 800beee:	1ad2      	subs	r2, r2, r3
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f7ff ff9b 	bl	800be30 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800befa:	2300      	movs	r3, #0
 800befc:	61fb      	str	r3, [r7, #28]
 800befe:	e004      	b.n	800bf0a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	2200      	movs	r2, #0
 800bf04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bf06:	2301      	movs	r3, #1
 800bf08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bf0a:	f000 ffdf 	bl	800cecc <vPortExitCritical>

	return xReturn;
 800bf0e:	69fb      	ldr	r3, [r7, #28]
}
 800bf10:	4618      	mov	r0, r3
 800bf12:	3720      	adds	r7, #32
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}
 800bf18:	20000dd4 	.word	0x20000dd4
 800bf1c:	20000de8 	.word	0x20000de8

0800bf20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bf20:	b480      	push	{r7}
 800bf22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bf24:	4b03      	ldr	r3, [pc, #12]	; (800bf34 <vTaskMissedYield+0x14>)
 800bf26:	2201      	movs	r2, #1
 800bf28:	601a      	str	r2, [r3, #0]
}
 800bf2a:	bf00      	nop
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bc80      	pop	{r7}
 800bf30:	4770      	bx	lr
 800bf32:	bf00      	nop
 800bf34:	20000de4 	.word	0x20000de4

0800bf38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b082      	sub	sp, #8
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bf40:	f000 f852 	bl	800bfe8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bf44:	4b06      	ldr	r3, [pc, #24]	; (800bf60 <prvIdleTask+0x28>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	2b01      	cmp	r3, #1
 800bf4a:	d9f9      	bls.n	800bf40 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bf4c:	4b05      	ldr	r3, [pc, #20]	; (800bf64 <prvIdleTask+0x2c>)
 800bf4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf52:	601a      	str	r2, [r3, #0]
 800bf54:	f3bf 8f4f 	dsb	sy
 800bf58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bf5c:	e7f0      	b.n	800bf40 <prvIdleTask+0x8>
 800bf5e:	bf00      	nop
 800bf60:	20000cd4 	.word	0x20000cd4
 800bf64:	e000ed04 	.word	0xe000ed04

0800bf68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b082      	sub	sp, #8
 800bf6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf6e:	2300      	movs	r3, #0
 800bf70:	607b      	str	r3, [r7, #4]
 800bf72:	e00c      	b.n	800bf8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bf74:	687a      	ldr	r2, [r7, #4]
 800bf76:	4613      	mov	r3, r2
 800bf78:	009b      	lsls	r3, r3, #2
 800bf7a:	4413      	add	r3, r2
 800bf7c:	009b      	lsls	r3, r3, #2
 800bf7e:	4a12      	ldr	r2, [pc, #72]	; (800bfc8 <prvInitialiseTaskLists+0x60>)
 800bf80:	4413      	add	r3, r2
 800bf82:	4618      	mov	r0, r3
 800bf84:	f7fe fa95 	bl	800a4b2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	607b      	str	r3, [r7, #4]
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2b06      	cmp	r3, #6
 800bf92:	d9ef      	bls.n	800bf74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bf94:	480d      	ldr	r0, [pc, #52]	; (800bfcc <prvInitialiseTaskLists+0x64>)
 800bf96:	f7fe fa8c 	bl	800a4b2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bf9a:	480d      	ldr	r0, [pc, #52]	; (800bfd0 <prvInitialiseTaskLists+0x68>)
 800bf9c:	f7fe fa89 	bl	800a4b2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bfa0:	480c      	ldr	r0, [pc, #48]	; (800bfd4 <prvInitialiseTaskLists+0x6c>)
 800bfa2:	f7fe fa86 	bl	800a4b2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bfa6:	480c      	ldr	r0, [pc, #48]	; (800bfd8 <prvInitialiseTaskLists+0x70>)
 800bfa8:	f7fe fa83 	bl	800a4b2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bfac:	480b      	ldr	r0, [pc, #44]	; (800bfdc <prvInitialiseTaskLists+0x74>)
 800bfae:	f7fe fa80 	bl	800a4b2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bfb2:	4b0b      	ldr	r3, [pc, #44]	; (800bfe0 <prvInitialiseTaskLists+0x78>)
 800bfb4:	4a05      	ldr	r2, [pc, #20]	; (800bfcc <prvInitialiseTaskLists+0x64>)
 800bfb6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bfb8:	4b0a      	ldr	r3, [pc, #40]	; (800bfe4 <prvInitialiseTaskLists+0x7c>)
 800bfba:	4a05      	ldr	r2, [pc, #20]	; (800bfd0 <prvInitialiseTaskLists+0x68>)
 800bfbc:	601a      	str	r2, [r3, #0]
}
 800bfbe:	bf00      	nop
 800bfc0:	3708      	adds	r7, #8
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	20000cd4 	.word	0x20000cd4
 800bfcc:	20000d60 	.word	0x20000d60
 800bfd0:	20000d74 	.word	0x20000d74
 800bfd4:	20000d90 	.word	0x20000d90
 800bfd8:	20000da4 	.word	0x20000da4
 800bfdc:	20000dbc 	.word	0x20000dbc
 800bfe0:	20000d88 	.word	0x20000d88
 800bfe4:	20000d8c 	.word	0x20000d8c

0800bfe8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b082      	sub	sp, #8
 800bfec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bfee:	e019      	b.n	800c024 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bff0:	f000 ff3c 	bl	800ce6c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800bff4:	4b10      	ldr	r3, [pc, #64]	; (800c038 <prvCheckTasksWaitingTermination+0x50>)
 800bff6:	68db      	ldr	r3, [r3, #12]
 800bff8:	68db      	ldr	r3, [r3, #12]
 800bffa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	3304      	adds	r3, #4
 800c000:	4618      	mov	r0, r3
 800c002:	f7fe fadc 	bl	800a5be <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c006:	4b0d      	ldr	r3, [pc, #52]	; (800c03c <prvCheckTasksWaitingTermination+0x54>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	3b01      	subs	r3, #1
 800c00c:	4a0b      	ldr	r2, [pc, #44]	; (800c03c <prvCheckTasksWaitingTermination+0x54>)
 800c00e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c010:	4b0b      	ldr	r3, [pc, #44]	; (800c040 <prvCheckTasksWaitingTermination+0x58>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	3b01      	subs	r3, #1
 800c016:	4a0a      	ldr	r2, [pc, #40]	; (800c040 <prvCheckTasksWaitingTermination+0x58>)
 800c018:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c01a:	f000 ff57 	bl	800cecc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f000 f810 	bl	800c044 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c024:	4b06      	ldr	r3, [pc, #24]	; (800c040 <prvCheckTasksWaitingTermination+0x58>)
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d1e1      	bne.n	800bff0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c02c:	bf00      	nop
 800c02e:	bf00      	nop
 800c030:	3708      	adds	r7, #8
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	20000da4 	.word	0x20000da4
 800c03c:	20000dd0 	.word	0x20000dd0
 800c040:	20000db8 	.word	0x20000db8

0800c044 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c044:	b580      	push	{r7, lr}
 800c046:	b084      	sub	sp, #16
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c052:	2b00      	cmp	r3, #0
 800c054:	d108      	bne.n	800c068 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c05a:	4618      	mov	r0, r3
 800c05c:	f001 f8ca 	bl	800d1f4 <vPortFree>
				vPortFree( pxTCB );
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f001 f8c7 	bl	800d1f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c066:	e018      	b.n	800c09a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c06e:	2b01      	cmp	r3, #1
 800c070:	d103      	bne.n	800c07a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f001 f8be 	bl	800d1f4 <vPortFree>
	}
 800c078:	e00f      	b.n	800c09a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c080:	2b02      	cmp	r3, #2
 800c082:	d00a      	beq.n	800c09a <prvDeleteTCB+0x56>
	__asm volatile
 800c084:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c088:	f383 8811 	msr	BASEPRI, r3
 800c08c:	f3bf 8f6f 	isb	sy
 800c090:	f3bf 8f4f 	dsb	sy
 800c094:	60fb      	str	r3, [r7, #12]
}
 800c096:	bf00      	nop
 800c098:	e7fe      	b.n	800c098 <prvDeleteTCB+0x54>
	}
 800c09a:	bf00      	nop
 800c09c:	3710      	adds	r7, #16
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	bd80      	pop	{r7, pc}
	...

0800c0a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c0a4:	b480      	push	{r7}
 800c0a6:	b083      	sub	sp, #12
 800c0a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c0aa:	4b0e      	ldr	r3, [pc, #56]	; (800c0e4 <prvResetNextTaskUnblockTime+0x40>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d101      	bne.n	800c0b8 <prvResetNextTaskUnblockTime+0x14>
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	e000      	b.n	800c0ba <prvResetNextTaskUnblockTime+0x16>
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d004      	beq.n	800c0c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c0be:	4b0a      	ldr	r3, [pc, #40]	; (800c0e8 <prvResetNextTaskUnblockTime+0x44>)
 800c0c0:	f04f 32ff 	mov.w	r2, #4294967295
 800c0c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c0c6:	e008      	b.n	800c0da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800c0c8:	4b06      	ldr	r3, [pc, #24]	; (800c0e4 <prvResetNextTaskUnblockTime+0x40>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	68db      	ldr	r3, [r3, #12]
 800c0ce:	68db      	ldr	r3, [r3, #12]
 800c0d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	685b      	ldr	r3, [r3, #4]
 800c0d6:	4a04      	ldr	r2, [pc, #16]	; (800c0e8 <prvResetNextTaskUnblockTime+0x44>)
 800c0d8:	6013      	str	r3, [r2, #0]
}
 800c0da:	bf00      	nop
 800c0dc:	370c      	adds	r7, #12
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bc80      	pop	{r7}
 800c0e2:	4770      	bx	lr
 800c0e4:	20000d88 	.word	0x20000d88
 800c0e8:	20000df0 	.word	0x20000df0

0800c0ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b083      	sub	sp, #12
 800c0f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c0f2:	4b0b      	ldr	r3, [pc, #44]	; (800c120 <xTaskGetSchedulerState+0x34>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d102      	bne.n	800c100 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	607b      	str	r3, [r7, #4]
 800c0fe:	e008      	b.n	800c112 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c100:	4b08      	ldr	r3, [pc, #32]	; (800c124 <xTaskGetSchedulerState+0x38>)
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d102      	bne.n	800c10e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c108:	2302      	movs	r3, #2
 800c10a:	607b      	str	r3, [r7, #4]
 800c10c:	e001      	b.n	800c112 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c10e:	2300      	movs	r3, #0
 800c110:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c112:	687b      	ldr	r3, [r7, #4]
	}
 800c114:	4618      	mov	r0, r3
 800c116:	370c      	adds	r7, #12
 800c118:	46bd      	mov	sp, r7
 800c11a:	bc80      	pop	{r7}
 800c11c:	4770      	bx	lr
 800c11e:	bf00      	nop
 800c120:	20000ddc 	.word	0x20000ddc
 800c124:	20000df8 	.word	0x20000df8

0800c128 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c134:	2300      	movs	r3, #0
 800c136:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d06e      	beq.n	800c21c <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c142:	4b39      	ldr	r3, [pc, #228]	; (800c228 <xTaskPriorityInherit+0x100>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c148:	429a      	cmp	r2, r3
 800c14a:	d25e      	bcs.n	800c20a <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	699b      	ldr	r3, [r3, #24]
 800c150:	2b00      	cmp	r3, #0
 800c152:	db06      	blt.n	800c162 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c154:	4b34      	ldr	r3, [pc, #208]	; (800c228 <xTaskPriorityInherit+0x100>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c15a:	f1c3 0207 	rsb	r2, r3, #7
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	6959      	ldr	r1, [r3, #20]
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c16a:	4613      	mov	r3, r2
 800c16c:	009b      	lsls	r3, r3, #2
 800c16e:	4413      	add	r3, r2
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	4a2e      	ldr	r2, [pc, #184]	; (800c22c <xTaskPriorityInherit+0x104>)
 800c174:	4413      	add	r3, r2
 800c176:	4299      	cmp	r1, r3
 800c178:	d101      	bne.n	800c17e <xTaskPriorityInherit+0x56>
 800c17a:	2301      	movs	r3, #1
 800c17c:	e000      	b.n	800c180 <xTaskPriorityInherit+0x58>
 800c17e:	2300      	movs	r3, #0
 800c180:	2b00      	cmp	r3, #0
 800c182:	d03a      	beq.n	800c1fa <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	3304      	adds	r3, #4
 800c188:	4618      	mov	r0, r3
 800c18a:	f7fe fa18 	bl	800a5be <uxListRemove>
 800c18e:	4603      	mov	r3, r0
 800c190:	2b00      	cmp	r3, #0
 800c192:	d115      	bne.n	800c1c0 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c198:	4924      	ldr	r1, [pc, #144]	; (800c22c <xTaskPriorityInherit+0x104>)
 800c19a:	4613      	mov	r3, r2
 800c19c:	009b      	lsls	r3, r3, #2
 800c19e:	4413      	add	r3, r2
 800c1a0:	009b      	lsls	r3, r3, #2
 800c1a2:	440b      	add	r3, r1
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d10a      	bne.n	800c1c0 <xTaskPriorityInherit+0x98>
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	fa02 f303 	lsl.w	r3, r2, r3
 800c1b4:	43da      	mvns	r2, r3
 800c1b6:	4b1e      	ldr	r3, [pc, #120]	; (800c230 <xTaskPriorityInherit+0x108>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	4013      	ands	r3, r2
 800c1bc:	4a1c      	ldr	r2, [pc, #112]	; (800c230 <xTaskPriorityInherit+0x108>)
 800c1be:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c1c0:	4b19      	ldr	r3, [pc, #100]	; (800c228 <xTaskPriorityInherit+0x100>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	409a      	lsls	r2, r3
 800c1d2:	4b17      	ldr	r3, [pc, #92]	; (800c230 <xTaskPriorityInherit+0x108>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	4313      	orrs	r3, r2
 800c1d8:	4a15      	ldr	r2, [pc, #84]	; (800c230 <xTaskPriorityInherit+0x108>)
 800c1da:	6013      	str	r3, [r2, #0]
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1e0:	4613      	mov	r3, r2
 800c1e2:	009b      	lsls	r3, r3, #2
 800c1e4:	4413      	add	r3, r2
 800c1e6:	009b      	lsls	r3, r3, #2
 800c1e8:	4a10      	ldr	r2, [pc, #64]	; (800c22c <xTaskPriorityInherit+0x104>)
 800c1ea:	441a      	add	r2, r3
 800c1ec:	68bb      	ldr	r3, [r7, #8]
 800c1ee:	3304      	adds	r3, #4
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	4610      	mov	r0, r2
 800c1f4:	f7fe f988 	bl	800a508 <vListInsertEnd>
 800c1f8:	e004      	b.n	800c204 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c1fa:	4b0b      	ldr	r3, [pc, #44]	; (800c228 <xTaskPriorityInherit+0x100>)
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c204:	2301      	movs	r3, #1
 800c206:	60fb      	str	r3, [r7, #12]
 800c208:	e008      	b.n	800c21c <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c20a:	68bb      	ldr	r3, [r7, #8]
 800c20c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c20e:	4b06      	ldr	r3, [pc, #24]	; (800c228 <xTaskPriorityInherit+0x100>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c214:	429a      	cmp	r2, r3
 800c216:	d201      	bcs.n	800c21c <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c218:	2301      	movs	r3, #1
 800c21a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c21c:	68fb      	ldr	r3, [r7, #12]
	}
 800c21e:	4618      	mov	r0, r3
 800c220:	3710      	adds	r7, #16
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}
 800c226:	bf00      	nop
 800c228:	20000cd0 	.word	0x20000cd0
 800c22c:	20000cd4 	.word	0x20000cd4
 800c230:	20000dd8 	.word	0x20000dd8

0800c234 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c234:	b580      	push	{r7, lr}
 800c236:	b086      	sub	sp, #24
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c240:	2300      	movs	r3, #0
 800c242:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d06e      	beq.n	800c328 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c24a:	4b3a      	ldr	r3, [pc, #232]	; (800c334 <xTaskPriorityDisinherit+0x100>)
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	693a      	ldr	r2, [r7, #16]
 800c250:	429a      	cmp	r2, r3
 800c252:	d00a      	beq.n	800c26a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c254:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c258:	f383 8811 	msr	BASEPRI, r3
 800c25c:	f3bf 8f6f 	isb	sy
 800c260:	f3bf 8f4f 	dsb	sy
 800c264:	60fb      	str	r3, [r7, #12]
}
 800c266:	bf00      	nop
 800c268:	e7fe      	b.n	800c268 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d10a      	bne.n	800c288 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c272:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c276:	f383 8811 	msr	BASEPRI, r3
 800c27a:	f3bf 8f6f 	isb	sy
 800c27e:	f3bf 8f4f 	dsb	sy
 800c282:	60bb      	str	r3, [r7, #8]
}
 800c284:	bf00      	nop
 800c286:	e7fe      	b.n	800c286 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c28c:	1e5a      	subs	r2, r3, #1
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d044      	beq.n	800c328 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d140      	bne.n	800c328 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	3304      	adds	r3, #4
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	f7fe f987 	bl	800a5be <uxListRemove>
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d115      	bne.n	800c2e2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2ba:	491f      	ldr	r1, [pc, #124]	; (800c338 <xTaskPriorityDisinherit+0x104>)
 800c2bc:	4613      	mov	r3, r2
 800c2be:	009b      	lsls	r3, r3, #2
 800c2c0:	4413      	add	r3, r2
 800c2c2:	009b      	lsls	r3, r3, #2
 800c2c4:	440b      	add	r3, r1
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d10a      	bne.n	800c2e2 <xTaskPriorityDisinherit+0xae>
 800c2cc:	693b      	ldr	r3, [r7, #16]
 800c2ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2d0:	2201      	movs	r2, #1
 800c2d2:	fa02 f303 	lsl.w	r3, r2, r3
 800c2d6:	43da      	mvns	r2, r3
 800c2d8:	4b18      	ldr	r3, [pc, #96]	; (800c33c <xTaskPriorityDisinherit+0x108>)
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4013      	ands	r3, r2
 800c2de:	4a17      	ldr	r2, [pc, #92]	; (800c33c <xTaskPriorityDisinherit+0x108>)
 800c2e0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c2e2:	693b      	ldr	r3, [r7, #16]
 800c2e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2ea:	693b      	ldr	r3, [r7, #16]
 800c2ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2ee:	f1c3 0207 	rsb	r2, r3, #7
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	409a      	lsls	r2, r3
 800c2fe:	4b0f      	ldr	r3, [pc, #60]	; (800c33c <xTaskPriorityDisinherit+0x108>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	4313      	orrs	r3, r2
 800c304:	4a0d      	ldr	r2, [pc, #52]	; (800c33c <xTaskPriorityDisinherit+0x108>)
 800c306:	6013      	str	r3, [r2, #0]
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c30c:	4613      	mov	r3, r2
 800c30e:	009b      	lsls	r3, r3, #2
 800c310:	4413      	add	r3, r2
 800c312:	009b      	lsls	r3, r3, #2
 800c314:	4a08      	ldr	r2, [pc, #32]	; (800c338 <xTaskPriorityDisinherit+0x104>)
 800c316:	441a      	add	r2, r3
 800c318:	693b      	ldr	r3, [r7, #16]
 800c31a:	3304      	adds	r3, #4
 800c31c:	4619      	mov	r1, r3
 800c31e:	4610      	mov	r0, r2
 800c320:	f7fe f8f2 	bl	800a508 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c324:	2301      	movs	r3, #1
 800c326:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c328:	697b      	ldr	r3, [r7, #20]
	}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3718      	adds	r7, #24
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}
 800c332:	bf00      	nop
 800c334:	20000cd0 	.word	0x20000cd0
 800c338:	20000cd4 	.word	0x20000cd4
 800c33c:	20000dd8 	.word	0x20000dd8

0800c340 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c340:	b580      	push	{r7, lr}
 800c342:	b088      	sub	sp, #32
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c34e:	2301      	movs	r3, #1
 800c350:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2b00      	cmp	r3, #0
 800c356:	f000 8088 	beq.w	800c46a <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c35a:	69bb      	ldr	r3, [r7, #24]
 800c35c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d10a      	bne.n	800c378 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800c362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c366:	f383 8811 	msr	BASEPRI, r3
 800c36a:	f3bf 8f6f 	isb	sy
 800c36e:	f3bf 8f4f 	dsb	sy
 800c372:	60fb      	str	r3, [r7, #12]
}
 800c374:	bf00      	nop
 800c376:	e7fe      	b.n	800c376 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c378:	69bb      	ldr	r3, [r7, #24]
 800c37a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c37c:	683a      	ldr	r2, [r7, #0]
 800c37e:	429a      	cmp	r2, r3
 800c380:	d902      	bls.n	800c388 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	61fb      	str	r3, [r7, #28]
 800c386:	e002      	b.n	800c38e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c388:	69bb      	ldr	r3, [r7, #24]
 800c38a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c38c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c38e:	69bb      	ldr	r3, [r7, #24]
 800c390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c392:	69fa      	ldr	r2, [r7, #28]
 800c394:	429a      	cmp	r2, r3
 800c396:	d068      	beq.n	800c46a <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c398:	69bb      	ldr	r3, [r7, #24]
 800c39a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c39c:	697a      	ldr	r2, [r7, #20]
 800c39e:	429a      	cmp	r2, r3
 800c3a0:	d163      	bne.n	800c46a <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c3a2:	4b34      	ldr	r3, [pc, #208]	; (800c474 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	69ba      	ldr	r2, [r7, #24]
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d10a      	bne.n	800c3c2 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 800c3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3b0:	f383 8811 	msr	BASEPRI, r3
 800c3b4:	f3bf 8f6f 	isb	sy
 800c3b8:	f3bf 8f4f 	dsb	sy
 800c3bc:	60bb      	str	r3, [r7, #8]
}
 800c3be:	bf00      	nop
 800c3c0:	e7fe      	b.n	800c3c0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c3c2:	69bb      	ldr	r3, [r7, #24]
 800c3c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3c6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c3c8:	69bb      	ldr	r3, [r7, #24]
 800c3ca:	69fa      	ldr	r2, [r7, #28]
 800c3cc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c3ce:	69bb      	ldr	r3, [r7, #24]
 800c3d0:	699b      	ldr	r3, [r3, #24]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	db04      	blt.n	800c3e0 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3d6:	69fb      	ldr	r3, [r7, #28]
 800c3d8:	f1c3 0207 	rsb	r2, r3, #7
 800c3dc:	69bb      	ldr	r3, [r7, #24]
 800c3de:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c3e0:	69bb      	ldr	r3, [r7, #24]
 800c3e2:	6959      	ldr	r1, [r3, #20]
 800c3e4:	693a      	ldr	r2, [r7, #16]
 800c3e6:	4613      	mov	r3, r2
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	4413      	add	r3, r2
 800c3ec:	009b      	lsls	r3, r3, #2
 800c3ee:	4a22      	ldr	r2, [pc, #136]	; (800c478 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c3f0:	4413      	add	r3, r2
 800c3f2:	4299      	cmp	r1, r3
 800c3f4:	d101      	bne.n	800c3fa <vTaskPriorityDisinheritAfterTimeout+0xba>
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	e000      	b.n	800c3fc <vTaskPriorityDisinheritAfterTimeout+0xbc>
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d034      	beq.n	800c46a <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c400:	69bb      	ldr	r3, [r7, #24]
 800c402:	3304      	adds	r3, #4
 800c404:	4618      	mov	r0, r3
 800c406:	f7fe f8da 	bl	800a5be <uxListRemove>
 800c40a:	4603      	mov	r3, r0
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d115      	bne.n	800c43c <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c410:	69bb      	ldr	r3, [r7, #24]
 800c412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c414:	4918      	ldr	r1, [pc, #96]	; (800c478 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c416:	4613      	mov	r3, r2
 800c418:	009b      	lsls	r3, r3, #2
 800c41a:	4413      	add	r3, r2
 800c41c:	009b      	lsls	r3, r3, #2
 800c41e:	440b      	add	r3, r1
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d10a      	bne.n	800c43c <vTaskPriorityDisinheritAfterTimeout+0xfc>
 800c426:	69bb      	ldr	r3, [r7, #24]
 800c428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c42a:	2201      	movs	r2, #1
 800c42c:	fa02 f303 	lsl.w	r3, r2, r3
 800c430:	43da      	mvns	r2, r3
 800c432:	4b12      	ldr	r3, [pc, #72]	; (800c47c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	4013      	ands	r3, r2
 800c438:	4a10      	ldr	r2, [pc, #64]	; (800c47c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c43a:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c43c:	69bb      	ldr	r3, [r7, #24]
 800c43e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c440:	2201      	movs	r2, #1
 800c442:	409a      	lsls	r2, r3
 800c444:	4b0d      	ldr	r3, [pc, #52]	; (800c47c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	4313      	orrs	r3, r2
 800c44a:	4a0c      	ldr	r2, [pc, #48]	; (800c47c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c44c:	6013      	str	r3, [r2, #0]
 800c44e:	69bb      	ldr	r3, [r7, #24]
 800c450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c452:	4613      	mov	r3, r2
 800c454:	009b      	lsls	r3, r3, #2
 800c456:	4413      	add	r3, r2
 800c458:	009b      	lsls	r3, r3, #2
 800c45a:	4a07      	ldr	r2, [pc, #28]	; (800c478 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c45c:	441a      	add	r2, r3
 800c45e:	69bb      	ldr	r3, [r7, #24]
 800c460:	3304      	adds	r3, #4
 800c462:	4619      	mov	r1, r3
 800c464:	4610      	mov	r0, r2
 800c466:	f7fe f84f 	bl	800a508 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c46a:	bf00      	nop
 800c46c:	3720      	adds	r7, #32
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}
 800c472:	bf00      	nop
 800c474:	20000cd0 	.word	0x20000cd0
 800c478:	20000cd4 	.word	0x20000cd4
 800c47c:	20000dd8 	.word	0x20000dd8

0800c480 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800c480:	b480      	push	{r7}
 800c482:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c484:	4b07      	ldr	r3, [pc, #28]	; (800c4a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d004      	beq.n	800c496 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c48c:	4b05      	ldr	r3, [pc, #20]	; (800c4a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c492:	3201      	adds	r2, #1
 800c494:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800c496:	4b03      	ldr	r3, [pc, #12]	; (800c4a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c498:	681b      	ldr	r3, [r3, #0]
	}
 800c49a:	4618      	mov	r0, r3
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bc80      	pop	{r7}
 800c4a0:	4770      	bx	lr
 800c4a2:	bf00      	nop
 800c4a4:	20000cd0 	.word	0x20000cd0

0800c4a8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b084      	sub	sp, #16
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c4b2:	4b29      	ldr	r3, [pc, #164]	; (800c558 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c4b8:	4b28      	ldr	r3, [pc, #160]	; (800c55c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	3304      	adds	r3, #4
 800c4be:	4618      	mov	r0, r3
 800c4c0:	f7fe f87d 	bl	800a5be <uxListRemove>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d10b      	bne.n	800c4e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800c4ca:	4b24      	ldr	r3, [pc, #144]	; (800c55c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4d0:	2201      	movs	r2, #1
 800c4d2:	fa02 f303 	lsl.w	r3, r2, r3
 800c4d6:	43da      	mvns	r2, r3
 800c4d8:	4b21      	ldr	r3, [pc, #132]	; (800c560 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	4013      	ands	r3, r2
 800c4de:	4a20      	ldr	r2, [pc, #128]	; (800c560 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c4e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4e8:	d10a      	bne.n	800c500 <prvAddCurrentTaskToDelayedList+0x58>
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d007      	beq.n	800c500 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4f0:	4b1a      	ldr	r3, [pc, #104]	; (800c55c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	3304      	adds	r3, #4
 800c4f6:	4619      	mov	r1, r3
 800c4f8:	481a      	ldr	r0, [pc, #104]	; (800c564 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c4fa:	f7fe f805 	bl	800a508 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c4fe:	e026      	b.n	800c54e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c500:	68fa      	ldr	r2, [r7, #12]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	4413      	add	r3, r2
 800c506:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c508:	4b14      	ldr	r3, [pc, #80]	; (800c55c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	68ba      	ldr	r2, [r7, #8]
 800c50e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c510:	68ba      	ldr	r2, [r7, #8]
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	429a      	cmp	r2, r3
 800c516:	d209      	bcs.n	800c52c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c518:	4b13      	ldr	r3, [pc, #76]	; (800c568 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c51a:	681a      	ldr	r2, [r3, #0]
 800c51c:	4b0f      	ldr	r3, [pc, #60]	; (800c55c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	3304      	adds	r3, #4
 800c522:	4619      	mov	r1, r3
 800c524:	4610      	mov	r0, r2
 800c526:	f7fe f812 	bl	800a54e <vListInsert>
}
 800c52a:	e010      	b.n	800c54e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c52c:	4b0f      	ldr	r3, [pc, #60]	; (800c56c <prvAddCurrentTaskToDelayedList+0xc4>)
 800c52e:	681a      	ldr	r2, [r3, #0]
 800c530:	4b0a      	ldr	r3, [pc, #40]	; (800c55c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	3304      	adds	r3, #4
 800c536:	4619      	mov	r1, r3
 800c538:	4610      	mov	r0, r2
 800c53a:	f7fe f808 	bl	800a54e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c53e:	4b0c      	ldr	r3, [pc, #48]	; (800c570 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	68ba      	ldr	r2, [r7, #8]
 800c544:	429a      	cmp	r2, r3
 800c546:	d202      	bcs.n	800c54e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c548:	4a09      	ldr	r2, [pc, #36]	; (800c570 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	6013      	str	r3, [r2, #0]
}
 800c54e:	bf00      	nop
 800c550:	3710      	adds	r7, #16
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}
 800c556:	bf00      	nop
 800c558:	20000dd4 	.word	0x20000dd4
 800c55c:	20000cd0 	.word	0x20000cd0
 800c560:	20000dd8 	.word	0x20000dd8
 800c564:	20000dbc 	.word	0x20000dbc
 800c568:	20000d8c 	.word	0x20000d8c
 800c56c:	20000d88 	.word	0x20000d88
 800c570:	20000df0 	.word	0x20000df0

0800c574 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b08a      	sub	sp, #40	; 0x28
 800c578:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c57a:	2300      	movs	r3, #0
 800c57c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c57e:	f000 fb41 	bl	800cc04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c582:	4b1c      	ldr	r3, [pc, #112]	; (800c5f4 <xTimerCreateTimerTask+0x80>)
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d021      	beq.n	800c5ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c58a:	2300      	movs	r3, #0
 800c58c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c58e:	2300      	movs	r3, #0
 800c590:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c592:	1d3a      	adds	r2, r7, #4
 800c594:	f107 0108 	add.w	r1, r7, #8
 800c598:	f107 030c 	add.w	r3, r7, #12
 800c59c:	4618      	mov	r0, r3
 800c59e:	f7f7 fc6f 	bl	8003e80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c5a2:	6879      	ldr	r1, [r7, #4]
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	68fa      	ldr	r2, [r7, #12]
 800c5a8:	9202      	str	r2, [sp, #8]
 800c5aa:	9301      	str	r3, [sp, #4]
 800c5ac:	2302      	movs	r3, #2
 800c5ae:	9300      	str	r3, [sp, #0]
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	460a      	mov	r2, r1
 800c5b4:	4910      	ldr	r1, [pc, #64]	; (800c5f8 <xTimerCreateTimerTask+0x84>)
 800c5b6:	4811      	ldr	r0, [pc, #68]	; (800c5fc <xTimerCreateTimerTask+0x88>)
 800c5b8:	f7fe ff7a 	bl	800b4b0 <xTaskCreateStatic>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	4a10      	ldr	r2, [pc, #64]	; (800c600 <xTimerCreateTimerTask+0x8c>)
 800c5c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c5c2:	4b0f      	ldr	r3, [pc, #60]	; (800c600 <xTimerCreateTimerTask+0x8c>)
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d001      	beq.n	800c5ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c5ce:	697b      	ldr	r3, [r7, #20]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d10a      	bne.n	800c5ea <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5d8:	f383 8811 	msr	BASEPRI, r3
 800c5dc:	f3bf 8f6f 	isb	sy
 800c5e0:	f3bf 8f4f 	dsb	sy
 800c5e4:	613b      	str	r3, [r7, #16]
}
 800c5e6:	bf00      	nop
 800c5e8:	e7fe      	b.n	800c5e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c5ea:	697b      	ldr	r3, [r7, #20]
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3718      	adds	r7, #24
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}
 800c5f4:	20000e2c 	.word	0x20000e2c
 800c5f8:	0800f674 	.word	0x0800f674
 800c5fc:	0800c841 	.word	0x0800c841
 800c600:	20000e30 	.word	0x20000e30

0800c604 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800c604:	b580      	push	{r7, lr}
 800c606:	b088      	sub	sp, #32
 800c608:	af02      	add	r7, sp, #8
 800c60a:	60f8      	str	r0, [r7, #12]
 800c60c:	60b9      	str	r1, [r7, #8]
 800c60e:	607a      	str	r2, [r7, #4]
 800c610:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800c612:	202c      	movs	r0, #44	; 0x2c
 800c614:	f000 fd2a 	bl	800d06c <pvPortMalloc>
 800c618:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d00d      	beq.n	800c63c <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	9301      	str	r3, [sp, #4]
 800c624:	6a3b      	ldr	r3, [r7, #32]
 800c626:	9300      	str	r3, [sp, #0]
 800c628:	683b      	ldr	r3, [r7, #0]
 800c62a:	687a      	ldr	r2, [r7, #4]
 800c62c:	68b9      	ldr	r1, [r7, #8]
 800c62e:	68f8      	ldr	r0, [r7, #12]
 800c630:	f000 f846 	bl	800c6c0 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	2200      	movs	r2, #0
 800c638:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800c63c:	697b      	ldr	r3, [r7, #20]
	}
 800c63e:	4618      	mov	r0, r3
 800c640:	3718      	adds	r7, #24
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}

0800c646 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800c646:	b580      	push	{r7, lr}
 800c648:	b08a      	sub	sp, #40	; 0x28
 800c64a:	af02      	add	r7, sp, #8
 800c64c:	60f8      	str	r0, [r7, #12]
 800c64e:	60b9      	str	r1, [r7, #8]
 800c650:	607a      	str	r2, [r7, #4]
 800c652:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800c654:	232c      	movs	r3, #44	; 0x2c
 800c656:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800c658:	693b      	ldr	r3, [r7, #16]
 800c65a:	2b2c      	cmp	r3, #44	; 0x2c
 800c65c:	d00a      	beq.n	800c674 <xTimerCreateStatic+0x2e>
	__asm volatile
 800c65e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c662:	f383 8811 	msr	BASEPRI, r3
 800c666:	f3bf 8f6f 	isb	sy
 800c66a:	f3bf 8f4f 	dsb	sy
 800c66e:	61bb      	str	r3, [r7, #24]
}
 800c670:	bf00      	nop
 800c672:	e7fe      	b.n	800c672 <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800c674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c676:	2b00      	cmp	r3, #0
 800c678:	d10a      	bne.n	800c690 <xTimerCreateStatic+0x4a>
	__asm volatile
 800c67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c67e:	f383 8811 	msr	BASEPRI, r3
 800c682:	f3bf 8f6f 	isb	sy
 800c686:	f3bf 8f4f 	dsb	sy
 800c68a:	617b      	str	r3, [r7, #20]
}
 800c68c:	bf00      	nop
 800c68e:	e7fe      	b.n	800c68e <xTimerCreateStatic+0x48>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c692:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800c694:	69fb      	ldr	r3, [r7, #28]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d00d      	beq.n	800c6b6 <xTimerCreateStatic+0x70>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c69a:	69fb      	ldr	r3, [r7, #28]
 800c69c:	9301      	str	r3, [sp, #4]
 800c69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	687a      	ldr	r2, [r7, #4]
 800c6a6:	68b9      	ldr	r1, [r7, #8]
 800c6a8:	68f8      	ldr	r0, [r7, #12]
 800c6aa:	f000 f809 	bl	800c6c0 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 800c6ae:	69fb      	ldr	r3, [r7, #28]
 800c6b0:	2201      	movs	r2, #1
 800c6b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 800c6b6:	69fb      	ldr	r3, [r7, #28]
	}
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	3720      	adds	r7, #32
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	bd80      	pop	{r7, pc}

0800c6c0 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b086      	sub	sp, #24
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	60f8      	str	r0, [r7, #12]
 800c6c8:	60b9      	str	r1, [r7, #8]
 800c6ca:	607a      	str	r2, [r7, #4]
 800c6cc:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800c6ce:	68bb      	ldr	r3, [r7, #8]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d10a      	bne.n	800c6ea <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800c6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d8:	f383 8811 	msr	BASEPRI, r3
 800c6dc:	f3bf 8f6f 	isb	sy
 800c6e0:	f3bf 8f4f 	dsb	sy
 800c6e4:	617b      	str	r3, [r7, #20]
}
 800c6e6:	bf00      	nop
 800c6e8:	e7fe      	b.n	800c6e8 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800c6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d015      	beq.n	800c71c <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800c6f0:	f000 fa88 	bl	800cc04 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800c6f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6f6:	68fa      	ldr	r2, [r7, #12]
 800c6f8:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800c6fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6fc:	68ba      	ldr	r2, [r7, #8]
 800c6fe:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800c700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c702:	687a      	ldr	r2, [r7, #4]
 800c704:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800c706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c708:	683a      	ldr	r2, [r7, #0]
 800c70a:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800c70c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c70e:	6a3a      	ldr	r2, [r7, #32]
 800c710:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800c712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c714:	3304      	adds	r3, #4
 800c716:	4618      	mov	r0, r3
 800c718:	f7fd feea 	bl	800a4f0 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800c71c:	bf00      	nop
 800c71e:	3718      	adds	r7, #24
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b08a      	sub	sp, #40	; 0x28
 800c728:	af00      	add	r7, sp, #0
 800c72a:	60f8      	str	r0, [r7, #12]
 800c72c:	60b9      	str	r1, [r7, #8]
 800c72e:	607a      	str	r2, [r7, #4]
 800c730:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c732:	2300      	movs	r3, #0
 800c734:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d10a      	bne.n	800c752 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c740:	f383 8811 	msr	BASEPRI, r3
 800c744:	f3bf 8f6f 	isb	sy
 800c748:	f3bf 8f4f 	dsb	sy
 800c74c:	623b      	str	r3, [r7, #32]
}
 800c74e:	bf00      	nop
 800c750:	e7fe      	b.n	800c750 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c752:	4b1a      	ldr	r3, [pc, #104]	; (800c7bc <xTimerGenericCommand+0x98>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d02a      	beq.n	800c7b0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	2b05      	cmp	r3, #5
 800c76a:	dc18      	bgt.n	800c79e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c76c:	f7ff fcbe 	bl	800c0ec <xTaskGetSchedulerState>
 800c770:	4603      	mov	r3, r0
 800c772:	2b02      	cmp	r3, #2
 800c774:	d109      	bne.n	800c78a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c776:	4b11      	ldr	r3, [pc, #68]	; (800c7bc <xTimerGenericCommand+0x98>)
 800c778:	6818      	ldr	r0, [r3, #0]
 800c77a:	f107 0114 	add.w	r1, r7, #20
 800c77e:	2300      	movs	r3, #0
 800c780:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c782:	f7fe f881 	bl	800a888 <xQueueGenericSend>
 800c786:	6278      	str	r0, [r7, #36]	; 0x24
 800c788:	e012      	b.n	800c7b0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c78a:	4b0c      	ldr	r3, [pc, #48]	; (800c7bc <xTimerGenericCommand+0x98>)
 800c78c:	6818      	ldr	r0, [r3, #0]
 800c78e:	f107 0114 	add.w	r1, r7, #20
 800c792:	2300      	movs	r3, #0
 800c794:	2200      	movs	r2, #0
 800c796:	f7fe f877 	bl	800a888 <xQueueGenericSend>
 800c79a:	6278      	str	r0, [r7, #36]	; 0x24
 800c79c:	e008      	b.n	800c7b0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c79e:	4b07      	ldr	r3, [pc, #28]	; (800c7bc <xTimerGenericCommand+0x98>)
 800c7a0:	6818      	ldr	r0, [r3, #0]
 800c7a2:	f107 0114 	add.w	r1, r7, #20
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	683a      	ldr	r2, [r7, #0]
 800c7aa:	f7fe f96b 	bl	800aa84 <xQueueGenericSendFromISR>
 800c7ae:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c7b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3728      	adds	r7, #40	; 0x28
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}
 800c7ba:	bf00      	nop
 800c7bc:	20000e2c 	.word	0x20000e2c

0800c7c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b088      	sub	sp, #32
 800c7c4:	af02      	add	r7, sp, #8
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7ca:	4b1c      	ldr	r3, [pc, #112]	; (800c83c <prvProcessExpiredTimer+0x7c>)
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	68db      	ldr	r3, [r3, #12]
 800c7d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c7d4:	697b      	ldr	r3, [r7, #20]
 800c7d6:	3304      	adds	r3, #4
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f7fd fef0 	bl	800a5be <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c7de:	697b      	ldr	r3, [r7, #20]
 800c7e0:	69db      	ldr	r3, [r3, #28]
 800c7e2:	2b01      	cmp	r3, #1
 800c7e4:	d122      	bne.n	800c82c <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	699a      	ldr	r2, [r3, #24]
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	18d1      	adds	r1, r2, r3
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	683a      	ldr	r2, [r7, #0]
 800c7f2:	6978      	ldr	r0, [r7, #20]
 800c7f4:	f000 f8c8 	bl	800c988 <prvInsertTimerInActiveList>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d016      	beq.n	800c82c <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c7fe:	2300      	movs	r3, #0
 800c800:	9300      	str	r3, [sp, #0]
 800c802:	2300      	movs	r3, #0
 800c804:	687a      	ldr	r2, [r7, #4]
 800c806:	2100      	movs	r1, #0
 800c808:	6978      	ldr	r0, [r7, #20]
 800c80a:	f7ff ff8b 	bl	800c724 <xTimerGenericCommand>
 800c80e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c810:	693b      	ldr	r3, [r7, #16]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d10a      	bne.n	800c82c <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800c816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c81a:	f383 8811 	msr	BASEPRI, r3
 800c81e:	f3bf 8f6f 	isb	sy
 800c822:	f3bf 8f4f 	dsb	sy
 800c826:	60fb      	str	r3, [r7, #12]
}
 800c828:	bf00      	nop
 800c82a:	e7fe      	b.n	800c82a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c830:	6978      	ldr	r0, [r7, #20]
 800c832:	4798      	blx	r3
}
 800c834:	bf00      	nop
 800c836:	3718      	adds	r7, #24
 800c838:	46bd      	mov	sp, r7
 800c83a:	bd80      	pop	{r7, pc}
 800c83c:	20000e24 	.word	0x20000e24

0800c840 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b084      	sub	sp, #16
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c848:	f107 0308 	add.w	r3, r7, #8
 800c84c:	4618      	mov	r0, r3
 800c84e:	f000 f857 	bl	800c900 <prvGetNextExpireTime>
 800c852:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	4619      	mov	r1, r3
 800c858:	68f8      	ldr	r0, [r7, #12]
 800c85a:	f000 f803 	bl	800c864 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c85e:	f000 f8d5 	bl	800ca0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c862:	e7f1      	b.n	800c848 <prvTimerTask+0x8>

0800c864 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c864:	b580      	push	{r7, lr}
 800c866:	b084      	sub	sp, #16
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
 800c86c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c86e:	f7ff f84b 	bl	800b908 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c872:	f107 0308 	add.w	r3, r7, #8
 800c876:	4618      	mov	r0, r3
 800c878:	f000 f866 	bl	800c948 <prvSampleTimeNow>
 800c87c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d130      	bne.n	800c8e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d10a      	bne.n	800c8a0 <prvProcessTimerOrBlockTask+0x3c>
 800c88a:	687a      	ldr	r2, [r7, #4]
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	429a      	cmp	r2, r3
 800c890:	d806      	bhi.n	800c8a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c892:	f7ff f847 	bl	800b924 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c896:	68f9      	ldr	r1, [r7, #12]
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f7ff ff91 	bl	800c7c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c89e:	e024      	b.n	800c8ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d008      	beq.n	800c8b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c8a6:	4b13      	ldr	r3, [pc, #76]	; (800c8f4 <prvProcessTimerOrBlockTask+0x90>)
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	bf0c      	ite	eq
 800c8b0:	2301      	moveq	r3, #1
 800c8b2:	2300      	movne	r3, #0
 800c8b4:	b2db      	uxtb	r3, r3
 800c8b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c8b8:	4b0f      	ldr	r3, [pc, #60]	; (800c8f8 <prvProcessTimerOrBlockTask+0x94>)
 800c8ba:	6818      	ldr	r0, [r3, #0]
 800c8bc:	687a      	ldr	r2, [r7, #4]
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	1ad3      	subs	r3, r2, r3
 800c8c2:	683a      	ldr	r2, [r7, #0]
 800c8c4:	4619      	mov	r1, r3
 800c8c6:	f7fe fdbf 	bl	800b448 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c8ca:	f7ff f82b 	bl	800b924 <xTaskResumeAll>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d10a      	bne.n	800c8ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c8d4:	4b09      	ldr	r3, [pc, #36]	; (800c8fc <prvProcessTimerOrBlockTask+0x98>)
 800c8d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8da:	601a      	str	r2, [r3, #0]
 800c8dc:	f3bf 8f4f 	dsb	sy
 800c8e0:	f3bf 8f6f 	isb	sy
}
 800c8e4:	e001      	b.n	800c8ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c8e6:	f7ff f81d 	bl	800b924 <xTaskResumeAll>
}
 800c8ea:	bf00      	nop
 800c8ec:	3710      	adds	r7, #16
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	20000e28 	.word	0x20000e28
 800c8f8:	20000e2c 	.word	0x20000e2c
 800c8fc:	e000ed04 	.word	0xe000ed04

0800c900 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c900:	b480      	push	{r7}
 800c902:	b085      	sub	sp, #20
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c908:	4b0e      	ldr	r3, [pc, #56]	; (800c944 <prvGetNextExpireTime+0x44>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	bf0c      	ite	eq
 800c912:	2301      	moveq	r3, #1
 800c914:	2300      	movne	r3, #0
 800c916:	b2db      	uxtb	r3, r3
 800c918:	461a      	mov	r2, r3
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d105      	bne.n	800c932 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c926:	4b07      	ldr	r3, [pc, #28]	; (800c944 <prvGetNextExpireTime+0x44>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	68db      	ldr	r3, [r3, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	60fb      	str	r3, [r7, #12]
 800c930:	e001      	b.n	800c936 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c932:	2300      	movs	r3, #0
 800c934:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c936:	68fb      	ldr	r3, [r7, #12]
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3714      	adds	r7, #20
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bc80      	pop	{r7}
 800c940:	4770      	bx	lr
 800c942:	bf00      	nop
 800c944:	20000e24 	.word	0x20000e24

0800c948 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b084      	sub	sp, #16
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c950:	f7ff f884 	bl	800ba5c <xTaskGetTickCount>
 800c954:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c956:	4b0b      	ldr	r3, [pc, #44]	; (800c984 <prvSampleTimeNow+0x3c>)
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	68fa      	ldr	r2, [r7, #12]
 800c95c:	429a      	cmp	r2, r3
 800c95e:	d205      	bcs.n	800c96c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c960:	f000 f8ee 	bl	800cb40 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2201      	movs	r2, #1
 800c968:	601a      	str	r2, [r3, #0]
 800c96a:	e002      	b.n	800c972 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2200      	movs	r2, #0
 800c970:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c972:	4a04      	ldr	r2, [pc, #16]	; (800c984 <prvSampleTimeNow+0x3c>)
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c978:	68fb      	ldr	r3, [r7, #12]
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	3710      	adds	r7, #16
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}
 800c982:	bf00      	nop
 800c984:	20000e34 	.word	0x20000e34

0800c988 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	b086      	sub	sp, #24
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	60f8      	str	r0, [r7, #12]
 800c990:	60b9      	str	r1, [r7, #8]
 800c992:	607a      	str	r2, [r7, #4]
 800c994:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c996:	2300      	movs	r3, #0
 800c998:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	68ba      	ldr	r2, [r7, #8]
 800c99e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	68fa      	ldr	r2, [r7, #12]
 800c9a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c9a6:	68ba      	ldr	r2, [r7, #8]
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d812      	bhi.n	800c9d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9ae:	687a      	ldr	r2, [r7, #4]
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	1ad2      	subs	r2, r2, r3
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	699b      	ldr	r3, [r3, #24]
 800c9b8:	429a      	cmp	r2, r3
 800c9ba:	d302      	bcc.n	800c9c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c9bc:	2301      	movs	r3, #1
 800c9be:	617b      	str	r3, [r7, #20]
 800c9c0:	e01b      	b.n	800c9fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c9c2:	4b10      	ldr	r3, [pc, #64]	; (800ca04 <prvInsertTimerInActiveList+0x7c>)
 800c9c4:	681a      	ldr	r2, [r3, #0]
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	3304      	adds	r3, #4
 800c9ca:	4619      	mov	r1, r3
 800c9cc:	4610      	mov	r0, r2
 800c9ce:	f7fd fdbe 	bl	800a54e <vListInsert>
 800c9d2:	e012      	b.n	800c9fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c9d4:	687a      	ldr	r2, [r7, #4]
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	429a      	cmp	r2, r3
 800c9da:	d206      	bcs.n	800c9ea <prvInsertTimerInActiveList+0x62>
 800c9dc:	68ba      	ldr	r2, [r7, #8]
 800c9de:	683b      	ldr	r3, [r7, #0]
 800c9e0:	429a      	cmp	r2, r3
 800c9e2:	d302      	bcc.n	800c9ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c9e4:	2301      	movs	r3, #1
 800c9e6:	617b      	str	r3, [r7, #20]
 800c9e8:	e007      	b.n	800c9fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c9ea:	4b07      	ldr	r3, [pc, #28]	; (800ca08 <prvInsertTimerInActiveList+0x80>)
 800c9ec:	681a      	ldr	r2, [r3, #0]
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	3304      	adds	r3, #4
 800c9f2:	4619      	mov	r1, r3
 800c9f4:	4610      	mov	r0, r2
 800c9f6:	f7fd fdaa 	bl	800a54e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c9fa:	697b      	ldr	r3, [r7, #20]
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3718      	adds	r7, #24
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}
 800ca04:	20000e28 	.word	0x20000e28
 800ca08:	20000e24 	.word	0x20000e24

0800ca0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b08c      	sub	sp, #48	; 0x30
 800ca10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca12:	e081      	b.n	800cb18 <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	db7d      	blt.n	800cb16 <prvProcessReceivedCommands+0x10a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ca1a:	693b      	ldr	r3, [r7, #16]
 800ca1c:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ca1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca20:	695b      	ldr	r3, [r3, #20]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d004      	beq.n	800ca30 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca28:	3304      	adds	r3, #4
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f7fd fdc7 	bl	800a5be <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ca30:	1d3b      	adds	r3, r7, #4
 800ca32:	4618      	mov	r0, r3
 800ca34:	f7ff ff88 	bl	800c948 <prvSampleTimeNow>
 800ca38:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	2b09      	cmp	r3, #9
 800ca3e:	d86b      	bhi.n	800cb18 <prvProcessReceivedCommands+0x10c>
 800ca40:	a201      	add	r2, pc, #4	; (adr r2, 800ca48 <prvProcessReceivedCommands+0x3c>)
 800ca42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca46:	bf00      	nop
 800ca48:	0800ca71 	.word	0x0800ca71
 800ca4c:	0800ca71 	.word	0x0800ca71
 800ca50:	0800ca71 	.word	0x0800ca71
 800ca54:	0800cb19 	.word	0x0800cb19
 800ca58:	0800cacd 	.word	0x0800cacd
 800ca5c:	0800cb05 	.word	0x0800cb05
 800ca60:	0800ca71 	.word	0x0800ca71
 800ca64:	0800ca71 	.word	0x0800ca71
 800ca68:	0800cb19 	.word	0x0800cb19
 800ca6c:	0800cacd 	.word	0x0800cacd
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ca70:	68fa      	ldr	r2, [r7, #12]
 800ca72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca74:	699b      	ldr	r3, [r3, #24]
 800ca76:	18d1      	adds	r1, r2, r3
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	6a3a      	ldr	r2, [r7, #32]
 800ca7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ca7e:	f7ff ff83 	bl	800c988 <prvInsertTimerInActiveList>
 800ca82:	4603      	mov	r3, r0
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d047      	beq.n	800cb18 <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ca8e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800ca90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca92:	69db      	ldr	r3, [r3, #28]
 800ca94:	2b01      	cmp	r3, #1
 800ca96:	d13f      	bne.n	800cb18 <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ca98:	68fa      	ldr	r2, [r7, #12]
 800ca9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca9c:	699b      	ldr	r3, [r3, #24]
 800ca9e:	441a      	add	r2, r3
 800caa0:	2300      	movs	r3, #0
 800caa2:	9300      	str	r3, [sp, #0]
 800caa4:	2300      	movs	r3, #0
 800caa6:	2100      	movs	r1, #0
 800caa8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800caaa:	f7ff fe3b 	bl	800c724 <xTimerGenericCommand>
 800caae:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800cab0:	69fb      	ldr	r3, [r7, #28]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d130      	bne.n	800cb18 <prvProcessReceivedCommands+0x10c>
	__asm volatile
 800cab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caba:	f383 8811 	msr	BASEPRI, r3
 800cabe:	f3bf 8f6f 	isb	sy
 800cac2:	f3bf 8f4f 	dsb	sy
 800cac6:	61bb      	str	r3, [r7, #24]
}
 800cac8:	bf00      	nop
 800caca:	e7fe      	b.n	800caca <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cacc:	68fa      	ldr	r2, [r7, #12]
 800cace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad4:	699b      	ldr	r3, [r3, #24]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d10a      	bne.n	800caf0 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800cada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cade:	f383 8811 	msr	BASEPRI, r3
 800cae2:	f3bf 8f6f 	isb	sy
 800cae6:	f3bf 8f4f 	dsb	sy
 800caea:	617b      	str	r3, [r7, #20]
}
 800caec:	bf00      	nop
 800caee:	e7fe      	b.n	800caee <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800caf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf2:	699a      	ldr	r2, [r3, #24]
 800caf4:	6a3b      	ldr	r3, [r7, #32]
 800caf6:	18d1      	adds	r1, r2, r3
 800caf8:	6a3b      	ldr	r3, [r7, #32]
 800cafa:	6a3a      	ldr	r2, [r7, #32]
 800cafc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cafe:	f7ff ff43 	bl	800c988 <prvInsertTimerInActiveList>
					break;
 800cb02:	e009      	b.n	800cb18 <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800cb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d104      	bne.n	800cb18 <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 800cb0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cb10:	f000 fb70 	bl	800d1f4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cb14:	e000      	b.n	800cb18 <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cb16:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cb18:	4b08      	ldr	r3, [pc, #32]	; (800cb3c <prvProcessReceivedCommands+0x130>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f107 0108 	add.w	r1, r7, #8
 800cb20:	2200      	movs	r2, #0
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7fe f8d4 	bl	800acd0 <xQueueReceive>
 800cb28:	4603      	mov	r3, r0
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	f47f af72 	bne.w	800ca14 <prvProcessReceivedCommands+0x8>
	}
}
 800cb30:	bf00      	nop
 800cb32:	bf00      	nop
 800cb34:	3728      	adds	r7, #40	; 0x28
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}
 800cb3a:	bf00      	nop
 800cb3c:	20000e2c 	.word	0x20000e2c

0800cb40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b088      	sub	sp, #32
 800cb44:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb46:	e045      	b.n	800cbd4 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb48:	4b2c      	ldr	r3, [pc, #176]	; (800cbfc <prvSwitchTimerLists+0xbc>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	68db      	ldr	r3, [r3, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb52:	4b2a      	ldr	r3, [pc, #168]	; (800cbfc <prvSwitchTimerLists+0xbc>)
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	68db      	ldr	r3, [r3, #12]
 800cb58:	68db      	ldr	r3, [r3, #12]
 800cb5a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	3304      	adds	r3, #4
 800cb60:	4618      	mov	r0, r3
 800cb62:	f7fd fd2c 	bl	800a5be <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb6a:	68f8      	ldr	r0, [r7, #12]
 800cb6c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	69db      	ldr	r3, [r3, #28]
 800cb72:	2b01      	cmp	r3, #1
 800cb74:	d12e      	bne.n	800cbd4 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	699b      	ldr	r3, [r3, #24]
 800cb7a:	693a      	ldr	r2, [r7, #16]
 800cb7c:	4413      	add	r3, r2
 800cb7e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cb80:	68ba      	ldr	r2, [r7, #8]
 800cb82:	693b      	ldr	r3, [r7, #16]
 800cb84:	429a      	cmp	r2, r3
 800cb86:	d90e      	bls.n	800cba6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	68ba      	ldr	r2, [r7, #8]
 800cb8c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	68fa      	ldr	r2, [r7, #12]
 800cb92:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb94:	4b19      	ldr	r3, [pc, #100]	; (800cbfc <prvSwitchTimerLists+0xbc>)
 800cb96:	681a      	ldr	r2, [r3, #0]
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	3304      	adds	r3, #4
 800cb9c:	4619      	mov	r1, r3
 800cb9e:	4610      	mov	r0, r2
 800cba0:	f7fd fcd5 	bl	800a54e <vListInsert>
 800cba4:	e016      	b.n	800cbd4 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cba6:	2300      	movs	r3, #0
 800cba8:	9300      	str	r3, [sp, #0]
 800cbaa:	2300      	movs	r3, #0
 800cbac:	693a      	ldr	r2, [r7, #16]
 800cbae:	2100      	movs	r1, #0
 800cbb0:	68f8      	ldr	r0, [r7, #12]
 800cbb2:	f7ff fdb7 	bl	800c724 <xTimerGenericCommand>
 800cbb6:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d10a      	bne.n	800cbd4 <prvSwitchTimerLists+0x94>
	__asm volatile
 800cbbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbc2:	f383 8811 	msr	BASEPRI, r3
 800cbc6:	f3bf 8f6f 	isb	sy
 800cbca:	f3bf 8f4f 	dsb	sy
 800cbce:	603b      	str	r3, [r7, #0]
}
 800cbd0:	bf00      	nop
 800cbd2:	e7fe      	b.n	800cbd2 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cbd4:	4b09      	ldr	r3, [pc, #36]	; (800cbfc <prvSwitchTimerLists+0xbc>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d1b4      	bne.n	800cb48 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cbde:	4b07      	ldr	r3, [pc, #28]	; (800cbfc <prvSwitchTimerLists+0xbc>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cbe4:	4b06      	ldr	r3, [pc, #24]	; (800cc00 <prvSwitchTimerLists+0xc0>)
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	4a04      	ldr	r2, [pc, #16]	; (800cbfc <prvSwitchTimerLists+0xbc>)
 800cbea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cbec:	4a04      	ldr	r2, [pc, #16]	; (800cc00 <prvSwitchTimerLists+0xc0>)
 800cbee:	697b      	ldr	r3, [r7, #20]
 800cbf0:	6013      	str	r3, [r2, #0]
}
 800cbf2:	bf00      	nop
 800cbf4:	3718      	adds	r7, #24
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}
 800cbfa:	bf00      	nop
 800cbfc:	20000e24 	.word	0x20000e24
 800cc00:	20000e28 	.word	0x20000e28

0800cc04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b082      	sub	sp, #8
 800cc08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cc0a:	f000 f92f 	bl	800ce6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cc0e:	4b15      	ldr	r3, [pc, #84]	; (800cc64 <prvCheckForValidListAndQueue+0x60>)
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d120      	bne.n	800cc58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cc16:	4814      	ldr	r0, [pc, #80]	; (800cc68 <prvCheckForValidListAndQueue+0x64>)
 800cc18:	f7fd fc4b 	bl	800a4b2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cc1c:	4813      	ldr	r0, [pc, #76]	; (800cc6c <prvCheckForValidListAndQueue+0x68>)
 800cc1e:	f7fd fc48 	bl	800a4b2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cc22:	4b13      	ldr	r3, [pc, #76]	; (800cc70 <prvCheckForValidListAndQueue+0x6c>)
 800cc24:	4a10      	ldr	r2, [pc, #64]	; (800cc68 <prvCheckForValidListAndQueue+0x64>)
 800cc26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cc28:	4b12      	ldr	r3, [pc, #72]	; (800cc74 <prvCheckForValidListAndQueue+0x70>)
 800cc2a:	4a10      	ldr	r2, [pc, #64]	; (800cc6c <prvCheckForValidListAndQueue+0x68>)
 800cc2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cc2e:	2300      	movs	r3, #0
 800cc30:	9300      	str	r3, [sp, #0]
 800cc32:	4b11      	ldr	r3, [pc, #68]	; (800cc78 <prvCheckForValidListAndQueue+0x74>)
 800cc34:	4a11      	ldr	r2, [pc, #68]	; (800cc7c <prvCheckForValidListAndQueue+0x78>)
 800cc36:	210c      	movs	r1, #12
 800cc38:	200a      	movs	r0, #10
 800cc3a:	f7fd fd51 	bl	800a6e0 <xQueueGenericCreateStatic>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	4a08      	ldr	r2, [pc, #32]	; (800cc64 <prvCheckForValidListAndQueue+0x60>)
 800cc42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cc44:	4b07      	ldr	r3, [pc, #28]	; (800cc64 <prvCheckForValidListAndQueue+0x60>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d005      	beq.n	800cc58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cc4c:	4b05      	ldr	r3, [pc, #20]	; (800cc64 <prvCheckForValidListAndQueue+0x60>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	490b      	ldr	r1, [pc, #44]	; (800cc80 <prvCheckForValidListAndQueue+0x7c>)
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7fe fbd0 	bl	800b3f8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cc58:	f000 f938 	bl	800cecc <vPortExitCritical>
}
 800cc5c:	bf00      	nop
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}
 800cc62:	bf00      	nop
 800cc64:	20000e2c 	.word	0x20000e2c
 800cc68:	20000dfc 	.word	0x20000dfc
 800cc6c:	20000e10 	.word	0x20000e10
 800cc70:	20000e24 	.word	0x20000e24
 800cc74:	20000e28 	.word	0x20000e28
 800cc78:	20000eb0 	.word	0x20000eb0
 800cc7c:	20000e38 	.word	0x20000e38
 800cc80:	0800f67c 	.word	0x0800f67c

0800cc84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cc84:	b480      	push	{r7}
 800cc86:	b085      	sub	sp, #20
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	60f8      	str	r0, [r7, #12]
 800cc8c:	60b9      	str	r1, [r7, #8]
 800cc8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	3b04      	subs	r3, #4
 800cc94:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cc9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	3b04      	subs	r3, #4
 800cca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cca4:	68bb      	ldr	r3, [r7, #8]
 800cca6:	f023 0201 	bic.w	r2, r3, #1
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	3b04      	subs	r3, #4
 800ccb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ccb4:	4a08      	ldr	r2, [pc, #32]	; (800ccd8 <pxPortInitialiseStack+0x54>)
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	3b14      	subs	r3, #20
 800ccbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ccc0:	687a      	ldr	r2, [r7, #4]
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	3b20      	subs	r3, #32
 800ccca:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cccc:	68fb      	ldr	r3, [r7, #12]
}
 800ccce:	4618      	mov	r0, r3
 800ccd0:	3714      	adds	r7, #20
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bc80      	pop	{r7}
 800ccd6:	4770      	bx	lr
 800ccd8:	0800ccdd 	.word	0x0800ccdd

0800ccdc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ccdc:	b480      	push	{r7}
 800ccde:	b085      	sub	sp, #20
 800cce0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800cce2:	2300      	movs	r3, #0
 800cce4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cce6:	4b12      	ldr	r3, [pc, #72]	; (800cd30 <prvTaskExitError+0x54>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccee:	d00a      	beq.n	800cd06 <prvTaskExitError+0x2a>
	__asm volatile
 800ccf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf4:	f383 8811 	msr	BASEPRI, r3
 800ccf8:	f3bf 8f6f 	isb	sy
 800ccfc:	f3bf 8f4f 	dsb	sy
 800cd00:	60fb      	str	r3, [r7, #12]
}
 800cd02:	bf00      	nop
 800cd04:	e7fe      	b.n	800cd04 <prvTaskExitError+0x28>
	__asm volatile
 800cd06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd0a:	f383 8811 	msr	BASEPRI, r3
 800cd0e:	f3bf 8f6f 	isb	sy
 800cd12:	f3bf 8f4f 	dsb	sy
 800cd16:	60bb      	str	r3, [r7, #8]
}
 800cd18:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cd1a:	bf00      	nop
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d0fc      	beq.n	800cd1c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cd22:	bf00      	nop
 800cd24:	bf00      	nop
 800cd26:	3714      	adds	r7, #20
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	bc80      	pop	{r7}
 800cd2c:	4770      	bx	lr
 800cd2e:	bf00      	nop
 800cd30:	20000054 	.word	0x20000054
	...

0800cd40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cd40:	4b07      	ldr	r3, [pc, #28]	; (800cd60 <pxCurrentTCBConst2>)
 800cd42:	6819      	ldr	r1, [r3, #0]
 800cd44:	6808      	ldr	r0, [r1, #0]
 800cd46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800cd4a:	f380 8809 	msr	PSP, r0
 800cd4e:	f3bf 8f6f 	isb	sy
 800cd52:	f04f 0000 	mov.w	r0, #0
 800cd56:	f380 8811 	msr	BASEPRI, r0
 800cd5a:	f04e 0e0d 	orr.w	lr, lr, #13
 800cd5e:	4770      	bx	lr

0800cd60 <pxCurrentTCBConst2>:
 800cd60:	20000cd0 	.word	0x20000cd0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cd64:	bf00      	nop
 800cd66:	bf00      	nop

0800cd68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800cd68:	4806      	ldr	r0, [pc, #24]	; (800cd84 <prvPortStartFirstTask+0x1c>)
 800cd6a:	6800      	ldr	r0, [r0, #0]
 800cd6c:	6800      	ldr	r0, [r0, #0]
 800cd6e:	f380 8808 	msr	MSP, r0
 800cd72:	b662      	cpsie	i
 800cd74:	b661      	cpsie	f
 800cd76:	f3bf 8f4f 	dsb	sy
 800cd7a:	f3bf 8f6f 	isb	sy
 800cd7e:	df00      	svc	0
 800cd80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cd82:	bf00      	nop
 800cd84:	e000ed08 	.word	0xe000ed08

0800cd88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd8e:	4b32      	ldr	r3, [pc, #200]	; (800ce58 <xPortStartScheduler+0xd0>)
 800cd90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	781b      	ldrb	r3, [r3, #0]
 800cd96:	b2db      	uxtb	r3, r3
 800cd98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	22ff      	movs	r2, #255	; 0xff
 800cd9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	781b      	ldrb	r3, [r3, #0]
 800cda4:	b2db      	uxtb	r3, r3
 800cda6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cda8:	78fb      	ldrb	r3, [r7, #3]
 800cdaa:	b2db      	uxtb	r3, r3
 800cdac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cdb0:	b2da      	uxtb	r2, r3
 800cdb2:	4b2a      	ldr	r3, [pc, #168]	; (800ce5c <xPortStartScheduler+0xd4>)
 800cdb4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cdb6:	4b2a      	ldr	r3, [pc, #168]	; (800ce60 <xPortStartScheduler+0xd8>)
 800cdb8:	2207      	movs	r2, #7
 800cdba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cdbc:	e009      	b.n	800cdd2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800cdbe:	4b28      	ldr	r3, [pc, #160]	; (800ce60 <xPortStartScheduler+0xd8>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	3b01      	subs	r3, #1
 800cdc4:	4a26      	ldr	r2, [pc, #152]	; (800ce60 <xPortStartScheduler+0xd8>)
 800cdc6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cdc8:	78fb      	ldrb	r3, [r7, #3]
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	005b      	lsls	r3, r3, #1
 800cdce:	b2db      	uxtb	r3, r3
 800cdd0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cdd2:	78fb      	ldrb	r3, [r7, #3]
 800cdd4:	b2db      	uxtb	r3, r3
 800cdd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cdda:	2b80      	cmp	r3, #128	; 0x80
 800cddc:	d0ef      	beq.n	800cdbe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cdde:	4b20      	ldr	r3, [pc, #128]	; (800ce60 <xPortStartScheduler+0xd8>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	f1c3 0307 	rsb	r3, r3, #7
 800cde6:	2b04      	cmp	r3, #4
 800cde8:	d00a      	beq.n	800ce00 <xPortStartScheduler+0x78>
	__asm volatile
 800cdea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdee:	f383 8811 	msr	BASEPRI, r3
 800cdf2:	f3bf 8f6f 	isb	sy
 800cdf6:	f3bf 8f4f 	dsb	sy
 800cdfa:	60bb      	str	r3, [r7, #8]
}
 800cdfc:	bf00      	nop
 800cdfe:	e7fe      	b.n	800cdfe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ce00:	4b17      	ldr	r3, [pc, #92]	; (800ce60 <xPortStartScheduler+0xd8>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	021b      	lsls	r3, r3, #8
 800ce06:	4a16      	ldr	r2, [pc, #88]	; (800ce60 <xPortStartScheduler+0xd8>)
 800ce08:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ce0a:	4b15      	ldr	r3, [pc, #84]	; (800ce60 <xPortStartScheduler+0xd8>)
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ce12:	4a13      	ldr	r2, [pc, #76]	; (800ce60 <xPortStartScheduler+0xd8>)
 800ce14:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	b2da      	uxtb	r2, r3
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ce1e:	4b11      	ldr	r3, [pc, #68]	; (800ce64 <xPortStartScheduler+0xdc>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	4a10      	ldr	r2, [pc, #64]	; (800ce64 <xPortStartScheduler+0xdc>)
 800ce24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ce28:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ce2a:	4b0e      	ldr	r3, [pc, #56]	; (800ce64 <xPortStartScheduler+0xdc>)
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	4a0d      	ldr	r2, [pc, #52]	; (800ce64 <xPortStartScheduler+0xdc>)
 800ce30:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ce34:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ce36:	f000 f8b9 	bl	800cfac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ce3a:	4b0b      	ldr	r3, [pc, #44]	; (800ce68 <xPortStartScheduler+0xe0>)
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ce40:	f7ff ff92 	bl	800cd68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ce44:	f7fe fee8 	bl	800bc18 <vTaskSwitchContext>
	prvTaskExitError();
 800ce48:	f7ff ff48 	bl	800ccdc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ce4c:	2300      	movs	r3, #0
}
 800ce4e:	4618      	mov	r0, r3
 800ce50:	3710      	adds	r7, #16
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}
 800ce56:	bf00      	nop
 800ce58:	e000e400 	.word	0xe000e400
 800ce5c:	20000ef8 	.word	0x20000ef8
 800ce60:	20000efc 	.word	0x20000efc
 800ce64:	e000ed20 	.word	0xe000ed20
 800ce68:	20000054 	.word	0x20000054

0800ce6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b083      	sub	sp, #12
 800ce70:	af00      	add	r7, sp, #0
	__asm volatile
 800ce72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce76:	f383 8811 	msr	BASEPRI, r3
 800ce7a:	f3bf 8f6f 	isb	sy
 800ce7e:	f3bf 8f4f 	dsb	sy
 800ce82:	607b      	str	r3, [r7, #4]
}
 800ce84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce86:	4b0f      	ldr	r3, [pc, #60]	; (800cec4 <vPortEnterCritical+0x58>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	3301      	adds	r3, #1
 800ce8c:	4a0d      	ldr	r2, [pc, #52]	; (800cec4 <vPortEnterCritical+0x58>)
 800ce8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce90:	4b0c      	ldr	r3, [pc, #48]	; (800cec4 <vPortEnterCritical+0x58>)
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	2b01      	cmp	r3, #1
 800ce96:	d10f      	bne.n	800ceb8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce98:	4b0b      	ldr	r3, [pc, #44]	; (800cec8 <vPortEnterCritical+0x5c>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	b2db      	uxtb	r3, r3
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d00a      	beq.n	800ceb8 <vPortEnterCritical+0x4c>
	__asm volatile
 800cea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cea6:	f383 8811 	msr	BASEPRI, r3
 800ceaa:	f3bf 8f6f 	isb	sy
 800ceae:	f3bf 8f4f 	dsb	sy
 800ceb2:	603b      	str	r3, [r7, #0]
}
 800ceb4:	bf00      	nop
 800ceb6:	e7fe      	b.n	800ceb6 <vPortEnterCritical+0x4a>
	}
}
 800ceb8:	bf00      	nop
 800ceba:	370c      	adds	r7, #12
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bc80      	pop	{r7}
 800cec0:	4770      	bx	lr
 800cec2:	bf00      	nop
 800cec4:	20000054 	.word	0x20000054
 800cec8:	e000ed04 	.word	0xe000ed04

0800cecc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cecc:	b480      	push	{r7}
 800cece:	b083      	sub	sp, #12
 800ced0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ced2:	4b11      	ldr	r3, [pc, #68]	; (800cf18 <vPortExitCritical+0x4c>)
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d10a      	bne.n	800cef0 <vPortExitCritical+0x24>
	__asm volatile
 800ceda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cede:	f383 8811 	msr	BASEPRI, r3
 800cee2:	f3bf 8f6f 	isb	sy
 800cee6:	f3bf 8f4f 	dsb	sy
 800ceea:	607b      	str	r3, [r7, #4]
}
 800ceec:	bf00      	nop
 800ceee:	e7fe      	b.n	800ceee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cef0:	4b09      	ldr	r3, [pc, #36]	; (800cf18 <vPortExitCritical+0x4c>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	3b01      	subs	r3, #1
 800cef6:	4a08      	ldr	r2, [pc, #32]	; (800cf18 <vPortExitCritical+0x4c>)
 800cef8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cefa:	4b07      	ldr	r3, [pc, #28]	; (800cf18 <vPortExitCritical+0x4c>)
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d105      	bne.n	800cf0e <vPortExitCritical+0x42>
 800cf02:	2300      	movs	r3, #0
 800cf04:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	f383 8811 	msr	BASEPRI, r3
}
 800cf0c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cf0e:	bf00      	nop
 800cf10:	370c      	adds	r7, #12
 800cf12:	46bd      	mov	sp, r7
 800cf14:	bc80      	pop	{r7}
 800cf16:	4770      	bx	lr
 800cf18:	20000054 	.word	0x20000054
 800cf1c:	00000000 	.word	0x00000000

0800cf20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cf20:	f3ef 8009 	mrs	r0, PSP
 800cf24:	f3bf 8f6f 	isb	sy
 800cf28:	4b0d      	ldr	r3, [pc, #52]	; (800cf60 <pxCurrentTCBConst>)
 800cf2a:	681a      	ldr	r2, [r3, #0]
 800cf2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800cf30:	6010      	str	r0, [r2, #0]
 800cf32:	e92d 4008 	stmdb	sp!, {r3, lr}
 800cf36:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cf3a:	f380 8811 	msr	BASEPRI, r0
 800cf3e:	f7fe fe6b 	bl	800bc18 <vTaskSwitchContext>
 800cf42:	f04f 0000 	mov.w	r0, #0
 800cf46:	f380 8811 	msr	BASEPRI, r0
 800cf4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800cf4e:	6819      	ldr	r1, [r3, #0]
 800cf50:	6808      	ldr	r0, [r1, #0]
 800cf52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800cf56:	f380 8809 	msr	PSP, r0
 800cf5a:	f3bf 8f6f 	isb	sy
 800cf5e:	4770      	bx	lr

0800cf60 <pxCurrentTCBConst>:
 800cf60:	20000cd0 	.word	0x20000cd0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf64:	bf00      	nop
 800cf66:	bf00      	nop

0800cf68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b082      	sub	sp, #8
 800cf6c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf72:	f383 8811 	msr	BASEPRI, r3
 800cf76:	f3bf 8f6f 	isb	sy
 800cf7a:	f3bf 8f4f 	dsb	sy
 800cf7e:	607b      	str	r3, [r7, #4]
}
 800cf80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf82:	f7fe fd8b 	bl	800ba9c <xTaskIncrementTick>
 800cf86:	4603      	mov	r3, r0
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d003      	beq.n	800cf94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf8c:	4b06      	ldr	r3, [pc, #24]	; (800cfa8 <SysTick_Handler+0x40>)
 800cf8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf92:	601a      	str	r2, [r3, #0]
 800cf94:	2300      	movs	r3, #0
 800cf96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	f383 8811 	msr	BASEPRI, r3
}
 800cf9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cfa0:	bf00      	nop
 800cfa2:	3708      	adds	r7, #8
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}
 800cfa8:	e000ed04 	.word	0xe000ed04

0800cfac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cfac:	b480      	push	{r7}
 800cfae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cfb0:	4b0a      	ldr	r3, [pc, #40]	; (800cfdc <vPortSetupTimerInterrupt+0x30>)
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cfb6:	4b0a      	ldr	r3, [pc, #40]	; (800cfe0 <vPortSetupTimerInterrupt+0x34>)
 800cfb8:	2200      	movs	r2, #0
 800cfba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cfbc:	4b09      	ldr	r3, [pc, #36]	; (800cfe4 <vPortSetupTimerInterrupt+0x38>)
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	4a09      	ldr	r2, [pc, #36]	; (800cfe8 <vPortSetupTimerInterrupt+0x3c>)
 800cfc2:	fba2 2303 	umull	r2, r3, r2, r3
 800cfc6:	099b      	lsrs	r3, r3, #6
 800cfc8:	4a08      	ldr	r2, [pc, #32]	; (800cfec <vPortSetupTimerInterrupt+0x40>)
 800cfca:	3b01      	subs	r3, #1
 800cfcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cfce:	4b03      	ldr	r3, [pc, #12]	; (800cfdc <vPortSetupTimerInterrupt+0x30>)
 800cfd0:	2207      	movs	r2, #7
 800cfd2:	601a      	str	r2, [r3, #0]
}
 800cfd4:	bf00      	nop
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	bc80      	pop	{r7}
 800cfda:	4770      	bx	lr
 800cfdc:	e000e010 	.word	0xe000e010
 800cfe0:	e000e018 	.word	0xe000e018
 800cfe4:	20000048 	.word	0x20000048
 800cfe8:	10624dd3 	.word	0x10624dd3
 800cfec:	e000e014 	.word	0xe000e014

0800cff0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cff0:	b480      	push	{r7}
 800cff2:	b085      	sub	sp, #20
 800cff4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cff6:	f3ef 8305 	mrs	r3, IPSR
 800cffa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	2b0f      	cmp	r3, #15
 800d000:	d914      	bls.n	800d02c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d002:	4a16      	ldr	r2, [pc, #88]	; (800d05c <vPortValidateInterruptPriority+0x6c>)
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	4413      	add	r3, r2
 800d008:	781b      	ldrb	r3, [r3, #0]
 800d00a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d00c:	4b14      	ldr	r3, [pc, #80]	; (800d060 <vPortValidateInterruptPriority+0x70>)
 800d00e:	781b      	ldrb	r3, [r3, #0]
 800d010:	7afa      	ldrb	r2, [r7, #11]
 800d012:	429a      	cmp	r2, r3
 800d014:	d20a      	bcs.n	800d02c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d01a:	f383 8811 	msr	BASEPRI, r3
 800d01e:	f3bf 8f6f 	isb	sy
 800d022:	f3bf 8f4f 	dsb	sy
 800d026:	607b      	str	r3, [r7, #4]
}
 800d028:	bf00      	nop
 800d02a:	e7fe      	b.n	800d02a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d02c:	4b0d      	ldr	r3, [pc, #52]	; (800d064 <vPortValidateInterruptPriority+0x74>)
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d034:	4b0c      	ldr	r3, [pc, #48]	; (800d068 <vPortValidateInterruptPriority+0x78>)
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	429a      	cmp	r2, r3
 800d03a:	d90a      	bls.n	800d052 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d040:	f383 8811 	msr	BASEPRI, r3
 800d044:	f3bf 8f6f 	isb	sy
 800d048:	f3bf 8f4f 	dsb	sy
 800d04c:	603b      	str	r3, [r7, #0]
}
 800d04e:	bf00      	nop
 800d050:	e7fe      	b.n	800d050 <vPortValidateInterruptPriority+0x60>
	}
 800d052:	bf00      	nop
 800d054:	3714      	adds	r7, #20
 800d056:	46bd      	mov	sp, r7
 800d058:	bc80      	pop	{r7}
 800d05a:	4770      	bx	lr
 800d05c:	e000e3f0 	.word	0xe000e3f0
 800d060:	20000ef8 	.word	0x20000ef8
 800d064:	e000ed0c 	.word	0xe000ed0c
 800d068:	20000efc 	.word	0x20000efc

0800d06c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b08a      	sub	sp, #40	; 0x28
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d074:	2300      	movs	r3, #0
 800d076:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d078:	f7fe fc46 	bl	800b908 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d07c:	4b58      	ldr	r3, [pc, #352]	; (800d1e0 <pvPortMalloc+0x174>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d101      	bne.n	800d088 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d084:	f000 f910 	bl	800d2a8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d088:	4b56      	ldr	r3, [pc, #344]	; (800d1e4 <pvPortMalloc+0x178>)
 800d08a:	681a      	ldr	r2, [r3, #0]
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	4013      	ands	r3, r2
 800d090:	2b00      	cmp	r3, #0
 800d092:	f040 808e 	bne.w	800d1b2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d01d      	beq.n	800d0d8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d09c:	2208      	movs	r2, #8
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	4413      	add	r3, r2
 800d0a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f003 0307 	and.w	r3, r3, #7
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d014      	beq.n	800d0d8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	f023 0307 	bic.w	r3, r3, #7
 800d0b4:	3308      	adds	r3, #8
 800d0b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f003 0307 	and.w	r3, r3, #7
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d00a      	beq.n	800d0d8 <pvPortMalloc+0x6c>
	__asm volatile
 800d0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c6:	f383 8811 	msr	BASEPRI, r3
 800d0ca:	f3bf 8f6f 	isb	sy
 800d0ce:	f3bf 8f4f 	dsb	sy
 800d0d2:	617b      	str	r3, [r7, #20]
}
 800d0d4:	bf00      	nop
 800d0d6:	e7fe      	b.n	800d0d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d069      	beq.n	800d1b2 <pvPortMalloc+0x146>
 800d0de:	4b42      	ldr	r3, [pc, #264]	; (800d1e8 <pvPortMalloc+0x17c>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	687a      	ldr	r2, [r7, #4]
 800d0e4:	429a      	cmp	r2, r3
 800d0e6:	d864      	bhi.n	800d1b2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d0e8:	4b40      	ldr	r3, [pc, #256]	; (800d1ec <pvPortMalloc+0x180>)
 800d0ea:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d0ec:	4b3f      	ldr	r3, [pc, #252]	; (800d1ec <pvPortMalloc+0x180>)
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0f2:	e004      	b.n	800d0fe <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d100:	685b      	ldr	r3, [r3, #4]
 800d102:	687a      	ldr	r2, [r7, #4]
 800d104:	429a      	cmp	r2, r3
 800d106:	d903      	bls.n	800d110 <pvPortMalloc+0xa4>
 800d108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d1f1      	bne.n	800d0f4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d110:	4b33      	ldr	r3, [pc, #204]	; (800d1e0 <pvPortMalloc+0x174>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d116:	429a      	cmp	r2, r3
 800d118:	d04b      	beq.n	800d1b2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d11a:	6a3b      	ldr	r3, [r7, #32]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	2208      	movs	r2, #8
 800d120:	4413      	add	r3, r2
 800d122:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d126:	681a      	ldr	r2, [r3, #0]
 800d128:	6a3b      	ldr	r3, [r7, #32]
 800d12a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d12e:	685a      	ldr	r2, [r3, #4]
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	1ad2      	subs	r2, r2, r3
 800d134:	2308      	movs	r3, #8
 800d136:	005b      	lsls	r3, r3, #1
 800d138:	429a      	cmp	r2, r3
 800d13a:	d91f      	bls.n	800d17c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d13c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	4413      	add	r3, r2
 800d142:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d144:	69bb      	ldr	r3, [r7, #24]
 800d146:	f003 0307 	and.w	r3, r3, #7
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d00a      	beq.n	800d164 <pvPortMalloc+0xf8>
	__asm volatile
 800d14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d152:	f383 8811 	msr	BASEPRI, r3
 800d156:	f3bf 8f6f 	isb	sy
 800d15a:	f3bf 8f4f 	dsb	sy
 800d15e:	613b      	str	r3, [r7, #16]
}
 800d160:	bf00      	nop
 800d162:	e7fe      	b.n	800d162 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d166:	685a      	ldr	r2, [r3, #4]
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	1ad2      	subs	r2, r2, r3
 800d16c:	69bb      	ldr	r3, [r7, #24]
 800d16e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d172:	687a      	ldr	r2, [r7, #4]
 800d174:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d176:	69b8      	ldr	r0, [r7, #24]
 800d178:	f000 f8f8 	bl	800d36c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d17c:	4b1a      	ldr	r3, [pc, #104]	; (800d1e8 <pvPortMalloc+0x17c>)
 800d17e:	681a      	ldr	r2, [r3, #0]
 800d180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d182:	685b      	ldr	r3, [r3, #4]
 800d184:	1ad3      	subs	r3, r2, r3
 800d186:	4a18      	ldr	r2, [pc, #96]	; (800d1e8 <pvPortMalloc+0x17c>)
 800d188:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d18a:	4b17      	ldr	r3, [pc, #92]	; (800d1e8 <pvPortMalloc+0x17c>)
 800d18c:	681a      	ldr	r2, [r3, #0]
 800d18e:	4b18      	ldr	r3, [pc, #96]	; (800d1f0 <pvPortMalloc+0x184>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	429a      	cmp	r2, r3
 800d194:	d203      	bcs.n	800d19e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d196:	4b14      	ldr	r3, [pc, #80]	; (800d1e8 <pvPortMalloc+0x17c>)
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	4a15      	ldr	r2, [pc, #84]	; (800d1f0 <pvPortMalloc+0x184>)
 800d19c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a0:	685a      	ldr	r2, [r3, #4]
 800d1a2:	4b10      	ldr	r3, [pc, #64]	; (800d1e4 <pvPortMalloc+0x178>)
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	431a      	orrs	r2, r3
 800d1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d1b2:	f7fe fbb7 	bl	800b924 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1b6:	69fb      	ldr	r3, [r7, #28]
 800d1b8:	f003 0307 	and.w	r3, r3, #7
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d00a      	beq.n	800d1d6 <pvPortMalloc+0x16a>
	__asm volatile
 800d1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1c4:	f383 8811 	msr	BASEPRI, r3
 800d1c8:	f3bf 8f6f 	isb	sy
 800d1cc:	f3bf 8f4f 	dsb	sy
 800d1d0:	60fb      	str	r3, [r7, #12]
}
 800d1d2:	bf00      	nop
 800d1d4:	e7fe      	b.n	800d1d4 <pvPortMalloc+0x168>
	return pvReturn;
 800d1d6:	69fb      	ldr	r3, [r7, #28]
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	3728      	adds	r7, #40	; 0x28
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd80      	pop	{r7, pc}
 800d1e0:	20002f08 	.word	0x20002f08
 800d1e4:	20002f14 	.word	0x20002f14
 800d1e8:	20002f0c 	.word	0x20002f0c
 800d1ec:	20002f00 	.word	0x20002f00
 800d1f0:	20002f10 	.word	0x20002f10

0800d1f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b086      	sub	sp, #24
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d048      	beq.n	800d298 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d206:	2308      	movs	r3, #8
 800d208:	425b      	negs	r3, r3
 800d20a:	697a      	ldr	r2, [r7, #20]
 800d20c:	4413      	add	r3, r2
 800d20e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d210:	697b      	ldr	r3, [r7, #20]
 800d212:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d214:	693b      	ldr	r3, [r7, #16]
 800d216:	685a      	ldr	r2, [r3, #4]
 800d218:	4b21      	ldr	r3, [pc, #132]	; (800d2a0 <vPortFree+0xac>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	4013      	ands	r3, r2
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d10a      	bne.n	800d238 <vPortFree+0x44>
	__asm volatile
 800d222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d226:	f383 8811 	msr	BASEPRI, r3
 800d22a:	f3bf 8f6f 	isb	sy
 800d22e:	f3bf 8f4f 	dsb	sy
 800d232:	60fb      	str	r3, [r7, #12]
}
 800d234:	bf00      	nop
 800d236:	e7fe      	b.n	800d236 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d238:	693b      	ldr	r3, [r7, #16]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d00a      	beq.n	800d256 <vPortFree+0x62>
	__asm volatile
 800d240:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d244:	f383 8811 	msr	BASEPRI, r3
 800d248:	f3bf 8f6f 	isb	sy
 800d24c:	f3bf 8f4f 	dsb	sy
 800d250:	60bb      	str	r3, [r7, #8]
}
 800d252:	bf00      	nop
 800d254:	e7fe      	b.n	800d254 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d256:	693b      	ldr	r3, [r7, #16]
 800d258:	685a      	ldr	r2, [r3, #4]
 800d25a:	4b11      	ldr	r3, [pc, #68]	; (800d2a0 <vPortFree+0xac>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	4013      	ands	r3, r2
 800d260:	2b00      	cmp	r3, #0
 800d262:	d019      	beq.n	800d298 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d115      	bne.n	800d298 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d26c:	693b      	ldr	r3, [r7, #16]
 800d26e:	685a      	ldr	r2, [r3, #4]
 800d270:	4b0b      	ldr	r3, [pc, #44]	; (800d2a0 <vPortFree+0xac>)
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	43db      	mvns	r3, r3
 800d276:	401a      	ands	r2, r3
 800d278:	693b      	ldr	r3, [r7, #16]
 800d27a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d27c:	f7fe fb44 	bl	800b908 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d280:	693b      	ldr	r3, [r7, #16]
 800d282:	685a      	ldr	r2, [r3, #4]
 800d284:	4b07      	ldr	r3, [pc, #28]	; (800d2a4 <vPortFree+0xb0>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	4413      	add	r3, r2
 800d28a:	4a06      	ldr	r2, [pc, #24]	; (800d2a4 <vPortFree+0xb0>)
 800d28c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d28e:	6938      	ldr	r0, [r7, #16]
 800d290:	f000 f86c 	bl	800d36c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d294:	f7fe fb46 	bl	800b924 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d298:	bf00      	nop
 800d29a:	3718      	adds	r7, #24
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}
 800d2a0:	20002f14 	.word	0x20002f14
 800d2a4:	20002f0c 	.word	0x20002f0c

0800d2a8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b085      	sub	sp, #20
 800d2ac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d2ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d2b2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d2b4:	4b27      	ldr	r3, [pc, #156]	; (800d354 <prvHeapInit+0xac>)
 800d2b6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	f003 0307 	and.w	r3, r3, #7
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d00c      	beq.n	800d2dc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	3307      	adds	r3, #7
 800d2c6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	f023 0307 	bic.w	r3, r3, #7
 800d2ce:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d2d0:	68ba      	ldr	r2, [r7, #8]
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	1ad3      	subs	r3, r2, r3
 800d2d6:	4a1f      	ldr	r2, [pc, #124]	; (800d354 <prvHeapInit+0xac>)
 800d2d8:	4413      	add	r3, r2
 800d2da:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d2e0:	4a1d      	ldr	r2, [pc, #116]	; (800d358 <prvHeapInit+0xb0>)
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d2e6:	4b1c      	ldr	r3, [pc, #112]	; (800d358 <prvHeapInit+0xb0>)
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	68ba      	ldr	r2, [r7, #8]
 800d2f0:	4413      	add	r3, r2
 800d2f2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d2f4:	2208      	movs	r2, #8
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	1a9b      	subs	r3, r3, r2
 800d2fa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	f023 0307 	bic.w	r3, r3, #7
 800d302:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	4a15      	ldr	r2, [pc, #84]	; (800d35c <prvHeapInit+0xb4>)
 800d308:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d30a:	4b14      	ldr	r3, [pc, #80]	; (800d35c <prvHeapInit+0xb4>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	2200      	movs	r2, #0
 800d310:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d312:	4b12      	ldr	r3, [pc, #72]	; (800d35c <prvHeapInit+0xb4>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	2200      	movs	r2, #0
 800d318:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	68fa      	ldr	r2, [r7, #12]
 800d322:	1ad2      	subs	r2, r2, r3
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d328:	4b0c      	ldr	r3, [pc, #48]	; (800d35c <prvHeapInit+0xb4>)
 800d32a:	681a      	ldr	r2, [r3, #0]
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	685b      	ldr	r3, [r3, #4]
 800d334:	4a0a      	ldr	r2, [pc, #40]	; (800d360 <prvHeapInit+0xb8>)
 800d336:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	4a09      	ldr	r2, [pc, #36]	; (800d364 <prvHeapInit+0xbc>)
 800d33e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d340:	4b09      	ldr	r3, [pc, #36]	; (800d368 <prvHeapInit+0xc0>)
 800d342:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d346:	601a      	str	r2, [r3, #0]
}
 800d348:	bf00      	nop
 800d34a:	3714      	adds	r7, #20
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bc80      	pop	{r7}
 800d350:	4770      	bx	lr
 800d352:	bf00      	nop
 800d354:	20000f00 	.word	0x20000f00
 800d358:	20002f00 	.word	0x20002f00
 800d35c:	20002f08 	.word	0x20002f08
 800d360:	20002f10 	.word	0x20002f10
 800d364:	20002f0c 	.word	0x20002f0c
 800d368:	20002f14 	.word	0x20002f14

0800d36c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d36c:	b480      	push	{r7}
 800d36e:	b085      	sub	sp, #20
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d374:	4b27      	ldr	r3, [pc, #156]	; (800d414 <prvInsertBlockIntoFreeList+0xa8>)
 800d376:	60fb      	str	r3, [r7, #12]
 800d378:	e002      	b.n	800d380 <prvInsertBlockIntoFreeList+0x14>
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	60fb      	str	r3, [r7, #12]
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	687a      	ldr	r2, [r7, #4]
 800d386:	429a      	cmp	r2, r3
 800d388:	d8f7      	bhi.n	800d37a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	685b      	ldr	r3, [r3, #4]
 800d392:	68ba      	ldr	r2, [r7, #8]
 800d394:	4413      	add	r3, r2
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	429a      	cmp	r2, r3
 800d39a:	d108      	bne.n	800d3ae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	685a      	ldr	r2, [r3, #4]
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	685b      	ldr	r3, [r3, #4]
 800d3a4:	441a      	add	r2, r3
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	685b      	ldr	r3, [r3, #4]
 800d3b6:	68ba      	ldr	r2, [r7, #8]
 800d3b8:	441a      	add	r2, r3
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	429a      	cmp	r2, r3
 800d3c0:	d118      	bne.n	800d3f4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	681a      	ldr	r2, [r3, #0]
 800d3c6:	4b14      	ldr	r3, [pc, #80]	; (800d418 <prvInsertBlockIntoFreeList+0xac>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	429a      	cmp	r2, r3
 800d3cc:	d00d      	beq.n	800d3ea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	685a      	ldr	r2, [r3, #4]
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	685b      	ldr	r3, [r3, #4]
 800d3d8:	441a      	add	r2, r3
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	681a      	ldr	r2, [r3, #0]
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	601a      	str	r2, [r3, #0]
 800d3e8:	e008      	b.n	800d3fc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d3ea:	4b0b      	ldr	r3, [pc, #44]	; (800d418 <prvInsertBlockIntoFreeList+0xac>)
 800d3ec:	681a      	ldr	r2, [r3, #0]
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	601a      	str	r2, [r3, #0]
 800d3f2:	e003      	b.n	800d3fc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	681a      	ldr	r2, [r3, #0]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d3fc:	68fa      	ldr	r2, [r7, #12]
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	429a      	cmp	r2, r3
 800d402:	d002      	beq.n	800d40a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	687a      	ldr	r2, [r7, #4]
 800d408:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d40a:	bf00      	nop
 800d40c:	3714      	adds	r7, #20
 800d40e:	46bd      	mov	sp, r7
 800d410:	bc80      	pop	{r7}
 800d412:	4770      	bx	lr
 800d414:	20002f00 	.word	0x20002f00
 800d418:	20002f08 	.word	0x20002f08

0800d41c <__errno>:
 800d41c:	4b01      	ldr	r3, [pc, #4]	; (800d424 <__errno+0x8>)
 800d41e:	6818      	ldr	r0, [r3, #0]
 800d420:	4770      	bx	lr
 800d422:	bf00      	nop
 800d424:	20000058 	.word	0x20000058

0800d428 <__libc_init_array>:
 800d428:	b570      	push	{r4, r5, r6, lr}
 800d42a:	2600      	movs	r6, #0
 800d42c:	4d0c      	ldr	r5, [pc, #48]	; (800d460 <__libc_init_array+0x38>)
 800d42e:	4c0d      	ldr	r4, [pc, #52]	; (800d464 <__libc_init_array+0x3c>)
 800d430:	1b64      	subs	r4, r4, r5
 800d432:	10a4      	asrs	r4, r4, #2
 800d434:	42a6      	cmp	r6, r4
 800d436:	d109      	bne.n	800d44c <__libc_init_array+0x24>
 800d438:	f001 ff7c 	bl	800f334 <_init>
 800d43c:	2600      	movs	r6, #0
 800d43e:	4d0a      	ldr	r5, [pc, #40]	; (800d468 <__libc_init_array+0x40>)
 800d440:	4c0a      	ldr	r4, [pc, #40]	; (800d46c <__libc_init_array+0x44>)
 800d442:	1b64      	subs	r4, r4, r5
 800d444:	10a4      	asrs	r4, r4, #2
 800d446:	42a6      	cmp	r6, r4
 800d448:	d105      	bne.n	800d456 <__libc_init_array+0x2e>
 800d44a:	bd70      	pop	{r4, r5, r6, pc}
 800d44c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d450:	4798      	blx	r3
 800d452:	3601      	adds	r6, #1
 800d454:	e7ee      	b.n	800d434 <__libc_init_array+0xc>
 800d456:	f855 3b04 	ldr.w	r3, [r5], #4
 800d45a:	4798      	blx	r3
 800d45c:	3601      	adds	r6, #1
 800d45e:	e7f2      	b.n	800d446 <__libc_init_array+0x1e>
 800d460:	0800f780 	.word	0x0800f780
 800d464:	0800f780 	.word	0x0800f780
 800d468:	0800f780 	.word	0x0800f780
 800d46c:	0800f784 	.word	0x0800f784

0800d470 <memcpy>:
 800d470:	440a      	add	r2, r1
 800d472:	4291      	cmp	r1, r2
 800d474:	f100 33ff 	add.w	r3, r0, #4294967295
 800d478:	d100      	bne.n	800d47c <memcpy+0xc>
 800d47a:	4770      	bx	lr
 800d47c:	b510      	push	{r4, lr}
 800d47e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d482:	4291      	cmp	r1, r2
 800d484:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d488:	d1f9      	bne.n	800d47e <memcpy+0xe>
 800d48a:	bd10      	pop	{r4, pc}

0800d48c <memset>:
 800d48c:	4603      	mov	r3, r0
 800d48e:	4402      	add	r2, r0
 800d490:	4293      	cmp	r3, r2
 800d492:	d100      	bne.n	800d496 <memset+0xa>
 800d494:	4770      	bx	lr
 800d496:	f803 1b01 	strb.w	r1, [r3], #1
 800d49a:	e7f9      	b.n	800d490 <memset+0x4>

0800d49c <iprintf>:
 800d49c:	b40f      	push	{r0, r1, r2, r3}
 800d49e:	4b0a      	ldr	r3, [pc, #40]	; (800d4c8 <iprintf+0x2c>)
 800d4a0:	b513      	push	{r0, r1, r4, lr}
 800d4a2:	681c      	ldr	r4, [r3, #0]
 800d4a4:	b124      	cbz	r4, 800d4b0 <iprintf+0x14>
 800d4a6:	69a3      	ldr	r3, [r4, #24]
 800d4a8:	b913      	cbnz	r3, 800d4b0 <iprintf+0x14>
 800d4aa:	4620      	mov	r0, r4
 800d4ac:	f000 f87a 	bl	800d5a4 <__sinit>
 800d4b0:	ab05      	add	r3, sp, #20
 800d4b2:	4620      	mov	r0, r4
 800d4b4:	9a04      	ldr	r2, [sp, #16]
 800d4b6:	68a1      	ldr	r1, [r4, #8]
 800d4b8:	9301      	str	r3, [sp, #4]
 800d4ba:	f000 f995 	bl	800d7e8 <_vfiprintf_r>
 800d4be:	b002      	add	sp, #8
 800d4c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4c4:	b004      	add	sp, #16
 800d4c6:	4770      	bx	lr
 800d4c8:	20000058 	.word	0x20000058

0800d4cc <putchar>:
 800d4cc:	b538      	push	{r3, r4, r5, lr}
 800d4ce:	4b08      	ldr	r3, [pc, #32]	; (800d4f0 <putchar+0x24>)
 800d4d0:	4605      	mov	r5, r0
 800d4d2:	681c      	ldr	r4, [r3, #0]
 800d4d4:	b124      	cbz	r4, 800d4e0 <putchar+0x14>
 800d4d6:	69a3      	ldr	r3, [r4, #24]
 800d4d8:	b913      	cbnz	r3, 800d4e0 <putchar+0x14>
 800d4da:	4620      	mov	r0, r4
 800d4dc:	f000 f862 	bl	800d5a4 <__sinit>
 800d4e0:	4629      	mov	r1, r5
 800d4e2:	4620      	mov	r0, r4
 800d4e4:	68a2      	ldr	r2, [r4, #8]
 800d4e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4ea:	f000 bc43 	b.w	800dd74 <_putc_r>
 800d4ee:	bf00      	nop
 800d4f0:	20000058 	.word	0x20000058

0800d4f4 <std>:
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	b510      	push	{r4, lr}
 800d4f8:	4604      	mov	r4, r0
 800d4fa:	e9c0 3300 	strd	r3, r3, [r0]
 800d4fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d502:	6083      	str	r3, [r0, #8]
 800d504:	8181      	strh	r1, [r0, #12]
 800d506:	6643      	str	r3, [r0, #100]	; 0x64
 800d508:	81c2      	strh	r2, [r0, #14]
 800d50a:	6183      	str	r3, [r0, #24]
 800d50c:	4619      	mov	r1, r3
 800d50e:	2208      	movs	r2, #8
 800d510:	305c      	adds	r0, #92	; 0x5c
 800d512:	f7ff ffbb 	bl	800d48c <memset>
 800d516:	4b05      	ldr	r3, [pc, #20]	; (800d52c <std+0x38>)
 800d518:	6224      	str	r4, [r4, #32]
 800d51a:	6263      	str	r3, [r4, #36]	; 0x24
 800d51c:	4b04      	ldr	r3, [pc, #16]	; (800d530 <std+0x3c>)
 800d51e:	62a3      	str	r3, [r4, #40]	; 0x28
 800d520:	4b04      	ldr	r3, [pc, #16]	; (800d534 <std+0x40>)
 800d522:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d524:	4b04      	ldr	r3, [pc, #16]	; (800d538 <std+0x44>)
 800d526:	6323      	str	r3, [r4, #48]	; 0x30
 800d528:	bd10      	pop	{r4, pc}
 800d52a:	bf00      	nop
 800d52c:	0800de25 	.word	0x0800de25
 800d530:	0800de47 	.word	0x0800de47
 800d534:	0800de7f 	.word	0x0800de7f
 800d538:	0800dea3 	.word	0x0800dea3

0800d53c <_cleanup_r>:
 800d53c:	4901      	ldr	r1, [pc, #4]	; (800d544 <_cleanup_r+0x8>)
 800d53e:	f000 b8af 	b.w	800d6a0 <_fwalk_reent>
 800d542:	bf00      	nop
 800d544:	0800e17d 	.word	0x0800e17d

0800d548 <__sfmoreglue>:
 800d548:	b570      	push	{r4, r5, r6, lr}
 800d54a:	2568      	movs	r5, #104	; 0x68
 800d54c:	1e4a      	subs	r2, r1, #1
 800d54e:	4355      	muls	r5, r2
 800d550:	460e      	mov	r6, r1
 800d552:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d556:	f000 f8c5 	bl	800d6e4 <_malloc_r>
 800d55a:	4604      	mov	r4, r0
 800d55c:	b140      	cbz	r0, 800d570 <__sfmoreglue+0x28>
 800d55e:	2100      	movs	r1, #0
 800d560:	e9c0 1600 	strd	r1, r6, [r0]
 800d564:	300c      	adds	r0, #12
 800d566:	60a0      	str	r0, [r4, #8]
 800d568:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d56c:	f7ff ff8e 	bl	800d48c <memset>
 800d570:	4620      	mov	r0, r4
 800d572:	bd70      	pop	{r4, r5, r6, pc}

0800d574 <__sfp_lock_acquire>:
 800d574:	4801      	ldr	r0, [pc, #4]	; (800d57c <__sfp_lock_acquire+0x8>)
 800d576:	f000 b8b3 	b.w	800d6e0 <__retarget_lock_acquire_recursive>
 800d57a:	bf00      	nop
 800d57c:	200030dc 	.word	0x200030dc

0800d580 <__sfp_lock_release>:
 800d580:	4801      	ldr	r0, [pc, #4]	; (800d588 <__sfp_lock_release+0x8>)
 800d582:	f000 b8ae 	b.w	800d6e2 <__retarget_lock_release_recursive>
 800d586:	bf00      	nop
 800d588:	200030dc 	.word	0x200030dc

0800d58c <__sinit_lock_acquire>:
 800d58c:	4801      	ldr	r0, [pc, #4]	; (800d594 <__sinit_lock_acquire+0x8>)
 800d58e:	f000 b8a7 	b.w	800d6e0 <__retarget_lock_acquire_recursive>
 800d592:	bf00      	nop
 800d594:	200030d7 	.word	0x200030d7

0800d598 <__sinit_lock_release>:
 800d598:	4801      	ldr	r0, [pc, #4]	; (800d5a0 <__sinit_lock_release+0x8>)
 800d59a:	f000 b8a2 	b.w	800d6e2 <__retarget_lock_release_recursive>
 800d59e:	bf00      	nop
 800d5a0:	200030d7 	.word	0x200030d7

0800d5a4 <__sinit>:
 800d5a4:	b510      	push	{r4, lr}
 800d5a6:	4604      	mov	r4, r0
 800d5a8:	f7ff fff0 	bl	800d58c <__sinit_lock_acquire>
 800d5ac:	69a3      	ldr	r3, [r4, #24]
 800d5ae:	b11b      	cbz	r3, 800d5b8 <__sinit+0x14>
 800d5b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5b4:	f7ff bff0 	b.w	800d598 <__sinit_lock_release>
 800d5b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d5bc:	6523      	str	r3, [r4, #80]	; 0x50
 800d5be:	4b13      	ldr	r3, [pc, #76]	; (800d60c <__sinit+0x68>)
 800d5c0:	4a13      	ldr	r2, [pc, #76]	; (800d610 <__sinit+0x6c>)
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	62a2      	str	r2, [r4, #40]	; 0x28
 800d5c6:	42a3      	cmp	r3, r4
 800d5c8:	bf08      	it	eq
 800d5ca:	2301      	moveq	r3, #1
 800d5cc:	4620      	mov	r0, r4
 800d5ce:	bf08      	it	eq
 800d5d0:	61a3      	streq	r3, [r4, #24]
 800d5d2:	f000 f81f 	bl	800d614 <__sfp>
 800d5d6:	6060      	str	r0, [r4, #4]
 800d5d8:	4620      	mov	r0, r4
 800d5da:	f000 f81b 	bl	800d614 <__sfp>
 800d5de:	60a0      	str	r0, [r4, #8]
 800d5e0:	4620      	mov	r0, r4
 800d5e2:	f000 f817 	bl	800d614 <__sfp>
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	2104      	movs	r1, #4
 800d5ea:	60e0      	str	r0, [r4, #12]
 800d5ec:	6860      	ldr	r0, [r4, #4]
 800d5ee:	f7ff ff81 	bl	800d4f4 <std>
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	2109      	movs	r1, #9
 800d5f6:	68a0      	ldr	r0, [r4, #8]
 800d5f8:	f7ff ff7c 	bl	800d4f4 <std>
 800d5fc:	2202      	movs	r2, #2
 800d5fe:	2112      	movs	r1, #18
 800d600:	68e0      	ldr	r0, [r4, #12]
 800d602:	f7ff ff77 	bl	800d4f4 <std>
 800d606:	2301      	movs	r3, #1
 800d608:	61a3      	str	r3, [r4, #24]
 800d60a:	e7d1      	b.n	800d5b0 <__sinit+0xc>
 800d60c:	0800f69c 	.word	0x0800f69c
 800d610:	0800d53d 	.word	0x0800d53d

0800d614 <__sfp>:
 800d614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d616:	4607      	mov	r7, r0
 800d618:	f7ff ffac 	bl	800d574 <__sfp_lock_acquire>
 800d61c:	4b1e      	ldr	r3, [pc, #120]	; (800d698 <__sfp+0x84>)
 800d61e:	681e      	ldr	r6, [r3, #0]
 800d620:	69b3      	ldr	r3, [r6, #24]
 800d622:	b913      	cbnz	r3, 800d62a <__sfp+0x16>
 800d624:	4630      	mov	r0, r6
 800d626:	f7ff ffbd 	bl	800d5a4 <__sinit>
 800d62a:	3648      	adds	r6, #72	; 0x48
 800d62c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d630:	3b01      	subs	r3, #1
 800d632:	d503      	bpl.n	800d63c <__sfp+0x28>
 800d634:	6833      	ldr	r3, [r6, #0]
 800d636:	b30b      	cbz	r3, 800d67c <__sfp+0x68>
 800d638:	6836      	ldr	r6, [r6, #0]
 800d63a:	e7f7      	b.n	800d62c <__sfp+0x18>
 800d63c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d640:	b9d5      	cbnz	r5, 800d678 <__sfp+0x64>
 800d642:	4b16      	ldr	r3, [pc, #88]	; (800d69c <__sfp+0x88>)
 800d644:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d648:	60e3      	str	r3, [r4, #12]
 800d64a:	6665      	str	r5, [r4, #100]	; 0x64
 800d64c:	f000 f847 	bl	800d6de <__retarget_lock_init_recursive>
 800d650:	f7ff ff96 	bl	800d580 <__sfp_lock_release>
 800d654:	2208      	movs	r2, #8
 800d656:	4629      	mov	r1, r5
 800d658:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d65c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d660:	6025      	str	r5, [r4, #0]
 800d662:	61a5      	str	r5, [r4, #24]
 800d664:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d668:	f7ff ff10 	bl	800d48c <memset>
 800d66c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d670:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d674:	4620      	mov	r0, r4
 800d676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d678:	3468      	adds	r4, #104	; 0x68
 800d67a:	e7d9      	b.n	800d630 <__sfp+0x1c>
 800d67c:	2104      	movs	r1, #4
 800d67e:	4638      	mov	r0, r7
 800d680:	f7ff ff62 	bl	800d548 <__sfmoreglue>
 800d684:	4604      	mov	r4, r0
 800d686:	6030      	str	r0, [r6, #0]
 800d688:	2800      	cmp	r0, #0
 800d68a:	d1d5      	bne.n	800d638 <__sfp+0x24>
 800d68c:	f7ff ff78 	bl	800d580 <__sfp_lock_release>
 800d690:	230c      	movs	r3, #12
 800d692:	603b      	str	r3, [r7, #0]
 800d694:	e7ee      	b.n	800d674 <__sfp+0x60>
 800d696:	bf00      	nop
 800d698:	0800f69c 	.word	0x0800f69c
 800d69c:	ffff0001 	.word	0xffff0001

0800d6a0 <_fwalk_reent>:
 800d6a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6a4:	4606      	mov	r6, r0
 800d6a6:	4688      	mov	r8, r1
 800d6a8:	2700      	movs	r7, #0
 800d6aa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d6ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d6b2:	f1b9 0901 	subs.w	r9, r9, #1
 800d6b6:	d505      	bpl.n	800d6c4 <_fwalk_reent+0x24>
 800d6b8:	6824      	ldr	r4, [r4, #0]
 800d6ba:	2c00      	cmp	r4, #0
 800d6bc:	d1f7      	bne.n	800d6ae <_fwalk_reent+0xe>
 800d6be:	4638      	mov	r0, r7
 800d6c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6c4:	89ab      	ldrh	r3, [r5, #12]
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d907      	bls.n	800d6da <_fwalk_reent+0x3a>
 800d6ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d6ce:	3301      	adds	r3, #1
 800d6d0:	d003      	beq.n	800d6da <_fwalk_reent+0x3a>
 800d6d2:	4629      	mov	r1, r5
 800d6d4:	4630      	mov	r0, r6
 800d6d6:	47c0      	blx	r8
 800d6d8:	4307      	orrs	r7, r0
 800d6da:	3568      	adds	r5, #104	; 0x68
 800d6dc:	e7e9      	b.n	800d6b2 <_fwalk_reent+0x12>

0800d6de <__retarget_lock_init_recursive>:
 800d6de:	4770      	bx	lr

0800d6e0 <__retarget_lock_acquire_recursive>:
 800d6e0:	4770      	bx	lr

0800d6e2 <__retarget_lock_release_recursive>:
 800d6e2:	4770      	bx	lr

0800d6e4 <_malloc_r>:
 800d6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6e6:	1ccd      	adds	r5, r1, #3
 800d6e8:	f025 0503 	bic.w	r5, r5, #3
 800d6ec:	3508      	adds	r5, #8
 800d6ee:	2d0c      	cmp	r5, #12
 800d6f0:	bf38      	it	cc
 800d6f2:	250c      	movcc	r5, #12
 800d6f4:	2d00      	cmp	r5, #0
 800d6f6:	4606      	mov	r6, r0
 800d6f8:	db01      	blt.n	800d6fe <_malloc_r+0x1a>
 800d6fa:	42a9      	cmp	r1, r5
 800d6fc:	d903      	bls.n	800d706 <_malloc_r+0x22>
 800d6fe:	230c      	movs	r3, #12
 800d700:	6033      	str	r3, [r6, #0]
 800d702:	2000      	movs	r0, #0
 800d704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d706:	f000 fdf9 	bl	800e2fc <__malloc_lock>
 800d70a:	4921      	ldr	r1, [pc, #132]	; (800d790 <_malloc_r+0xac>)
 800d70c:	680a      	ldr	r2, [r1, #0]
 800d70e:	4614      	mov	r4, r2
 800d710:	b99c      	cbnz	r4, 800d73a <_malloc_r+0x56>
 800d712:	4f20      	ldr	r7, [pc, #128]	; (800d794 <_malloc_r+0xb0>)
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	b923      	cbnz	r3, 800d722 <_malloc_r+0x3e>
 800d718:	4621      	mov	r1, r4
 800d71a:	4630      	mov	r0, r6
 800d71c:	f000 fb72 	bl	800de04 <_sbrk_r>
 800d720:	6038      	str	r0, [r7, #0]
 800d722:	4629      	mov	r1, r5
 800d724:	4630      	mov	r0, r6
 800d726:	f000 fb6d 	bl	800de04 <_sbrk_r>
 800d72a:	1c43      	adds	r3, r0, #1
 800d72c:	d123      	bne.n	800d776 <_malloc_r+0x92>
 800d72e:	230c      	movs	r3, #12
 800d730:	4630      	mov	r0, r6
 800d732:	6033      	str	r3, [r6, #0]
 800d734:	f000 fde8 	bl	800e308 <__malloc_unlock>
 800d738:	e7e3      	b.n	800d702 <_malloc_r+0x1e>
 800d73a:	6823      	ldr	r3, [r4, #0]
 800d73c:	1b5b      	subs	r3, r3, r5
 800d73e:	d417      	bmi.n	800d770 <_malloc_r+0x8c>
 800d740:	2b0b      	cmp	r3, #11
 800d742:	d903      	bls.n	800d74c <_malloc_r+0x68>
 800d744:	6023      	str	r3, [r4, #0]
 800d746:	441c      	add	r4, r3
 800d748:	6025      	str	r5, [r4, #0]
 800d74a:	e004      	b.n	800d756 <_malloc_r+0x72>
 800d74c:	6863      	ldr	r3, [r4, #4]
 800d74e:	42a2      	cmp	r2, r4
 800d750:	bf0c      	ite	eq
 800d752:	600b      	streq	r3, [r1, #0]
 800d754:	6053      	strne	r3, [r2, #4]
 800d756:	4630      	mov	r0, r6
 800d758:	f000 fdd6 	bl	800e308 <__malloc_unlock>
 800d75c:	f104 000b 	add.w	r0, r4, #11
 800d760:	1d23      	adds	r3, r4, #4
 800d762:	f020 0007 	bic.w	r0, r0, #7
 800d766:	1ac2      	subs	r2, r0, r3
 800d768:	d0cc      	beq.n	800d704 <_malloc_r+0x20>
 800d76a:	1a1b      	subs	r3, r3, r0
 800d76c:	50a3      	str	r3, [r4, r2]
 800d76e:	e7c9      	b.n	800d704 <_malloc_r+0x20>
 800d770:	4622      	mov	r2, r4
 800d772:	6864      	ldr	r4, [r4, #4]
 800d774:	e7cc      	b.n	800d710 <_malloc_r+0x2c>
 800d776:	1cc4      	adds	r4, r0, #3
 800d778:	f024 0403 	bic.w	r4, r4, #3
 800d77c:	42a0      	cmp	r0, r4
 800d77e:	d0e3      	beq.n	800d748 <_malloc_r+0x64>
 800d780:	1a21      	subs	r1, r4, r0
 800d782:	4630      	mov	r0, r6
 800d784:	f000 fb3e 	bl	800de04 <_sbrk_r>
 800d788:	3001      	adds	r0, #1
 800d78a:	d1dd      	bne.n	800d748 <_malloc_r+0x64>
 800d78c:	e7cf      	b.n	800d72e <_malloc_r+0x4a>
 800d78e:	bf00      	nop
 800d790:	20002f18 	.word	0x20002f18
 800d794:	20002f1c 	.word	0x20002f1c

0800d798 <__sfputc_r>:
 800d798:	6893      	ldr	r3, [r2, #8]
 800d79a:	b410      	push	{r4}
 800d79c:	3b01      	subs	r3, #1
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	6093      	str	r3, [r2, #8]
 800d7a2:	da07      	bge.n	800d7b4 <__sfputc_r+0x1c>
 800d7a4:	6994      	ldr	r4, [r2, #24]
 800d7a6:	42a3      	cmp	r3, r4
 800d7a8:	db01      	blt.n	800d7ae <__sfputc_r+0x16>
 800d7aa:	290a      	cmp	r1, #10
 800d7ac:	d102      	bne.n	800d7b4 <__sfputc_r+0x1c>
 800d7ae:	bc10      	pop	{r4}
 800d7b0:	f000 bb7c 	b.w	800deac <__swbuf_r>
 800d7b4:	6813      	ldr	r3, [r2, #0]
 800d7b6:	1c58      	adds	r0, r3, #1
 800d7b8:	6010      	str	r0, [r2, #0]
 800d7ba:	7019      	strb	r1, [r3, #0]
 800d7bc:	4608      	mov	r0, r1
 800d7be:	bc10      	pop	{r4}
 800d7c0:	4770      	bx	lr

0800d7c2 <__sfputs_r>:
 800d7c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7c4:	4606      	mov	r6, r0
 800d7c6:	460f      	mov	r7, r1
 800d7c8:	4614      	mov	r4, r2
 800d7ca:	18d5      	adds	r5, r2, r3
 800d7cc:	42ac      	cmp	r4, r5
 800d7ce:	d101      	bne.n	800d7d4 <__sfputs_r+0x12>
 800d7d0:	2000      	movs	r0, #0
 800d7d2:	e007      	b.n	800d7e4 <__sfputs_r+0x22>
 800d7d4:	463a      	mov	r2, r7
 800d7d6:	4630      	mov	r0, r6
 800d7d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7dc:	f7ff ffdc 	bl	800d798 <__sfputc_r>
 800d7e0:	1c43      	adds	r3, r0, #1
 800d7e2:	d1f3      	bne.n	800d7cc <__sfputs_r+0xa>
 800d7e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d7e8 <_vfiprintf_r>:
 800d7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ec:	460d      	mov	r5, r1
 800d7ee:	4614      	mov	r4, r2
 800d7f0:	4698      	mov	r8, r3
 800d7f2:	4606      	mov	r6, r0
 800d7f4:	b09d      	sub	sp, #116	; 0x74
 800d7f6:	b118      	cbz	r0, 800d800 <_vfiprintf_r+0x18>
 800d7f8:	6983      	ldr	r3, [r0, #24]
 800d7fa:	b90b      	cbnz	r3, 800d800 <_vfiprintf_r+0x18>
 800d7fc:	f7ff fed2 	bl	800d5a4 <__sinit>
 800d800:	4b89      	ldr	r3, [pc, #548]	; (800da28 <_vfiprintf_r+0x240>)
 800d802:	429d      	cmp	r5, r3
 800d804:	d11b      	bne.n	800d83e <_vfiprintf_r+0x56>
 800d806:	6875      	ldr	r5, [r6, #4]
 800d808:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d80a:	07d9      	lsls	r1, r3, #31
 800d80c:	d405      	bmi.n	800d81a <_vfiprintf_r+0x32>
 800d80e:	89ab      	ldrh	r3, [r5, #12]
 800d810:	059a      	lsls	r2, r3, #22
 800d812:	d402      	bmi.n	800d81a <_vfiprintf_r+0x32>
 800d814:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d816:	f7ff ff63 	bl	800d6e0 <__retarget_lock_acquire_recursive>
 800d81a:	89ab      	ldrh	r3, [r5, #12]
 800d81c:	071b      	lsls	r3, r3, #28
 800d81e:	d501      	bpl.n	800d824 <_vfiprintf_r+0x3c>
 800d820:	692b      	ldr	r3, [r5, #16]
 800d822:	b9eb      	cbnz	r3, 800d860 <_vfiprintf_r+0x78>
 800d824:	4629      	mov	r1, r5
 800d826:	4630      	mov	r0, r6
 800d828:	f000 fba4 	bl	800df74 <__swsetup_r>
 800d82c:	b1c0      	cbz	r0, 800d860 <_vfiprintf_r+0x78>
 800d82e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d830:	07dc      	lsls	r4, r3, #31
 800d832:	d50e      	bpl.n	800d852 <_vfiprintf_r+0x6a>
 800d834:	f04f 30ff 	mov.w	r0, #4294967295
 800d838:	b01d      	add	sp, #116	; 0x74
 800d83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d83e:	4b7b      	ldr	r3, [pc, #492]	; (800da2c <_vfiprintf_r+0x244>)
 800d840:	429d      	cmp	r5, r3
 800d842:	d101      	bne.n	800d848 <_vfiprintf_r+0x60>
 800d844:	68b5      	ldr	r5, [r6, #8]
 800d846:	e7df      	b.n	800d808 <_vfiprintf_r+0x20>
 800d848:	4b79      	ldr	r3, [pc, #484]	; (800da30 <_vfiprintf_r+0x248>)
 800d84a:	429d      	cmp	r5, r3
 800d84c:	bf08      	it	eq
 800d84e:	68f5      	ldreq	r5, [r6, #12]
 800d850:	e7da      	b.n	800d808 <_vfiprintf_r+0x20>
 800d852:	89ab      	ldrh	r3, [r5, #12]
 800d854:	0598      	lsls	r0, r3, #22
 800d856:	d4ed      	bmi.n	800d834 <_vfiprintf_r+0x4c>
 800d858:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d85a:	f7ff ff42 	bl	800d6e2 <__retarget_lock_release_recursive>
 800d85e:	e7e9      	b.n	800d834 <_vfiprintf_r+0x4c>
 800d860:	2300      	movs	r3, #0
 800d862:	9309      	str	r3, [sp, #36]	; 0x24
 800d864:	2320      	movs	r3, #32
 800d866:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d86a:	2330      	movs	r3, #48	; 0x30
 800d86c:	f04f 0901 	mov.w	r9, #1
 800d870:	f8cd 800c 	str.w	r8, [sp, #12]
 800d874:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800da34 <_vfiprintf_r+0x24c>
 800d878:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d87c:	4623      	mov	r3, r4
 800d87e:	469a      	mov	sl, r3
 800d880:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d884:	b10a      	cbz	r2, 800d88a <_vfiprintf_r+0xa2>
 800d886:	2a25      	cmp	r2, #37	; 0x25
 800d888:	d1f9      	bne.n	800d87e <_vfiprintf_r+0x96>
 800d88a:	ebba 0b04 	subs.w	fp, sl, r4
 800d88e:	d00b      	beq.n	800d8a8 <_vfiprintf_r+0xc0>
 800d890:	465b      	mov	r3, fp
 800d892:	4622      	mov	r2, r4
 800d894:	4629      	mov	r1, r5
 800d896:	4630      	mov	r0, r6
 800d898:	f7ff ff93 	bl	800d7c2 <__sfputs_r>
 800d89c:	3001      	adds	r0, #1
 800d89e:	f000 80aa 	beq.w	800d9f6 <_vfiprintf_r+0x20e>
 800d8a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8a4:	445a      	add	r2, fp
 800d8a6:	9209      	str	r2, [sp, #36]	; 0x24
 800d8a8:	f89a 3000 	ldrb.w	r3, [sl]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	f000 80a2 	beq.w	800d9f6 <_vfiprintf_r+0x20e>
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	f04f 32ff 	mov.w	r2, #4294967295
 800d8b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d8bc:	f10a 0a01 	add.w	sl, sl, #1
 800d8c0:	9304      	str	r3, [sp, #16]
 800d8c2:	9307      	str	r3, [sp, #28]
 800d8c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d8c8:	931a      	str	r3, [sp, #104]	; 0x68
 800d8ca:	4654      	mov	r4, sl
 800d8cc:	2205      	movs	r2, #5
 800d8ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8d2:	4858      	ldr	r0, [pc, #352]	; (800da34 <_vfiprintf_r+0x24c>)
 800d8d4:	f000 fd04 	bl	800e2e0 <memchr>
 800d8d8:	9a04      	ldr	r2, [sp, #16]
 800d8da:	b9d8      	cbnz	r0, 800d914 <_vfiprintf_r+0x12c>
 800d8dc:	06d1      	lsls	r1, r2, #27
 800d8de:	bf44      	itt	mi
 800d8e0:	2320      	movmi	r3, #32
 800d8e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8e6:	0713      	lsls	r3, r2, #28
 800d8e8:	bf44      	itt	mi
 800d8ea:	232b      	movmi	r3, #43	; 0x2b
 800d8ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8f0:	f89a 3000 	ldrb.w	r3, [sl]
 800d8f4:	2b2a      	cmp	r3, #42	; 0x2a
 800d8f6:	d015      	beq.n	800d924 <_vfiprintf_r+0x13c>
 800d8f8:	4654      	mov	r4, sl
 800d8fa:	2000      	movs	r0, #0
 800d8fc:	f04f 0c0a 	mov.w	ip, #10
 800d900:	9a07      	ldr	r2, [sp, #28]
 800d902:	4621      	mov	r1, r4
 800d904:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d908:	3b30      	subs	r3, #48	; 0x30
 800d90a:	2b09      	cmp	r3, #9
 800d90c:	d94e      	bls.n	800d9ac <_vfiprintf_r+0x1c4>
 800d90e:	b1b0      	cbz	r0, 800d93e <_vfiprintf_r+0x156>
 800d910:	9207      	str	r2, [sp, #28]
 800d912:	e014      	b.n	800d93e <_vfiprintf_r+0x156>
 800d914:	eba0 0308 	sub.w	r3, r0, r8
 800d918:	fa09 f303 	lsl.w	r3, r9, r3
 800d91c:	4313      	orrs	r3, r2
 800d91e:	46a2      	mov	sl, r4
 800d920:	9304      	str	r3, [sp, #16]
 800d922:	e7d2      	b.n	800d8ca <_vfiprintf_r+0xe2>
 800d924:	9b03      	ldr	r3, [sp, #12]
 800d926:	1d19      	adds	r1, r3, #4
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	9103      	str	r1, [sp, #12]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	bfbb      	ittet	lt
 800d930:	425b      	neglt	r3, r3
 800d932:	f042 0202 	orrlt.w	r2, r2, #2
 800d936:	9307      	strge	r3, [sp, #28]
 800d938:	9307      	strlt	r3, [sp, #28]
 800d93a:	bfb8      	it	lt
 800d93c:	9204      	strlt	r2, [sp, #16]
 800d93e:	7823      	ldrb	r3, [r4, #0]
 800d940:	2b2e      	cmp	r3, #46	; 0x2e
 800d942:	d10c      	bne.n	800d95e <_vfiprintf_r+0x176>
 800d944:	7863      	ldrb	r3, [r4, #1]
 800d946:	2b2a      	cmp	r3, #42	; 0x2a
 800d948:	d135      	bne.n	800d9b6 <_vfiprintf_r+0x1ce>
 800d94a:	9b03      	ldr	r3, [sp, #12]
 800d94c:	3402      	adds	r4, #2
 800d94e:	1d1a      	adds	r2, r3, #4
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	9203      	str	r2, [sp, #12]
 800d954:	2b00      	cmp	r3, #0
 800d956:	bfb8      	it	lt
 800d958:	f04f 33ff 	movlt.w	r3, #4294967295
 800d95c:	9305      	str	r3, [sp, #20]
 800d95e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800da44 <_vfiprintf_r+0x25c>
 800d962:	2203      	movs	r2, #3
 800d964:	4650      	mov	r0, sl
 800d966:	7821      	ldrb	r1, [r4, #0]
 800d968:	f000 fcba 	bl	800e2e0 <memchr>
 800d96c:	b140      	cbz	r0, 800d980 <_vfiprintf_r+0x198>
 800d96e:	2340      	movs	r3, #64	; 0x40
 800d970:	eba0 000a 	sub.w	r0, r0, sl
 800d974:	fa03 f000 	lsl.w	r0, r3, r0
 800d978:	9b04      	ldr	r3, [sp, #16]
 800d97a:	3401      	adds	r4, #1
 800d97c:	4303      	orrs	r3, r0
 800d97e:	9304      	str	r3, [sp, #16]
 800d980:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d984:	2206      	movs	r2, #6
 800d986:	482c      	ldr	r0, [pc, #176]	; (800da38 <_vfiprintf_r+0x250>)
 800d988:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d98c:	f000 fca8 	bl	800e2e0 <memchr>
 800d990:	2800      	cmp	r0, #0
 800d992:	d03f      	beq.n	800da14 <_vfiprintf_r+0x22c>
 800d994:	4b29      	ldr	r3, [pc, #164]	; (800da3c <_vfiprintf_r+0x254>)
 800d996:	bb1b      	cbnz	r3, 800d9e0 <_vfiprintf_r+0x1f8>
 800d998:	9b03      	ldr	r3, [sp, #12]
 800d99a:	3307      	adds	r3, #7
 800d99c:	f023 0307 	bic.w	r3, r3, #7
 800d9a0:	3308      	adds	r3, #8
 800d9a2:	9303      	str	r3, [sp, #12]
 800d9a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9a6:	443b      	add	r3, r7
 800d9a8:	9309      	str	r3, [sp, #36]	; 0x24
 800d9aa:	e767      	b.n	800d87c <_vfiprintf_r+0x94>
 800d9ac:	460c      	mov	r4, r1
 800d9ae:	2001      	movs	r0, #1
 800d9b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d9b4:	e7a5      	b.n	800d902 <_vfiprintf_r+0x11a>
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	f04f 0c0a 	mov.w	ip, #10
 800d9bc:	4619      	mov	r1, r3
 800d9be:	3401      	adds	r4, #1
 800d9c0:	9305      	str	r3, [sp, #20]
 800d9c2:	4620      	mov	r0, r4
 800d9c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9c8:	3a30      	subs	r2, #48	; 0x30
 800d9ca:	2a09      	cmp	r2, #9
 800d9cc:	d903      	bls.n	800d9d6 <_vfiprintf_r+0x1ee>
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d0c5      	beq.n	800d95e <_vfiprintf_r+0x176>
 800d9d2:	9105      	str	r1, [sp, #20]
 800d9d4:	e7c3      	b.n	800d95e <_vfiprintf_r+0x176>
 800d9d6:	4604      	mov	r4, r0
 800d9d8:	2301      	movs	r3, #1
 800d9da:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9de:	e7f0      	b.n	800d9c2 <_vfiprintf_r+0x1da>
 800d9e0:	ab03      	add	r3, sp, #12
 800d9e2:	9300      	str	r3, [sp, #0]
 800d9e4:	462a      	mov	r2, r5
 800d9e6:	4630      	mov	r0, r6
 800d9e8:	4b15      	ldr	r3, [pc, #84]	; (800da40 <_vfiprintf_r+0x258>)
 800d9ea:	a904      	add	r1, sp, #16
 800d9ec:	f3af 8000 	nop.w
 800d9f0:	4607      	mov	r7, r0
 800d9f2:	1c78      	adds	r0, r7, #1
 800d9f4:	d1d6      	bne.n	800d9a4 <_vfiprintf_r+0x1bc>
 800d9f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d9f8:	07d9      	lsls	r1, r3, #31
 800d9fa:	d405      	bmi.n	800da08 <_vfiprintf_r+0x220>
 800d9fc:	89ab      	ldrh	r3, [r5, #12]
 800d9fe:	059a      	lsls	r2, r3, #22
 800da00:	d402      	bmi.n	800da08 <_vfiprintf_r+0x220>
 800da02:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da04:	f7ff fe6d 	bl	800d6e2 <__retarget_lock_release_recursive>
 800da08:	89ab      	ldrh	r3, [r5, #12]
 800da0a:	065b      	lsls	r3, r3, #25
 800da0c:	f53f af12 	bmi.w	800d834 <_vfiprintf_r+0x4c>
 800da10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da12:	e711      	b.n	800d838 <_vfiprintf_r+0x50>
 800da14:	ab03      	add	r3, sp, #12
 800da16:	9300      	str	r3, [sp, #0]
 800da18:	462a      	mov	r2, r5
 800da1a:	4630      	mov	r0, r6
 800da1c:	4b08      	ldr	r3, [pc, #32]	; (800da40 <_vfiprintf_r+0x258>)
 800da1e:	a904      	add	r1, sp, #16
 800da20:	f000 f882 	bl	800db28 <_printf_i>
 800da24:	e7e4      	b.n	800d9f0 <_vfiprintf_r+0x208>
 800da26:	bf00      	nop
 800da28:	0800f6c0 	.word	0x0800f6c0
 800da2c:	0800f6e0 	.word	0x0800f6e0
 800da30:	0800f6a0 	.word	0x0800f6a0
 800da34:	0800f700 	.word	0x0800f700
 800da38:	0800f70a 	.word	0x0800f70a
 800da3c:	00000000 	.word	0x00000000
 800da40:	0800d7c3 	.word	0x0800d7c3
 800da44:	0800f706 	.word	0x0800f706

0800da48 <_printf_common>:
 800da48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da4c:	4616      	mov	r6, r2
 800da4e:	4699      	mov	r9, r3
 800da50:	688a      	ldr	r2, [r1, #8]
 800da52:	690b      	ldr	r3, [r1, #16]
 800da54:	4607      	mov	r7, r0
 800da56:	4293      	cmp	r3, r2
 800da58:	bfb8      	it	lt
 800da5a:	4613      	movlt	r3, r2
 800da5c:	6033      	str	r3, [r6, #0]
 800da5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800da62:	460c      	mov	r4, r1
 800da64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800da68:	b10a      	cbz	r2, 800da6e <_printf_common+0x26>
 800da6a:	3301      	adds	r3, #1
 800da6c:	6033      	str	r3, [r6, #0]
 800da6e:	6823      	ldr	r3, [r4, #0]
 800da70:	0699      	lsls	r1, r3, #26
 800da72:	bf42      	ittt	mi
 800da74:	6833      	ldrmi	r3, [r6, #0]
 800da76:	3302      	addmi	r3, #2
 800da78:	6033      	strmi	r3, [r6, #0]
 800da7a:	6825      	ldr	r5, [r4, #0]
 800da7c:	f015 0506 	ands.w	r5, r5, #6
 800da80:	d106      	bne.n	800da90 <_printf_common+0x48>
 800da82:	f104 0a19 	add.w	sl, r4, #25
 800da86:	68e3      	ldr	r3, [r4, #12]
 800da88:	6832      	ldr	r2, [r6, #0]
 800da8a:	1a9b      	subs	r3, r3, r2
 800da8c:	42ab      	cmp	r3, r5
 800da8e:	dc28      	bgt.n	800dae2 <_printf_common+0x9a>
 800da90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800da94:	1e13      	subs	r3, r2, #0
 800da96:	6822      	ldr	r2, [r4, #0]
 800da98:	bf18      	it	ne
 800da9a:	2301      	movne	r3, #1
 800da9c:	0692      	lsls	r2, r2, #26
 800da9e:	d42d      	bmi.n	800dafc <_printf_common+0xb4>
 800daa0:	4649      	mov	r1, r9
 800daa2:	4638      	mov	r0, r7
 800daa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800daa8:	47c0      	blx	r8
 800daaa:	3001      	adds	r0, #1
 800daac:	d020      	beq.n	800daf0 <_printf_common+0xa8>
 800daae:	6823      	ldr	r3, [r4, #0]
 800dab0:	68e5      	ldr	r5, [r4, #12]
 800dab2:	f003 0306 	and.w	r3, r3, #6
 800dab6:	2b04      	cmp	r3, #4
 800dab8:	bf18      	it	ne
 800daba:	2500      	movne	r5, #0
 800dabc:	6832      	ldr	r2, [r6, #0]
 800dabe:	f04f 0600 	mov.w	r6, #0
 800dac2:	68a3      	ldr	r3, [r4, #8]
 800dac4:	bf08      	it	eq
 800dac6:	1aad      	subeq	r5, r5, r2
 800dac8:	6922      	ldr	r2, [r4, #16]
 800daca:	bf08      	it	eq
 800dacc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dad0:	4293      	cmp	r3, r2
 800dad2:	bfc4      	itt	gt
 800dad4:	1a9b      	subgt	r3, r3, r2
 800dad6:	18ed      	addgt	r5, r5, r3
 800dad8:	341a      	adds	r4, #26
 800dada:	42b5      	cmp	r5, r6
 800dadc:	d11a      	bne.n	800db14 <_printf_common+0xcc>
 800dade:	2000      	movs	r0, #0
 800dae0:	e008      	b.n	800daf4 <_printf_common+0xac>
 800dae2:	2301      	movs	r3, #1
 800dae4:	4652      	mov	r2, sl
 800dae6:	4649      	mov	r1, r9
 800dae8:	4638      	mov	r0, r7
 800daea:	47c0      	blx	r8
 800daec:	3001      	adds	r0, #1
 800daee:	d103      	bne.n	800daf8 <_printf_common+0xb0>
 800daf0:	f04f 30ff 	mov.w	r0, #4294967295
 800daf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daf8:	3501      	adds	r5, #1
 800dafa:	e7c4      	b.n	800da86 <_printf_common+0x3e>
 800dafc:	2030      	movs	r0, #48	; 0x30
 800dafe:	18e1      	adds	r1, r4, r3
 800db00:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800db04:	1c5a      	adds	r2, r3, #1
 800db06:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800db0a:	4422      	add	r2, r4
 800db0c:	3302      	adds	r3, #2
 800db0e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800db12:	e7c5      	b.n	800daa0 <_printf_common+0x58>
 800db14:	2301      	movs	r3, #1
 800db16:	4622      	mov	r2, r4
 800db18:	4649      	mov	r1, r9
 800db1a:	4638      	mov	r0, r7
 800db1c:	47c0      	blx	r8
 800db1e:	3001      	adds	r0, #1
 800db20:	d0e6      	beq.n	800daf0 <_printf_common+0xa8>
 800db22:	3601      	adds	r6, #1
 800db24:	e7d9      	b.n	800dada <_printf_common+0x92>
	...

0800db28 <_printf_i>:
 800db28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db2c:	460c      	mov	r4, r1
 800db2e:	7e27      	ldrb	r7, [r4, #24]
 800db30:	4691      	mov	r9, r2
 800db32:	2f78      	cmp	r7, #120	; 0x78
 800db34:	4680      	mov	r8, r0
 800db36:	469a      	mov	sl, r3
 800db38:	990c      	ldr	r1, [sp, #48]	; 0x30
 800db3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800db3e:	d807      	bhi.n	800db50 <_printf_i+0x28>
 800db40:	2f62      	cmp	r7, #98	; 0x62
 800db42:	d80a      	bhi.n	800db5a <_printf_i+0x32>
 800db44:	2f00      	cmp	r7, #0
 800db46:	f000 80d9 	beq.w	800dcfc <_printf_i+0x1d4>
 800db4a:	2f58      	cmp	r7, #88	; 0x58
 800db4c:	f000 80a4 	beq.w	800dc98 <_printf_i+0x170>
 800db50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800db54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800db58:	e03a      	b.n	800dbd0 <_printf_i+0xa8>
 800db5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800db5e:	2b15      	cmp	r3, #21
 800db60:	d8f6      	bhi.n	800db50 <_printf_i+0x28>
 800db62:	a001      	add	r0, pc, #4	; (adr r0, 800db68 <_printf_i+0x40>)
 800db64:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800db68:	0800dbc1 	.word	0x0800dbc1
 800db6c:	0800dbd5 	.word	0x0800dbd5
 800db70:	0800db51 	.word	0x0800db51
 800db74:	0800db51 	.word	0x0800db51
 800db78:	0800db51 	.word	0x0800db51
 800db7c:	0800db51 	.word	0x0800db51
 800db80:	0800dbd5 	.word	0x0800dbd5
 800db84:	0800db51 	.word	0x0800db51
 800db88:	0800db51 	.word	0x0800db51
 800db8c:	0800db51 	.word	0x0800db51
 800db90:	0800db51 	.word	0x0800db51
 800db94:	0800dce3 	.word	0x0800dce3
 800db98:	0800dc05 	.word	0x0800dc05
 800db9c:	0800dcc5 	.word	0x0800dcc5
 800dba0:	0800db51 	.word	0x0800db51
 800dba4:	0800db51 	.word	0x0800db51
 800dba8:	0800dd05 	.word	0x0800dd05
 800dbac:	0800db51 	.word	0x0800db51
 800dbb0:	0800dc05 	.word	0x0800dc05
 800dbb4:	0800db51 	.word	0x0800db51
 800dbb8:	0800db51 	.word	0x0800db51
 800dbbc:	0800dccd 	.word	0x0800dccd
 800dbc0:	680b      	ldr	r3, [r1, #0]
 800dbc2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800dbc6:	1d1a      	adds	r2, r3, #4
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	600a      	str	r2, [r1, #0]
 800dbcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dbd0:	2301      	movs	r3, #1
 800dbd2:	e0a4      	b.n	800dd1e <_printf_i+0x1f6>
 800dbd4:	6825      	ldr	r5, [r4, #0]
 800dbd6:	6808      	ldr	r0, [r1, #0]
 800dbd8:	062e      	lsls	r6, r5, #24
 800dbda:	f100 0304 	add.w	r3, r0, #4
 800dbde:	d50a      	bpl.n	800dbf6 <_printf_i+0xce>
 800dbe0:	6805      	ldr	r5, [r0, #0]
 800dbe2:	600b      	str	r3, [r1, #0]
 800dbe4:	2d00      	cmp	r5, #0
 800dbe6:	da03      	bge.n	800dbf0 <_printf_i+0xc8>
 800dbe8:	232d      	movs	r3, #45	; 0x2d
 800dbea:	426d      	negs	r5, r5
 800dbec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dbf0:	230a      	movs	r3, #10
 800dbf2:	485e      	ldr	r0, [pc, #376]	; (800dd6c <_printf_i+0x244>)
 800dbf4:	e019      	b.n	800dc2a <_printf_i+0x102>
 800dbf6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800dbfa:	6805      	ldr	r5, [r0, #0]
 800dbfc:	600b      	str	r3, [r1, #0]
 800dbfe:	bf18      	it	ne
 800dc00:	b22d      	sxthne	r5, r5
 800dc02:	e7ef      	b.n	800dbe4 <_printf_i+0xbc>
 800dc04:	680b      	ldr	r3, [r1, #0]
 800dc06:	6825      	ldr	r5, [r4, #0]
 800dc08:	1d18      	adds	r0, r3, #4
 800dc0a:	6008      	str	r0, [r1, #0]
 800dc0c:	0628      	lsls	r0, r5, #24
 800dc0e:	d501      	bpl.n	800dc14 <_printf_i+0xec>
 800dc10:	681d      	ldr	r5, [r3, #0]
 800dc12:	e002      	b.n	800dc1a <_printf_i+0xf2>
 800dc14:	0669      	lsls	r1, r5, #25
 800dc16:	d5fb      	bpl.n	800dc10 <_printf_i+0xe8>
 800dc18:	881d      	ldrh	r5, [r3, #0]
 800dc1a:	2f6f      	cmp	r7, #111	; 0x6f
 800dc1c:	bf0c      	ite	eq
 800dc1e:	2308      	moveq	r3, #8
 800dc20:	230a      	movne	r3, #10
 800dc22:	4852      	ldr	r0, [pc, #328]	; (800dd6c <_printf_i+0x244>)
 800dc24:	2100      	movs	r1, #0
 800dc26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dc2a:	6866      	ldr	r6, [r4, #4]
 800dc2c:	2e00      	cmp	r6, #0
 800dc2e:	bfa8      	it	ge
 800dc30:	6821      	ldrge	r1, [r4, #0]
 800dc32:	60a6      	str	r6, [r4, #8]
 800dc34:	bfa4      	itt	ge
 800dc36:	f021 0104 	bicge.w	r1, r1, #4
 800dc3a:	6021      	strge	r1, [r4, #0]
 800dc3c:	b90d      	cbnz	r5, 800dc42 <_printf_i+0x11a>
 800dc3e:	2e00      	cmp	r6, #0
 800dc40:	d04d      	beq.n	800dcde <_printf_i+0x1b6>
 800dc42:	4616      	mov	r6, r2
 800dc44:	fbb5 f1f3 	udiv	r1, r5, r3
 800dc48:	fb03 5711 	mls	r7, r3, r1, r5
 800dc4c:	5dc7      	ldrb	r7, [r0, r7]
 800dc4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dc52:	462f      	mov	r7, r5
 800dc54:	42bb      	cmp	r3, r7
 800dc56:	460d      	mov	r5, r1
 800dc58:	d9f4      	bls.n	800dc44 <_printf_i+0x11c>
 800dc5a:	2b08      	cmp	r3, #8
 800dc5c:	d10b      	bne.n	800dc76 <_printf_i+0x14e>
 800dc5e:	6823      	ldr	r3, [r4, #0]
 800dc60:	07df      	lsls	r7, r3, #31
 800dc62:	d508      	bpl.n	800dc76 <_printf_i+0x14e>
 800dc64:	6923      	ldr	r3, [r4, #16]
 800dc66:	6861      	ldr	r1, [r4, #4]
 800dc68:	4299      	cmp	r1, r3
 800dc6a:	bfde      	ittt	le
 800dc6c:	2330      	movle	r3, #48	; 0x30
 800dc6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dc72:	f106 36ff 	addle.w	r6, r6, #4294967295
 800dc76:	1b92      	subs	r2, r2, r6
 800dc78:	6122      	str	r2, [r4, #16]
 800dc7a:	464b      	mov	r3, r9
 800dc7c:	4621      	mov	r1, r4
 800dc7e:	4640      	mov	r0, r8
 800dc80:	f8cd a000 	str.w	sl, [sp]
 800dc84:	aa03      	add	r2, sp, #12
 800dc86:	f7ff fedf 	bl	800da48 <_printf_common>
 800dc8a:	3001      	adds	r0, #1
 800dc8c:	d14c      	bne.n	800dd28 <_printf_i+0x200>
 800dc8e:	f04f 30ff 	mov.w	r0, #4294967295
 800dc92:	b004      	add	sp, #16
 800dc94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc98:	4834      	ldr	r0, [pc, #208]	; (800dd6c <_printf_i+0x244>)
 800dc9a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800dc9e:	680e      	ldr	r6, [r1, #0]
 800dca0:	6823      	ldr	r3, [r4, #0]
 800dca2:	f856 5b04 	ldr.w	r5, [r6], #4
 800dca6:	061f      	lsls	r7, r3, #24
 800dca8:	600e      	str	r6, [r1, #0]
 800dcaa:	d514      	bpl.n	800dcd6 <_printf_i+0x1ae>
 800dcac:	07d9      	lsls	r1, r3, #31
 800dcae:	bf44      	itt	mi
 800dcb0:	f043 0320 	orrmi.w	r3, r3, #32
 800dcb4:	6023      	strmi	r3, [r4, #0]
 800dcb6:	b91d      	cbnz	r5, 800dcc0 <_printf_i+0x198>
 800dcb8:	6823      	ldr	r3, [r4, #0]
 800dcba:	f023 0320 	bic.w	r3, r3, #32
 800dcbe:	6023      	str	r3, [r4, #0]
 800dcc0:	2310      	movs	r3, #16
 800dcc2:	e7af      	b.n	800dc24 <_printf_i+0xfc>
 800dcc4:	6823      	ldr	r3, [r4, #0]
 800dcc6:	f043 0320 	orr.w	r3, r3, #32
 800dcca:	6023      	str	r3, [r4, #0]
 800dccc:	2378      	movs	r3, #120	; 0x78
 800dcce:	4828      	ldr	r0, [pc, #160]	; (800dd70 <_printf_i+0x248>)
 800dcd0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dcd4:	e7e3      	b.n	800dc9e <_printf_i+0x176>
 800dcd6:	065e      	lsls	r6, r3, #25
 800dcd8:	bf48      	it	mi
 800dcda:	b2ad      	uxthmi	r5, r5
 800dcdc:	e7e6      	b.n	800dcac <_printf_i+0x184>
 800dcde:	4616      	mov	r6, r2
 800dce0:	e7bb      	b.n	800dc5a <_printf_i+0x132>
 800dce2:	680b      	ldr	r3, [r1, #0]
 800dce4:	6826      	ldr	r6, [r4, #0]
 800dce6:	1d1d      	adds	r5, r3, #4
 800dce8:	6960      	ldr	r0, [r4, #20]
 800dcea:	600d      	str	r5, [r1, #0]
 800dcec:	0635      	lsls	r5, r6, #24
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	d501      	bpl.n	800dcf6 <_printf_i+0x1ce>
 800dcf2:	6018      	str	r0, [r3, #0]
 800dcf4:	e002      	b.n	800dcfc <_printf_i+0x1d4>
 800dcf6:	0671      	lsls	r1, r6, #25
 800dcf8:	d5fb      	bpl.n	800dcf2 <_printf_i+0x1ca>
 800dcfa:	8018      	strh	r0, [r3, #0]
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	4616      	mov	r6, r2
 800dd00:	6123      	str	r3, [r4, #16]
 800dd02:	e7ba      	b.n	800dc7a <_printf_i+0x152>
 800dd04:	680b      	ldr	r3, [r1, #0]
 800dd06:	1d1a      	adds	r2, r3, #4
 800dd08:	600a      	str	r2, [r1, #0]
 800dd0a:	681e      	ldr	r6, [r3, #0]
 800dd0c:	2100      	movs	r1, #0
 800dd0e:	4630      	mov	r0, r6
 800dd10:	6862      	ldr	r2, [r4, #4]
 800dd12:	f000 fae5 	bl	800e2e0 <memchr>
 800dd16:	b108      	cbz	r0, 800dd1c <_printf_i+0x1f4>
 800dd18:	1b80      	subs	r0, r0, r6
 800dd1a:	6060      	str	r0, [r4, #4]
 800dd1c:	6863      	ldr	r3, [r4, #4]
 800dd1e:	6123      	str	r3, [r4, #16]
 800dd20:	2300      	movs	r3, #0
 800dd22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd26:	e7a8      	b.n	800dc7a <_printf_i+0x152>
 800dd28:	4632      	mov	r2, r6
 800dd2a:	4649      	mov	r1, r9
 800dd2c:	4640      	mov	r0, r8
 800dd2e:	6923      	ldr	r3, [r4, #16]
 800dd30:	47d0      	blx	sl
 800dd32:	3001      	adds	r0, #1
 800dd34:	d0ab      	beq.n	800dc8e <_printf_i+0x166>
 800dd36:	6823      	ldr	r3, [r4, #0]
 800dd38:	079b      	lsls	r3, r3, #30
 800dd3a:	d413      	bmi.n	800dd64 <_printf_i+0x23c>
 800dd3c:	68e0      	ldr	r0, [r4, #12]
 800dd3e:	9b03      	ldr	r3, [sp, #12]
 800dd40:	4298      	cmp	r0, r3
 800dd42:	bfb8      	it	lt
 800dd44:	4618      	movlt	r0, r3
 800dd46:	e7a4      	b.n	800dc92 <_printf_i+0x16a>
 800dd48:	2301      	movs	r3, #1
 800dd4a:	4632      	mov	r2, r6
 800dd4c:	4649      	mov	r1, r9
 800dd4e:	4640      	mov	r0, r8
 800dd50:	47d0      	blx	sl
 800dd52:	3001      	adds	r0, #1
 800dd54:	d09b      	beq.n	800dc8e <_printf_i+0x166>
 800dd56:	3501      	adds	r5, #1
 800dd58:	68e3      	ldr	r3, [r4, #12]
 800dd5a:	9903      	ldr	r1, [sp, #12]
 800dd5c:	1a5b      	subs	r3, r3, r1
 800dd5e:	42ab      	cmp	r3, r5
 800dd60:	dcf2      	bgt.n	800dd48 <_printf_i+0x220>
 800dd62:	e7eb      	b.n	800dd3c <_printf_i+0x214>
 800dd64:	2500      	movs	r5, #0
 800dd66:	f104 0619 	add.w	r6, r4, #25
 800dd6a:	e7f5      	b.n	800dd58 <_printf_i+0x230>
 800dd6c:	0800f711 	.word	0x0800f711
 800dd70:	0800f722 	.word	0x0800f722

0800dd74 <_putc_r>:
 800dd74:	b570      	push	{r4, r5, r6, lr}
 800dd76:	460d      	mov	r5, r1
 800dd78:	4614      	mov	r4, r2
 800dd7a:	4606      	mov	r6, r0
 800dd7c:	b118      	cbz	r0, 800dd86 <_putc_r+0x12>
 800dd7e:	6983      	ldr	r3, [r0, #24]
 800dd80:	b90b      	cbnz	r3, 800dd86 <_putc_r+0x12>
 800dd82:	f7ff fc0f 	bl	800d5a4 <__sinit>
 800dd86:	4b1c      	ldr	r3, [pc, #112]	; (800ddf8 <_putc_r+0x84>)
 800dd88:	429c      	cmp	r4, r3
 800dd8a:	d124      	bne.n	800ddd6 <_putc_r+0x62>
 800dd8c:	6874      	ldr	r4, [r6, #4]
 800dd8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dd90:	07d8      	lsls	r0, r3, #31
 800dd92:	d405      	bmi.n	800dda0 <_putc_r+0x2c>
 800dd94:	89a3      	ldrh	r3, [r4, #12]
 800dd96:	0599      	lsls	r1, r3, #22
 800dd98:	d402      	bmi.n	800dda0 <_putc_r+0x2c>
 800dd9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd9c:	f7ff fca0 	bl	800d6e0 <__retarget_lock_acquire_recursive>
 800dda0:	68a3      	ldr	r3, [r4, #8]
 800dda2:	3b01      	subs	r3, #1
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	60a3      	str	r3, [r4, #8]
 800dda8:	da05      	bge.n	800ddb6 <_putc_r+0x42>
 800ddaa:	69a2      	ldr	r2, [r4, #24]
 800ddac:	4293      	cmp	r3, r2
 800ddae:	db1c      	blt.n	800ddea <_putc_r+0x76>
 800ddb0:	b2eb      	uxtb	r3, r5
 800ddb2:	2b0a      	cmp	r3, #10
 800ddb4:	d019      	beq.n	800ddea <_putc_r+0x76>
 800ddb6:	6823      	ldr	r3, [r4, #0]
 800ddb8:	1c5a      	adds	r2, r3, #1
 800ddba:	6022      	str	r2, [r4, #0]
 800ddbc:	701d      	strb	r5, [r3, #0]
 800ddbe:	b2ed      	uxtb	r5, r5
 800ddc0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ddc2:	07da      	lsls	r2, r3, #31
 800ddc4:	d405      	bmi.n	800ddd2 <_putc_r+0x5e>
 800ddc6:	89a3      	ldrh	r3, [r4, #12]
 800ddc8:	059b      	lsls	r3, r3, #22
 800ddca:	d402      	bmi.n	800ddd2 <_putc_r+0x5e>
 800ddcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ddce:	f7ff fc88 	bl	800d6e2 <__retarget_lock_release_recursive>
 800ddd2:	4628      	mov	r0, r5
 800ddd4:	bd70      	pop	{r4, r5, r6, pc}
 800ddd6:	4b09      	ldr	r3, [pc, #36]	; (800ddfc <_putc_r+0x88>)
 800ddd8:	429c      	cmp	r4, r3
 800ddda:	d101      	bne.n	800dde0 <_putc_r+0x6c>
 800dddc:	68b4      	ldr	r4, [r6, #8]
 800ddde:	e7d6      	b.n	800dd8e <_putc_r+0x1a>
 800dde0:	4b07      	ldr	r3, [pc, #28]	; (800de00 <_putc_r+0x8c>)
 800dde2:	429c      	cmp	r4, r3
 800dde4:	bf08      	it	eq
 800dde6:	68f4      	ldreq	r4, [r6, #12]
 800dde8:	e7d1      	b.n	800dd8e <_putc_r+0x1a>
 800ddea:	4629      	mov	r1, r5
 800ddec:	4622      	mov	r2, r4
 800ddee:	4630      	mov	r0, r6
 800ddf0:	f000 f85c 	bl	800deac <__swbuf_r>
 800ddf4:	4605      	mov	r5, r0
 800ddf6:	e7e3      	b.n	800ddc0 <_putc_r+0x4c>
 800ddf8:	0800f6c0 	.word	0x0800f6c0
 800ddfc:	0800f6e0 	.word	0x0800f6e0
 800de00:	0800f6a0 	.word	0x0800f6a0

0800de04 <_sbrk_r>:
 800de04:	b538      	push	{r3, r4, r5, lr}
 800de06:	2300      	movs	r3, #0
 800de08:	4d05      	ldr	r5, [pc, #20]	; (800de20 <_sbrk_r+0x1c>)
 800de0a:	4604      	mov	r4, r0
 800de0c:	4608      	mov	r0, r1
 800de0e:	602b      	str	r3, [r5, #0]
 800de10:	f7f6 ffc0 	bl	8004d94 <_sbrk>
 800de14:	1c43      	adds	r3, r0, #1
 800de16:	d102      	bne.n	800de1e <_sbrk_r+0x1a>
 800de18:	682b      	ldr	r3, [r5, #0]
 800de1a:	b103      	cbz	r3, 800de1e <_sbrk_r+0x1a>
 800de1c:	6023      	str	r3, [r4, #0]
 800de1e:	bd38      	pop	{r3, r4, r5, pc}
 800de20:	200030e0 	.word	0x200030e0

0800de24 <__sread>:
 800de24:	b510      	push	{r4, lr}
 800de26:	460c      	mov	r4, r1
 800de28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de2c:	f000 fabe 	bl	800e3ac <_read_r>
 800de30:	2800      	cmp	r0, #0
 800de32:	bfab      	itete	ge
 800de34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800de36:	89a3      	ldrhlt	r3, [r4, #12]
 800de38:	181b      	addge	r3, r3, r0
 800de3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800de3e:	bfac      	ite	ge
 800de40:	6563      	strge	r3, [r4, #84]	; 0x54
 800de42:	81a3      	strhlt	r3, [r4, #12]
 800de44:	bd10      	pop	{r4, pc}

0800de46 <__swrite>:
 800de46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de4a:	461f      	mov	r7, r3
 800de4c:	898b      	ldrh	r3, [r1, #12]
 800de4e:	4605      	mov	r5, r0
 800de50:	05db      	lsls	r3, r3, #23
 800de52:	460c      	mov	r4, r1
 800de54:	4616      	mov	r6, r2
 800de56:	d505      	bpl.n	800de64 <__swrite+0x1e>
 800de58:	2302      	movs	r3, #2
 800de5a:	2200      	movs	r2, #0
 800de5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de60:	f000 f9c8 	bl	800e1f4 <_lseek_r>
 800de64:	89a3      	ldrh	r3, [r4, #12]
 800de66:	4632      	mov	r2, r6
 800de68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800de6c:	81a3      	strh	r3, [r4, #12]
 800de6e:	4628      	mov	r0, r5
 800de70:	463b      	mov	r3, r7
 800de72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de7a:	f000 b869 	b.w	800df50 <_write_r>

0800de7e <__sseek>:
 800de7e:	b510      	push	{r4, lr}
 800de80:	460c      	mov	r4, r1
 800de82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de86:	f000 f9b5 	bl	800e1f4 <_lseek_r>
 800de8a:	1c43      	adds	r3, r0, #1
 800de8c:	89a3      	ldrh	r3, [r4, #12]
 800de8e:	bf15      	itete	ne
 800de90:	6560      	strne	r0, [r4, #84]	; 0x54
 800de92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800de96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800de9a:	81a3      	strheq	r3, [r4, #12]
 800de9c:	bf18      	it	ne
 800de9e:	81a3      	strhne	r3, [r4, #12]
 800dea0:	bd10      	pop	{r4, pc}

0800dea2 <__sclose>:
 800dea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dea6:	f000 b8d3 	b.w	800e050 <_close_r>
	...

0800deac <__swbuf_r>:
 800deac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deae:	460e      	mov	r6, r1
 800deb0:	4614      	mov	r4, r2
 800deb2:	4605      	mov	r5, r0
 800deb4:	b118      	cbz	r0, 800debe <__swbuf_r+0x12>
 800deb6:	6983      	ldr	r3, [r0, #24]
 800deb8:	b90b      	cbnz	r3, 800debe <__swbuf_r+0x12>
 800deba:	f7ff fb73 	bl	800d5a4 <__sinit>
 800debe:	4b21      	ldr	r3, [pc, #132]	; (800df44 <__swbuf_r+0x98>)
 800dec0:	429c      	cmp	r4, r3
 800dec2:	d12b      	bne.n	800df1c <__swbuf_r+0x70>
 800dec4:	686c      	ldr	r4, [r5, #4]
 800dec6:	69a3      	ldr	r3, [r4, #24]
 800dec8:	60a3      	str	r3, [r4, #8]
 800deca:	89a3      	ldrh	r3, [r4, #12]
 800decc:	071a      	lsls	r2, r3, #28
 800dece:	d52f      	bpl.n	800df30 <__swbuf_r+0x84>
 800ded0:	6923      	ldr	r3, [r4, #16]
 800ded2:	b36b      	cbz	r3, 800df30 <__swbuf_r+0x84>
 800ded4:	6923      	ldr	r3, [r4, #16]
 800ded6:	6820      	ldr	r0, [r4, #0]
 800ded8:	b2f6      	uxtb	r6, r6
 800deda:	1ac0      	subs	r0, r0, r3
 800dedc:	6963      	ldr	r3, [r4, #20]
 800dede:	4637      	mov	r7, r6
 800dee0:	4283      	cmp	r3, r0
 800dee2:	dc04      	bgt.n	800deee <__swbuf_r+0x42>
 800dee4:	4621      	mov	r1, r4
 800dee6:	4628      	mov	r0, r5
 800dee8:	f000 f948 	bl	800e17c <_fflush_r>
 800deec:	bb30      	cbnz	r0, 800df3c <__swbuf_r+0x90>
 800deee:	68a3      	ldr	r3, [r4, #8]
 800def0:	3001      	adds	r0, #1
 800def2:	3b01      	subs	r3, #1
 800def4:	60a3      	str	r3, [r4, #8]
 800def6:	6823      	ldr	r3, [r4, #0]
 800def8:	1c5a      	adds	r2, r3, #1
 800defa:	6022      	str	r2, [r4, #0]
 800defc:	701e      	strb	r6, [r3, #0]
 800defe:	6963      	ldr	r3, [r4, #20]
 800df00:	4283      	cmp	r3, r0
 800df02:	d004      	beq.n	800df0e <__swbuf_r+0x62>
 800df04:	89a3      	ldrh	r3, [r4, #12]
 800df06:	07db      	lsls	r3, r3, #31
 800df08:	d506      	bpl.n	800df18 <__swbuf_r+0x6c>
 800df0a:	2e0a      	cmp	r6, #10
 800df0c:	d104      	bne.n	800df18 <__swbuf_r+0x6c>
 800df0e:	4621      	mov	r1, r4
 800df10:	4628      	mov	r0, r5
 800df12:	f000 f933 	bl	800e17c <_fflush_r>
 800df16:	b988      	cbnz	r0, 800df3c <__swbuf_r+0x90>
 800df18:	4638      	mov	r0, r7
 800df1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df1c:	4b0a      	ldr	r3, [pc, #40]	; (800df48 <__swbuf_r+0x9c>)
 800df1e:	429c      	cmp	r4, r3
 800df20:	d101      	bne.n	800df26 <__swbuf_r+0x7a>
 800df22:	68ac      	ldr	r4, [r5, #8]
 800df24:	e7cf      	b.n	800dec6 <__swbuf_r+0x1a>
 800df26:	4b09      	ldr	r3, [pc, #36]	; (800df4c <__swbuf_r+0xa0>)
 800df28:	429c      	cmp	r4, r3
 800df2a:	bf08      	it	eq
 800df2c:	68ec      	ldreq	r4, [r5, #12]
 800df2e:	e7ca      	b.n	800dec6 <__swbuf_r+0x1a>
 800df30:	4621      	mov	r1, r4
 800df32:	4628      	mov	r0, r5
 800df34:	f000 f81e 	bl	800df74 <__swsetup_r>
 800df38:	2800      	cmp	r0, #0
 800df3a:	d0cb      	beq.n	800ded4 <__swbuf_r+0x28>
 800df3c:	f04f 37ff 	mov.w	r7, #4294967295
 800df40:	e7ea      	b.n	800df18 <__swbuf_r+0x6c>
 800df42:	bf00      	nop
 800df44:	0800f6c0 	.word	0x0800f6c0
 800df48:	0800f6e0 	.word	0x0800f6e0
 800df4c:	0800f6a0 	.word	0x0800f6a0

0800df50 <_write_r>:
 800df50:	b538      	push	{r3, r4, r5, lr}
 800df52:	4604      	mov	r4, r0
 800df54:	4608      	mov	r0, r1
 800df56:	4611      	mov	r1, r2
 800df58:	2200      	movs	r2, #0
 800df5a:	4d05      	ldr	r5, [pc, #20]	; (800df70 <_write_r+0x20>)
 800df5c:	602a      	str	r2, [r5, #0]
 800df5e:	461a      	mov	r2, r3
 800df60:	f7f6 fecb 	bl	8004cfa <_write>
 800df64:	1c43      	adds	r3, r0, #1
 800df66:	d102      	bne.n	800df6e <_write_r+0x1e>
 800df68:	682b      	ldr	r3, [r5, #0]
 800df6a:	b103      	cbz	r3, 800df6e <_write_r+0x1e>
 800df6c:	6023      	str	r3, [r4, #0]
 800df6e:	bd38      	pop	{r3, r4, r5, pc}
 800df70:	200030e0 	.word	0x200030e0

0800df74 <__swsetup_r>:
 800df74:	4b32      	ldr	r3, [pc, #200]	; (800e040 <__swsetup_r+0xcc>)
 800df76:	b570      	push	{r4, r5, r6, lr}
 800df78:	681d      	ldr	r5, [r3, #0]
 800df7a:	4606      	mov	r6, r0
 800df7c:	460c      	mov	r4, r1
 800df7e:	b125      	cbz	r5, 800df8a <__swsetup_r+0x16>
 800df80:	69ab      	ldr	r3, [r5, #24]
 800df82:	b913      	cbnz	r3, 800df8a <__swsetup_r+0x16>
 800df84:	4628      	mov	r0, r5
 800df86:	f7ff fb0d 	bl	800d5a4 <__sinit>
 800df8a:	4b2e      	ldr	r3, [pc, #184]	; (800e044 <__swsetup_r+0xd0>)
 800df8c:	429c      	cmp	r4, r3
 800df8e:	d10f      	bne.n	800dfb0 <__swsetup_r+0x3c>
 800df90:	686c      	ldr	r4, [r5, #4]
 800df92:	89a3      	ldrh	r3, [r4, #12]
 800df94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df98:	0719      	lsls	r1, r3, #28
 800df9a:	d42c      	bmi.n	800dff6 <__swsetup_r+0x82>
 800df9c:	06dd      	lsls	r5, r3, #27
 800df9e:	d411      	bmi.n	800dfc4 <__swsetup_r+0x50>
 800dfa0:	2309      	movs	r3, #9
 800dfa2:	6033      	str	r3, [r6, #0]
 800dfa4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dfa8:	f04f 30ff 	mov.w	r0, #4294967295
 800dfac:	81a3      	strh	r3, [r4, #12]
 800dfae:	e03e      	b.n	800e02e <__swsetup_r+0xba>
 800dfb0:	4b25      	ldr	r3, [pc, #148]	; (800e048 <__swsetup_r+0xd4>)
 800dfb2:	429c      	cmp	r4, r3
 800dfb4:	d101      	bne.n	800dfba <__swsetup_r+0x46>
 800dfb6:	68ac      	ldr	r4, [r5, #8]
 800dfb8:	e7eb      	b.n	800df92 <__swsetup_r+0x1e>
 800dfba:	4b24      	ldr	r3, [pc, #144]	; (800e04c <__swsetup_r+0xd8>)
 800dfbc:	429c      	cmp	r4, r3
 800dfbe:	bf08      	it	eq
 800dfc0:	68ec      	ldreq	r4, [r5, #12]
 800dfc2:	e7e6      	b.n	800df92 <__swsetup_r+0x1e>
 800dfc4:	0758      	lsls	r0, r3, #29
 800dfc6:	d512      	bpl.n	800dfee <__swsetup_r+0x7a>
 800dfc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dfca:	b141      	cbz	r1, 800dfde <__swsetup_r+0x6a>
 800dfcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dfd0:	4299      	cmp	r1, r3
 800dfd2:	d002      	beq.n	800dfda <__swsetup_r+0x66>
 800dfd4:	4630      	mov	r0, r6
 800dfd6:	f000 f99d 	bl	800e314 <_free_r>
 800dfda:	2300      	movs	r3, #0
 800dfdc:	6363      	str	r3, [r4, #52]	; 0x34
 800dfde:	89a3      	ldrh	r3, [r4, #12]
 800dfe0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dfe4:	81a3      	strh	r3, [r4, #12]
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	6063      	str	r3, [r4, #4]
 800dfea:	6923      	ldr	r3, [r4, #16]
 800dfec:	6023      	str	r3, [r4, #0]
 800dfee:	89a3      	ldrh	r3, [r4, #12]
 800dff0:	f043 0308 	orr.w	r3, r3, #8
 800dff4:	81a3      	strh	r3, [r4, #12]
 800dff6:	6923      	ldr	r3, [r4, #16]
 800dff8:	b94b      	cbnz	r3, 800e00e <__swsetup_r+0x9a>
 800dffa:	89a3      	ldrh	r3, [r4, #12]
 800dffc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e004:	d003      	beq.n	800e00e <__swsetup_r+0x9a>
 800e006:	4621      	mov	r1, r4
 800e008:	4630      	mov	r0, r6
 800e00a:	f000 f929 	bl	800e260 <__smakebuf_r>
 800e00e:	89a0      	ldrh	r0, [r4, #12]
 800e010:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e014:	f010 0301 	ands.w	r3, r0, #1
 800e018:	d00a      	beq.n	800e030 <__swsetup_r+0xbc>
 800e01a:	2300      	movs	r3, #0
 800e01c:	60a3      	str	r3, [r4, #8]
 800e01e:	6963      	ldr	r3, [r4, #20]
 800e020:	425b      	negs	r3, r3
 800e022:	61a3      	str	r3, [r4, #24]
 800e024:	6923      	ldr	r3, [r4, #16]
 800e026:	b943      	cbnz	r3, 800e03a <__swsetup_r+0xc6>
 800e028:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e02c:	d1ba      	bne.n	800dfa4 <__swsetup_r+0x30>
 800e02e:	bd70      	pop	{r4, r5, r6, pc}
 800e030:	0781      	lsls	r1, r0, #30
 800e032:	bf58      	it	pl
 800e034:	6963      	ldrpl	r3, [r4, #20]
 800e036:	60a3      	str	r3, [r4, #8]
 800e038:	e7f4      	b.n	800e024 <__swsetup_r+0xb0>
 800e03a:	2000      	movs	r0, #0
 800e03c:	e7f7      	b.n	800e02e <__swsetup_r+0xba>
 800e03e:	bf00      	nop
 800e040:	20000058 	.word	0x20000058
 800e044:	0800f6c0 	.word	0x0800f6c0
 800e048:	0800f6e0 	.word	0x0800f6e0
 800e04c:	0800f6a0 	.word	0x0800f6a0

0800e050 <_close_r>:
 800e050:	b538      	push	{r3, r4, r5, lr}
 800e052:	2300      	movs	r3, #0
 800e054:	4d05      	ldr	r5, [pc, #20]	; (800e06c <_close_r+0x1c>)
 800e056:	4604      	mov	r4, r0
 800e058:	4608      	mov	r0, r1
 800e05a:	602b      	str	r3, [r5, #0]
 800e05c:	f7f6 fe69 	bl	8004d32 <_close>
 800e060:	1c43      	adds	r3, r0, #1
 800e062:	d102      	bne.n	800e06a <_close_r+0x1a>
 800e064:	682b      	ldr	r3, [r5, #0]
 800e066:	b103      	cbz	r3, 800e06a <_close_r+0x1a>
 800e068:	6023      	str	r3, [r4, #0]
 800e06a:	bd38      	pop	{r3, r4, r5, pc}
 800e06c:	200030e0 	.word	0x200030e0

0800e070 <__sflush_r>:
 800e070:	898a      	ldrh	r2, [r1, #12]
 800e072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e076:	4605      	mov	r5, r0
 800e078:	0710      	lsls	r0, r2, #28
 800e07a:	460c      	mov	r4, r1
 800e07c:	d458      	bmi.n	800e130 <__sflush_r+0xc0>
 800e07e:	684b      	ldr	r3, [r1, #4]
 800e080:	2b00      	cmp	r3, #0
 800e082:	dc05      	bgt.n	800e090 <__sflush_r+0x20>
 800e084:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e086:	2b00      	cmp	r3, #0
 800e088:	dc02      	bgt.n	800e090 <__sflush_r+0x20>
 800e08a:	2000      	movs	r0, #0
 800e08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e090:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e092:	2e00      	cmp	r6, #0
 800e094:	d0f9      	beq.n	800e08a <__sflush_r+0x1a>
 800e096:	2300      	movs	r3, #0
 800e098:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e09c:	682f      	ldr	r7, [r5, #0]
 800e09e:	602b      	str	r3, [r5, #0]
 800e0a0:	d032      	beq.n	800e108 <__sflush_r+0x98>
 800e0a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e0a4:	89a3      	ldrh	r3, [r4, #12]
 800e0a6:	075a      	lsls	r2, r3, #29
 800e0a8:	d505      	bpl.n	800e0b6 <__sflush_r+0x46>
 800e0aa:	6863      	ldr	r3, [r4, #4]
 800e0ac:	1ac0      	subs	r0, r0, r3
 800e0ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e0b0:	b10b      	cbz	r3, 800e0b6 <__sflush_r+0x46>
 800e0b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e0b4:	1ac0      	subs	r0, r0, r3
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	4602      	mov	r2, r0
 800e0ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e0bc:	4628      	mov	r0, r5
 800e0be:	6a21      	ldr	r1, [r4, #32]
 800e0c0:	47b0      	blx	r6
 800e0c2:	1c43      	adds	r3, r0, #1
 800e0c4:	89a3      	ldrh	r3, [r4, #12]
 800e0c6:	d106      	bne.n	800e0d6 <__sflush_r+0x66>
 800e0c8:	6829      	ldr	r1, [r5, #0]
 800e0ca:	291d      	cmp	r1, #29
 800e0cc:	d82c      	bhi.n	800e128 <__sflush_r+0xb8>
 800e0ce:	4a2a      	ldr	r2, [pc, #168]	; (800e178 <__sflush_r+0x108>)
 800e0d0:	40ca      	lsrs	r2, r1
 800e0d2:	07d6      	lsls	r6, r2, #31
 800e0d4:	d528      	bpl.n	800e128 <__sflush_r+0xb8>
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	6062      	str	r2, [r4, #4]
 800e0da:	6922      	ldr	r2, [r4, #16]
 800e0dc:	04d9      	lsls	r1, r3, #19
 800e0de:	6022      	str	r2, [r4, #0]
 800e0e0:	d504      	bpl.n	800e0ec <__sflush_r+0x7c>
 800e0e2:	1c42      	adds	r2, r0, #1
 800e0e4:	d101      	bne.n	800e0ea <__sflush_r+0x7a>
 800e0e6:	682b      	ldr	r3, [r5, #0]
 800e0e8:	b903      	cbnz	r3, 800e0ec <__sflush_r+0x7c>
 800e0ea:	6560      	str	r0, [r4, #84]	; 0x54
 800e0ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e0ee:	602f      	str	r7, [r5, #0]
 800e0f0:	2900      	cmp	r1, #0
 800e0f2:	d0ca      	beq.n	800e08a <__sflush_r+0x1a>
 800e0f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e0f8:	4299      	cmp	r1, r3
 800e0fa:	d002      	beq.n	800e102 <__sflush_r+0x92>
 800e0fc:	4628      	mov	r0, r5
 800e0fe:	f000 f909 	bl	800e314 <_free_r>
 800e102:	2000      	movs	r0, #0
 800e104:	6360      	str	r0, [r4, #52]	; 0x34
 800e106:	e7c1      	b.n	800e08c <__sflush_r+0x1c>
 800e108:	6a21      	ldr	r1, [r4, #32]
 800e10a:	2301      	movs	r3, #1
 800e10c:	4628      	mov	r0, r5
 800e10e:	47b0      	blx	r6
 800e110:	1c41      	adds	r1, r0, #1
 800e112:	d1c7      	bne.n	800e0a4 <__sflush_r+0x34>
 800e114:	682b      	ldr	r3, [r5, #0]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d0c4      	beq.n	800e0a4 <__sflush_r+0x34>
 800e11a:	2b1d      	cmp	r3, #29
 800e11c:	d001      	beq.n	800e122 <__sflush_r+0xb2>
 800e11e:	2b16      	cmp	r3, #22
 800e120:	d101      	bne.n	800e126 <__sflush_r+0xb6>
 800e122:	602f      	str	r7, [r5, #0]
 800e124:	e7b1      	b.n	800e08a <__sflush_r+0x1a>
 800e126:	89a3      	ldrh	r3, [r4, #12]
 800e128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e12c:	81a3      	strh	r3, [r4, #12]
 800e12e:	e7ad      	b.n	800e08c <__sflush_r+0x1c>
 800e130:	690f      	ldr	r7, [r1, #16]
 800e132:	2f00      	cmp	r7, #0
 800e134:	d0a9      	beq.n	800e08a <__sflush_r+0x1a>
 800e136:	0793      	lsls	r3, r2, #30
 800e138:	bf18      	it	ne
 800e13a:	2300      	movne	r3, #0
 800e13c:	680e      	ldr	r6, [r1, #0]
 800e13e:	bf08      	it	eq
 800e140:	694b      	ldreq	r3, [r1, #20]
 800e142:	eba6 0807 	sub.w	r8, r6, r7
 800e146:	600f      	str	r7, [r1, #0]
 800e148:	608b      	str	r3, [r1, #8]
 800e14a:	f1b8 0f00 	cmp.w	r8, #0
 800e14e:	dd9c      	ble.n	800e08a <__sflush_r+0x1a>
 800e150:	4643      	mov	r3, r8
 800e152:	463a      	mov	r2, r7
 800e154:	4628      	mov	r0, r5
 800e156:	6a21      	ldr	r1, [r4, #32]
 800e158:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e15a:	47b0      	blx	r6
 800e15c:	2800      	cmp	r0, #0
 800e15e:	dc06      	bgt.n	800e16e <__sflush_r+0xfe>
 800e160:	89a3      	ldrh	r3, [r4, #12]
 800e162:	f04f 30ff 	mov.w	r0, #4294967295
 800e166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e16a:	81a3      	strh	r3, [r4, #12]
 800e16c:	e78e      	b.n	800e08c <__sflush_r+0x1c>
 800e16e:	4407      	add	r7, r0
 800e170:	eba8 0800 	sub.w	r8, r8, r0
 800e174:	e7e9      	b.n	800e14a <__sflush_r+0xda>
 800e176:	bf00      	nop
 800e178:	20400001 	.word	0x20400001

0800e17c <_fflush_r>:
 800e17c:	b538      	push	{r3, r4, r5, lr}
 800e17e:	690b      	ldr	r3, [r1, #16]
 800e180:	4605      	mov	r5, r0
 800e182:	460c      	mov	r4, r1
 800e184:	b913      	cbnz	r3, 800e18c <_fflush_r+0x10>
 800e186:	2500      	movs	r5, #0
 800e188:	4628      	mov	r0, r5
 800e18a:	bd38      	pop	{r3, r4, r5, pc}
 800e18c:	b118      	cbz	r0, 800e196 <_fflush_r+0x1a>
 800e18e:	6983      	ldr	r3, [r0, #24]
 800e190:	b90b      	cbnz	r3, 800e196 <_fflush_r+0x1a>
 800e192:	f7ff fa07 	bl	800d5a4 <__sinit>
 800e196:	4b14      	ldr	r3, [pc, #80]	; (800e1e8 <_fflush_r+0x6c>)
 800e198:	429c      	cmp	r4, r3
 800e19a:	d11b      	bne.n	800e1d4 <_fflush_r+0x58>
 800e19c:	686c      	ldr	r4, [r5, #4]
 800e19e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d0ef      	beq.n	800e186 <_fflush_r+0xa>
 800e1a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e1a8:	07d0      	lsls	r0, r2, #31
 800e1aa:	d404      	bmi.n	800e1b6 <_fflush_r+0x3a>
 800e1ac:	0599      	lsls	r1, r3, #22
 800e1ae:	d402      	bmi.n	800e1b6 <_fflush_r+0x3a>
 800e1b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e1b2:	f7ff fa95 	bl	800d6e0 <__retarget_lock_acquire_recursive>
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	4621      	mov	r1, r4
 800e1ba:	f7ff ff59 	bl	800e070 <__sflush_r>
 800e1be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e1c0:	4605      	mov	r5, r0
 800e1c2:	07da      	lsls	r2, r3, #31
 800e1c4:	d4e0      	bmi.n	800e188 <_fflush_r+0xc>
 800e1c6:	89a3      	ldrh	r3, [r4, #12]
 800e1c8:	059b      	lsls	r3, r3, #22
 800e1ca:	d4dd      	bmi.n	800e188 <_fflush_r+0xc>
 800e1cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e1ce:	f7ff fa88 	bl	800d6e2 <__retarget_lock_release_recursive>
 800e1d2:	e7d9      	b.n	800e188 <_fflush_r+0xc>
 800e1d4:	4b05      	ldr	r3, [pc, #20]	; (800e1ec <_fflush_r+0x70>)
 800e1d6:	429c      	cmp	r4, r3
 800e1d8:	d101      	bne.n	800e1de <_fflush_r+0x62>
 800e1da:	68ac      	ldr	r4, [r5, #8]
 800e1dc:	e7df      	b.n	800e19e <_fflush_r+0x22>
 800e1de:	4b04      	ldr	r3, [pc, #16]	; (800e1f0 <_fflush_r+0x74>)
 800e1e0:	429c      	cmp	r4, r3
 800e1e2:	bf08      	it	eq
 800e1e4:	68ec      	ldreq	r4, [r5, #12]
 800e1e6:	e7da      	b.n	800e19e <_fflush_r+0x22>
 800e1e8:	0800f6c0 	.word	0x0800f6c0
 800e1ec:	0800f6e0 	.word	0x0800f6e0
 800e1f0:	0800f6a0 	.word	0x0800f6a0

0800e1f4 <_lseek_r>:
 800e1f4:	b538      	push	{r3, r4, r5, lr}
 800e1f6:	4604      	mov	r4, r0
 800e1f8:	4608      	mov	r0, r1
 800e1fa:	4611      	mov	r1, r2
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	4d05      	ldr	r5, [pc, #20]	; (800e214 <_lseek_r+0x20>)
 800e200:	602a      	str	r2, [r5, #0]
 800e202:	461a      	mov	r2, r3
 800e204:	f7f6 fdb9 	bl	8004d7a <_lseek>
 800e208:	1c43      	adds	r3, r0, #1
 800e20a:	d102      	bne.n	800e212 <_lseek_r+0x1e>
 800e20c:	682b      	ldr	r3, [r5, #0]
 800e20e:	b103      	cbz	r3, 800e212 <_lseek_r+0x1e>
 800e210:	6023      	str	r3, [r4, #0]
 800e212:	bd38      	pop	{r3, r4, r5, pc}
 800e214:	200030e0 	.word	0x200030e0

0800e218 <__swhatbuf_r>:
 800e218:	b570      	push	{r4, r5, r6, lr}
 800e21a:	460e      	mov	r6, r1
 800e21c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e220:	4614      	mov	r4, r2
 800e222:	2900      	cmp	r1, #0
 800e224:	461d      	mov	r5, r3
 800e226:	b096      	sub	sp, #88	; 0x58
 800e228:	da07      	bge.n	800e23a <__swhatbuf_r+0x22>
 800e22a:	2300      	movs	r3, #0
 800e22c:	602b      	str	r3, [r5, #0]
 800e22e:	89b3      	ldrh	r3, [r6, #12]
 800e230:	061a      	lsls	r2, r3, #24
 800e232:	d410      	bmi.n	800e256 <__swhatbuf_r+0x3e>
 800e234:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e238:	e00e      	b.n	800e258 <__swhatbuf_r+0x40>
 800e23a:	466a      	mov	r2, sp
 800e23c:	f000 f8c8 	bl	800e3d0 <_fstat_r>
 800e240:	2800      	cmp	r0, #0
 800e242:	dbf2      	blt.n	800e22a <__swhatbuf_r+0x12>
 800e244:	9a01      	ldr	r2, [sp, #4]
 800e246:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e24a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e24e:	425a      	negs	r2, r3
 800e250:	415a      	adcs	r2, r3
 800e252:	602a      	str	r2, [r5, #0]
 800e254:	e7ee      	b.n	800e234 <__swhatbuf_r+0x1c>
 800e256:	2340      	movs	r3, #64	; 0x40
 800e258:	2000      	movs	r0, #0
 800e25a:	6023      	str	r3, [r4, #0]
 800e25c:	b016      	add	sp, #88	; 0x58
 800e25e:	bd70      	pop	{r4, r5, r6, pc}

0800e260 <__smakebuf_r>:
 800e260:	898b      	ldrh	r3, [r1, #12]
 800e262:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e264:	079d      	lsls	r5, r3, #30
 800e266:	4606      	mov	r6, r0
 800e268:	460c      	mov	r4, r1
 800e26a:	d507      	bpl.n	800e27c <__smakebuf_r+0x1c>
 800e26c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e270:	6023      	str	r3, [r4, #0]
 800e272:	6123      	str	r3, [r4, #16]
 800e274:	2301      	movs	r3, #1
 800e276:	6163      	str	r3, [r4, #20]
 800e278:	b002      	add	sp, #8
 800e27a:	bd70      	pop	{r4, r5, r6, pc}
 800e27c:	466a      	mov	r2, sp
 800e27e:	ab01      	add	r3, sp, #4
 800e280:	f7ff ffca 	bl	800e218 <__swhatbuf_r>
 800e284:	9900      	ldr	r1, [sp, #0]
 800e286:	4605      	mov	r5, r0
 800e288:	4630      	mov	r0, r6
 800e28a:	f7ff fa2b 	bl	800d6e4 <_malloc_r>
 800e28e:	b948      	cbnz	r0, 800e2a4 <__smakebuf_r+0x44>
 800e290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e294:	059a      	lsls	r2, r3, #22
 800e296:	d4ef      	bmi.n	800e278 <__smakebuf_r+0x18>
 800e298:	f023 0303 	bic.w	r3, r3, #3
 800e29c:	f043 0302 	orr.w	r3, r3, #2
 800e2a0:	81a3      	strh	r3, [r4, #12]
 800e2a2:	e7e3      	b.n	800e26c <__smakebuf_r+0xc>
 800e2a4:	4b0d      	ldr	r3, [pc, #52]	; (800e2dc <__smakebuf_r+0x7c>)
 800e2a6:	62b3      	str	r3, [r6, #40]	; 0x28
 800e2a8:	89a3      	ldrh	r3, [r4, #12]
 800e2aa:	6020      	str	r0, [r4, #0]
 800e2ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2b0:	81a3      	strh	r3, [r4, #12]
 800e2b2:	9b00      	ldr	r3, [sp, #0]
 800e2b4:	6120      	str	r0, [r4, #16]
 800e2b6:	6163      	str	r3, [r4, #20]
 800e2b8:	9b01      	ldr	r3, [sp, #4]
 800e2ba:	b15b      	cbz	r3, 800e2d4 <__smakebuf_r+0x74>
 800e2bc:	4630      	mov	r0, r6
 800e2be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2c2:	f000 f897 	bl	800e3f4 <_isatty_r>
 800e2c6:	b128      	cbz	r0, 800e2d4 <__smakebuf_r+0x74>
 800e2c8:	89a3      	ldrh	r3, [r4, #12]
 800e2ca:	f023 0303 	bic.w	r3, r3, #3
 800e2ce:	f043 0301 	orr.w	r3, r3, #1
 800e2d2:	81a3      	strh	r3, [r4, #12]
 800e2d4:	89a0      	ldrh	r0, [r4, #12]
 800e2d6:	4305      	orrs	r5, r0
 800e2d8:	81a5      	strh	r5, [r4, #12]
 800e2da:	e7cd      	b.n	800e278 <__smakebuf_r+0x18>
 800e2dc:	0800d53d 	.word	0x0800d53d

0800e2e0 <memchr>:
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	b510      	push	{r4, lr}
 800e2e4:	b2c9      	uxtb	r1, r1
 800e2e6:	4402      	add	r2, r0
 800e2e8:	4293      	cmp	r3, r2
 800e2ea:	4618      	mov	r0, r3
 800e2ec:	d101      	bne.n	800e2f2 <memchr+0x12>
 800e2ee:	2000      	movs	r0, #0
 800e2f0:	e003      	b.n	800e2fa <memchr+0x1a>
 800e2f2:	7804      	ldrb	r4, [r0, #0]
 800e2f4:	3301      	adds	r3, #1
 800e2f6:	428c      	cmp	r4, r1
 800e2f8:	d1f6      	bne.n	800e2e8 <memchr+0x8>
 800e2fa:	bd10      	pop	{r4, pc}

0800e2fc <__malloc_lock>:
 800e2fc:	4801      	ldr	r0, [pc, #4]	; (800e304 <__malloc_lock+0x8>)
 800e2fe:	f7ff b9ef 	b.w	800d6e0 <__retarget_lock_acquire_recursive>
 800e302:	bf00      	nop
 800e304:	200030d8 	.word	0x200030d8

0800e308 <__malloc_unlock>:
 800e308:	4801      	ldr	r0, [pc, #4]	; (800e310 <__malloc_unlock+0x8>)
 800e30a:	f7ff b9ea 	b.w	800d6e2 <__retarget_lock_release_recursive>
 800e30e:	bf00      	nop
 800e310:	200030d8 	.word	0x200030d8

0800e314 <_free_r>:
 800e314:	b538      	push	{r3, r4, r5, lr}
 800e316:	4605      	mov	r5, r0
 800e318:	2900      	cmp	r1, #0
 800e31a:	d043      	beq.n	800e3a4 <_free_r+0x90>
 800e31c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e320:	1f0c      	subs	r4, r1, #4
 800e322:	2b00      	cmp	r3, #0
 800e324:	bfb8      	it	lt
 800e326:	18e4      	addlt	r4, r4, r3
 800e328:	f7ff ffe8 	bl	800e2fc <__malloc_lock>
 800e32c:	4a1e      	ldr	r2, [pc, #120]	; (800e3a8 <_free_r+0x94>)
 800e32e:	6813      	ldr	r3, [r2, #0]
 800e330:	4610      	mov	r0, r2
 800e332:	b933      	cbnz	r3, 800e342 <_free_r+0x2e>
 800e334:	6063      	str	r3, [r4, #4]
 800e336:	6014      	str	r4, [r2, #0]
 800e338:	4628      	mov	r0, r5
 800e33a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e33e:	f7ff bfe3 	b.w	800e308 <__malloc_unlock>
 800e342:	42a3      	cmp	r3, r4
 800e344:	d90a      	bls.n	800e35c <_free_r+0x48>
 800e346:	6821      	ldr	r1, [r4, #0]
 800e348:	1862      	adds	r2, r4, r1
 800e34a:	4293      	cmp	r3, r2
 800e34c:	bf01      	itttt	eq
 800e34e:	681a      	ldreq	r2, [r3, #0]
 800e350:	685b      	ldreq	r3, [r3, #4]
 800e352:	1852      	addeq	r2, r2, r1
 800e354:	6022      	streq	r2, [r4, #0]
 800e356:	6063      	str	r3, [r4, #4]
 800e358:	6004      	str	r4, [r0, #0]
 800e35a:	e7ed      	b.n	800e338 <_free_r+0x24>
 800e35c:	461a      	mov	r2, r3
 800e35e:	685b      	ldr	r3, [r3, #4]
 800e360:	b10b      	cbz	r3, 800e366 <_free_r+0x52>
 800e362:	42a3      	cmp	r3, r4
 800e364:	d9fa      	bls.n	800e35c <_free_r+0x48>
 800e366:	6811      	ldr	r1, [r2, #0]
 800e368:	1850      	adds	r0, r2, r1
 800e36a:	42a0      	cmp	r0, r4
 800e36c:	d10b      	bne.n	800e386 <_free_r+0x72>
 800e36e:	6820      	ldr	r0, [r4, #0]
 800e370:	4401      	add	r1, r0
 800e372:	1850      	adds	r0, r2, r1
 800e374:	4283      	cmp	r3, r0
 800e376:	6011      	str	r1, [r2, #0]
 800e378:	d1de      	bne.n	800e338 <_free_r+0x24>
 800e37a:	6818      	ldr	r0, [r3, #0]
 800e37c:	685b      	ldr	r3, [r3, #4]
 800e37e:	4401      	add	r1, r0
 800e380:	6011      	str	r1, [r2, #0]
 800e382:	6053      	str	r3, [r2, #4]
 800e384:	e7d8      	b.n	800e338 <_free_r+0x24>
 800e386:	d902      	bls.n	800e38e <_free_r+0x7a>
 800e388:	230c      	movs	r3, #12
 800e38a:	602b      	str	r3, [r5, #0]
 800e38c:	e7d4      	b.n	800e338 <_free_r+0x24>
 800e38e:	6820      	ldr	r0, [r4, #0]
 800e390:	1821      	adds	r1, r4, r0
 800e392:	428b      	cmp	r3, r1
 800e394:	bf01      	itttt	eq
 800e396:	6819      	ldreq	r1, [r3, #0]
 800e398:	685b      	ldreq	r3, [r3, #4]
 800e39a:	1809      	addeq	r1, r1, r0
 800e39c:	6021      	streq	r1, [r4, #0]
 800e39e:	6063      	str	r3, [r4, #4]
 800e3a0:	6054      	str	r4, [r2, #4]
 800e3a2:	e7c9      	b.n	800e338 <_free_r+0x24>
 800e3a4:	bd38      	pop	{r3, r4, r5, pc}
 800e3a6:	bf00      	nop
 800e3a8:	20002f18 	.word	0x20002f18

0800e3ac <_read_r>:
 800e3ac:	b538      	push	{r3, r4, r5, lr}
 800e3ae:	4604      	mov	r4, r0
 800e3b0:	4608      	mov	r0, r1
 800e3b2:	4611      	mov	r1, r2
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	4d05      	ldr	r5, [pc, #20]	; (800e3cc <_read_r+0x20>)
 800e3b8:	602a      	str	r2, [r5, #0]
 800e3ba:	461a      	mov	r2, r3
 800e3bc:	f7f6 fc80 	bl	8004cc0 <_read>
 800e3c0:	1c43      	adds	r3, r0, #1
 800e3c2:	d102      	bne.n	800e3ca <_read_r+0x1e>
 800e3c4:	682b      	ldr	r3, [r5, #0]
 800e3c6:	b103      	cbz	r3, 800e3ca <_read_r+0x1e>
 800e3c8:	6023      	str	r3, [r4, #0]
 800e3ca:	bd38      	pop	{r3, r4, r5, pc}
 800e3cc:	200030e0 	.word	0x200030e0

0800e3d0 <_fstat_r>:
 800e3d0:	b538      	push	{r3, r4, r5, lr}
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	4d06      	ldr	r5, [pc, #24]	; (800e3f0 <_fstat_r+0x20>)
 800e3d6:	4604      	mov	r4, r0
 800e3d8:	4608      	mov	r0, r1
 800e3da:	4611      	mov	r1, r2
 800e3dc:	602b      	str	r3, [r5, #0]
 800e3de:	f7f6 fcb3 	bl	8004d48 <_fstat>
 800e3e2:	1c43      	adds	r3, r0, #1
 800e3e4:	d102      	bne.n	800e3ec <_fstat_r+0x1c>
 800e3e6:	682b      	ldr	r3, [r5, #0]
 800e3e8:	b103      	cbz	r3, 800e3ec <_fstat_r+0x1c>
 800e3ea:	6023      	str	r3, [r4, #0]
 800e3ec:	bd38      	pop	{r3, r4, r5, pc}
 800e3ee:	bf00      	nop
 800e3f0:	200030e0 	.word	0x200030e0

0800e3f4 <_isatty_r>:
 800e3f4:	b538      	push	{r3, r4, r5, lr}
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	4d05      	ldr	r5, [pc, #20]	; (800e410 <_isatty_r+0x1c>)
 800e3fa:	4604      	mov	r4, r0
 800e3fc:	4608      	mov	r0, r1
 800e3fe:	602b      	str	r3, [r5, #0]
 800e400:	f7f6 fcb1 	bl	8004d66 <_isatty>
 800e404:	1c43      	adds	r3, r0, #1
 800e406:	d102      	bne.n	800e40e <_isatty_r+0x1a>
 800e408:	682b      	ldr	r3, [r5, #0]
 800e40a:	b103      	cbz	r3, 800e40e <_isatty_r+0x1a>
 800e40c:	6023      	str	r3, [r4, #0]
 800e40e:	bd38      	pop	{r3, r4, r5, pc}
 800e410:	200030e0 	.word	0x200030e0

0800e414 <pow>:
 800e414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e418:	461f      	mov	r7, r3
 800e41a:	4680      	mov	r8, r0
 800e41c:	4689      	mov	r9, r1
 800e41e:	4616      	mov	r6, r2
 800e420:	f000 f8a6 	bl	800e570 <__ieee754_pow>
 800e424:	4b4d      	ldr	r3, [pc, #308]	; (800e55c <pow+0x148>)
 800e426:	4604      	mov	r4, r0
 800e428:	f993 3000 	ldrsb.w	r3, [r3]
 800e42c:	460d      	mov	r5, r1
 800e42e:	3301      	adds	r3, #1
 800e430:	d015      	beq.n	800e45e <pow+0x4a>
 800e432:	4632      	mov	r2, r6
 800e434:	463b      	mov	r3, r7
 800e436:	4630      	mov	r0, r6
 800e438:	4639      	mov	r1, r7
 800e43a:	f7f2 fb4f 	bl	8000adc <__aeabi_dcmpun>
 800e43e:	b970      	cbnz	r0, 800e45e <pow+0x4a>
 800e440:	4642      	mov	r2, r8
 800e442:	464b      	mov	r3, r9
 800e444:	4640      	mov	r0, r8
 800e446:	4649      	mov	r1, r9
 800e448:	f7f2 fb48 	bl	8000adc <__aeabi_dcmpun>
 800e44c:	2200      	movs	r2, #0
 800e44e:	2300      	movs	r3, #0
 800e450:	b148      	cbz	r0, 800e466 <pow+0x52>
 800e452:	4630      	mov	r0, r6
 800e454:	4639      	mov	r1, r7
 800e456:	f7f2 fb0f 	bl	8000a78 <__aeabi_dcmpeq>
 800e45a:	2800      	cmp	r0, #0
 800e45c:	d17b      	bne.n	800e556 <pow+0x142>
 800e45e:	4620      	mov	r0, r4
 800e460:	4629      	mov	r1, r5
 800e462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e466:	4640      	mov	r0, r8
 800e468:	4649      	mov	r1, r9
 800e46a:	f7f2 fb05 	bl	8000a78 <__aeabi_dcmpeq>
 800e46e:	b1e0      	cbz	r0, 800e4aa <pow+0x96>
 800e470:	2200      	movs	r2, #0
 800e472:	2300      	movs	r3, #0
 800e474:	4630      	mov	r0, r6
 800e476:	4639      	mov	r1, r7
 800e478:	f7f2 fafe 	bl	8000a78 <__aeabi_dcmpeq>
 800e47c:	2800      	cmp	r0, #0
 800e47e:	d16a      	bne.n	800e556 <pow+0x142>
 800e480:	4630      	mov	r0, r6
 800e482:	4639      	mov	r1, r7
 800e484:	f000 fe39 	bl	800f0fa <finite>
 800e488:	2800      	cmp	r0, #0
 800e48a:	d0e8      	beq.n	800e45e <pow+0x4a>
 800e48c:	2200      	movs	r2, #0
 800e48e:	2300      	movs	r3, #0
 800e490:	4630      	mov	r0, r6
 800e492:	4639      	mov	r1, r7
 800e494:	f7f2 fafa 	bl	8000a8c <__aeabi_dcmplt>
 800e498:	2800      	cmp	r0, #0
 800e49a:	d0e0      	beq.n	800e45e <pow+0x4a>
 800e49c:	f7fe ffbe 	bl	800d41c <__errno>
 800e4a0:	2321      	movs	r3, #33	; 0x21
 800e4a2:	2400      	movs	r4, #0
 800e4a4:	6003      	str	r3, [r0, #0]
 800e4a6:	4d2e      	ldr	r5, [pc, #184]	; (800e560 <pow+0x14c>)
 800e4a8:	e7d9      	b.n	800e45e <pow+0x4a>
 800e4aa:	4620      	mov	r0, r4
 800e4ac:	4629      	mov	r1, r5
 800e4ae:	f000 fe24 	bl	800f0fa <finite>
 800e4b2:	bba8      	cbnz	r0, 800e520 <pow+0x10c>
 800e4b4:	4640      	mov	r0, r8
 800e4b6:	4649      	mov	r1, r9
 800e4b8:	f000 fe1f 	bl	800f0fa <finite>
 800e4bc:	b380      	cbz	r0, 800e520 <pow+0x10c>
 800e4be:	4630      	mov	r0, r6
 800e4c0:	4639      	mov	r1, r7
 800e4c2:	f000 fe1a 	bl	800f0fa <finite>
 800e4c6:	b358      	cbz	r0, 800e520 <pow+0x10c>
 800e4c8:	4622      	mov	r2, r4
 800e4ca:	462b      	mov	r3, r5
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	4629      	mov	r1, r5
 800e4d0:	f7f2 fb04 	bl	8000adc <__aeabi_dcmpun>
 800e4d4:	b160      	cbz	r0, 800e4f0 <pow+0xdc>
 800e4d6:	f7fe ffa1 	bl	800d41c <__errno>
 800e4da:	2321      	movs	r3, #33	; 0x21
 800e4dc:	2200      	movs	r2, #0
 800e4de:	6003      	str	r3, [r0, #0]
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	4610      	mov	r0, r2
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	f7f2 f989 	bl	80007fc <__aeabi_ddiv>
 800e4ea:	4604      	mov	r4, r0
 800e4ec:	460d      	mov	r5, r1
 800e4ee:	e7b6      	b.n	800e45e <pow+0x4a>
 800e4f0:	f7fe ff94 	bl	800d41c <__errno>
 800e4f4:	2322      	movs	r3, #34	; 0x22
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	6003      	str	r3, [r0, #0]
 800e4fa:	4649      	mov	r1, r9
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	4640      	mov	r0, r8
 800e500:	f7f2 fac4 	bl	8000a8c <__aeabi_dcmplt>
 800e504:	2400      	movs	r4, #0
 800e506:	b148      	cbz	r0, 800e51c <pow+0x108>
 800e508:	4630      	mov	r0, r6
 800e50a:	4639      	mov	r1, r7
 800e50c:	f000 fe02 	bl	800f114 <rint>
 800e510:	4632      	mov	r2, r6
 800e512:	463b      	mov	r3, r7
 800e514:	f7f2 fab0 	bl	8000a78 <__aeabi_dcmpeq>
 800e518:	2800      	cmp	r0, #0
 800e51a:	d0c4      	beq.n	800e4a6 <pow+0x92>
 800e51c:	4d11      	ldr	r5, [pc, #68]	; (800e564 <pow+0x150>)
 800e51e:	e79e      	b.n	800e45e <pow+0x4a>
 800e520:	2200      	movs	r2, #0
 800e522:	2300      	movs	r3, #0
 800e524:	4620      	mov	r0, r4
 800e526:	4629      	mov	r1, r5
 800e528:	f7f2 faa6 	bl	8000a78 <__aeabi_dcmpeq>
 800e52c:	2800      	cmp	r0, #0
 800e52e:	d096      	beq.n	800e45e <pow+0x4a>
 800e530:	4640      	mov	r0, r8
 800e532:	4649      	mov	r1, r9
 800e534:	f000 fde1 	bl	800f0fa <finite>
 800e538:	2800      	cmp	r0, #0
 800e53a:	d090      	beq.n	800e45e <pow+0x4a>
 800e53c:	4630      	mov	r0, r6
 800e53e:	4639      	mov	r1, r7
 800e540:	f000 fddb 	bl	800f0fa <finite>
 800e544:	2800      	cmp	r0, #0
 800e546:	d08a      	beq.n	800e45e <pow+0x4a>
 800e548:	f7fe ff68 	bl	800d41c <__errno>
 800e54c:	2322      	movs	r3, #34	; 0x22
 800e54e:	2400      	movs	r4, #0
 800e550:	2500      	movs	r5, #0
 800e552:	6003      	str	r3, [r0, #0]
 800e554:	e783      	b.n	800e45e <pow+0x4a>
 800e556:	2400      	movs	r4, #0
 800e558:	4d03      	ldr	r5, [pc, #12]	; (800e568 <pow+0x154>)
 800e55a:	e780      	b.n	800e45e <pow+0x4a>
 800e55c:	200000bc 	.word	0x200000bc
 800e560:	fff00000 	.word	0xfff00000
 800e564:	7ff00000 	.word	0x7ff00000
 800e568:	3ff00000 	.word	0x3ff00000
 800e56c:	00000000 	.word	0x00000000

0800e570 <__ieee754_pow>:
 800e570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e574:	b093      	sub	sp, #76	; 0x4c
 800e576:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e57a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800e57e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800e582:	ea55 0302 	orrs.w	r3, r5, r2
 800e586:	4607      	mov	r7, r0
 800e588:	4688      	mov	r8, r1
 800e58a:	f000 84bf 	beq.w	800ef0c <__ieee754_pow+0x99c>
 800e58e:	4b7e      	ldr	r3, [pc, #504]	; (800e788 <__ieee754_pow+0x218>)
 800e590:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800e594:	429c      	cmp	r4, r3
 800e596:	4689      	mov	r9, r1
 800e598:	4682      	mov	sl, r0
 800e59a:	dc09      	bgt.n	800e5b0 <__ieee754_pow+0x40>
 800e59c:	d103      	bne.n	800e5a6 <__ieee754_pow+0x36>
 800e59e:	b978      	cbnz	r0, 800e5c0 <__ieee754_pow+0x50>
 800e5a0:	42a5      	cmp	r5, r4
 800e5a2:	dd02      	ble.n	800e5aa <__ieee754_pow+0x3a>
 800e5a4:	e00c      	b.n	800e5c0 <__ieee754_pow+0x50>
 800e5a6:	429d      	cmp	r5, r3
 800e5a8:	dc02      	bgt.n	800e5b0 <__ieee754_pow+0x40>
 800e5aa:	429d      	cmp	r5, r3
 800e5ac:	d10e      	bne.n	800e5cc <__ieee754_pow+0x5c>
 800e5ae:	b16a      	cbz	r2, 800e5cc <__ieee754_pow+0x5c>
 800e5b0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e5b4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e5b8:	ea54 030a 	orrs.w	r3, r4, sl
 800e5bc:	f000 84a6 	beq.w	800ef0c <__ieee754_pow+0x99c>
 800e5c0:	4872      	ldr	r0, [pc, #456]	; (800e78c <__ieee754_pow+0x21c>)
 800e5c2:	b013      	add	sp, #76	; 0x4c
 800e5c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5c8:	f000 bd9e 	b.w	800f108 <nan>
 800e5cc:	f1b9 0f00 	cmp.w	r9, #0
 800e5d0:	da39      	bge.n	800e646 <__ieee754_pow+0xd6>
 800e5d2:	4b6f      	ldr	r3, [pc, #444]	; (800e790 <__ieee754_pow+0x220>)
 800e5d4:	429d      	cmp	r5, r3
 800e5d6:	dc54      	bgt.n	800e682 <__ieee754_pow+0x112>
 800e5d8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e5dc:	429d      	cmp	r5, r3
 800e5de:	f340 84a6 	ble.w	800ef2e <__ieee754_pow+0x9be>
 800e5e2:	152b      	asrs	r3, r5, #20
 800e5e4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e5e8:	2b14      	cmp	r3, #20
 800e5ea:	dd0f      	ble.n	800e60c <__ieee754_pow+0x9c>
 800e5ec:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e5f0:	fa22 f103 	lsr.w	r1, r2, r3
 800e5f4:	fa01 f303 	lsl.w	r3, r1, r3
 800e5f8:	4293      	cmp	r3, r2
 800e5fa:	f040 8498 	bne.w	800ef2e <__ieee754_pow+0x9be>
 800e5fe:	f001 0101 	and.w	r1, r1, #1
 800e602:	f1c1 0302 	rsb	r3, r1, #2
 800e606:	9300      	str	r3, [sp, #0]
 800e608:	b182      	cbz	r2, 800e62c <__ieee754_pow+0xbc>
 800e60a:	e05e      	b.n	800e6ca <__ieee754_pow+0x15a>
 800e60c:	2a00      	cmp	r2, #0
 800e60e:	d15a      	bne.n	800e6c6 <__ieee754_pow+0x156>
 800e610:	f1c3 0314 	rsb	r3, r3, #20
 800e614:	fa45 f103 	asr.w	r1, r5, r3
 800e618:	fa01 f303 	lsl.w	r3, r1, r3
 800e61c:	42ab      	cmp	r3, r5
 800e61e:	f040 8483 	bne.w	800ef28 <__ieee754_pow+0x9b8>
 800e622:	f001 0101 	and.w	r1, r1, #1
 800e626:	f1c1 0302 	rsb	r3, r1, #2
 800e62a:	9300      	str	r3, [sp, #0]
 800e62c:	4b59      	ldr	r3, [pc, #356]	; (800e794 <__ieee754_pow+0x224>)
 800e62e:	429d      	cmp	r5, r3
 800e630:	d130      	bne.n	800e694 <__ieee754_pow+0x124>
 800e632:	2e00      	cmp	r6, #0
 800e634:	f280 8474 	bge.w	800ef20 <__ieee754_pow+0x9b0>
 800e638:	463a      	mov	r2, r7
 800e63a:	4643      	mov	r3, r8
 800e63c:	2000      	movs	r0, #0
 800e63e:	4955      	ldr	r1, [pc, #340]	; (800e794 <__ieee754_pow+0x224>)
 800e640:	f7f2 f8dc 	bl	80007fc <__aeabi_ddiv>
 800e644:	e02f      	b.n	800e6a6 <__ieee754_pow+0x136>
 800e646:	2300      	movs	r3, #0
 800e648:	9300      	str	r3, [sp, #0]
 800e64a:	2a00      	cmp	r2, #0
 800e64c:	d13d      	bne.n	800e6ca <__ieee754_pow+0x15a>
 800e64e:	4b4e      	ldr	r3, [pc, #312]	; (800e788 <__ieee754_pow+0x218>)
 800e650:	429d      	cmp	r5, r3
 800e652:	d1eb      	bne.n	800e62c <__ieee754_pow+0xbc>
 800e654:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e658:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e65c:	ea53 030a 	orrs.w	r3, r3, sl
 800e660:	f000 8454 	beq.w	800ef0c <__ieee754_pow+0x99c>
 800e664:	4b4c      	ldr	r3, [pc, #304]	; (800e798 <__ieee754_pow+0x228>)
 800e666:	429c      	cmp	r4, r3
 800e668:	dd0d      	ble.n	800e686 <__ieee754_pow+0x116>
 800e66a:	2e00      	cmp	r6, #0
 800e66c:	f280 8454 	bge.w	800ef18 <__ieee754_pow+0x9a8>
 800e670:	f04f 0b00 	mov.w	fp, #0
 800e674:	f04f 0c00 	mov.w	ip, #0
 800e678:	4658      	mov	r0, fp
 800e67a:	4661      	mov	r1, ip
 800e67c:	b013      	add	sp, #76	; 0x4c
 800e67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e682:	2302      	movs	r3, #2
 800e684:	e7e0      	b.n	800e648 <__ieee754_pow+0xd8>
 800e686:	2e00      	cmp	r6, #0
 800e688:	daf2      	bge.n	800e670 <__ieee754_pow+0x100>
 800e68a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800e68e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800e692:	e7f1      	b.n	800e678 <__ieee754_pow+0x108>
 800e694:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800e698:	d108      	bne.n	800e6ac <__ieee754_pow+0x13c>
 800e69a:	463a      	mov	r2, r7
 800e69c:	4643      	mov	r3, r8
 800e69e:	4638      	mov	r0, r7
 800e6a0:	4641      	mov	r1, r8
 800e6a2:	f7f1 ff81 	bl	80005a8 <__aeabi_dmul>
 800e6a6:	4683      	mov	fp, r0
 800e6a8:	468c      	mov	ip, r1
 800e6aa:	e7e5      	b.n	800e678 <__ieee754_pow+0x108>
 800e6ac:	4b3b      	ldr	r3, [pc, #236]	; (800e79c <__ieee754_pow+0x22c>)
 800e6ae:	429e      	cmp	r6, r3
 800e6b0:	d10b      	bne.n	800e6ca <__ieee754_pow+0x15a>
 800e6b2:	f1b9 0f00 	cmp.w	r9, #0
 800e6b6:	db08      	blt.n	800e6ca <__ieee754_pow+0x15a>
 800e6b8:	4638      	mov	r0, r7
 800e6ba:	4641      	mov	r1, r8
 800e6bc:	b013      	add	sp, #76	; 0x4c
 800e6be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6c2:	f000 bc6b 	b.w	800ef9c <__ieee754_sqrt>
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	9300      	str	r3, [sp, #0]
 800e6ca:	4638      	mov	r0, r7
 800e6cc:	4641      	mov	r1, r8
 800e6ce:	f000 fd11 	bl	800f0f4 <fabs>
 800e6d2:	4683      	mov	fp, r0
 800e6d4:	468c      	mov	ip, r1
 800e6d6:	f1ba 0f00 	cmp.w	sl, #0
 800e6da:	d129      	bne.n	800e730 <__ieee754_pow+0x1c0>
 800e6dc:	b124      	cbz	r4, 800e6e8 <__ieee754_pow+0x178>
 800e6de:	4b2d      	ldr	r3, [pc, #180]	; (800e794 <__ieee754_pow+0x224>)
 800e6e0:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800e6e4:	429a      	cmp	r2, r3
 800e6e6:	d123      	bne.n	800e730 <__ieee754_pow+0x1c0>
 800e6e8:	2e00      	cmp	r6, #0
 800e6ea:	da07      	bge.n	800e6fc <__ieee754_pow+0x18c>
 800e6ec:	465a      	mov	r2, fp
 800e6ee:	4663      	mov	r3, ip
 800e6f0:	2000      	movs	r0, #0
 800e6f2:	4928      	ldr	r1, [pc, #160]	; (800e794 <__ieee754_pow+0x224>)
 800e6f4:	f7f2 f882 	bl	80007fc <__aeabi_ddiv>
 800e6f8:	4683      	mov	fp, r0
 800e6fa:	468c      	mov	ip, r1
 800e6fc:	f1b9 0f00 	cmp.w	r9, #0
 800e700:	daba      	bge.n	800e678 <__ieee754_pow+0x108>
 800e702:	9b00      	ldr	r3, [sp, #0]
 800e704:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e708:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e70c:	4323      	orrs	r3, r4
 800e70e:	d108      	bne.n	800e722 <__ieee754_pow+0x1b2>
 800e710:	465a      	mov	r2, fp
 800e712:	4663      	mov	r3, ip
 800e714:	4658      	mov	r0, fp
 800e716:	4661      	mov	r1, ip
 800e718:	f7f1 fd8e 	bl	8000238 <__aeabi_dsub>
 800e71c:	4602      	mov	r2, r0
 800e71e:	460b      	mov	r3, r1
 800e720:	e78e      	b.n	800e640 <__ieee754_pow+0xd0>
 800e722:	9b00      	ldr	r3, [sp, #0]
 800e724:	2b01      	cmp	r3, #1
 800e726:	d1a7      	bne.n	800e678 <__ieee754_pow+0x108>
 800e728:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800e72c:	469c      	mov	ip, r3
 800e72e:	e7a3      	b.n	800e678 <__ieee754_pow+0x108>
 800e730:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800e734:	3b01      	subs	r3, #1
 800e736:	930c      	str	r3, [sp, #48]	; 0x30
 800e738:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e73a:	9b00      	ldr	r3, [sp, #0]
 800e73c:	4313      	orrs	r3, r2
 800e73e:	d104      	bne.n	800e74a <__ieee754_pow+0x1da>
 800e740:	463a      	mov	r2, r7
 800e742:	4643      	mov	r3, r8
 800e744:	4638      	mov	r0, r7
 800e746:	4641      	mov	r1, r8
 800e748:	e7e6      	b.n	800e718 <__ieee754_pow+0x1a8>
 800e74a:	4b15      	ldr	r3, [pc, #84]	; (800e7a0 <__ieee754_pow+0x230>)
 800e74c:	429d      	cmp	r5, r3
 800e74e:	f340 80f9 	ble.w	800e944 <__ieee754_pow+0x3d4>
 800e752:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e756:	429d      	cmp	r5, r3
 800e758:	4b0f      	ldr	r3, [pc, #60]	; (800e798 <__ieee754_pow+0x228>)
 800e75a:	dd09      	ble.n	800e770 <__ieee754_pow+0x200>
 800e75c:	429c      	cmp	r4, r3
 800e75e:	dc0c      	bgt.n	800e77a <__ieee754_pow+0x20a>
 800e760:	2e00      	cmp	r6, #0
 800e762:	da85      	bge.n	800e670 <__ieee754_pow+0x100>
 800e764:	a306      	add	r3, pc, #24	; (adr r3, 800e780 <__ieee754_pow+0x210>)
 800e766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e76a:	4610      	mov	r0, r2
 800e76c:	4619      	mov	r1, r3
 800e76e:	e798      	b.n	800e6a2 <__ieee754_pow+0x132>
 800e770:	429c      	cmp	r4, r3
 800e772:	dbf5      	blt.n	800e760 <__ieee754_pow+0x1f0>
 800e774:	4b07      	ldr	r3, [pc, #28]	; (800e794 <__ieee754_pow+0x224>)
 800e776:	429c      	cmp	r4, r3
 800e778:	dd14      	ble.n	800e7a4 <__ieee754_pow+0x234>
 800e77a:	2e00      	cmp	r6, #0
 800e77c:	dcf2      	bgt.n	800e764 <__ieee754_pow+0x1f4>
 800e77e:	e777      	b.n	800e670 <__ieee754_pow+0x100>
 800e780:	8800759c 	.word	0x8800759c
 800e784:	7e37e43c 	.word	0x7e37e43c
 800e788:	7ff00000 	.word	0x7ff00000
 800e78c:	0800f705 	.word	0x0800f705
 800e790:	433fffff 	.word	0x433fffff
 800e794:	3ff00000 	.word	0x3ff00000
 800e798:	3fefffff 	.word	0x3fefffff
 800e79c:	3fe00000 	.word	0x3fe00000
 800e7a0:	41e00000 	.word	0x41e00000
 800e7a4:	4661      	mov	r1, ip
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	4658      	mov	r0, fp
 800e7aa:	4b61      	ldr	r3, [pc, #388]	; (800e930 <__ieee754_pow+0x3c0>)
 800e7ac:	f7f1 fd44 	bl	8000238 <__aeabi_dsub>
 800e7b0:	a355      	add	r3, pc, #340	; (adr r3, 800e908 <__ieee754_pow+0x398>)
 800e7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	460d      	mov	r5, r1
 800e7ba:	f7f1 fef5 	bl	80005a8 <__aeabi_dmul>
 800e7be:	a354      	add	r3, pc, #336	; (adr r3, 800e910 <__ieee754_pow+0x3a0>)
 800e7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7c4:	4606      	mov	r6, r0
 800e7c6:	460f      	mov	r7, r1
 800e7c8:	4620      	mov	r0, r4
 800e7ca:	4629      	mov	r1, r5
 800e7cc:	f7f1 feec 	bl	80005a8 <__aeabi_dmul>
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	4682      	mov	sl, r0
 800e7d4:	468b      	mov	fp, r1
 800e7d6:	4620      	mov	r0, r4
 800e7d8:	4629      	mov	r1, r5
 800e7da:	4b56      	ldr	r3, [pc, #344]	; (800e934 <__ieee754_pow+0x3c4>)
 800e7dc:	f7f1 fee4 	bl	80005a8 <__aeabi_dmul>
 800e7e0:	4602      	mov	r2, r0
 800e7e2:	460b      	mov	r3, r1
 800e7e4:	a14c      	add	r1, pc, #304	; (adr r1, 800e918 <__ieee754_pow+0x3a8>)
 800e7e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7ea:	f7f1 fd25 	bl	8000238 <__aeabi_dsub>
 800e7ee:	4622      	mov	r2, r4
 800e7f0:	462b      	mov	r3, r5
 800e7f2:	f7f1 fed9 	bl	80005a8 <__aeabi_dmul>
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	460b      	mov	r3, r1
 800e7fa:	2000      	movs	r0, #0
 800e7fc:	494e      	ldr	r1, [pc, #312]	; (800e938 <__ieee754_pow+0x3c8>)
 800e7fe:	f7f1 fd1b 	bl	8000238 <__aeabi_dsub>
 800e802:	4622      	mov	r2, r4
 800e804:	462b      	mov	r3, r5
 800e806:	4680      	mov	r8, r0
 800e808:	4689      	mov	r9, r1
 800e80a:	4620      	mov	r0, r4
 800e80c:	4629      	mov	r1, r5
 800e80e:	f7f1 fecb 	bl	80005a8 <__aeabi_dmul>
 800e812:	4602      	mov	r2, r0
 800e814:	460b      	mov	r3, r1
 800e816:	4640      	mov	r0, r8
 800e818:	4649      	mov	r1, r9
 800e81a:	f7f1 fec5 	bl	80005a8 <__aeabi_dmul>
 800e81e:	a340      	add	r3, pc, #256	; (adr r3, 800e920 <__ieee754_pow+0x3b0>)
 800e820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e824:	f7f1 fec0 	bl	80005a8 <__aeabi_dmul>
 800e828:	4602      	mov	r2, r0
 800e82a:	460b      	mov	r3, r1
 800e82c:	4650      	mov	r0, sl
 800e82e:	4659      	mov	r1, fp
 800e830:	f7f1 fd02 	bl	8000238 <__aeabi_dsub>
 800e834:	f04f 0a00 	mov.w	sl, #0
 800e838:	4602      	mov	r2, r0
 800e83a:	460b      	mov	r3, r1
 800e83c:	4604      	mov	r4, r0
 800e83e:	460d      	mov	r5, r1
 800e840:	4630      	mov	r0, r6
 800e842:	4639      	mov	r1, r7
 800e844:	f7f1 fcfa 	bl	800023c <__adddf3>
 800e848:	4632      	mov	r2, r6
 800e84a:	463b      	mov	r3, r7
 800e84c:	4650      	mov	r0, sl
 800e84e:	468b      	mov	fp, r1
 800e850:	f7f1 fcf2 	bl	8000238 <__aeabi_dsub>
 800e854:	4602      	mov	r2, r0
 800e856:	460b      	mov	r3, r1
 800e858:	4620      	mov	r0, r4
 800e85a:	4629      	mov	r1, r5
 800e85c:	f7f1 fcec 	bl	8000238 <__aeabi_dsub>
 800e860:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e864:	9b00      	ldr	r3, [sp, #0]
 800e866:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e868:	3b01      	subs	r3, #1
 800e86a:	4313      	orrs	r3, r2
 800e86c:	f04f 0600 	mov.w	r6, #0
 800e870:	f04f 0200 	mov.w	r2, #0
 800e874:	bf0c      	ite	eq
 800e876:	4b31      	ldreq	r3, [pc, #196]	; (800e93c <__ieee754_pow+0x3cc>)
 800e878:	4b2d      	ldrne	r3, [pc, #180]	; (800e930 <__ieee754_pow+0x3c0>)
 800e87a:	4604      	mov	r4, r0
 800e87c:	460d      	mov	r5, r1
 800e87e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e882:	e9cd 2300 	strd	r2, r3, [sp]
 800e886:	4632      	mov	r2, r6
 800e888:	463b      	mov	r3, r7
 800e88a:	f7f1 fcd5 	bl	8000238 <__aeabi_dsub>
 800e88e:	4652      	mov	r2, sl
 800e890:	465b      	mov	r3, fp
 800e892:	f7f1 fe89 	bl	80005a8 <__aeabi_dmul>
 800e896:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e89a:	4680      	mov	r8, r0
 800e89c:	4689      	mov	r9, r1
 800e89e:	4620      	mov	r0, r4
 800e8a0:	4629      	mov	r1, r5
 800e8a2:	f7f1 fe81 	bl	80005a8 <__aeabi_dmul>
 800e8a6:	4602      	mov	r2, r0
 800e8a8:	460b      	mov	r3, r1
 800e8aa:	4640      	mov	r0, r8
 800e8ac:	4649      	mov	r1, r9
 800e8ae:	f7f1 fcc5 	bl	800023c <__adddf3>
 800e8b2:	4632      	mov	r2, r6
 800e8b4:	463b      	mov	r3, r7
 800e8b6:	4680      	mov	r8, r0
 800e8b8:	4689      	mov	r9, r1
 800e8ba:	4650      	mov	r0, sl
 800e8bc:	4659      	mov	r1, fp
 800e8be:	f7f1 fe73 	bl	80005a8 <__aeabi_dmul>
 800e8c2:	4604      	mov	r4, r0
 800e8c4:	460d      	mov	r5, r1
 800e8c6:	460b      	mov	r3, r1
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	4649      	mov	r1, r9
 800e8cc:	4640      	mov	r0, r8
 800e8ce:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800e8d2:	f7f1 fcb3 	bl	800023c <__adddf3>
 800e8d6:	4b1a      	ldr	r3, [pc, #104]	; (800e940 <__ieee754_pow+0x3d0>)
 800e8d8:	4682      	mov	sl, r0
 800e8da:	4299      	cmp	r1, r3
 800e8dc:	460f      	mov	r7, r1
 800e8de:	460e      	mov	r6, r1
 800e8e0:	f340 82ed 	ble.w	800eebe <__ieee754_pow+0x94e>
 800e8e4:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e8e8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e8ec:	4303      	orrs	r3, r0
 800e8ee:	f000 81e7 	beq.w	800ecc0 <__ieee754_pow+0x750>
 800e8f2:	a30d      	add	r3, pc, #52	; (adr r3, 800e928 <__ieee754_pow+0x3b8>)
 800e8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8fc:	f7f1 fe54 	bl	80005a8 <__aeabi_dmul>
 800e900:	a309      	add	r3, pc, #36	; (adr r3, 800e928 <__ieee754_pow+0x3b8>)
 800e902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e906:	e6cc      	b.n	800e6a2 <__ieee754_pow+0x132>
 800e908:	60000000 	.word	0x60000000
 800e90c:	3ff71547 	.word	0x3ff71547
 800e910:	f85ddf44 	.word	0xf85ddf44
 800e914:	3e54ae0b 	.word	0x3e54ae0b
 800e918:	55555555 	.word	0x55555555
 800e91c:	3fd55555 	.word	0x3fd55555
 800e920:	652b82fe 	.word	0x652b82fe
 800e924:	3ff71547 	.word	0x3ff71547
 800e928:	8800759c 	.word	0x8800759c
 800e92c:	7e37e43c 	.word	0x7e37e43c
 800e930:	3ff00000 	.word	0x3ff00000
 800e934:	3fd00000 	.word	0x3fd00000
 800e938:	3fe00000 	.word	0x3fe00000
 800e93c:	bff00000 	.word	0xbff00000
 800e940:	408fffff 	.word	0x408fffff
 800e944:	4bd4      	ldr	r3, [pc, #848]	; (800ec98 <__ieee754_pow+0x728>)
 800e946:	2200      	movs	r2, #0
 800e948:	ea09 0303 	and.w	r3, r9, r3
 800e94c:	b943      	cbnz	r3, 800e960 <__ieee754_pow+0x3f0>
 800e94e:	4658      	mov	r0, fp
 800e950:	4661      	mov	r1, ip
 800e952:	4bd2      	ldr	r3, [pc, #840]	; (800ec9c <__ieee754_pow+0x72c>)
 800e954:	f7f1 fe28 	bl	80005a8 <__aeabi_dmul>
 800e958:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e95c:	4683      	mov	fp, r0
 800e95e:	460c      	mov	r4, r1
 800e960:	1523      	asrs	r3, r4, #20
 800e962:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e966:	4413      	add	r3, r2
 800e968:	930b      	str	r3, [sp, #44]	; 0x2c
 800e96a:	4bcd      	ldr	r3, [pc, #820]	; (800eca0 <__ieee754_pow+0x730>)
 800e96c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e970:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e974:	429c      	cmp	r4, r3
 800e976:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e97a:	dd08      	ble.n	800e98e <__ieee754_pow+0x41e>
 800e97c:	4bc9      	ldr	r3, [pc, #804]	; (800eca4 <__ieee754_pow+0x734>)
 800e97e:	429c      	cmp	r4, r3
 800e980:	f340 819c 	ble.w	800ecbc <__ieee754_pow+0x74c>
 800e984:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e986:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e98a:	3301      	adds	r3, #1
 800e98c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e98e:	2600      	movs	r6, #0
 800e990:	00f3      	lsls	r3, r6, #3
 800e992:	930d      	str	r3, [sp, #52]	; 0x34
 800e994:	4bc4      	ldr	r3, [pc, #784]	; (800eca8 <__ieee754_pow+0x738>)
 800e996:	4658      	mov	r0, fp
 800e998:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e99c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e9a0:	4629      	mov	r1, r5
 800e9a2:	461a      	mov	r2, r3
 800e9a4:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800e9a8:	4623      	mov	r3, r4
 800e9aa:	f7f1 fc45 	bl	8000238 <__aeabi_dsub>
 800e9ae:	46da      	mov	sl, fp
 800e9b0:	462b      	mov	r3, r5
 800e9b2:	4652      	mov	r2, sl
 800e9b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800e9b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e9bc:	f7f1 fc3e 	bl	800023c <__adddf3>
 800e9c0:	4602      	mov	r2, r0
 800e9c2:	460b      	mov	r3, r1
 800e9c4:	2000      	movs	r0, #0
 800e9c6:	49b9      	ldr	r1, [pc, #740]	; (800ecac <__ieee754_pow+0x73c>)
 800e9c8:	f7f1 ff18 	bl	80007fc <__aeabi_ddiv>
 800e9cc:	4602      	mov	r2, r0
 800e9ce:	460b      	mov	r3, r1
 800e9d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e9d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e9d8:	f7f1 fde6 	bl	80005a8 <__aeabi_dmul>
 800e9dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e9e0:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800e9e4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	46ab      	mov	fp, r5
 800e9ee:	106d      	asrs	r5, r5, #1
 800e9f0:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e9f4:	9304      	str	r3, [sp, #16]
 800e9f6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e9fa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e9fe:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800ea02:	4640      	mov	r0, r8
 800ea04:	4649      	mov	r1, r9
 800ea06:	4614      	mov	r4, r2
 800ea08:	461d      	mov	r5, r3
 800ea0a:	f7f1 fdcd 	bl	80005a8 <__aeabi_dmul>
 800ea0e:	4602      	mov	r2, r0
 800ea10:	460b      	mov	r3, r1
 800ea12:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ea16:	f7f1 fc0f 	bl	8000238 <__aeabi_dsub>
 800ea1a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ea1e:	4606      	mov	r6, r0
 800ea20:	460f      	mov	r7, r1
 800ea22:	4620      	mov	r0, r4
 800ea24:	4629      	mov	r1, r5
 800ea26:	f7f1 fc07 	bl	8000238 <__aeabi_dsub>
 800ea2a:	4602      	mov	r2, r0
 800ea2c:	460b      	mov	r3, r1
 800ea2e:	4650      	mov	r0, sl
 800ea30:	4659      	mov	r1, fp
 800ea32:	f7f1 fc01 	bl	8000238 <__aeabi_dsub>
 800ea36:	4642      	mov	r2, r8
 800ea38:	464b      	mov	r3, r9
 800ea3a:	f7f1 fdb5 	bl	80005a8 <__aeabi_dmul>
 800ea3e:	4602      	mov	r2, r0
 800ea40:	460b      	mov	r3, r1
 800ea42:	4630      	mov	r0, r6
 800ea44:	4639      	mov	r1, r7
 800ea46:	f7f1 fbf7 	bl	8000238 <__aeabi_dsub>
 800ea4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ea4e:	f7f1 fdab 	bl	80005a8 <__aeabi_dmul>
 800ea52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ea56:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ea5a:	4610      	mov	r0, r2
 800ea5c:	4619      	mov	r1, r3
 800ea5e:	f7f1 fda3 	bl	80005a8 <__aeabi_dmul>
 800ea62:	a37b      	add	r3, pc, #492	; (adr r3, 800ec50 <__ieee754_pow+0x6e0>)
 800ea64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea68:	4604      	mov	r4, r0
 800ea6a:	460d      	mov	r5, r1
 800ea6c:	f7f1 fd9c 	bl	80005a8 <__aeabi_dmul>
 800ea70:	a379      	add	r3, pc, #484	; (adr r3, 800ec58 <__ieee754_pow+0x6e8>)
 800ea72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea76:	f7f1 fbe1 	bl	800023c <__adddf3>
 800ea7a:	4622      	mov	r2, r4
 800ea7c:	462b      	mov	r3, r5
 800ea7e:	f7f1 fd93 	bl	80005a8 <__aeabi_dmul>
 800ea82:	a377      	add	r3, pc, #476	; (adr r3, 800ec60 <__ieee754_pow+0x6f0>)
 800ea84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea88:	f7f1 fbd8 	bl	800023c <__adddf3>
 800ea8c:	4622      	mov	r2, r4
 800ea8e:	462b      	mov	r3, r5
 800ea90:	f7f1 fd8a 	bl	80005a8 <__aeabi_dmul>
 800ea94:	a374      	add	r3, pc, #464	; (adr r3, 800ec68 <__ieee754_pow+0x6f8>)
 800ea96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea9a:	f7f1 fbcf 	bl	800023c <__adddf3>
 800ea9e:	4622      	mov	r2, r4
 800eaa0:	462b      	mov	r3, r5
 800eaa2:	f7f1 fd81 	bl	80005a8 <__aeabi_dmul>
 800eaa6:	a372      	add	r3, pc, #456	; (adr r3, 800ec70 <__ieee754_pow+0x700>)
 800eaa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaac:	f7f1 fbc6 	bl	800023c <__adddf3>
 800eab0:	4622      	mov	r2, r4
 800eab2:	462b      	mov	r3, r5
 800eab4:	f7f1 fd78 	bl	80005a8 <__aeabi_dmul>
 800eab8:	a36f      	add	r3, pc, #444	; (adr r3, 800ec78 <__ieee754_pow+0x708>)
 800eaba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eabe:	f7f1 fbbd 	bl	800023c <__adddf3>
 800eac2:	4622      	mov	r2, r4
 800eac4:	4606      	mov	r6, r0
 800eac6:	460f      	mov	r7, r1
 800eac8:	462b      	mov	r3, r5
 800eaca:	4620      	mov	r0, r4
 800eacc:	4629      	mov	r1, r5
 800eace:	f7f1 fd6b 	bl	80005a8 <__aeabi_dmul>
 800ead2:	4602      	mov	r2, r0
 800ead4:	460b      	mov	r3, r1
 800ead6:	4630      	mov	r0, r6
 800ead8:	4639      	mov	r1, r7
 800eada:	f7f1 fd65 	bl	80005a8 <__aeabi_dmul>
 800eade:	4604      	mov	r4, r0
 800eae0:	460d      	mov	r5, r1
 800eae2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eae6:	4642      	mov	r2, r8
 800eae8:	464b      	mov	r3, r9
 800eaea:	f7f1 fba7 	bl	800023c <__adddf3>
 800eaee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800eaf2:	f7f1 fd59 	bl	80005a8 <__aeabi_dmul>
 800eaf6:	4622      	mov	r2, r4
 800eaf8:	462b      	mov	r3, r5
 800eafa:	f7f1 fb9f 	bl	800023c <__adddf3>
 800eafe:	4642      	mov	r2, r8
 800eb00:	4606      	mov	r6, r0
 800eb02:	460f      	mov	r7, r1
 800eb04:	464b      	mov	r3, r9
 800eb06:	4640      	mov	r0, r8
 800eb08:	4649      	mov	r1, r9
 800eb0a:	f7f1 fd4d 	bl	80005a8 <__aeabi_dmul>
 800eb0e:	2200      	movs	r2, #0
 800eb10:	4b67      	ldr	r3, [pc, #412]	; (800ecb0 <__ieee754_pow+0x740>)
 800eb12:	4682      	mov	sl, r0
 800eb14:	468b      	mov	fp, r1
 800eb16:	f7f1 fb91 	bl	800023c <__adddf3>
 800eb1a:	4632      	mov	r2, r6
 800eb1c:	463b      	mov	r3, r7
 800eb1e:	f7f1 fb8d 	bl	800023c <__adddf3>
 800eb22:	9c04      	ldr	r4, [sp, #16]
 800eb24:	460d      	mov	r5, r1
 800eb26:	4622      	mov	r2, r4
 800eb28:	460b      	mov	r3, r1
 800eb2a:	4640      	mov	r0, r8
 800eb2c:	4649      	mov	r1, r9
 800eb2e:	f7f1 fd3b 	bl	80005a8 <__aeabi_dmul>
 800eb32:	2200      	movs	r2, #0
 800eb34:	4680      	mov	r8, r0
 800eb36:	4689      	mov	r9, r1
 800eb38:	4620      	mov	r0, r4
 800eb3a:	4629      	mov	r1, r5
 800eb3c:	4b5c      	ldr	r3, [pc, #368]	; (800ecb0 <__ieee754_pow+0x740>)
 800eb3e:	f7f1 fb7b 	bl	8000238 <__aeabi_dsub>
 800eb42:	4652      	mov	r2, sl
 800eb44:	465b      	mov	r3, fp
 800eb46:	f7f1 fb77 	bl	8000238 <__aeabi_dsub>
 800eb4a:	4602      	mov	r2, r0
 800eb4c:	460b      	mov	r3, r1
 800eb4e:	4630      	mov	r0, r6
 800eb50:	4639      	mov	r1, r7
 800eb52:	f7f1 fb71 	bl	8000238 <__aeabi_dsub>
 800eb56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eb5a:	f7f1 fd25 	bl	80005a8 <__aeabi_dmul>
 800eb5e:	4622      	mov	r2, r4
 800eb60:	4606      	mov	r6, r0
 800eb62:	460f      	mov	r7, r1
 800eb64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800eb68:	462b      	mov	r3, r5
 800eb6a:	f7f1 fd1d 	bl	80005a8 <__aeabi_dmul>
 800eb6e:	4602      	mov	r2, r0
 800eb70:	460b      	mov	r3, r1
 800eb72:	4630      	mov	r0, r6
 800eb74:	4639      	mov	r1, r7
 800eb76:	f7f1 fb61 	bl	800023c <__adddf3>
 800eb7a:	4606      	mov	r6, r0
 800eb7c:	460f      	mov	r7, r1
 800eb7e:	4602      	mov	r2, r0
 800eb80:	460b      	mov	r3, r1
 800eb82:	4640      	mov	r0, r8
 800eb84:	4649      	mov	r1, r9
 800eb86:	f7f1 fb59 	bl	800023c <__adddf3>
 800eb8a:	a33d      	add	r3, pc, #244	; (adr r3, 800ec80 <__ieee754_pow+0x710>)
 800eb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb90:	9c04      	ldr	r4, [sp, #16]
 800eb92:	460d      	mov	r5, r1
 800eb94:	4620      	mov	r0, r4
 800eb96:	f7f1 fd07 	bl	80005a8 <__aeabi_dmul>
 800eb9a:	4642      	mov	r2, r8
 800eb9c:	464b      	mov	r3, r9
 800eb9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eba2:	4620      	mov	r0, r4
 800eba4:	4629      	mov	r1, r5
 800eba6:	f7f1 fb47 	bl	8000238 <__aeabi_dsub>
 800ebaa:	4602      	mov	r2, r0
 800ebac:	460b      	mov	r3, r1
 800ebae:	4630      	mov	r0, r6
 800ebb0:	4639      	mov	r1, r7
 800ebb2:	f7f1 fb41 	bl	8000238 <__aeabi_dsub>
 800ebb6:	a334      	add	r3, pc, #208	; (adr r3, 800ec88 <__ieee754_pow+0x718>)
 800ebb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebbc:	f7f1 fcf4 	bl	80005a8 <__aeabi_dmul>
 800ebc0:	a333      	add	r3, pc, #204	; (adr r3, 800ec90 <__ieee754_pow+0x720>)
 800ebc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebc6:	4606      	mov	r6, r0
 800ebc8:	460f      	mov	r7, r1
 800ebca:	4620      	mov	r0, r4
 800ebcc:	4629      	mov	r1, r5
 800ebce:	f7f1 fceb 	bl	80005a8 <__aeabi_dmul>
 800ebd2:	4602      	mov	r2, r0
 800ebd4:	460b      	mov	r3, r1
 800ebd6:	4630      	mov	r0, r6
 800ebd8:	4639      	mov	r1, r7
 800ebda:	f7f1 fb2f 	bl	800023c <__adddf3>
 800ebde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ebe0:	4b34      	ldr	r3, [pc, #208]	; (800ecb4 <__ieee754_pow+0x744>)
 800ebe2:	4413      	add	r3, r2
 800ebe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebe8:	f7f1 fb28 	bl	800023c <__adddf3>
 800ebec:	4680      	mov	r8, r0
 800ebee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ebf0:	4689      	mov	r9, r1
 800ebf2:	f7f1 fc6f 	bl	80004d4 <__aeabi_i2d>
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	460d      	mov	r5, r1
 800ebfa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ebfc:	4b2e      	ldr	r3, [pc, #184]	; (800ecb8 <__ieee754_pow+0x748>)
 800ebfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec02:	4413      	add	r3, r2
 800ec04:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ec08:	4642      	mov	r2, r8
 800ec0a:	464b      	mov	r3, r9
 800ec0c:	f7f1 fb16 	bl	800023c <__adddf3>
 800ec10:	4632      	mov	r2, r6
 800ec12:	463b      	mov	r3, r7
 800ec14:	f7f1 fb12 	bl	800023c <__adddf3>
 800ec18:	4622      	mov	r2, r4
 800ec1a:	462b      	mov	r3, r5
 800ec1c:	f7f1 fb0e 	bl	800023c <__adddf3>
 800ec20:	f8dd a010 	ldr.w	sl, [sp, #16]
 800ec24:	4622      	mov	r2, r4
 800ec26:	462b      	mov	r3, r5
 800ec28:	4650      	mov	r0, sl
 800ec2a:	468b      	mov	fp, r1
 800ec2c:	f7f1 fb04 	bl	8000238 <__aeabi_dsub>
 800ec30:	4632      	mov	r2, r6
 800ec32:	463b      	mov	r3, r7
 800ec34:	f7f1 fb00 	bl	8000238 <__aeabi_dsub>
 800ec38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ec3c:	f7f1 fafc 	bl	8000238 <__aeabi_dsub>
 800ec40:	4602      	mov	r2, r0
 800ec42:	460b      	mov	r3, r1
 800ec44:	4640      	mov	r0, r8
 800ec46:	4649      	mov	r1, r9
 800ec48:	e608      	b.n	800e85c <__ieee754_pow+0x2ec>
 800ec4a:	bf00      	nop
 800ec4c:	f3af 8000 	nop.w
 800ec50:	4a454eef 	.word	0x4a454eef
 800ec54:	3fca7e28 	.word	0x3fca7e28
 800ec58:	93c9db65 	.word	0x93c9db65
 800ec5c:	3fcd864a 	.word	0x3fcd864a
 800ec60:	a91d4101 	.word	0xa91d4101
 800ec64:	3fd17460 	.word	0x3fd17460
 800ec68:	518f264d 	.word	0x518f264d
 800ec6c:	3fd55555 	.word	0x3fd55555
 800ec70:	db6fabff 	.word	0xdb6fabff
 800ec74:	3fdb6db6 	.word	0x3fdb6db6
 800ec78:	33333303 	.word	0x33333303
 800ec7c:	3fe33333 	.word	0x3fe33333
 800ec80:	e0000000 	.word	0xe0000000
 800ec84:	3feec709 	.word	0x3feec709
 800ec88:	dc3a03fd 	.word	0xdc3a03fd
 800ec8c:	3feec709 	.word	0x3feec709
 800ec90:	145b01f5 	.word	0x145b01f5
 800ec94:	be3e2fe0 	.word	0xbe3e2fe0
 800ec98:	7ff00000 	.word	0x7ff00000
 800ec9c:	43400000 	.word	0x43400000
 800eca0:	0003988e 	.word	0x0003988e
 800eca4:	000bb679 	.word	0x000bb679
 800eca8:	0800f738 	.word	0x0800f738
 800ecac:	3ff00000 	.word	0x3ff00000
 800ecb0:	40080000 	.word	0x40080000
 800ecb4:	0800f758 	.word	0x0800f758
 800ecb8:	0800f748 	.word	0x0800f748
 800ecbc:	2601      	movs	r6, #1
 800ecbe:	e667      	b.n	800e990 <__ieee754_pow+0x420>
 800ecc0:	a39d      	add	r3, pc, #628	; (adr r3, 800ef38 <__ieee754_pow+0x9c8>)
 800ecc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc6:	4640      	mov	r0, r8
 800ecc8:	4649      	mov	r1, r9
 800ecca:	f7f1 fab7 	bl	800023c <__adddf3>
 800ecce:	4622      	mov	r2, r4
 800ecd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ecd4:	462b      	mov	r3, r5
 800ecd6:	4650      	mov	r0, sl
 800ecd8:	4639      	mov	r1, r7
 800ecda:	f7f1 faad 	bl	8000238 <__aeabi_dsub>
 800ecde:	4602      	mov	r2, r0
 800ece0:	460b      	mov	r3, r1
 800ece2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ece6:	f7f1 feef 	bl	8000ac8 <__aeabi_dcmpgt>
 800ecea:	2800      	cmp	r0, #0
 800ecec:	f47f ae01 	bne.w	800e8f2 <__ieee754_pow+0x382>
 800ecf0:	4aa5      	ldr	r2, [pc, #660]	; (800ef88 <__ieee754_pow+0xa18>)
 800ecf2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800ecf6:	4293      	cmp	r3, r2
 800ecf8:	f340 8103 	ble.w	800ef02 <__ieee754_pow+0x992>
 800ecfc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ed00:	2000      	movs	r0, #0
 800ed02:	151b      	asrs	r3, r3, #20
 800ed04:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ed08:	fa4a f303 	asr.w	r3, sl, r3
 800ed0c:	4433      	add	r3, r6
 800ed0e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ed12:	4f9e      	ldr	r7, [pc, #632]	; (800ef8c <__ieee754_pow+0xa1c>)
 800ed14:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ed18:	4117      	asrs	r7, r2
 800ed1a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800ed1e:	ea23 0107 	bic.w	r1, r3, r7
 800ed22:	f1c2 0214 	rsb	r2, r2, #20
 800ed26:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ed2a:	460b      	mov	r3, r1
 800ed2c:	fa4a fa02 	asr.w	sl, sl, r2
 800ed30:	2e00      	cmp	r6, #0
 800ed32:	4602      	mov	r2, r0
 800ed34:	4629      	mov	r1, r5
 800ed36:	4620      	mov	r0, r4
 800ed38:	bfb8      	it	lt
 800ed3a:	f1ca 0a00 	rsblt	sl, sl, #0
 800ed3e:	f7f1 fa7b 	bl	8000238 <__aeabi_dsub>
 800ed42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed4a:	2400      	movs	r4, #0
 800ed4c:	4642      	mov	r2, r8
 800ed4e:	464b      	mov	r3, r9
 800ed50:	f7f1 fa74 	bl	800023c <__adddf3>
 800ed54:	a37a      	add	r3, pc, #488	; (adr r3, 800ef40 <__ieee754_pow+0x9d0>)
 800ed56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed5a:	4620      	mov	r0, r4
 800ed5c:	460d      	mov	r5, r1
 800ed5e:	f7f1 fc23 	bl	80005a8 <__aeabi_dmul>
 800ed62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ed66:	4606      	mov	r6, r0
 800ed68:	460f      	mov	r7, r1
 800ed6a:	4620      	mov	r0, r4
 800ed6c:	4629      	mov	r1, r5
 800ed6e:	f7f1 fa63 	bl	8000238 <__aeabi_dsub>
 800ed72:	4602      	mov	r2, r0
 800ed74:	460b      	mov	r3, r1
 800ed76:	4640      	mov	r0, r8
 800ed78:	4649      	mov	r1, r9
 800ed7a:	f7f1 fa5d 	bl	8000238 <__aeabi_dsub>
 800ed7e:	a372      	add	r3, pc, #456	; (adr r3, 800ef48 <__ieee754_pow+0x9d8>)
 800ed80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed84:	f7f1 fc10 	bl	80005a8 <__aeabi_dmul>
 800ed88:	a371      	add	r3, pc, #452	; (adr r3, 800ef50 <__ieee754_pow+0x9e0>)
 800ed8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8e:	4680      	mov	r8, r0
 800ed90:	4689      	mov	r9, r1
 800ed92:	4620      	mov	r0, r4
 800ed94:	4629      	mov	r1, r5
 800ed96:	f7f1 fc07 	bl	80005a8 <__aeabi_dmul>
 800ed9a:	4602      	mov	r2, r0
 800ed9c:	460b      	mov	r3, r1
 800ed9e:	4640      	mov	r0, r8
 800eda0:	4649      	mov	r1, r9
 800eda2:	f7f1 fa4b 	bl	800023c <__adddf3>
 800eda6:	4604      	mov	r4, r0
 800eda8:	460d      	mov	r5, r1
 800edaa:	4602      	mov	r2, r0
 800edac:	460b      	mov	r3, r1
 800edae:	4630      	mov	r0, r6
 800edb0:	4639      	mov	r1, r7
 800edb2:	f7f1 fa43 	bl	800023c <__adddf3>
 800edb6:	4632      	mov	r2, r6
 800edb8:	463b      	mov	r3, r7
 800edba:	4680      	mov	r8, r0
 800edbc:	4689      	mov	r9, r1
 800edbe:	f7f1 fa3b 	bl	8000238 <__aeabi_dsub>
 800edc2:	4602      	mov	r2, r0
 800edc4:	460b      	mov	r3, r1
 800edc6:	4620      	mov	r0, r4
 800edc8:	4629      	mov	r1, r5
 800edca:	f7f1 fa35 	bl	8000238 <__aeabi_dsub>
 800edce:	4642      	mov	r2, r8
 800edd0:	4606      	mov	r6, r0
 800edd2:	460f      	mov	r7, r1
 800edd4:	464b      	mov	r3, r9
 800edd6:	4640      	mov	r0, r8
 800edd8:	4649      	mov	r1, r9
 800edda:	f7f1 fbe5 	bl	80005a8 <__aeabi_dmul>
 800edde:	a35e      	add	r3, pc, #376	; (adr r3, 800ef58 <__ieee754_pow+0x9e8>)
 800ede0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ede4:	4604      	mov	r4, r0
 800ede6:	460d      	mov	r5, r1
 800ede8:	f7f1 fbde 	bl	80005a8 <__aeabi_dmul>
 800edec:	a35c      	add	r3, pc, #368	; (adr r3, 800ef60 <__ieee754_pow+0x9f0>)
 800edee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edf2:	f7f1 fa21 	bl	8000238 <__aeabi_dsub>
 800edf6:	4622      	mov	r2, r4
 800edf8:	462b      	mov	r3, r5
 800edfa:	f7f1 fbd5 	bl	80005a8 <__aeabi_dmul>
 800edfe:	a35a      	add	r3, pc, #360	; (adr r3, 800ef68 <__ieee754_pow+0x9f8>)
 800ee00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee04:	f7f1 fa1a 	bl	800023c <__adddf3>
 800ee08:	4622      	mov	r2, r4
 800ee0a:	462b      	mov	r3, r5
 800ee0c:	f7f1 fbcc 	bl	80005a8 <__aeabi_dmul>
 800ee10:	a357      	add	r3, pc, #348	; (adr r3, 800ef70 <__ieee754_pow+0xa00>)
 800ee12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee16:	f7f1 fa0f 	bl	8000238 <__aeabi_dsub>
 800ee1a:	4622      	mov	r2, r4
 800ee1c:	462b      	mov	r3, r5
 800ee1e:	f7f1 fbc3 	bl	80005a8 <__aeabi_dmul>
 800ee22:	a355      	add	r3, pc, #340	; (adr r3, 800ef78 <__ieee754_pow+0xa08>)
 800ee24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee28:	f7f1 fa08 	bl	800023c <__adddf3>
 800ee2c:	4622      	mov	r2, r4
 800ee2e:	462b      	mov	r3, r5
 800ee30:	f7f1 fbba 	bl	80005a8 <__aeabi_dmul>
 800ee34:	4602      	mov	r2, r0
 800ee36:	460b      	mov	r3, r1
 800ee38:	4640      	mov	r0, r8
 800ee3a:	4649      	mov	r1, r9
 800ee3c:	f7f1 f9fc 	bl	8000238 <__aeabi_dsub>
 800ee40:	4604      	mov	r4, r0
 800ee42:	460d      	mov	r5, r1
 800ee44:	4602      	mov	r2, r0
 800ee46:	460b      	mov	r3, r1
 800ee48:	4640      	mov	r0, r8
 800ee4a:	4649      	mov	r1, r9
 800ee4c:	f7f1 fbac 	bl	80005a8 <__aeabi_dmul>
 800ee50:	2200      	movs	r2, #0
 800ee52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ee5a:	4620      	mov	r0, r4
 800ee5c:	4629      	mov	r1, r5
 800ee5e:	f7f1 f9eb 	bl	8000238 <__aeabi_dsub>
 800ee62:	4602      	mov	r2, r0
 800ee64:	460b      	mov	r3, r1
 800ee66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee6a:	f7f1 fcc7 	bl	80007fc <__aeabi_ddiv>
 800ee6e:	4632      	mov	r2, r6
 800ee70:	4604      	mov	r4, r0
 800ee72:	460d      	mov	r5, r1
 800ee74:	463b      	mov	r3, r7
 800ee76:	4640      	mov	r0, r8
 800ee78:	4649      	mov	r1, r9
 800ee7a:	f7f1 fb95 	bl	80005a8 <__aeabi_dmul>
 800ee7e:	4632      	mov	r2, r6
 800ee80:	463b      	mov	r3, r7
 800ee82:	f7f1 f9db 	bl	800023c <__adddf3>
 800ee86:	4602      	mov	r2, r0
 800ee88:	460b      	mov	r3, r1
 800ee8a:	4620      	mov	r0, r4
 800ee8c:	4629      	mov	r1, r5
 800ee8e:	f7f1 f9d3 	bl	8000238 <__aeabi_dsub>
 800ee92:	4642      	mov	r2, r8
 800ee94:	464b      	mov	r3, r9
 800ee96:	f7f1 f9cf 	bl	8000238 <__aeabi_dsub>
 800ee9a:	4602      	mov	r2, r0
 800ee9c:	460b      	mov	r3, r1
 800ee9e:	2000      	movs	r0, #0
 800eea0:	493b      	ldr	r1, [pc, #236]	; (800ef90 <__ieee754_pow+0xa20>)
 800eea2:	f7f1 f9c9 	bl	8000238 <__aeabi_dsub>
 800eea6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800eeaa:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800eeae:	da2b      	bge.n	800ef08 <__ieee754_pow+0x998>
 800eeb0:	4652      	mov	r2, sl
 800eeb2:	f000 f9b9 	bl	800f228 <scalbn>
 800eeb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eeba:	f7ff bbf2 	b.w	800e6a2 <__ieee754_pow+0x132>
 800eebe:	4b35      	ldr	r3, [pc, #212]	; (800ef94 <__ieee754_pow+0xa24>)
 800eec0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800eec4:	429f      	cmp	r7, r3
 800eec6:	f77f af13 	ble.w	800ecf0 <__ieee754_pow+0x780>
 800eeca:	4b33      	ldr	r3, [pc, #204]	; (800ef98 <__ieee754_pow+0xa28>)
 800eecc:	440b      	add	r3, r1
 800eece:	4303      	orrs	r3, r0
 800eed0:	d00b      	beq.n	800eeea <__ieee754_pow+0x97a>
 800eed2:	a32b      	add	r3, pc, #172	; (adr r3, 800ef80 <__ieee754_pow+0xa10>)
 800eed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eed8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eedc:	f7f1 fb64 	bl	80005a8 <__aeabi_dmul>
 800eee0:	a327      	add	r3, pc, #156	; (adr r3, 800ef80 <__ieee754_pow+0xa10>)
 800eee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee6:	f7ff bbdc 	b.w	800e6a2 <__ieee754_pow+0x132>
 800eeea:	4622      	mov	r2, r4
 800eeec:	462b      	mov	r3, r5
 800eeee:	f7f1 f9a3 	bl	8000238 <__aeabi_dsub>
 800eef2:	4642      	mov	r2, r8
 800eef4:	464b      	mov	r3, r9
 800eef6:	f7f1 fddd 	bl	8000ab4 <__aeabi_dcmpge>
 800eefa:	2800      	cmp	r0, #0
 800eefc:	f43f aef8 	beq.w	800ecf0 <__ieee754_pow+0x780>
 800ef00:	e7e7      	b.n	800eed2 <__ieee754_pow+0x962>
 800ef02:	f04f 0a00 	mov.w	sl, #0
 800ef06:	e71e      	b.n	800ed46 <__ieee754_pow+0x7d6>
 800ef08:	4621      	mov	r1, r4
 800ef0a:	e7d4      	b.n	800eeb6 <__ieee754_pow+0x946>
 800ef0c:	f04f 0b00 	mov.w	fp, #0
 800ef10:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ef90 <__ieee754_pow+0xa20>
 800ef14:	f7ff bbb0 	b.w	800e678 <__ieee754_pow+0x108>
 800ef18:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800ef1c:	f7ff bbac 	b.w	800e678 <__ieee754_pow+0x108>
 800ef20:	4638      	mov	r0, r7
 800ef22:	4641      	mov	r1, r8
 800ef24:	f7ff bbbf 	b.w	800e6a6 <__ieee754_pow+0x136>
 800ef28:	9200      	str	r2, [sp, #0]
 800ef2a:	f7ff bb7f 	b.w	800e62c <__ieee754_pow+0xbc>
 800ef2e:	2300      	movs	r3, #0
 800ef30:	f7ff bb69 	b.w	800e606 <__ieee754_pow+0x96>
 800ef34:	f3af 8000 	nop.w
 800ef38:	652b82fe 	.word	0x652b82fe
 800ef3c:	3c971547 	.word	0x3c971547
 800ef40:	00000000 	.word	0x00000000
 800ef44:	3fe62e43 	.word	0x3fe62e43
 800ef48:	fefa39ef 	.word	0xfefa39ef
 800ef4c:	3fe62e42 	.word	0x3fe62e42
 800ef50:	0ca86c39 	.word	0x0ca86c39
 800ef54:	be205c61 	.word	0xbe205c61
 800ef58:	72bea4d0 	.word	0x72bea4d0
 800ef5c:	3e663769 	.word	0x3e663769
 800ef60:	c5d26bf1 	.word	0xc5d26bf1
 800ef64:	3ebbbd41 	.word	0x3ebbbd41
 800ef68:	af25de2c 	.word	0xaf25de2c
 800ef6c:	3f11566a 	.word	0x3f11566a
 800ef70:	16bebd93 	.word	0x16bebd93
 800ef74:	3f66c16c 	.word	0x3f66c16c
 800ef78:	5555553e 	.word	0x5555553e
 800ef7c:	3fc55555 	.word	0x3fc55555
 800ef80:	c2f8f359 	.word	0xc2f8f359
 800ef84:	01a56e1f 	.word	0x01a56e1f
 800ef88:	3fe00000 	.word	0x3fe00000
 800ef8c:	000fffff 	.word	0x000fffff
 800ef90:	3ff00000 	.word	0x3ff00000
 800ef94:	4090cbff 	.word	0x4090cbff
 800ef98:	3f6f3400 	.word	0x3f6f3400

0800ef9c <__ieee754_sqrt>:
 800ef9c:	f8df c150 	ldr.w	ip, [pc, #336]	; 800f0f0 <__ieee754_sqrt+0x154>
 800efa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efa4:	ea3c 0c01 	bics.w	ip, ip, r1
 800efa8:	460b      	mov	r3, r1
 800efaa:	4606      	mov	r6, r0
 800efac:	460d      	mov	r5, r1
 800efae:	460a      	mov	r2, r1
 800efb0:	4607      	mov	r7, r0
 800efb2:	4604      	mov	r4, r0
 800efb4:	d10e      	bne.n	800efd4 <__ieee754_sqrt+0x38>
 800efb6:	4602      	mov	r2, r0
 800efb8:	f7f1 faf6 	bl	80005a8 <__aeabi_dmul>
 800efbc:	4602      	mov	r2, r0
 800efbe:	460b      	mov	r3, r1
 800efc0:	4630      	mov	r0, r6
 800efc2:	4629      	mov	r1, r5
 800efc4:	f7f1 f93a 	bl	800023c <__adddf3>
 800efc8:	4606      	mov	r6, r0
 800efca:	460d      	mov	r5, r1
 800efcc:	4630      	mov	r0, r6
 800efce:	4629      	mov	r1, r5
 800efd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efd4:	2900      	cmp	r1, #0
 800efd6:	dc0d      	bgt.n	800eff4 <__ieee754_sqrt+0x58>
 800efd8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800efdc:	ea5c 0707 	orrs.w	r7, ip, r7
 800efe0:	d0f4      	beq.n	800efcc <__ieee754_sqrt+0x30>
 800efe2:	b139      	cbz	r1, 800eff4 <__ieee754_sqrt+0x58>
 800efe4:	4602      	mov	r2, r0
 800efe6:	f7f1 f927 	bl	8000238 <__aeabi_dsub>
 800efea:	4602      	mov	r2, r0
 800efec:	460b      	mov	r3, r1
 800efee:	f7f1 fc05 	bl	80007fc <__aeabi_ddiv>
 800eff2:	e7e9      	b.n	800efc8 <__ieee754_sqrt+0x2c>
 800eff4:	1512      	asrs	r2, r2, #20
 800eff6:	d074      	beq.n	800f0e2 <__ieee754_sqrt+0x146>
 800eff8:	2000      	movs	r0, #0
 800effa:	07d5      	lsls	r5, r2, #31
 800effc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f000:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800f004:	bf5e      	ittt	pl
 800f006:	0fe3      	lsrpl	r3, r4, #31
 800f008:	0064      	lslpl	r4, r4, #1
 800f00a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800f00e:	0fe3      	lsrs	r3, r4, #31
 800f010:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f014:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800f018:	2516      	movs	r5, #22
 800f01a:	4601      	mov	r1, r0
 800f01c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f020:	1076      	asrs	r6, r6, #1
 800f022:	0064      	lsls	r4, r4, #1
 800f024:	188f      	adds	r7, r1, r2
 800f026:	429f      	cmp	r7, r3
 800f028:	bfde      	ittt	le
 800f02a:	1bdb      	suble	r3, r3, r7
 800f02c:	18b9      	addle	r1, r7, r2
 800f02e:	1880      	addle	r0, r0, r2
 800f030:	005b      	lsls	r3, r3, #1
 800f032:	3d01      	subs	r5, #1
 800f034:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f038:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f03c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f040:	d1f0      	bne.n	800f024 <__ieee754_sqrt+0x88>
 800f042:	462a      	mov	r2, r5
 800f044:	f04f 0e20 	mov.w	lr, #32
 800f048:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800f04c:	428b      	cmp	r3, r1
 800f04e:	eb07 0c05 	add.w	ip, r7, r5
 800f052:	dc02      	bgt.n	800f05a <__ieee754_sqrt+0xbe>
 800f054:	d113      	bne.n	800f07e <__ieee754_sqrt+0xe2>
 800f056:	45a4      	cmp	ip, r4
 800f058:	d811      	bhi.n	800f07e <__ieee754_sqrt+0xe2>
 800f05a:	f1bc 0f00 	cmp.w	ip, #0
 800f05e:	eb0c 0507 	add.w	r5, ip, r7
 800f062:	da43      	bge.n	800f0ec <__ieee754_sqrt+0x150>
 800f064:	2d00      	cmp	r5, #0
 800f066:	db41      	blt.n	800f0ec <__ieee754_sqrt+0x150>
 800f068:	f101 0801 	add.w	r8, r1, #1
 800f06c:	1a5b      	subs	r3, r3, r1
 800f06e:	4641      	mov	r1, r8
 800f070:	45a4      	cmp	ip, r4
 800f072:	bf88      	it	hi
 800f074:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f078:	eba4 040c 	sub.w	r4, r4, ip
 800f07c:	443a      	add	r2, r7
 800f07e:	005b      	lsls	r3, r3, #1
 800f080:	f1be 0e01 	subs.w	lr, lr, #1
 800f084:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f088:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800f08c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f090:	d1dc      	bne.n	800f04c <__ieee754_sqrt+0xb0>
 800f092:	4323      	orrs	r3, r4
 800f094:	d006      	beq.n	800f0a4 <__ieee754_sqrt+0x108>
 800f096:	1c54      	adds	r4, r2, #1
 800f098:	bf0b      	itete	eq
 800f09a:	4672      	moveq	r2, lr
 800f09c:	3201      	addne	r2, #1
 800f09e:	3001      	addeq	r0, #1
 800f0a0:	f022 0201 	bicne.w	r2, r2, #1
 800f0a4:	1043      	asrs	r3, r0, #1
 800f0a6:	07c1      	lsls	r1, r0, #31
 800f0a8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f0ac:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f0b0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f0b4:	bf48      	it	mi
 800f0b6:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800f0ba:	4610      	mov	r0, r2
 800f0bc:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800f0c0:	e782      	b.n	800efc8 <__ieee754_sqrt+0x2c>
 800f0c2:	0ae3      	lsrs	r3, r4, #11
 800f0c4:	3915      	subs	r1, #21
 800f0c6:	0564      	lsls	r4, r4, #21
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d0fa      	beq.n	800f0c2 <__ieee754_sqrt+0x126>
 800f0cc:	02de      	lsls	r6, r3, #11
 800f0ce:	d50a      	bpl.n	800f0e6 <__ieee754_sqrt+0x14a>
 800f0d0:	f1c2 0020 	rsb	r0, r2, #32
 800f0d4:	fa24 f000 	lsr.w	r0, r4, r0
 800f0d8:	1e55      	subs	r5, r2, #1
 800f0da:	4094      	lsls	r4, r2
 800f0dc:	4303      	orrs	r3, r0
 800f0de:	1b4a      	subs	r2, r1, r5
 800f0e0:	e78a      	b.n	800eff8 <__ieee754_sqrt+0x5c>
 800f0e2:	4611      	mov	r1, r2
 800f0e4:	e7f0      	b.n	800f0c8 <__ieee754_sqrt+0x12c>
 800f0e6:	005b      	lsls	r3, r3, #1
 800f0e8:	3201      	adds	r2, #1
 800f0ea:	e7ef      	b.n	800f0cc <__ieee754_sqrt+0x130>
 800f0ec:	4688      	mov	r8, r1
 800f0ee:	e7bd      	b.n	800f06c <__ieee754_sqrt+0xd0>
 800f0f0:	7ff00000 	.word	0x7ff00000

0800f0f4 <fabs>:
 800f0f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f0f8:	4770      	bx	lr

0800f0fa <finite>:
 800f0fa:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800f0fe:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f102:	0fc0      	lsrs	r0, r0, #31
 800f104:	4770      	bx	lr
	...

0800f108 <nan>:
 800f108:	2000      	movs	r0, #0
 800f10a:	4901      	ldr	r1, [pc, #4]	; (800f110 <nan+0x8>)
 800f10c:	4770      	bx	lr
 800f10e:	bf00      	nop
 800f110:	7ff80000 	.word	0x7ff80000

0800f114 <rint>:
 800f114:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800f118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f11a:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800f11e:	2f13      	cmp	r7, #19
 800f120:	4602      	mov	r2, r0
 800f122:	460b      	mov	r3, r1
 800f124:	460c      	mov	r4, r1
 800f126:	4605      	mov	r5, r0
 800f128:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800f12c:	dc59      	bgt.n	800f1e2 <rint+0xce>
 800f12e:	2f00      	cmp	r7, #0
 800f130:	da2a      	bge.n	800f188 <rint+0x74>
 800f132:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f136:	4301      	orrs	r1, r0
 800f138:	d022      	beq.n	800f180 <rint+0x6c>
 800f13a:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800f13e:	4301      	orrs	r1, r0
 800f140:	424d      	negs	r5, r1
 800f142:	430d      	orrs	r5, r1
 800f144:	4936      	ldr	r1, [pc, #216]	; (800f220 <rint+0x10c>)
 800f146:	0c5c      	lsrs	r4, r3, #17
 800f148:	0b2d      	lsrs	r5, r5, #12
 800f14a:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800f14e:	0464      	lsls	r4, r4, #17
 800f150:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f154:	ea45 0304 	orr.w	r3, r5, r4
 800f158:	e9d1 4500 	ldrd	r4, r5, [r1]
 800f15c:	4620      	mov	r0, r4
 800f15e:	4629      	mov	r1, r5
 800f160:	f7f1 f86c 	bl	800023c <__adddf3>
 800f164:	e9cd 0100 	strd	r0, r1, [sp]
 800f168:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f16c:	462b      	mov	r3, r5
 800f16e:	4622      	mov	r2, r4
 800f170:	f7f1 f862 	bl	8000238 <__aeabi_dsub>
 800f174:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f178:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800f17c:	4602      	mov	r2, r0
 800f17e:	460b      	mov	r3, r1
 800f180:	4610      	mov	r0, r2
 800f182:	4619      	mov	r1, r3
 800f184:	b003      	add	sp, #12
 800f186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f188:	4926      	ldr	r1, [pc, #152]	; (800f224 <rint+0x110>)
 800f18a:	4139      	asrs	r1, r7
 800f18c:	ea03 0001 	and.w	r0, r3, r1
 800f190:	4310      	orrs	r0, r2
 800f192:	d0f5      	beq.n	800f180 <rint+0x6c>
 800f194:	084b      	lsrs	r3, r1, #1
 800f196:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800f19a:	ea52 0501 	orrs.w	r5, r2, r1
 800f19e:	d00c      	beq.n	800f1ba <rint+0xa6>
 800f1a0:	ea24 0303 	bic.w	r3, r4, r3
 800f1a4:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800f1a8:	2f13      	cmp	r7, #19
 800f1aa:	bf0c      	ite	eq
 800f1ac:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800f1b0:	2500      	movne	r5, #0
 800f1b2:	fa44 f707 	asr.w	r7, r4, r7
 800f1b6:	ea43 0407 	orr.w	r4, r3, r7
 800f1ba:	4919      	ldr	r1, [pc, #100]	; (800f220 <rint+0x10c>)
 800f1bc:	4623      	mov	r3, r4
 800f1be:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800f1c2:	462a      	mov	r2, r5
 800f1c4:	e9d6 4500 	ldrd	r4, r5, [r6]
 800f1c8:	4620      	mov	r0, r4
 800f1ca:	4629      	mov	r1, r5
 800f1cc:	f7f1 f836 	bl	800023c <__adddf3>
 800f1d0:	e9cd 0100 	strd	r0, r1, [sp]
 800f1d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f1d8:	4622      	mov	r2, r4
 800f1da:	462b      	mov	r3, r5
 800f1dc:	f7f1 f82c 	bl	8000238 <__aeabi_dsub>
 800f1e0:	e7cc      	b.n	800f17c <rint+0x68>
 800f1e2:	2f33      	cmp	r7, #51	; 0x33
 800f1e4:	dd05      	ble.n	800f1f2 <rint+0xde>
 800f1e6:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800f1ea:	d1c9      	bne.n	800f180 <rint+0x6c>
 800f1ec:	f7f1 f826 	bl	800023c <__adddf3>
 800f1f0:	e7c4      	b.n	800f17c <rint+0x68>
 800f1f2:	f04f 31ff 	mov.w	r1, #4294967295
 800f1f6:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800f1fa:	fa21 f10c 	lsr.w	r1, r1, ip
 800f1fe:	4208      	tst	r0, r1
 800f200:	d0be      	beq.n	800f180 <rint+0x6c>
 800f202:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800f206:	bf18      	it	ne
 800f208:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800f20c:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800f210:	bf1e      	ittt	ne
 800f212:	ea20 0303 	bicne.w	r3, r0, r3
 800f216:	fa45 fc0c 	asrne.w	ip, r5, ip
 800f21a:	ea43 050c 	orrne.w	r5, r3, ip
 800f21e:	e7cc      	b.n	800f1ba <rint+0xa6>
 800f220:	0800f768 	.word	0x0800f768
 800f224:	000fffff 	.word	0x000fffff

0800f228 <scalbn>:
 800f228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f22a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800f22e:	4604      	mov	r4, r0
 800f230:	460d      	mov	r5, r1
 800f232:	4617      	mov	r7, r2
 800f234:	460b      	mov	r3, r1
 800f236:	b996      	cbnz	r6, 800f25e <scalbn+0x36>
 800f238:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f23c:	4303      	orrs	r3, r0
 800f23e:	d039      	beq.n	800f2b4 <scalbn+0x8c>
 800f240:	4b35      	ldr	r3, [pc, #212]	; (800f318 <scalbn+0xf0>)
 800f242:	2200      	movs	r2, #0
 800f244:	f7f1 f9b0 	bl	80005a8 <__aeabi_dmul>
 800f248:	4b34      	ldr	r3, [pc, #208]	; (800f31c <scalbn+0xf4>)
 800f24a:	4604      	mov	r4, r0
 800f24c:	429f      	cmp	r7, r3
 800f24e:	460d      	mov	r5, r1
 800f250:	da0f      	bge.n	800f272 <scalbn+0x4a>
 800f252:	a32d      	add	r3, pc, #180	; (adr r3, 800f308 <scalbn+0xe0>)
 800f254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f258:	f7f1 f9a6 	bl	80005a8 <__aeabi_dmul>
 800f25c:	e006      	b.n	800f26c <scalbn+0x44>
 800f25e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800f262:	4296      	cmp	r6, r2
 800f264:	d10a      	bne.n	800f27c <scalbn+0x54>
 800f266:	4602      	mov	r2, r0
 800f268:	f7f0 ffe8 	bl	800023c <__adddf3>
 800f26c:	4604      	mov	r4, r0
 800f26e:	460d      	mov	r5, r1
 800f270:	e020      	b.n	800f2b4 <scalbn+0x8c>
 800f272:	460b      	mov	r3, r1
 800f274:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f278:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800f27c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800f280:	19b9      	adds	r1, r7, r6
 800f282:	4291      	cmp	r1, r2
 800f284:	dd0e      	ble.n	800f2a4 <scalbn+0x7c>
 800f286:	a322      	add	r3, pc, #136	; (adr r3, 800f310 <scalbn+0xe8>)
 800f288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800f290:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800f294:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800f298:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800f29c:	4820      	ldr	r0, [pc, #128]	; (800f320 <scalbn+0xf8>)
 800f29e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800f2a2:	e7d9      	b.n	800f258 <scalbn+0x30>
 800f2a4:	2900      	cmp	r1, #0
 800f2a6:	dd08      	ble.n	800f2ba <scalbn+0x92>
 800f2a8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f2ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f2b0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800f2b4:	4620      	mov	r0, r4
 800f2b6:	4629      	mov	r1, r5
 800f2b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2ba:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800f2be:	da16      	bge.n	800f2ee <scalbn+0xc6>
 800f2c0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f2c4:	429f      	cmp	r7, r3
 800f2c6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800f2ca:	dd08      	ble.n	800f2de <scalbn+0xb6>
 800f2cc:	4c15      	ldr	r4, [pc, #84]	; (800f324 <scalbn+0xfc>)
 800f2ce:	4814      	ldr	r0, [pc, #80]	; (800f320 <scalbn+0xf8>)
 800f2d0:	f363 74df 	bfi	r4, r3, #31, #1
 800f2d4:	a30e      	add	r3, pc, #56	; (adr r3, 800f310 <scalbn+0xe8>)
 800f2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2da:	4621      	mov	r1, r4
 800f2dc:	e7bc      	b.n	800f258 <scalbn+0x30>
 800f2de:	4c12      	ldr	r4, [pc, #72]	; (800f328 <scalbn+0x100>)
 800f2e0:	4812      	ldr	r0, [pc, #72]	; (800f32c <scalbn+0x104>)
 800f2e2:	f363 74df 	bfi	r4, r3, #31, #1
 800f2e6:	a308      	add	r3, pc, #32	; (adr r3, 800f308 <scalbn+0xe0>)
 800f2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ec:	e7f5      	b.n	800f2da <scalbn+0xb2>
 800f2ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f2f2:	3136      	adds	r1, #54	; 0x36
 800f2f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f2f8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800f2fc:	4620      	mov	r0, r4
 800f2fe:	4629      	mov	r1, r5
 800f300:	2200      	movs	r2, #0
 800f302:	4b0b      	ldr	r3, [pc, #44]	; (800f330 <scalbn+0x108>)
 800f304:	e7a8      	b.n	800f258 <scalbn+0x30>
 800f306:	bf00      	nop
 800f308:	c2f8f359 	.word	0xc2f8f359
 800f30c:	01a56e1f 	.word	0x01a56e1f
 800f310:	8800759c 	.word	0x8800759c
 800f314:	7e37e43c 	.word	0x7e37e43c
 800f318:	43500000 	.word	0x43500000
 800f31c:	ffff3cb0 	.word	0xffff3cb0
 800f320:	8800759c 	.word	0x8800759c
 800f324:	7e37e43c 	.word	0x7e37e43c
 800f328:	01a56e1f 	.word	0x01a56e1f
 800f32c:	c2f8f359 	.word	0xc2f8f359
 800f330:	3c900000 	.word	0x3c900000

0800f334 <_init>:
 800f334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f336:	bf00      	nop
 800f338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f33a:	bc08      	pop	{r3}
 800f33c:	469e      	mov	lr, r3
 800f33e:	4770      	bx	lr

0800f340 <_fini>:
 800f340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f342:	bf00      	nop
 800f344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f346:	bc08      	pop	{r3}
 800f348:	469e      	mov	lr, r3
 800f34a:	4770      	bx	lr
