// Seed: 1861788879
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2
);
  tri  id_4 = 1'b0;
  wire id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output tri id_4,
    output wor id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input wor id_9,
    output supply1 id_10,
    output tri0 id_11,
    input wand id_12,
    output uwire id_13,
    input wand id_14,
    input wand id_15,
    output wire id_16,
    output tri id_17,
    input tri id_18,
    input wand id_19,
    input wand id_20,
    input supply1 id_21,
    output supply0 id_22,
    input wand id_23,
    input wand id_24,
    output wand id_25,
    output wire id_26,
    input wire id_27,
    input tri id_28,
    input tri id_29,
    input tri0 id_30,
    output tri1 id_31,
    output tri1 id_32,
    input tri0 id_33,
    output wand id_34,
    output supply1 id_35,
    input tri id_36,
    output wire id_37
);
  assign id_34 = id_30;
  assign id_17 = id_18;
  wire id_39;
  xor (
      id_35,
      id_19,
      id_23,
      id_1,
      id_0,
      id_8,
      id_18,
      id_27,
      id_24,
      id_28,
      id_36,
      id_2,
      id_29,
      id_15,
      id_7,
      id_33,
      id_14,
      id_21,
      id_6,
      id_39,
      id_3,
      id_20,
      id_12,
      id_30,
      id_9
  );
  module_0(
      id_6, id_0, id_35
  );
endmodule
