git clone --depth 1 --no-tags https://github.com/uec2/game_ball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137086582
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138119001
git clone --depth 1 --no-tags https://github.com/yangff992/ED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138109680
git clone --depth 1 --no-tags https://github.com/k160438/pipelined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137506893
git clone --depth 1 --no-tags https://github.com/lkolbly/ledgrid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134923981
git clone --depth 1 --no-tags https://github.com/ADElectronics/Cyclone10_WS2812_SK6812RGBW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141334575
git clone --depth 1 --no-tags https://github.com/dillonhuff/SystolicMatrixMultiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141693572
git clone --depth 1 --no-tags https://github.com/lerwys/fpga-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142505464
git clone --depth 1 --no-tags https://github.com/cj-k-yang/Fpga-cam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140286396
git clone --depth 1 --no-tags https://github.com/bachxdotmai/arbiter-between-3-agents-and-1-memory-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140303031
git clone --depth 1 --no-tags https://github.com/AdityaPawar5/Synchronous-FIFO-with-Write-and-Read-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140329002
git clone --depth 1 --no-tags https://github.com/rubiotorres/Tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140357212
git clone --depth 1 --no-tags https://github.com/jh-fpga/fpgaLanguage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141863221
git clone --depth 1 --no-tags https://github.com/Rohithram/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142130409
git clone --depth 1 --no-tags https://github.com/Vilinz/muticpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141954426
git clone --depth 1 --no-tags https://github.com/juanmard/screen-japo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142973176
git clone --depth 1 --no-tags https://github.com/supermark1995/CompArith.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136732245
git clone --depth 1 --no-tags https://github.com/dr-ecker/iverilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136660017
git clone --depth 1 --no-tags https://github.com/guanxiux/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135306822
git clone --depth 1 --no-tags https://github.com/FergalLonerganEdu/ThirdYearModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135498060
git clone --depth 1 --no-tags https://github.com/tienthanh8136/UltraSonic_Sensor_Nexys4DDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135648144
git clone --depth 1 --no-tags https://github.com/angerCoke/weizhi_uart11bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136107758
git clone --depth 1 --no-tags https://github.com/chenwei850825/CloudDBAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136942294
git clone --depth 1 --no-tags https://github.com/AitorMML/MancisidorExamen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139641562
git clone --depth 1 --no-tags https://github.com/joiemoie/BU-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139900160
git clone --depth 1 --no-tags https://github.com/rmartind/cse241_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139786194
git clone --depth 1 --no-tags https://github.com/Jere-ie/Lopez_Examen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139641411
git clone --depth 1 --no-tags https://github.com/asdsdlgl/ComputerOrganiztion_-SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139658559
git clone --depth 1 --no-tags https://github.com/cristobal13/CORNEJO_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137950360
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-PriorityEncoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138492990
git clone --depth 1 --no-tags https://github.com/tomsqueiroz/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134988370
git clone --depth 1 --no-tags https://github.com/omprakashh/git-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135011285
git clone --depth 1 --no-tags https://github.com/AndreiRO/LightIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135202487
git clone --depth 1 --no-tags https://github.com/MaskedObsolescence/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137296529
git clone --depth 1 --no-tags https://github.com/dm7h/icozsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137343189
git clone --depth 1 --no-tags https://github.com/farbius/hdmi_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137902786
git clone --depth 1 --no-tags https://github.com/MirellaR98/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138009049
git clone --depth 1 --no-tags https://github.com/TharunKumarReddy5/BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139167809
git clone --depth 1 --no-tags https://github.com/josephsieang/Smart-Desk-Lamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139095273
git clone --depth 1 --no-tags https://github.com/jls232523/singlecycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142069217
git clone --depth 1 --no-tags https://github.com/abhisheietk/gameOfLifeVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142896226
git clone --depth 1 --no-tags https://github.com/arjungupta1/MIPS-ARM-Pipeline-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143059589
git clone --depth 1 --no-tags https://github.com/peterpengwei/formalverify-machsuite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142819216
git clone --depth 1 --no-tags https://github.com/hadisfr/Function-Generator-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140270370
git clone --depth 1 --no-tags https://github.com/jichinthaka/Traffic-Light-System-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140267035
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140264492
git clone --depth 1 --no-tags https://github.com/dillonhuff/mpnr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141760442
git clone --depth 1 --no-tags https://github.com/abrutech/graphic_equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141782091
git clone --depth 1 --no-tags https://github.com/AdxcOneX/Examen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139643209
git clone --depth 1 --no-tags https://github.com/gs2314/Verilog-echo-synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139738728
git clone --depth 1 --no-tags https://github.com/Vilinz/singleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141949417
git clone --depth 1 --no-tags https://github.com/danniercl/i2C-verif-env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135186210
git clone --depth 1 --no-tags https://github.com/gfviegas/oc1-tp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135077285
git clone --depth 1 --no-tags https://github.com/luisfelipemisil/Controle_remoto_FPGA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134996636
git clone --depth 1 --no-tags https://github.com/ter0n/MD5_brute_force.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136340133
git clone --depth 1 --no-tags https://github.com/Kihansi95/SoC_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136333222
git clone --depth 1 --no-tags https://github.com/GhadaMuhamed/Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136219037
git clone --depth 1 --no-tags https://github.com/archieLa/TrafficLightsSimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135977356
git clone --depth 1 --no-tags https://github.com/m47jiang/MIPsForFUN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139500931
git clone --depth 1 --no-tags https://github.com/ZackeryPlovanic/SJSU-CMPE-Motherboard-Internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140897894
git clone --depth 1 --no-tags https://github.com/jeremyxu1998/Card_Guessing_Game_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140374440
git clone --depth 1 --no-tags https://github.com/flaviassantos/Programming-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140928542
git clone --depth 1 --no-tags https://github.com/Xiang-Pan/HUST_Verilog_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136609605
git clone --depth 1 --no-tags https://github.com/dmohebz/SHA-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137783119
git clone --depth 1 --no-tags https://github.com/CarlosSoPe6/SOTO_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137949547
git clone --depth 1 --no-tags https://github.com/rama291041610/Logic-Design-Experiment-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137633637
git clone --depth 1 --no-tags https://github.com/deanex/vga_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140713773
git clone --depth 1 --no-tags https://github.com/Jere-ie/Lopez_R_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138093226
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Spartan6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138118731
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138118805
git clone --depth 1 --no-tags https://github.com/asdsdlgl/ComputerOrganiztion_-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139658654
git clone --depth 1 --no-tags https://github.com/bigcaol/MIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140452227
git clone --depth 1 --no-tags https://github.com/gxrzayzzl/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140955308
git clone --depth 1 --no-tags https://github.com/Verdvana/Qsys_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140953372
git clone --depth 1 --no-tags https://github.com/hubnoki/OV9655_capture_1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141914042
git clone --depth 1 --no-tags https://github.com/beenfhb/video-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135223175
git clone --depth 1 --no-tags https://github.com/debora-rebelatto/Sistemas_Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136546526
git clone --depth 1 --no-tags https://github.com/gabrielsmelo/Whac-A-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136537633
git clone --depth 1 --no-tags https://github.com/jdocampom/RubikBot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135476260
git clone --depth 1 --no-tags https://github.com/gmn1995/3D-Printer-Collision-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136837809
git clone --depth 1 --no-tags https://github.com/yuanhaotu/Verilog_Supermario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137125063
git clone --depth 1 --no-tags https://github.com/GH-Foenix/IC-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142410893
git clone --depth 1 --no-tags https://github.com/darthsider/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142757474
git clone --depth 1 --no-tags https://github.com/talesmgodois/CoffeeMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142702951
git clone --depth 1 --no-tags https://github.com/nctu-arch/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142837191
git clone --depth 1 --no-tags https://github.com/milljohn/2018_REU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142782275
git clone --depth 1 --no-tags https://github.com/karci222/RISC-V-chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142361121
git clone --depth 1 --no-tags https://github.com/FatemehFathi/multicycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137573179
git clone --depth 1 --no-tags https://github.com/liliangbin/Time_record.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138580357
git clone --depth 1 --no-tags https://github.com/stratoes/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137665227
git clone --depth 1 --no-tags https://github.com/vagno/Sistemas_Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138204399
git clone --depth 1 --no-tags https://github.com/daparker2/blastit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139213403
git clone --depth 1 --no-tags https://github.com/1lello/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139317333
git clone --depth 1 --no-tags https://github.com/ECEStuff/FPGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136587141
git clone --depth 1 --no-tags https://github.com/darklife/darkriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145329615
git clone --depth 1 --no-tags https://github.com/Lichee-Pi/Tang_E203_Mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144523507
git clone --depth 1 --no-tags https://github.com/cxdzyq1110/NPU_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143584361
git clone --depth 1 --no-tags https://github.com/Lichee-Pi/Tang_FPGA_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144522384
git clone --depth 1 --no-tags https://github.com/tomverbeure/rt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149706522
git clone --depth 1 --no-tags https://github.com/SymbioticEDA/MARLANN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146170212
