/home/ecelrc/students/xteng/vlsi1/lab3/rtl/RxFIFO.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/RxLogic.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/SSP.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/TxFIFO.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/TxLogic.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/aluflags.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/aop.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/ar.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/arm.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/arm_alu.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/arm_ctrl_comb.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/arm_ctrl_struct.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/arm_dp.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/bop.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/cmu.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/count.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/decode_addresses.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/detect_skip.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/din.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/dout.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/exc.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/forward.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/getreg.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/getregfromlist.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/ir.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/main.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/mapaluops.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/mem2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/alu_generic.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/aluv.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/and2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/barrelfun.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/buff.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/compl.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/dff_c.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/dff_generic.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/dff_leaf_generic.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/dffs_c.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/dffs_cq.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/inc.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/incbar.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/latch_c.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/mux2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/mux3.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/mux4.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/nor2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/or2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/regfile2r.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdadd.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdaddh.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdand2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdand3.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdand4.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdao222.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdbuf.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdbufinv.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stddff.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stddff_c.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stddff_cq.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stddff_p.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdinv.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdlatch.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdlatch_c.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdmux2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdmux3.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdmux4.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdnand2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdnor2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdnor3.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdoa21.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdor2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/stdxor2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/tribuf.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/xor2.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/models2/zero.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/regfile.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/regfile_struct.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/shift.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/shift_carry.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/signal.defs
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/signals2.defs
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/test.config
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/w_master.v
/home/ecelrc/students/xteng/vlsi1/lab3/rtl/w_slave.v
