Search.setIndex({docnames:["DDR","Endpoint","FPGA","I2CController","Register","SPIController","SPIFifoDriven","endpoint_definitions_guide","index","register_index_guide"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["DDR.rst","Endpoint.rst","FPGA.rst","I2CController.rst","Register.rst","SPIController.rst","SPIFifoDriven.rst","endpoint_definitions_guide.rst","index.rst","register_index_guide.rst"],objects:{"interfaces.interfaces":[[0,1,1,"","DDR3"],[1,1,1,"","Endpoint"],[2,1,1,"","FPGA"],[3,1,1,"","I2CController"],[4,1,1,"","Register"],[5,1,1,"","SPIController"],[6,1,1,"","SPIFifoDriven"]],"interfaces.interfaces.DDR3":[[0,2,1,"","adc_single"],[0,2,1,"","clear_adc_debug"],[0,2,1,"","clear_adc_read"],[0,2,1,"","clear_read"],[0,2,1,"","clear_write"],[0,2,1,"","closest_frequency"],[0,2,1,"","fifo_status"],[0,2,1,"","make_flat_voltage"],[0,2,1,"","make_ramp"],[0,2,1,"","make_sine_wave"],[0,2,1,"","make_step"],[0,2,1,"","print_fifo_status"],[0,2,1,"","read_adc"],[0,2,1,"","reset_fifo"],[0,2,1,"","set_adc_debug"],[0,2,1,"","set_adc_read"],[0,2,1,"","set_index"],[0,2,1,"","set_read"],[0,2,1,"","set_write"],[0,2,1,"","write"],[0,2,1,"","write_channels"]],"interfaces.interfaces.Endpoint":[[1,2,1,"","excel_to_defines"],[1,2,1,"","get_chip_endpoints"],[1,2,1,"","increment_endpoints"],[1,2,1,"","update_endpoints_from_defines"]],"interfaces.interfaces.FPGA":[[2,2,1,"","clear_endpoint"],[2,2,1,"","clear_wire_bit"],[2,2,1,"","get_available_endpoints"],[2,2,1,"","get_time"],[2,2,1,"","init_device"],[2,2,1,"","read_ep"],[2,2,1,"","read_pipe_out"],[2,2,1,"","read_wire"],[2,2,1,"","read_wire_bit"],[2,2,1,"","send_trig"],[2,2,1,"","set_endpoint"],[2,2,1,"","set_wire"],[2,2,1,"","set_wire_bit"],[2,2,1,"","toggle_high"],[2,2,1,"","toggle_low"]],"interfaces.interfaces.I2CController":[[3,2,1,"","create_chips"],[3,2,1,"","i2c_configure"],[3,2,1,"","i2c_read_long"],[3,2,1,"","i2c_receive"],[3,2,1,"","i2c_transmit"],[3,2,1,"","i2c_write_long"],[3,2,1,"","reset_device"]],"interfaces.interfaces.Register":[[4,2,1,"","get_chip_registers"]],"interfaces.interfaces.SPIController":[[5,2,1,"","configure_master"],[5,2,1,"","configure_master_bin"],[5,2,1,"","create_chips"],[5,2,1,"","get_master_configuration"],[5,2,1,"","read"],[5,2,1,"","reset_master"],[5,2,1,"","select_slave"],[5,2,1,"","set_divider"],[5,2,1,"","set_fpga_mode"],[5,2,1,"","set_frequency"],[5,2,1,"","set_host_mode"],[5,2,1,"","wb_go"],[5,2,1,"","wb_is_ack"],[5,2,1,"","wb_read"],[5,2,1,"","wb_send_cmd"],[5,2,1,"","wb_set_address"],[5,2,1,"","wb_write"],[5,2,1,"","write"]],"interfaces.interfaces.SPIFifoDriven":[[6,2,1,"","create_chips"],[6,2,1,"","filter_select"],[6,2,1,"","set_clk_divider"],[6,2,1,"","set_ctrl_reg"],[6,2,1,"","set_data_mux"],[6,2,1,"","set_spi_sclk_divide"],[6,2,1,"","write"]],interfaces:[[4,0,0,"-","interfaces"]]},objnames:{"0":["py","module","Python module"],"1":["py","class","Python class"],"2":["py","method","Python method"]},objtypes:{"0":"py:module","1":"py:class","2":"py:method"},terms:{"0":[0,1,2,5,6,9],"0x":[7,9],"0x0":9,"0x00":9,"0x000":9,"0x0000":9,"0x01":9,"0x02":9,"0x04":7,"0x10":9,"0x31a0":9,"0x3f":9,"0x44":9,"0xffff":9,"1":[0,1,2,3,5,6,8],"10":9,"100":0,"1024":2,"11":[],"128":0,"144":0,"15":[0,9],"16":[0,2,6,7,9],"1st":0,"2":[0,5,6,8],"2022":[],"24":6,"256":0,"2nd":0,"3":[0,1,5,6,8],"30":5,"32":[0,5],"34":5,"3v":1,"4":[6,8],"4294967295":2,"47":0,"5":[6,8],"50":0,"54":[],"6":[6,8],"64":5,"7":[3,6,9],"8":[0,3,6,7,9],"8192":0,"9":9,"byte":[0,2,3,5],"class":8,"default":[4,6,8],"do":9,"float":0,"function":[0,3],"int":[0,1,3,4,5,6],"new":[3,5,6,9],"return":[0,1,2,3,4,5],"static":[1,4],"true":[0,1,7],"while":7,A:3,At:0,Be:9,For:[7,9],IN:0,If:[0,1,5,6,7],In:9,Into:0,NOT:7,No:0,Not:0,TO:[7,9],That:0,The:[0,1,3,5,6,7,9],These:7,To:7,_:7,_gen_addr:7,_gen_bit:7,about:[2,7],abov:7,access:9,accord:7,acknowledg:5,activ:[2,5],actual:0,actual_frequ:0,actual_length:0,ad7961_ch0:6,ad7961_ch1:6,ad7961_ch2:6,ad7961_ch3:6,ad:[7,9],adc:0,adc_data_count:0,adc_singl:0,add:[0,7],addr:[2,7],addr_pin:3,address:[0,1,2,3,4,5,8],ads8686_cha:6,ads8686_chb:6,advance_endpoints_bynum:7,after:[2,5,7],all:[0,1,2,3],allow:[0,7,9],along:3,alreadi:9,also:7,altern:7,amplitud:0,an:[0,1,2,3,4,5,6,7],ani:[2,7,9],anoth:[5,6,7],api:2,ar:[5,6,7,9],argument:[5,6],around:0,arrai:0,ass:5,assign:3,associ:7,attribut:[1,2,3,4,5,6],automat:[5,7],avail:[2,9],back:[0,2,5],base:0,becaus:7,befor:[0,7],belong:7,below:[7,9],between:[5,6],binari:0,bit:[0,1,2,3,4,5,6,8],bit_index_high:[1,4],bit_index_low:[1,4],bit_width:[1,4,7],bitfil:2,bool:[0,1,5],both:[0,7],bu:[0,1],buf:0,buffer:[0,2,3],byearrai:0,bytearrai:[0,2],call:[7,9],can:[0,7,9],cannot:9,captur:0,categori:7,cell:7,chang:[1,5,7,9],channel:0,char_len:5,check:[0,5,7],chip:[1,3,5,6,7,8],chip_nam:1,chipnam:7,cl:[],classmethod:[3,5,6],clear:[0,2,6],clear_adc_debug:0,clear_adc_read:0,clear_endpoint:2,clear_read:0,clear_wire_bit:2,clear_writ:0,clock:[5,6],closest:0,closest_frequ:0,code:[0,2],collis:1,column:[7,9],come:6,command:[3,5],comment:7,commun:[3,5,6],complet:[7,9],concern:9,config:9,configur:[0,3,5,6],configure_mast:5,configure_master_bin:5,connect:[2,3],constant:0,contain:[7,9],containt:2,continu:0,control:[7,8],convers:[0,6],convert:1,copi:[1,5,6,7],core:5,correct:[],correspoind:5,correspond:[5,9],count:0,counter:0,creat:[0,1,7,9],create_chip:[3,5,6],ctrl:[5,6],ctrlvalu:6,current:[5,6],current_data_mux:6,cycl:0,dac:0,data:[0,2,3,5,6,7,9],data_len:2,data_length:3,data_mux:6,datasheet:9,ddr3:0,ddr:[6,8],debug:[0,2],debug_print:0,decid:0,decim:[7,9],declar:7,default_data_mux:6,defin:7,defines_path:1,definit:[1,8,9],descript:0,design:0,desir:0,determin:[0,1],devaddr:3,devic:[2,3,4,5],device_info:2,dict:[0,1,3,5,6],dictionari:[0,1,3,4,5,6,7],differ:7,digit:0,direct:6,directli:5,divid:[0,5,6],divide_valu:6,doc:[7,9],doe:[7,9],don:3,done:3,driven:[5,8],duti:0,each:[0,1,5,6,7,9],edg:5,either:[0,5,7],empti:[0,1,7],emul:0,enabl:0,endpoint:[0,2,3,5,6,8,9],endpoint_nam:7,endpoints_dict:1,endpoints_from_defin:[1,5,6],enter:[0,7,8],ep_bit:2,ep_defin:[1,7,9],ep_defines_path:1,error:[0,2,7],even:3,evenli:0,ex:7,exampl:[7,9],excel:[1,4,7,9],excel_path:1,excel_to_defin:[1,7],expect:[0,2,3],explain:7,extra:[7,9],extract:7,factor2:0,factor:0,fail:2,fall:5,fals:[0,2,7],fg:0,fifo:[0,8],fifo_statu:0,file:[1,8,9],fill:[0,2],filter:6,filter_select:6,finish:5,first:[5,7,9],fit:0,fix:0,flat:0,follow:[7,9],format:7,found:7,fpga:[0,1,3,5,6,8],fpga_test:2,freq:0,frequenc:[0,5],frequeni:0,from:[0,1,2,3,4,5,6,7,9],frontpanel:7,full:0,futur:7,gen_addr:[1,7],gen_address:1,gen_bit:[1,7],gener:[0,2,7],get_available_endpoint:2,get_chip_endpoint:[1,7],get_chip_regist:[4,9],get_master_configur:5,get_tim:2,given:[1,3,5,9],go:0,go_bsi:5,gp:7,gp_wire_in:7,greater:[5,6],group:[0,1,7,9],guid:8,h13:6,h3010:6,h:7,ha:[0,9],have:7,hdl:6,here:9,hex:[7,8],hexadecim:[7,9],high:[0,2,9],hold:[7,9],host:[0,5,6,7],hz:0,i2c:8,i2c_configur:3,i2c_max_timeout_m:3,i2c_read_long:3,i2c_rec:3,i2c_transmit:3,i2c_write_long:3,i2ccontrol:3,i2cdaq:1,i2cdaq_level_shift:1,i2cdaq_qw:1,id:9,ie:5,ignor:[7,9],immedi:0,implement:2,improv:0,in_plac:1,includ:[5,7],incom:0,increment:[1,5,6,7],increment_endpoint:[1,7],index:[0,1,4,7,8],indic:9,inform:[2,7],init_devic:2,initi:[2,5,6],inner:1,input:[0,5],instanc:[3,5,6],instanti:[3,5,6,7],integ:[0,5,6],interact:5,interfac:[0,1,2,3,4,5,6],intern:[4,5,9],interrupt:5,introduc:9,io:5,its:7,itself:2,just:[0,7],kei:7,kelli:[1,2,7],label:9,latch:5,leav:7,left:[5,6],length:[0,2,3],level:1,like:0,line:[3,5,7],link:[7,9],list:[2,3,9],load:2,locat:[1,3,4,9],longer:0,loop:[],low:[0,2,9],lower:[7,8],lsb:[1,2,3,4,5],m_ndatastart:3,m_pbuf:3,macro:7,made:1,make_flat_voltag:0,make_ramp:0,make_sine_wav:0,make_step:0,march:[],markdown:[],mask:2,master:5,master_config:[5,6],match:9,matter:[7,9],maximum:3,mb:0,mem:7,mem_wire_in:7,member:[],memori:[3,8,9],method:[7,9],mhz:5,mig:0,millisecond:3,modul:[5,8],more:7,msb:[0,1,4],multipl:2,multiplex:0,must:[2,3,5,6,7,9],mux:6,name:[1,5,6,7,8],ndarrai:0,need:[5,6,7],newli:3,next:3,none:[0,1,4,5,6],note:[7,9],now:[],number:[0,3,5,6],number_of_chip:[5,6],numpi:0,object:[1,7,9],offset:0,often:7,ok:[2,3],okcfrontpanel:2,oktdeviceinfo:2,onc:[2,7],one:9,onli:[2,7,9],opal:[1,2,7],opalkelli:[0,2],open:9,oper:[0,6],option:[1,6,7],order:[3,7,9],origin:[5,6],oscilloscop:0,other:[7,9],otherwis:1,our:9,out:0,outgo:0,output:[0,5,6],over:[6,7],own:7,page:[4,8],pair:[1,5,7],paramet:[0,1,3,5,6,7],part:7,path:[1,2],pattern:0,per:5,percentag:0,perform:0,period:0,peripher:9,phrase:7,piec:7,pipe:0,pipein:0,pipeout:[0,2],place:0,pm:[],pointer:0,possibl:[0,7],preambl:3,prefix:[7,9],print:[0,2],print_fifo_statu:0,project:9,protocol:[3,5],provid:0,put:7,pypanel:[7,9],python:7,qw:1,ramp:0,rate:6,read:[0,1,2,3,5,9],read_adc:0,read_en:0,read_ep:2,read_fg_en:0,read_out:9,read_pipe_out:2,read_wir:2,read_wire_bit:2,readabl:9,readi:[5,6],reason:9,recal:7,receiv:[3,5],recommend:9,redund:9,ref:[],referenc:7,reflect:7,reformat:5,reg_valu:6,regaddr:3,regist:[5,6,8],registerbridg:6,remain:8,repeat:8,replac:[7,9],requir:9,reset:[0,3,5],reset_devic:3,reset_fifo:0,reset_mast:5,respect:1,result:3,retriev:7,rout:6,row:[7,9],run:[2,5],rx_neg:5,s:[0,1,5,7,9],same:[3,7],sample_s:0,scl:3,sclk:5,sda:3,search:8,section:7,see:6,select:[5,6],select_slav:5,send:[3,5],send_trig:2,sent:5,separ:7,sequenc:0,set:[0,2,3,5,6],set_adc_debug:0,set_adc_read:0,set_clk_divid:6,set_ctrl_reg:6,set_data_mux:6,set_ddr_read:0,set_divid:5,set_endpoint:2,set_fpga_mod:5,set_frequ:5,set_host_mod:5,set_index:0,set_read:0,set_spi_sclk_divid:6,set_wir:2,set_wire_bit:2,set_writ:0,sever:5,sheet:[1,4,9],shift:1,shorten:7,should:[0,5,7,9],side:0,signal:[0,5],similar:9,sinc:[2,3,7,9],sine:0,singl:2,slave:5,slave_address:5,so:[0,9],sourc:[0,1,2,3,4,5,6],specif:1,speed:0,spi:[0,8],spi_fifo_driven:6,spicontrol:5,spififodriven:6,split:7,spreadsheet:[1,4,7],squar:0,start:[0,1,3,7,9],startup:0,statu:0,step:[0,9],stop:[0,3],store:[1,5,7,9],str:[0,1,2,6],stream:0,string:9,stripe:0,structur:7,suffix:7,support:0,sure:9,t0:0,t1:0,t:3,take:[0,3],taken:9,target:5,tclk:6,tell:7,templat:[7,9],text:1,than:[5,6,7],thei:[7,9],themselv:7,thi:[0,2,3,5,6,7,9],through:[5,7],time:[0,2,3],timeout:3,titl:9,todo:[0,7],toggl:2,toggle_high:2,toggle_low:2,tos:5,total:2,transfer:5,transmiss:[3,5],transmit:5,trigger:0,triggerin:[2,3],tupdat:6,two:7,tx_neg:5,type:0,under:7,underscor:[7,9],unit16:0,unsuccess:0,until:3,up:[0,5],updat:[5,6],update_endpoints_from_defin:1,upper:8,uppercas:9,us:[0,1,2,3,5,6,7,9],usag:8,usb:7,v:[1,7,9],valid:9,valu:[0,1,2,4,5,6,7,8],veri:[],verilog:[1,5,7,9],version:0,via:0,voltag:0,w0:0,w127:0,w128:0,w15:0,w224:0,w255:0,w31:0,w32:0,w63:0,wa:3,wai:[5,6],wait:3,wave:0,waveform:0,wb_clk_freq:5,wb_go:5,wb_is_ack:5,wb_read:5,wb_send_cmd:5,wb_set_address:5,wb_write:5,wbsignal_convert:5,we:[5,6,7,9],well:7,what:0,whatev:[7,9],when:[0,1,5,6,7],whether:[0,1,6],which:[7,9],wide:0,width:[1,4,7,8],wire:[2,3],wire_in:7,wirein:2,wireout:2,wishbon:[5,6],within:9,word:9,workbook_path:4,would:7,wrap:0,write:[0,3,5,6],write_channel:0,write_en:0,write_in:9,written:[0,1,3,7],xem:2,yet:2,you:[7,9],your:[7,9],zero:[5,6,9]},titles:["DDR Memory Class","Endpoint Class","FPGA Class","I2C Controller Class","Register Class","SPI Controller Class","SPI FIFO Driven Controller Class","Endpoint Definitions Guide","Welcome to covgDAQ\u2019s documentation!","Register Index Guide"],titleterms:{"1":9,"2":9,"3":9,"4":9,"5":9,"6":9,"class":[0,1,2,3,4,5,6],"default":9,address:[7,9],bit:[7,9],chip:9,content:8,control:[3,5,6],covgdaq:8,ddr:0,definit:7,document:8,driven:6,endpoint:[1,7],enter:9,fifo:6,file:7,fpga:2,guid:[7,9],hex:9,i2c:3,index:9,indic:[7,8],lower:9,memori:0,name:9,regist:[4,9],remain:9,repeat:9,s:8,spi:[5,6],tabl:8,upper:9,usag:7,valu:9,welcom:8,width:9}})