# Design-Verification-Learning

This repository documents my learning journey of SystemVerilog and UVM.

The goal is to build a comprehensive, long-term learning record for RTL design and verification.

## üìÅ Repository Structure
- SV_Labs: Include labs from Cadence Course "SystemVerilog for Design and Verification v25.03"
- UMV_Labs: Include labs from Cadence Course "SystemVerilog Accelerated Verification using UVM v1.2.6"
- book_systemverilog_for_verification: Classic Book for Design Verification Learning