
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_tdf4_readInputs37 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_tdf4_readInputs37 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 192818 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 25.895 ; free physical = 246424 ; free virtual = 314199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_tdf4_readInputs37' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:15]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 5'b01000 
	Parameter ap_ST_fsm_state9 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_tdf4_readInputs37' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246434 ; free virtual = 314209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246432 ; free virtual = 314207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 78.656 ; free physical = 246432 ; free virtual = 314207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln33_reg_1133_reg' and it is trimmed from '6' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:435]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'td_fused_top_tdf4_readInputs37'
INFO: [Synth 8-5546] ROM "icmp_ln25_fu_602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln19_fu_407_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln20_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
        ap_ST_fsm_state1 |                            00001 |                            00001
        ap_ST_fsm_state2 |                            00010 |                            00010
    ap_ST_fsm_pp0_stage0 |                            00100 |                            00100
    ap_ST_fsm_pp0_stage1 |                            01000 |                            01000
        ap_ST_fsm_state9 |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_fsm_reg' in module 'td_fused_top_tdf4_readInputs37'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.660 ; free physical = 246404 ; free virtual = 314178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_tdf4_readInputs37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "icmp_ln19_fu_407_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln20_fu_419_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design td_fused_top_tdf4_readInputs37 has port ifmap_vec_address0[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'trunc_ln250_reg_964_reg[0]' (FDE) to 'indices_01_read_reg_959_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln250_reg_964_reg[1]' (FDE) to 'indices_01_read_reg_959_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln250_reg_964_reg[2]' (FDE) to 'indices_01_read_reg_959_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln250_reg_964_reg[3]' (FDE) to 'indices_01_read_reg_959_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln250_reg_964_reg[4]' (FDE) to 'indices_01_read_reg_959_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln250_reg_964_reg[5]' (FDE) to 'indices_01_read_reg_959_reg[5]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[6]' (FDE) to 'empty_reg_974_reg[6]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[7]' (FDE) to 'empty_reg_974_reg[7]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[8]' (FDE) to 'empty_reg_974_reg[8]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[9]' (FDE) to 'empty_reg_974_reg[9]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[10]' (FDE) to 'empty_reg_974_reg[10]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[11]' (FDE) to 'empty_reg_974_reg[11]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[4]' (FDE) to 'empty_reg_974_reg[4]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[5]' (FDE) to 'empty_reg_974_reg[5]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[0]' (FDE) to 'empty_reg_974_reg[0]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[1]' (FDE) to 'empty_reg_974_reg[1]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[2]' (FDE) to 'empty_reg_974_reg[2]'
INFO: [Synth 8-3886] merging instance 'indices_12_read_reg_969_reg[3]' (FDE) to 'empty_reg_974_reg[3]'
INFO: [Synth 8-3886] merging instance 'empty_97_reg_1111_reg[0]' (FDE) to 'select_ln20_reg_1091_reg[0]'
INFO: [Synth 8-3886] merging instance 'empty_97_reg_1111_reg[1]' (FDE) to 'select_ln20_reg_1091_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_97_reg_1111_reg[2]' (FDE) to 'select_ln20_reg_1091_reg[2]'
INFO: [Synth 8-3886] merging instance 'empty_97_reg_1111_reg[3]' (FDE) to 'select_ln20_reg_1091_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_cast_i_i_reg_981_reg[17]' (FDRE) to 'sext_ln22_reg_987_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_ln22_reg_987_reg[17] )
INFO: [Synth 8-3886] merging instance 'p_cast_reg_993_reg[0]' (FDE) to 'p_cast_i_i_reg_981_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln22_reg_987_reg[0]' (FDE) to 'p_mid137_reg_1004_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246086 ; free virtual = 313862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246084 ; free virtual = 313860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246083 ; free virtual = 313858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246064 ; free virtual = 313840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246064 ; free virtual = 313840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246063 ; free virtual = 313839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246062 ; free virtual = 313838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246062 ; free virtual = 313838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246062 ; free virtual = 313837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |    45|
|3     |LUT2   |    20|
|4     |LUT3   |    34|
|5     |LUT4   |    57|
|6     |LUT5   |    56|
|7     |LUT6   |    59|
|8     |FDRE   |   205|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   518|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246061 ; free virtual = 313837
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246076 ; free virtual = 313852
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.074 ; gain = 247.438 ; free physical = 246087 ; free virtual = 313863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.234 ; gain = 0.000 ; free physical = 245704 ; free virtual = 313480
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.234 ; gain = 372.695 ; free physical = 245758 ; free virtual = 313534
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.887 ; gain = 562.652 ; free physical = 245301 ; free virtual = 313077
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.887 ; gain = 0.000 ; free physical = 245301 ; free virtual = 313077
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.898 ; gain = 0.000 ; free physical = 245300 ; free virtual = 313076
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245276 ; free virtual = 313053

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: afeaa702

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245277 ; free virtual = 313053

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: afeaa702

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245259 ; free virtual = 313035
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c1c016b4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245258 ; free virtual = 313035
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14f438856

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245259 ; free virtual = 313035
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14f438856

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245259 ; free virtual = 313035
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8581687a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245254 ; free virtual = 313030
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8581687a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313030
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313030
Ending Logic Optimization Task | Checksum: 8581687a

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313029

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8581687a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245266 ; free virtual = 313042

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8581687a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245266 ; free virtual = 313042

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245266 ; free virtual = 313042
Ending Netlist Obfuscation Task | Checksum: 8581687a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245265 ; free virtual = 313041
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.961 ; gain = 0.000 ; free physical = 245265 ; free virtual = 313041
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 8581687a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_tdf4_readInputs37 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.953 ; gain = 0.000 ; free physical = 245211 ; free virtual = 312988
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2519.953 ; gain = 0.000 ; free physical = 245198 ; free virtual = 312974
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.133 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2520.941 ; gain = 0.988 ; free physical = 245203 ; free virtual = 312979
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2718.133 ; gain = 198.180 ; free physical = 245194 ; free virtual = 312970
Power optimization passes: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2718.133 ; gain = 198.180 ; free physical = 245194 ; free virtual = 312970

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245213 ; free virtual = 312989


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_tdf4_readInputs37 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 4 accepted clusters 4

Number of Slice Registers augmented: 0 newly gated: 10 Total: 207
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/13 RAMS dropped: 0/0 Clusters dropped: 0/4 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f464e07d

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245159 ; free virtual = 312935
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f464e07d
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2718.133 ; gain = 214.172 ; free physical = 245228 ; free virtual = 313005
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28562728 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e461a770

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245256 ; free virtual = 313033
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: e461a770

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245256 ; free virtual = 313033
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: e461a770

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245254 ; free virtual = 313030
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e461a770

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313030
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e461a770

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245260 ; free virtual = 313037

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245267 ; free virtual = 313044
Ending Netlist Obfuscation Task | Checksum: e461a770

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245267 ; free virtual = 313044
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245260 ; free virtual = 313036
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5b317210

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245260 ; free virtual = 313036
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245260 ; free virtual = 313036

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5ea789c

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245260 ; free virtual = 313036

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dd5e0395

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245245 ; free virtual = 313022

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dd5e0395

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245242 ; free virtual = 313019
Phase 1 Placer Initialization | Checksum: dd5e0395

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245242 ; free virtual = 313019

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18193afdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245227 ; free virtual = 313004

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245182 ; free virtual = 312959

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1bcd20b87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245180 ; free virtual = 312957
Phase 2 Global Placement | Checksum: 172d299e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245178 ; free virtual = 312954

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 172d299e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245178 ; free virtual = 312954

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2220f1e18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245186 ; free virtual = 312962

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19a4e0464

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245185 ; free virtual = 312961

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 248627a02

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245185 ; free virtual = 312961

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 295fbdd95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245187 ; free virtual = 312963

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ced9d2d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312961

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 120ae6176

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312960
Phase 3 Detail Placement | Checksum: 120ae6176

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312960

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d731b2b7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d731b2b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312961
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.068. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c7410547

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312960
Phase 4.1 Post Commit Optimization | Checksum: c7410547

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312960

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c7410547

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312960

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c7410547

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312960

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245184 ; free virtual = 312960
Phase 4.4 Final Placement Cleanup | Checksum: 11ff5d302

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245183 ; free virtual = 312960
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11ff5d302

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245183 ; free virtual = 312960
Ending Placer Task | Checksum: eab33a09

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245216 ; free virtual = 312992
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245216 ; free virtual = 312992
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245171 ; free virtual = 312948
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245172 ; free virtual = 312949
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 245174 ; free virtual = 312952
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 302019ee ConstDB: 0 ShapeSum: ba93201b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "indices_12_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_continue" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_continue". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_out_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_out_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_12_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_12_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_out_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_out_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "indices_01_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "indices_01_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 10db9c265

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244913 ; free virtual = 312690
Post Restoration Checksum: NetGraph: 6197253d NumContArr: ac229d28 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10db9c265

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244912 ; free virtual = 312690

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10db9c265

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244880 ; free virtual = 312658

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10db9c265

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244880 ; free virtual = 312658
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16fa75a05

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244878 ; free virtual = 312655
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.197  | TNS=0.000  | WHS=0.118  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 138cbe4cc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244878 ; free virtual = 312655

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cd8f6198

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244876 ; free virtual = 312653

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.918  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16a19e553

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312651
Phase 4 Rip-up And Reroute | Checksum: 16a19e553

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312651

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16a19e553

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312651

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16a19e553

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312651
Phase 5 Delay and Skew Optimization | Checksum: 16a19e553

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312651

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 114bb4706

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.918  | TNS=0.000  | WHS=0.157  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 114bb4706

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312651
Phase 6 Post Hold Fix | Checksum: 114bb4706

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312651

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0382624 %
  Global Horizontal Routing Utilization  = 0.0509635 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 76f4daed

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244871 ; free virtual = 312648

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 76f4daed

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244869 ; free virtual = 312647

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ffce39bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244865 ; free virtual = 312642

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.918  | TNS=0.000  | WHS=0.157  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ffce39bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244867 ; free virtual = 312645
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244906 ; free virtual = 312684

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244906 ; free virtual = 312684
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244906 ; free virtual = 312683
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244907 ; free virtual = 312686
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.133 ; gain = 0.000 ; free physical = 244906 ; free virtual = 312686
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2736.230 ; gain = 0.000 ; free physical = 245803 ; free virtual = 313579
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 07:39:48 2022...
