
Firmware_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001018c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  08010370  08010370  00011370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010a34  08010a34  000121d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010a34  08010a34  00011a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010a3c  08010a3c  000121d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010a3c  08010a3c  00011a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010a40  08010a40  00011a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08010a44  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005e38  200001d8  08010c1c  000121d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006010  08010c1c  00013010  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000121d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021360  00000000  00000000  00012208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004dc0  00000000  00000000  00033568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad8  00000000  00000000  00038328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014d1  00000000  00000000  00039e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bb8  00000000  00000000  0003b2d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002334a  00000000  00000000  0005de89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5621  00000000  00000000  000811d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001567f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084ec  00000000  00000000  00156838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0015ed24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010354 	.word	0x08010354

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	08010354 	.word	0x08010354

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <adxl_write>:
#include "imu.h"
#include <math.h>

// Fonction utilitaire d'criture I2C (Interne)
static HAL_StatusTypeDef adxl_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
 800107c:	4613      	mov	r3, r2
 800107e:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(hi2c,
 8001080:	78fb      	ldrb	r3, [r7, #3]
 8001082:	b29a      	uxth	r2, r3
 8001084:	2364      	movs	r3, #100	@ 0x64
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	2301      	movs	r3, #1
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	1cbb      	adds	r3, r7, #2
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	21a6      	movs	r1, #166	@ 0xa6
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f004 faa1 	bl	80055dc <HAL_I2C_Mem_Write>
 800109a:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			ADXL_I2C_TIMEOUT);
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <adxl_read>:

// Fonction utilitaire de lecture I2C (Interne)
static HAL_StatusTypeDef adxl_read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *value)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b088      	sub	sp, #32
 80010a8:	af04      	add	r7, sp, #16
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	460b      	mov	r3, r1
 80010ae:	607a      	str	r2, [r7, #4]
 80010b0:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(hi2c,
 80010b2:	7afb      	ldrb	r3, [r7, #11]
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2301      	movs	r3, #1
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2301      	movs	r3, #1
 80010c4:	21a6      	movs	r1, #166	@ 0xa6
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f004 fb9c 	bl	8005804 <HAL_I2C_Mem_Read>
 80010cc:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			value,
			1,
			ADXL_I2C_TIMEOUT);
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <ADXL343_Init>:

// Initialisation
HAL_StatusTypeDef ADXL343_Init(I2C_HandleTypeDef *hi2c)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b084      	sub	sp, #16
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
	uint8_t devid = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	// Vrifier l'ID du capteur
	status = adxl_read(hi2c, ADXL_DEVID, &devid);
 80010e2:	f107 030d 	add.w	r3, r7, #13
 80010e6:	461a      	mov	r2, r3
 80010e8:	2100      	movs	r1, #0
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ffda 	bl	80010a4 <adxl_read>
 80010f0:	4603      	mov	r3, r0
 80010f2:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <ADXL343_Init+0x28>
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	e027      	b.n	800114e <ADXL343_Init+0x78>

	if (devid != 0xE5) return HAL_ERROR;
 80010fe:	7b7b      	ldrb	r3, [r7, #13]
 8001100:	2be5      	cmp	r3, #229	@ 0xe5
 8001102:	d001      	beq.n	8001108 <ADXL343_Init+0x32>
 8001104:	2301      	movs	r3, #1
 8001106:	e022      	b.n	800114e <ADXL343_Init+0x78>

	// 100 Hz
	status = adxl_write(hi2c, ADXL_BW_RATE, ADXL_DATA_RATE_100HZ);
 8001108:	220a      	movs	r2, #10
 800110a:	212c      	movs	r1, #44	@ 0x2c
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ffaf 	bl	8001070 <adxl_write>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <ADXL343_Init+0x4a>
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	e016      	b.n	800114e <ADXL343_Init+0x78>

	// FULL RES + 2g
	uint8_t data_format = ADXL_FULL_RES | ADXL_RANGE_2G;
 8001120:	2308      	movs	r3, #8
 8001122:	73bb      	strb	r3, [r7, #14]
	status = adxl_write(hi2c, ADXL_DATA_FORMAT, data_format);
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	461a      	mov	r2, r3
 8001128:	2131      	movs	r1, #49	@ 0x31
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffa0 	bl	8001070 <adxl_write>
 8001130:	4603      	mov	r3, r0
 8001132:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <ADXL343_Init+0x68>
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	e007      	b.n	800114e <ADXL343_Init+0x78>

	// Mode mesure
	status = adxl_write(hi2c, ADXL_POWER_CTL, ADXL_POWER_MEASURE);
 800113e:	2208      	movs	r2, #8
 8001140:	212d      	movs	r1, #45	@ 0x2d
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ff94 	bl	8001070 <adxl_write>
 8001148:	4603      	mov	r3, r0
 800114a:	73fb      	strb	r3, [r7, #15]
	return status;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <ADXL343_ReadAxes>:

// Lecture des axes
HAL_StatusTypeDef ADXL343_ReadAxes(I2C_HandleTypeDef *hi2c, adxl343_axes_t *axes)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b088      	sub	sp, #32
 800115a:	af04      	add	r7, sp, #16
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Read(hi2c, ADXL343_ADDR, ADXL_DATAX0, I2C_MEMADD_SIZE_8BIT, buf, 6, ADXL_I2C_TIMEOUT);
 8001160:	2364      	movs	r3, #100	@ 0x64
 8001162:	9302      	str	r3, [sp, #8]
 8001164:	2306      	movs	r3, #6
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	f107 0308 	add.w	r3, r7, #8
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2301      	movs	r3, #1
 8001170:	2232      	movs	r2, #50	@ 0x32
 8001172:	21a6      	movs	r1, #166	@ 0xa6
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f004 fb45 	bl	8005804 <HAL_I2C_Mem_Read>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <ADXL343_ReadAxes+0x32>
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	e01e      	b.n	80011c6 <ADXL343_ReadAxes+0x70>

	axes->x = (int16_t)((buf[1] << 8) | buf[0]);
 8001188:	7a7b      	ldrb	r3, [r7, #9]
 800118a:	b21b      	sxth	r3, r3
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7a3b      	ldrb	r3, [r7, #8]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21a      	sxth	r2, r3
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	801a      	strh	r2, [r3, #0]
	axes->y = (int16_t)((buf[3] << 8) | buf[2]);
 800119c:	7afb      	ldrb	r3, [r7, #11]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	7abb      	ldrb	r3, [r7, #10]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	805a      	strh	r2, [r3, #2]
	axes->z = (int16_t)((buf[5] << 8) | buf[4]);
 80011b0:	7b7b      	ldrb	r3, [r7, #13]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7b3b      	ldrb	r3, [r7, #12]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	809a      	strh	r2, [r3, #4]

	return HAL_OK;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <ADXL343_ConfigShock>:

// Configuration dtection de choc
HAL_StatusTypeDef ADXL343_ConfigShock(I2C_HandleTypeDef *hi2c, float thresh_g, float dur_ms)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80011dc:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_StatusTypeDef ret;

	// Seuil choc (62.5 mg/LSB)
	const float lsb_g = 0.0625f;
 80011e0:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 80011e4:	623b      	str	r3, [r7, #32]
	uint8_t thresh = (uint8_t)(thresh_g / lsb_g);
 80011e6:	edd7 6a02 	vldr	s13, [r7, #8]
 80011ea:	ed97 7a08 	vldr	s14, [r7, #32]
 80011ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011f6:	edc7 7a00 	vstr	s15, [r7]
 80011fa:	783b      	ldrb	r3, [r7, #0]
 80011fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (thresh == 0) thresh = 1;
 8001200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001204:	2b00      	cmp	r3, #0
 8001206:	d102      	bne.n	800120e <ADXL343_ConfigShock+0x3e>
 8001208:	2301      	movs	r3, #1
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ret = adxl_write(hi2c, ADXL_THRESH_TAP, thresh);
 800120e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001212:	461a      	mov	r2, r3
 8001214:	211d      	movs	r1, #29
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff ff2a 	bl	8001070 <adxl_write>
 800121c:	4603      	mov	r3, r0
 800121e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001220:	7ffb      	ldrb	r3, [r7, #31]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <ADXL343_ConfigShock+0x5a>
 8001226:	7ffb      	ldrb	r3, [r7, #31]
 8001228:	e049      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Dure choc (625 s/LSB)
	const float lsb_ms = 0.625f;
 800122a:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <ADXL343_ConfigShock+0xf8>)
 800122c:	61bb      	str	r3, [r7, #24]
	uint8_t dur = (uint8_t)(dur_ms / lsb_ms);
 800122e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001232:	ed97 7a06 	vldr	s14, [r7, #24]
 8001236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800123a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800123e:	edc7 7a00 	vstr	s15, [r7]
 8001242:	783b      	ldrb	r3, [r7, #0]
 8001244:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (dur == 0) dur = 1;
 8001248:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800124c:	2b00      	cmp	r3, #0
 800124e:	d102      	bne.n	8001256 <ADXL343_ConfigShock+0x86>
 8001250:	2301      	movs	r3, #1
 8001252:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	ret = adxl_write(hi2c,  ADXL_DUR, dur);
 8001256:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800125a:	461a      	mov	r2, r3
 800125c:	2121      	movs	r1, #33	@ 0x21
 800125e:	68f8      	ldr	r0, [r7, #12]
 8001260:	f7ff ff06 	bl	8001070 <adxl_write>
 8001264:	4603      	mov	r3, r0
 8001266:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001268:	7ffb      	ldrb	r3, [r7, #31]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <ADXL343_ConfigShock+0xa2>
 800126e:	7ffb      	ldrb	r3, [r7, #31]
 8001270:	e025      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Activation des 3 axes pour la detection
	ret = adxl_write(hi2c,  ADXL_TAP_AXES, 0x07); // X,Y,Z
 8001272:	2207      	movs	r2, #7
 8001274:	212a      	movs	r1, #42	@ 0x2a
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f7ff fefa 	bl	8001070 <adxl_write>
 800127c:	4603      	mov	r3, r0
 800127e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001280:	7ffb      	ldrb	r3, [r7, #31]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <ADXL343_ConfigShock+0xba>
 8001286:	7ffb      	ldrb	r3, [r7, #31]
 8001288:	e019      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Enable l'interruption SINGLE_TAP
	uint8_t int_enable = ADXL_INT_DATA_READY | ADXL_INT_SINGLE_TAP;
 800128a:	23c0      	movs	r3, #192	@ 0xc0
 800128c:	75fb      	strb	r3, [r7, #23]
	ret = adxl_write(hi2c, ADXL_INT_ENABLE, int_enable);
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	461a      	mov	r2, r3
 8001292:	212e      	movs	r1, #46	@ 0x2e
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f7ff feeb 	bl	8001070 <adxl_write>
 800129a:	4603      	mov	r3, r0
 800129c:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 800129e:	7ffb      	ldrb	r3, [r7, #31]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <ADXL343_ConfigShock+0xd8>
 80012a4:	7ffb      	ldrb	r3, [r7, #31]
 80012a6:	e00a      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Map sur INT2 (0x40)
	uint8_t int_map = 0x40;
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	75bb      	strb	r3, [r7, #22]
	ret = adxl_write(hi2c, ADXL_INT_MAP, int_map);
 80012ac:	7dbb      	ldrb	r3, [r7, #22]
 80012ae:	461a      	mov	r2, r3
 80012b0:	212f      	movs	r1, #47	@ 0x2f
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f7ff fedc 	bl	8001070 <adxl_write>
 80012b8:	4603      	mov	r3, r0
 80012ba:	77fb      	strb	r3, [r7, #31]

	return ret;
 80012bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3728      	adds	r7, #40	@ 0x28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	3f200000 	.word	0x3f200000

080012cc <ADXL343_CheckShock>:

// Vrifier le choc (Retourne 1 si dtect, 0 sinon)
uint8_t ADXL343_CheckShock(I2C_HandleTypeDef *hi2c)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	uint8_t src = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
	if (adxl_read(hi2c, ADXL_INT_SOURCE, &src) != HAL_OK) {
 80012d8:	f107 030f 	add.w	r3, r7, #15
 80012dc:	461a      	mov	r2, r3
 80012de:	2130      	movs	r1, #48	@ 0x30
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff fedf 	bl	80010a4 <adxl_read>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <ADXL343_CheckShock+0x24>
		return 0; // Erreur de lecture considre comme "pas de choc"
 80012ec:	2300      	movs	r3, #0
 80012ee:	e005      	b.n	80012fc <ADXL343_CheckShock+0x30>
	}

	return (src & ADXL_INT_SINGLE_TAP) ? 1 : 0;
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	119b      	asrs	r3, r3, #6
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	b2db      	uxtb	r3, r3
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <ydlidar_init>:
static uint16_t g_scan_distances_mm[NB_DEGRES] = {0};


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len);

void ydlidar_init(uint8_t *buffer, uint16_t size) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	807b      	strh	r3, [r7, #2]
    current_parsing_state = STATE_WAIT_HEADER;
 8001310:	4b16      	ldr	r3, [pc, #88]	@ (800136c <ydlidar_init+0x68>)
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
    current_packet_idx = 0;
 8001316:	4b16      	ldr	r3, [pc, #88]	@ (8001370 <ydlidar_init+0x6c>)
 8001318:	2200      	movs	r2, #0
 800131a:	801a      	strh	r2, [r3, #0]
    expected_packet_len = 0;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <ydlidar_init+0x70>)
 800131e:	2200      	movs	r2, #0
 8001320:	801a      	strh	r2, [r3, #0]
    memset(g_scan_distances_mm, 0, sizeof(g_scan_distances_mm));
 8001322:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8001326:	2100      	movs	r1, #0
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <ydlidar_init+0x74>)
 800132a:	f00b fb93 	bl	800ca54 <memset>
    
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <ydlidar_init+0x78>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2208      	movs	r2, #8
 8001334:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(&huart2);
 8001336:	4b11      	ldr	r3, [pc, #68]	@ (800137c <ydlidar_init+0x78>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2204      	movs	r2, #4
 800133c:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <ydlidar_init+0x78>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2202      	movs	r2, #2
 8001344:	621a      	str	r2, [r3, #32]

    if (HAL_UART_Receive_DMA(&huart2, buffer, size) != HAL_OK) {
 8001346:	887b      	ldrh	r3, [r7, #2]
 8001348:	461a      	mov	r2, r3
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	480b      	ldr	r0, [pc, #44]	@ (800137c <ydlidar_init+0x78>)
 800134e:	f007 fa67 	bl	8008820 <HAL_UART_Receive_DMA>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <ydlidar_init+0x5a>
      printf("LIDAR DMA Error\r\n");
 8001358:	4809      	ldr	r0, [pc, #36]	@ (8001380 <ydlidar_init+0x7c>)
 800135a:	f00b fa79 	bl	800c850 <puts>
    }
    printf("YDLIDAR driver initialized.\r\n");
 800135e:	4809      	ldr	r0, [pc, #36]	@ (8001384 <ydlidar_init+0x80>)
 8001360:	f00b fa76 	bl	800c850 <puts>
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200001f4 	.word	0x200001f4
 8001370:	200003fc 	.word	0x200003fc
 8001374:	200003fe 	.word	0x200003fe
 8001378:	20000400 	.word	0x20000400
 800137c:	20000dc4 	.word	0x20000dc4
 8001380:	08010370 	.word	0x08010370
 8001384:	08010384 	.word	0x08010384

08001388 <ydlidar_process_data>:

static uint8_t last_byte = 0;

void ydlidar_process_data(const uint8_t* data, size_t len) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < len; ++i) {
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	e082      	b.n	800149e <ydlidar_process_data+0x116>
        uint8_t byte = data[i];
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	72fb      	strb	r3, [r7, #11]

        switch (current_parsing_state) {
 80013a2:	4b44      	ldr	r3, [pc, #272]	@ (80014b4 <ydlidar_process_data+0x12c>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d04e      	beq.n	8001448 <ydlidar_process_data+0xc0>
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	dc71      	bgt.n	8001492 <ydlidar_process_data+0x10a>
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <ydlidar_process_data+0x30>
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d017      	beq.n	80013e6 <ydlidar_process_data+0x5e>
 80013b6:	e06c      	b.n	8001492 <ydlidar_process_data+0x10a>
            case STATE_WAIT_HEADER:
                if (last_byte == 0xAA && byte == 0x55) {
 80013b8:	4b3f      	ldr	r3, [pc, #252]	@ (80014b8 <ydlidar_process_data+0x130>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2baa      	cmp	r3, #170	@ 0xaa
 80013be:	d163      	bne.n	8001488 <ydlidar_process_data+0x100>
 80013c0:	7afb      	ldrb	r3, [r7, #11]
 80013c2:	2b55      	cmp	r3, #85	@ 0x55
 80013c4:	d160      	bne.n	8001488 <ydlidar_process_data+0x100>
                    current_packet_buffer[0] = 0xAA;
 80013c6:	4b3d      	ldr	r3, [pc, #244]	@ (80014bc <ydlidar_process_data+0x134>)
 80013c8:	22aa      	movs	r2, #170	@ 0xaa
 80013ca:	701a      	strb	r2, [r3, #0]
                    current_packet_buffer[1] = 0x55;
 80013cc:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <ydlidar_process_data+0x134>)
 80013ce:	2255      	movs	r2, #85	@ 0x55
 80013d0:	705a      	strb	r2, [r3, #1]
                    current_packet_idx = 2; // PH (2 bytes) received
 80013d2:	4b3b      	ldr	r3, [pc, #236]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013d4:	2202      	movs	r2, #2
 80013d6:	801a      	strh	r2, [r3, #0]
                    current_parsing_state = STATE_RECEIVE_HEADER;
 80013d8:	4b36      	ldr	r3, [pc, #216]	@ (80014b4 <ydlidar_process_data+0x12c>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
                    expected_packet_len = 0; // Reset expected length
 80013de:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <ydlidar_process_data+0x13c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	801a      	strh	r2, [r3, #0]
                }
                break;
 80013e4:	e050      	b.n	8001488 <ydlidar_process_data+0x100>

            case STATE_RECEIVE_HEADER:
                current_packet_buffer[current_packet_idx++] = byte;
 80013e6:	4b36      	ldr	r3, [pc, #216]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	1c5a      	adds	r2, r3, #1
 80013ec:	b291      	uxth	r1, r2
 80013ee:	4a34      	ldr	r2, [pc, #208]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013f0:	8011      	strh	r1, [r2, #0]
 80013f2:	4619      	mov	r1, r3
 80013f4:	4a31      	ldr	r2, [pc, #196]	@ (80014bc <ydlidar_process_data+0x134>)
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	5453      	strb	r3, [r2, r1]
                if (current_packet_idx >= (2 + 8)) {
 80013fa:	4b31      	ldr	r3, [pc, #196]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	2b09      	cmp	r3, #9
 8001400:	d944      	bls.n	800148c <ydlidar_process_data+0x104>
                    uint8_t lsn = current_packet_buffer[3];
 8001402:	4b2e      	ldr	r3, [pc, #184]	@ (80014bc <ydlidar_process_data+0x134>)
 8001404:	78db      	ldrb	r3, [r3, #3]
 8001406:	72bb      	strb	r3, [r7, #10]
                    expected_packet_len = 10 + (lsn * 2);
 8001408:	7abb      	ldrb	r3, [r7, #10]
 800140a:	3305      	adds	r3, #5
 800140c:	b29b      	uxth	r3, r3
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	b29a      	uxth	r2, r3
 8001412:	4b2c      	ldr	r3, [pc, #176]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001414:	801a      	strh	r2, [r3, #0]

                    if (expected_packet_len > MAX_PACKET_SIZE) {
 8001416:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 800141e:	d30f      	bcc.n	8001440 <ydlidar_process_data+0xb8>
                    	printf("Error: Packet too large (%d bytes). Resetting.\r\n", expected_packet_len);
 8001420:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	4828      	ldr	r0, [pc, #160]	@ (80014c8 <ydlidar_process_data+0x140>)
 8001428:	f00b f9aa 	bl	800c780 <iprintf>
                        current_parsing_state = STATE_WAIT_HEADER;
 800142c:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <ydlidar_process_data+0x12c>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
                        current_packet_idx = 0;
 8001432:	4b23      	ldr	r3, [pc, #140]	@ (80014c0 <ydlidar_process_data+0x138>)
 8001434:	2200      	movs	r2, #0
 8001436:	801a      	strh	r2, [r3, #0]
                        expected_packet_len = 0;
 8001438:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <ydlidar_process_data+0x13c>)
 800143a:	2200      	movs	r2, #0
 800143c:	801a      	strh	r2, [r3, #0]
                        break;
 800143e:	e028      	b.n	8001492 <ydlidar_process_data+0x10a>
                    }
                    current_parsing_state = STATE_RECEIVE_SAMPLES;
 8001440:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <ydlidar_process_data+0x12c>)
 8001442:	2202      	movs	r2, #2
 8001444:	701a      	strb	r2, [r3, #0]
                }
                break;
 8001446:	e021      	b.n	800148c <ydlidar_process_data+0x104>

            case STATE_RECEIVE_SAMPLES:
                current_packet_buffer[current_packet_idx++] = byte;
 8001448:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <ydlidar_process_data+0x138>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	b291      	uxth	r1, r2
 8001450:	4a1b      	ldr	r2, [pc, #108]	@ (80014c0 <ydlidar_process_data+0x138>)
 8001452:	8011      	strh	r1, [r2, #0]
 8001454:	4619      	mov	r1, r3
 8001456:	4a19      	ldr	r2, [pc, #100]	@ (80014bc <ydlidar_process_data+0x134>)
 8001458:	7afb      	ldrb	r3, [r7, #11]
 800145a:	5453      	strb	r3, [r2, r1]

                if (current_packet_idx >= expected_packet_len) {
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <ydlidar_process_data+0x138>)
 800145e:	881a      	ldrh	r2, [r3, #0]
 8001460:	4b18      	ldr	r3, [pc, #96]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	429a      	cmp	r2, r3
 8001466:	d313      	bcc.n	8001490 <ydlidar_process_data+0x108>
                    decode_packet(current_packet_buffer, expected_packet_len);
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <ydlidar_process_data+0x13c>)
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	4619      	mov	r1, r3
 800146e:	4813      	ldr	r0, [pc, #76]	@ (80014bc <ydlidar_process_data+0x134>)
 8001470:	f000 f82e 	bl	80014d0 <decode_packet>

                    current_parsing_state = STATE_WAIT_HEADER;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <ydlidar_process_data+0x12c>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
                    current_packet_idx = 0;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <ydlidar_process_data+0x138>)
 800147c:	2200      	movs	r2, #0
 800147e:	801a      	strh	r2, [r3, #0]
                    expected_packet_len = 0;
 8001480:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001482:	2200      	movs	r2, #0
 8001484:	801a      	strh	r2, [r3, #0]
                }
                break;
 8001486:	e003      	b.n	8001490 <ydlidar_process_data+0x108>
                break;
 8001488:	bf00      	nop
 800148a:	e002      	b.n	8001492 <ydlidar_process_data+0x10a>
                break;
 800148c:	bf00      	nop
 800148e:	e000      	b.n	8001492 <ydlidar_process_data+0x10a>
                break;
 8001490:	bf00      	nop
        }
        last_byte = byte; // Store the current byte for the next iteration
 8001492:	4a09      	ldr	r2, [pc, #36]	@ (80014b8 <ydlidar_process_data+0x130>)
 8001494:	7afb      	ldrb	r3, [r7, #11]
 8001496:	7013      	strb	r3, [r2, #0]
    for (size_t i = 0; i < len; ++i) {
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	3301      	adds	r3, #1
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	f4ff af78 	bcc.w	8001398 <ydlidar_process_data+0x10>
    }
}
 80014a8:	bf00      	nop
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200001f4 	.word	0x200001f4
 80014b8:	200006d0 	.word	0x200006d0
 80014bc:	200001f8 	.word	0x200001f8
 80014c0:	200003fc 	.word	0x200003fc
 80014c4:	200003fe 	.word	0x200003fe
 80014c8:	080103a4 	.word	0x080103a4
 80014cc:	00000000 	.word	0x00000000

080014d0 <decode_packet>:


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b090      	sub	sp, #64	@ 0x40
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
    // Checksum validation
    uint16_t calculated_checksum = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    // Calculate checksum over PH(2), CT(1)+LSN(1), FSA(2), LSA(2)
    for (int i = 0; i < 8; i += 2) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80014e4:	e016      	b.n	8001514 <decode_packet+0x44>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 80014e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	4413      	add	r3, r2
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014f2:	3301      	adds	r3, #1
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	440b      	add	r3, r1
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b21b      	sxth	r3, r3
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	813b      	strh	r3, [r7, #8]
        calculated_checksum ^= word;
 8001506:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001508:	893b      	ldrh	r3, [r7, #8]
 800150a:	4053      	eors	r3, r2
 800150c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 0; i < 8; i += 2) {
 800150e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001510:	3302      	adds	r3, #2
 8001512:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001516:	2b07      	cmp	r3, #7
 8001518:	dde5      	ble.n	80014e6 <decode_packet+0x16>
    }
    // Calculate checksum over Samples (starting at byte 10)
    for (int i = 10; i < packet_len; i += 2) {
 800151a:	230a      	movs	r3, #10
 800151c:	637b      	str	r3, [r7, #52]	@ 0x34
 800151e:	e016      	b.n	800154e <decode_packet+0x7e>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 8001520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	b21a      	sxth	r2, r3
 800152a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800152c:	3301      	adds	r3, #1
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	440b      	add	r3, r1
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	b21b      	sxth	r3, r3
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21b      	sxth	r3, r3
 800153a:	4313      	orrs	r3, r2
 800153c:	b21b      	sxth	r3, r3
 800153e:	817b      	strh	r3, [r7, #10]
        calculated_checksum ^= word;
 8001540:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001542:	897b      	ldrh	r3, [r7, #10]
 8001544:	4053      	eors	r3, r2
 8001546:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 10; i < packet_len; i += 2) {
 8001548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800154a:	3302      	adds	r3, #2
 800154c:	637b      	str	r3, [r7, #52]	@ 0x34
 800154e:	887b      	ldrh	r3, [r7, #2]
 8001550:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001552:	429a      	cmp	r2, r3
 8001554:	dbe4      	blt.n	8001520 <decode_packet+0x50>
    }

    lidar_response_point_cloud_t* response = (lidar_response_point_cloud_t*)&packet_data[2];
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3302      	adds	r3, #2
 800155a:	617b      	str	r3, [r7, #20]
    uint16_t received_checksum = response->check_code;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	88db      	ldrh	r3, [r3, #6]
 8001560:	827b      	strh	r3, [r7, #18]

    if (calculated_checksum != received_checksum) {
 8001562:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001564:	8a7b      	ldrh	r3, [r7, #18]
 8001566:	429a      	cmp	r2, r3
 8001568:	d006      	beq.n	8001578 <decode_packet+0xa8>
    	printf("Checksum error: Calculated 0x%04X, Received 0x%04X. Packet discarded.\r\n", calculated_checksum, received_checksum);
 800156a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800156c:	8a7a      	ldrh	r2, [r7, #18]
 800156e:	4619      	mov	r1, r3
 8001570:	4893      	ldr	r0, [pc, #588]	@ (80017c0 <decode_packet+0x2f0>)
 8001572:	f00b f905 	bl	800c780 <iprintf>
        return; // Discard packet
 8001576:	e11b      	b.n	80017b0 <decode_packet+0x2e0>
    }

    float start_angle_deg = ((float)(response->start_angle >> 1) / 64.0f); // Rshiftbit(FSA,1)/64
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	885b      	ldrh	r3, [r3, #2]
 800157c:	085b      	lsrs	r3, r3, #1
 800157e:	b29b      	uxth	r3, r3
 8001580:	ee07 3a90 	vmov	s15, r3
 8001584:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001588:	eddf 6a8e 	vldr	s13, [pc, #568]	@ 80017c4 <decode_packet+0x2f4>
 800158c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001590:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float end_angle_deg = ((float)(response->end_angle >> 1) / 64.0f); // Rshiftbit(LSA,1)/64
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	889b      	ldrh	r3, [r3, #4]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	b29b      	uxth	r3, r3
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a4:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80017c4 <decode_packet+0x2f4>
 80015a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Adjust angles to be within 0-360 range
    if (start_angle_deg > 360.0f) start_angle_deg -= 360.0f;
 80015b0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015b4:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80017c8 <decode_packet+0x2f8>
 80015b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c0:	dd07      	ble.n	80015d2 <decode_packet+0x102>
 80015c2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015c6:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80017c8 <decode_packet+0x2f8>
 80015ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015ce:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    if (end_angle_deg > 360.0f) end_angle_deg -= 360.0f;
 80015d2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015d6:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 80017c8 <decode_packet+0x2f8>
 80015da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e2:	dd07      	ble.n	80015f4 <decode_packet+0x124>
 80015e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015e8:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80017c8 <decode_packet+0x2f8>
 80015ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015f0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    if (response->sample_quantity > 0) {
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	785b      	ldrb	r3, [r3, #1]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80d9 	beq.w	80017b0 <decode_packet+0x2e0>
        // printf("Samples:\r\n");
        float diff_angle_deg = 0;
 80015fe:	f04f 0300 	mov.w	r3, #0
 8001602:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (response->sample_quantity > 1) {
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d916      	bls.n	800163a <decode_packet+0x16a>
            diff_angle_deg = end_angle_deg - start_angle_deg;
 800160c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001610:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001614:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001618:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            if (diff_angle_deg < 0) {
 800161c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001628:	d507      	bpl.n	800163a <decode_packet+0x16a>
                diff_angle_deg += 360.0f;
 800162a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800162e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80017c8 <decode_packet+0x2f8>
 8001632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001636:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            }
        }

        for (int i = 0; i < response->sample_quantity; i++) {
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
 800163e:	e0b0      	b.n	80017a2 <decode_packet+0x2d2>
            uint16_t raw_distance = response->samples[i];
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001644:	3204      	adds	r2, #4
 8001646:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800164a:	823b      	strh	r3, [r7, #16]
            float distance_mm = (float)raw_distance / 4.0f;
 800164c:	8a3b      	ldrh	r3, [r7, #16]
 800164e:	ee07 3a90 	vmov	s15, r3
 8001652:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001656:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800165a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800165e:	edc7 7a03 	vstr	s15, [r7, #12]

            float current_angle_deg;
            if (response->sample_quantity == 1) {
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	785b      	ldrb	r3, [r3, #1]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d102      	bne.n	8001670 <decode_packet+0x1a0>
                current_angle_deg = start_angle_deg;
 800166a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800166c:	623b      	str	r3, [r7, #32]
 800166e:	e017      	b.n	80016a0 <decode_packet+0x1d0>
            } else {
                current_angle_deg = start_angle_deg + (diff_angle_deg / (response->sample_quantity - 1)) * i;
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	785b      	ldrb	r3, [r3, #1]
 8001674:	3b01      	subs	r3, #1
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	ee07 3a90 	vmov	s15, r3
 800168c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001694:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169c:	edc7 7a08 	vstr	s15, [r7, #32]
            }

            // Second-level analysis (Geometric Correction)
            float ang_correct = 0.0f;
 80016a0:	f04f 0300 	mov.w	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
            if (distance_mm > 0.0f) {
 80016a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80016aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b2:	dd27      	ble.n	8001704 <decode_packet+0x234>
                ang_correct = atanf(21.8f * (155.3f - distance_mm) / (155.3f * distance_mm)) * (180.0f / M_PI);
 80016b4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80017cc <decode_packet+0x2fc>
 80016b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80017d0 <decode_packet+0x300>
 80016c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016cc:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80017cc <decode_packet+0x2fc>
 80016d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016d8:	eeb0 0a66 	vmov.f32	s0, s13
 80016dc:	f00e fd5e 	bl	801019c <atanf>
 80016e0:	ee10 3a10 	vmov	r3, s0
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe ff57 	bl	8000598 <__aeabi_f2d>
 80016ea:	a333      	add	r3, pc, #204	@ (adr r3, 80017b8 <decode_packet+0x2e8>)
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	f7fe ffaa 	bl	8000648 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff fa9c 	bl	8000c38 <__aeabi_d2f>
 8001700:	4603      	mov	r3, r0
 8001702:	61fb      	str	r3, [r7, #28]
            }
            current_angle_deg += ang_correct;
 8001704:	ed97 7a08 	vldr	s14, [r7, #32]
 8001708:	edd7 7a07 	vldr	s15, [r7, #28]
 800170c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001710:	edc7 7a08 	vstr	s15, [r7, #32]

            if (current_angle_deg >= 360.0f) current_angle_deg -= 360.0f;
 8001714:	edd7 7a08 	vldr	s15, [r7, #32]
 8001718:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80017c8 <decode_packet+0x2f8>
 800171c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001724:	db08      	blt.n	8001738 <decode_packet+0x268>
 8001726:	edd7 7a08 	vldr	s15, [r7, #32]
 800172a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80017c8 <decode_packet+0x2f8>
 800172e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001732:	edc7 7a08 	vstr	s15, [r7, #32]
 8001736:	e00e      	b.n	8001756 <decode_packet+0x286>
            else if (current_angle_deg < 0.0f) current_angle_deg += 360.0f;
 8001738:	edd7 7a08 	vldr	s15, [r7, #32]
 800173c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001744:	d507      	bpl.n	8001756 <decode_packet+0x286>
 8001746:	edd7 7a08 	vldr	s15, [r7, #32]
 800174a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80017c8 <decode_packet+0x2f8>
 800174e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001752:	edc7 7a08 	vstr	s15, [r7, #32]

            // Store in 360-degree buffer
            int index = (int)(current_angle_deg + 0.5f);
 8001756:	edd7 7a08 	vldr	s15, [r7, #32]
 800175a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800175e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001762:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001766:	ee17 3a90 	vmov	r3, s15
 800176a:	61bb      	str	r3, [r7, #24]
            if (index >= NB_DEGRES) index = 0;
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001772:	db01      	blt.n	8001778 <decode_packet+0x2a8>
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]

            if (distance_mm > 0) {
 8001778:	edd7 7a03 	vldr	s15, [r7, #12]
 800177c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	dd0a      	ble.n	800179c <decode_packet+0x2cc>
                 g_scan_distances_mm[index] = (uint16_t)distance_mm;
 8001786:	edd7 7a03 	vldr	s15, [r7, #12]
 800178a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800178e:	ee17 3a90 	vmov	r3, s15
 8001792:	b299      	uxth	r1, r3
 8001794:	4a0f      	ldr	r2, [pc, #60]	@ (80017d4 <decode_packet+0x304>)
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < response->sample_quantity; i++) {
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179e:	3301      	adds	r3, #1
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	785b      	ldrb	r3, [r3, #1]
 80017a6:	461a      	mov	r2, r3
 80017a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017aa:	4293      	cmp	r3, r2
 80017ac:	f6ff af48 	blt.w	8001640 <decode_packet+0x170>
            }
        }
    }
}
 80017b0:	3740      	adds	r7, #64	@ 0x40
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	1a63c1f8 	.word	0x1a63c1f8
 80017bc:	404ca5dc 	.word	0x404ca5dc
 80017c0:	080103d8 	.word	0x080103d8
 80017c4:	42800000 	.word	0x42800000
 80017c8:	43b40000 	.word	0x43b40000
 80017cc:	431b4ccd 	.word	0x431b4ccd
 80017d0:	41ae6666 	.word	0x41ae6666
 80017d4:	20000400 	.word	0x20000400

080017d8 <ydlidar_detect_objects>:
uint16_t ydlidar_get_distance(uint16_t angle_deg) {
    if (angle_deg >= NB_DEGRES) return 0;
    return g_scan_distances_mm[angle_deg];
}

void ydlidar_detect_objects(LidarObject_t* objects, uint8_t* object_count) {
 80017d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017da:	b08d      	sub	sp, #52	@ 0x34
 80017dc:	af04      	add	r7, sp, #16
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
    *object_count = 0;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
    int points_in_object = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
    float sum_dist = 0;
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
    float sum_angle = 0; // Warning: Simple average works for small objects not crossing 0/360
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]

    for (int i = 1; i < NB_DEGRES; i++) {
 80017f8:	2301      	movs	r3, #1
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	e0fc      	b.n	80019f8 <ydlidar_detect_objects+0x220>
        uint16_t dist_prev = g_scan_distances_mm[i - 1];
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	3b01      	subs	r3, #1
 8001802:	4a77      	ldr	r2, [pc, #476]	@ (80019e0 <ydlidar_detect_objects+0x208>)
 8001804:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001808:	81fb      	strh	r3, [r7, #14]
        uint16_t dist_curr = g_scan_distances_mm[i];
 800180a:	4a75      	ldr	r2, [pc, #468]	@ (80019e0 <ydlidar_detect_objects+0x208>)
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001812:	81bb      	strh	r3, [r7, #12]

        if (dist_curr == 0) continue;
 8001814:	89bb      	ldrh	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	f000 80ea 	beq.w	80019f0 <ydlidar_detect_objects+0x218>
        if (dist_prev == 0) {
 800181c:	89fb      	ldrh	r3, [r7, #14]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d110      	bne.n	8001844 <ydlidar_detect_objects+0x6c>
            sum_dist = dist_curr;
 8001822:	89bb      	ldrh	r3, [r7, #12]
 8001824:	ee07 3a90 	vmov	s15, r3
 8001828:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800182c:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle = i;
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	ee07 3a90 	vmov	s15, r3
 8001836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800183a:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object = 1;
 800183e:	2301      	movs	r3, #1
 8001840:	61fb      	str	r3, [r7, #28]
            continue;
 8001842:	e0d6      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
        }

        // Check discontinuity
        if (fabsf((float)dist_curr - (float)dist_prev) > DETECT_THRESHOLD) {
 8001844:	89bb      	ldrh	r3, [r7, #12]
 8001846:	ee07 3a90 	vmov	s15, r3
 800184a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800184e:	89fb      	ldrh	r3, [r7, #14]
 8001850:	ee07 3a90 	vmov	s15, r3
 8001854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800185c:	eef0 7ae7 	vabs.f32	s15, s15
 8001860:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80019e4 <ydlidar_detect_objects+0x20c>
 8001864:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186c:	f340 809e 	ble.w	80019ac <ydlidar_detect_objects+0x1d4>
            // End of an object, save it if valid
            if (points_in_object > 1 && *object_count < MAX_LIDAR_OBJECTS) {
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	2b01      	cmp	r3, #1
 8001874:	f340 8089 	ble.w	800198a <ydlidar_detect_objects+0x1b2>
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b13      	cmp	r3, #19
 800187e:	f200 8084 	bhi.w	800198a <ydlidar_detect_objects+0x1b2>
                objects[*object_count].distance = sum_dist / points_in_object;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	ee07 3a90 	vmov	s15, r3
 8001888:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	461a      	mov	r2, r3
 8001892:	4613      	mov	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	4413      	add	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	461a      	mov	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	edd7 6a06 	vldr	s13, [r7, #24]
 80018a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018a8:	edc3 7a01 	vstr	s15, [r3, #4]
                objects[*object_count].angle = sum_angle / points_in_object;
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	ee07 3a90 	vmov	s15, r3
 80018b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	461a      	mov	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	edd7 6a05 	vldr	s13, [r7, #20]
 80018ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018d2:	edc3 7a00 	vstr	s15, [r3]
                objects[*object_count].size = points_in_object;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	4613      	mov	r3, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	461a      	mov	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	69fa      	ldr	r2, [r7, #28]
 80018ec:	609a      	str	r2, [r3, #8]

                // Filter by distance
                if (objects[*object_count].distance <= MAX_DETECTION_DISTANCE_MM) {
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4613      	mov	r3, r2
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	4413      	add	r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	461a      	mov	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	edd3 7a01 	vldr	s15, [r3, #4]
 8001906:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80019ec <ydlidar_detect_objects+0x214>
 800190a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001912:	d83a      	bhi.n	800198a <ydlidar_detect_objects+0x1b2>
                	printf("Detected Object %d: Angle=%.2f, Dist=%.2f, Size=%d\r\n", *object_count, objects[*object_count].angle, objects[*object_count].distance, objects[*object_count].size);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	461e      	mov	r6, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	461a      	mov	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fe31 	bl	8000598 <__aeabi_f2d>
 8001936:	4604      	mov	r4, r0
 8001938:	460d      	mov	r5, r1
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	4613      	mov	r3, r2
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	4413      	add	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	461a      	mov	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	4618      	mov	r0, r3
 8001952:	f7fe fe21 	bl	8000598 <__aeabi_f2d>
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	461a      	mov	r2, r3
 800195c:	4613      	mov	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4413      	add	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	461a      	mov	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4413      	add	r3, r2
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	9302      	str	r3, [sp, #8]
 800196e:	e9cd 0100 	strd	r0, r1, [sp]
 8001972:	4622      	mov	r2, r4
 8001974:	462b      	mov	r3, r5
 8001976:	4631      	mov	r1, r6
 8001978:	481b      	ldr	r0, [pc, #108]	@ (80019e8 <ydlidar_detect_objects+0x210>)
 800197a:	f00a ff01 	bl	800c780 <iprintf>
                    (*object_count)++;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	3301      	adds	r3, #1
 8001984:	b2da      	uxtb	r2, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	701a      	strb	r2, [r3, #0]
                }
            }

            // Start new object
            sum_dist = dist_curr;
 800198a:	89bb      	ldrh	r3, [r7, #12]
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001994:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle = i;
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	ee07 3a90 	vmov	s15, r3
 800199e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019a2:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object = 1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
 80019aa:	e022      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
        } else {
            // Continue object
            sum_dist += dist_curr;
 80019ac:	89bb      	ldrh	r3, [r7, #12]
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019b6:	ed97 7a06 	vldr	s14, [r7, #24]
 80019ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019be:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle += i;
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80019d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d4:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object++;
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	3301      	adds	r3, #1
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	e008      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
 80019e0:	20000400 	.word	0x20000400
 80019e4:	42480000 	.word	0x42480000
 80019e8:	08010420 	.word	0x08010420
 80019ec:	44fa0000 	.word	0x44fa0000
        if (dist_curr == 0) continue;
 80019f0:	bf00      	nop
    for (int i = 1; i < NB_DEGRES; i++) {
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	3301      	adds	r3, #1
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80019fe:	f6ff aefe 	blt.w	80017fe <ydlidar_detect_objects+0x26>
        }
    }

    // Check last segment
    if (points_in_object > 1 && *object_count < MAX_LIDAR_OBJECTS) {
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	f340 8089 	ble.w	8001b1c <ydlidar_detect_objects+0x344>
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b13      	cmp	r3, #19
 8001a10:	f200 8084 	bhi.w	8001b1c <ydlidar_detect_objects+0x344>
         objects[*object_count].distance = sum_dist / points_in_object;
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	ee07 3a90 	vmov	s15, r3
 8001a1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	461a      	mov	r2, r3
 8001a24:	4613      	mov	r3, r2
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	4413      	add	r3, r2
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a3a:	edc3 7a01 	vstr	s15, [r3, #4]
         objects[*object_count].angle = sum_angle / points_in_object;
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	ee07 3a90 	vmov	s15, r3
 8001a44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	461a      	mov	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	edd7 6a05 	vldr	s13, [r7, #20]
 8001a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a64:	edc3 7a00 	vstr	s15, [r3]
         objects[*object_count].size = points_in_object;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4613      	mov	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4413      	add	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	461a      	mov	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	69fa      	ldr	r2, [r7, #28]
 8001a7e:	609a      	str	r2, [r3, #8]

         // Filter by distance
         if (objects[*object_count].distance <= MAX_DETECTION_DISTANCE_MM) {
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4613      	mov	r3, r2
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	4413      	add	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	461a      	mov	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4413      	add	r3, r2
 8001a94:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a98:	ed1f 7a2c 	vldr	s14, [pc, #-176]	@ 80019ec <ydlidar_detect_objects+0x214>
 8001a9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa4:	d83a      	bhi.n	8001b1c <ydlidar_detect_objects+0x344>
        	 printf("Detected Object %d: Angle=%.2f, Dist=%.2f, Size=%d\r\n", *object_count, objects[*object_count].angle, objects[*object_count].distance, objects[*object_count].size);
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	461e      	mov	r6, r3
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4413      	add	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	461a      	mov	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4413      	add	r3, r2
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd68 	bl	8000598 <__aeabi_f2d>
 8001ac8:	4604      	mov	r4, r0
 8001aca:	460d      	mov	r5, r1
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	4413      	add	r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	461a      	mov	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4413      	add	r3, r2
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fd58 	bl	8000598 <__aeabi_f2d>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	461a      	mov	r2, r3
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	461a      	mov	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4413      	add	r3, r2
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	e9cd 0100 	strd	r0, r1, [sp]
 8001b04:	4622      	mov	r2, r4
 8001b06:	462b      	mov	r3, r5
 8001b08:	4631      	mov	r1, r6
 8001b0a:	4809      	ldr	r0, [pc, #36]	@ (8001b30 <ydlidar_detect_objects+0x358>)
 8001b0c:	f00a fe38 	bl	800c780 <iprintf>
            (*object_count)++;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	3301      	adds	r3, #1
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	701a      	strb	r2, [r3, #0]
         }
    }
    printf("Total Objects Detected: %d\r\n", *object_count);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	4619      	mov	r1, r3
 8001b22:	4804      	ldr	r0, [pc, #16]	@ (8001b34 <ydlidar_detect_objects+0x35c>)
 8001b24:	f00a fe2c 	bl	800c780 <iprintf>
}
 8001b28:	bf00      	nop
 8001b2a:	3724      	adds	r7, #36	@ 0x24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b30:	08010420 	.word	0x08010420
 8001b34:	08010458 	.word	0x08010458

08001b38 <Motor_Init>:
#include "motor.h"
#include <stdlib.h>
#include <math.h>

void Motor_Init(Motor_Handle_t* hmotor) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d033      	beq.n	8001bae <Motor_Init+0x76>

    // Start PWM channels
    HAL_TIM_PWM_Start(hmotor->pwm_timer, hmotor->channel_fwd);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4610      	mov	r0, r2
 8001b52:	f005 fbef 	bl	8007334 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(hmotor->pwm_timer, hmotor->channel_rev);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4610      	mov	r0, r2
 8001b62:	f005 fbe7 	bl	8007334 <HAL_TIM_PWM_Start>

    // Start encoder timer
    HAL_TIM_Encoder_Start(hmotor->enc_timer, TIM_CHANNEL_ALL);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	213c      	movs	r1, #60	@ 0x3c
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f005 fd87 	bl	8007680 <HAL_TIM_Encoder_Start>

    // Initialize previous counter value and total ticks
    hmotor->enc_prev_counter = __HAL_TIM_GET_COUNTER(hmotor->enc_timer);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	621a      	str	r2, [r3, #32]
    hmotor->speed_rpm = 0.0f;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
    hmotor->speed_rad_s = 0.0f;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	61da      	str	r2, [r3, #28]

    // Ramp Init
    hmotor->current_pwm = 0.0f;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f04f 0200 	mov.w	r2, #0
 8001b9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hmotor->target_pwm = 0.0f;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	629a      	str	r2, [r3, #40]	@ 0x28
    hmotor->pwm_ramp_step = 5.0f; // Default: 5% per tick. At 100Hz -> 0 to 100% in 0.2s
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a03      	ldr	r2, [pc, #12]	@ (8001bb8 <Motor_Init+0x80>)
 8001baa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001bac:	e000      	b.n	8001bb0 <Motor_Init+0x78>
    if (hmotor == NULL) return;
 8001bae:	bf00      	nop
}
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40a00000 	.word	0x40a00000

08001bbc <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_Handle_t* hmotor, float pwm_percent) {
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	ed87 0a00 	vstr	s0, [r7]
    if (hmotor == NULL) return;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d01a      	beq.n	8001c04 <Motor_SetSpeed+0x48>

    // Clamp target
    if (pwm_percent > 100.0f) pwm_percent = 100.0f;
 8001bce:	edd7 7a00 	vldr	s15, [r7]
 8001bd2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001c10 <Motor_SetSpeed+0x54>
 8001bd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bde:	dd02      	ble.n	8001be6 <Motor_SetSpeed+0x2a>
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <Motor_SetSpeed+0x58>)
 8001be2:	603b      	str	r3, [r7, #0]
 8001be4:	e00a      	b.n	8001bfc <Motor_SetSpeed+0x40>
    else if (pwm_percent < -100.0f) pwm_percent = -100.0f;
 8001be6:	edd7 7a00 	vldr	s15, [r7]
 8001bea:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001c18 <Motor_SetSpeed+0x5c>
 8001bee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf6:	d501      	bpl.n	8001bfc <Motor_SetSpeed+0x40>
 8001bf8:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <Motor_SetSpeed+0x60>)
 8001bfa:	603b      	str	r3, [r7, #0]

    hmotor->target_pwm = pwm_percent;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c02:	e000      	b.n	8001c06 <Motor_SetSpeed+0x4a>
    if (hmotor == NULL) return;
 8001c04:	bf00      	nop
}
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	42c80000 	.word	0x42c80000
 8001c14:	42c80000 	.word	0x42c80000
 8001c18:	c2c80000 	.word	0xc2c80000
 8001c1c:	c2c80000 	.word	0xc2c80000

08001c20 <Motor_UpdatePWM>:

void Motor_UpdatePWM(Motor_Handle_t* hmotor) {
 8001c20:	b5b0      	push	{r4, r5, r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 81c3 	beq.w	8001fb6 <Motor_UpdatePWM+0x396>

    // Ramping Logic
    float diff = hmotor->target_pwm - hmotor->current_pwm;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001c3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c40:	edc7 7a05 	vstr	s15, [r7, #20]
    
    if (diff > hmotor->pwm_ramp_step) {
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c56:	dd0b      	ble.n	8001c70 <Motor_UpdatePWM+0x50>
        hmotor->current_pwm += hmotor->pwm_ramp_step;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001c6e:	e01b      	b.n	8001ca8 <Motor_UpdatePWM+0x88>
    } else if (diff < -hmotor->pwm_ramp_step) {
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c76:	eef1 7a67 	vneg.f32	s15, s15
 8001c7a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c86:	d50b      	bpl.n	8001ca0 <Motor_UpdatePWM+0x80>
        hmotor->current_pwm -= hmotor->pwm_ramp_step;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001c9e:	e003      	b.n	8001ca8 <Motor_UpdatePWM+0x88>
    } else {
        hmotor->current_pwm = hmotor->target_pwm;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    // Apply to Hardware
    float applied_pwm = hmotor->current_pwm;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cac:	613b      	str	r3, [r7, #16]
    uint32_t duty_cycle = (uint32_t)(fabs(applied_pwm) * hmotor->pwm_timer->Init.Period / 100.0f);
 8001cae:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cb2:	eef0 7ae7 	vabs.f32	s15, s15
 8001cb6:	ee17 0a90 	vmov	r0, s15
 8001cba:	f7fe fc6d 	bl	8000598 <__aeabi_f2d>
 8001cbe:	4604      	mov	r4, r0
 8001cc0:	460d      	mov	r5, r1
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fc43 	bl	8000554 <__aeabi_ui2d>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	4620      	mov	r0, r4
 8001cd4:	4629      	mov	r1, r5
 8001cd6:	f7fe fcb7 	bl	8000648 <__aeabi_dmul>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4610      	mov	r0, r2
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f04f 0200 	mov.w	r2, #0
 8001ce6:	4b85      	ldr	r3, [pc, #532]	@ (8001efc <Motor_UpdatePWM+0x2dc>)
 8001ce8:	f7fe fdd8 	bl	800089c <__aeabi_ddiv>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f7fe ff80 	bl	8000bf8 <__aeabi_d2uiz>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	60fb      	str	r3, [r7, #12]

    if (applied_pwm > 0) { // Forward
 8001cfc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d08:	dd6e      	ble.n	8001de8 <Motor_UpdatePWM+0x1c8>
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, duty_cycle);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d105      	bne.n	8001d1e <Motor_UpdatePWM+0xfe>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d1c:	e02c      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d105      	bne.n	8001d32 <Motor_UpdatePWM+0x112>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d30:	e022      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	2b08      	cmp	r3, #8
 8001d38:	d105      	bne.n	8001d46 <Motor_UpdatePWM+0x126>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d44:	e018      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	2b0c      	cmp	r3, #12
 8001d4c:	d105      	bne.n	8001d5a <Motor_UpdatePWM+0x13a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d58:	e00e      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b10      	cmp	r3, #16
 8001d60:	d105      	bne.n	8001d6e <Motor_UpdatePWM+0x14e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d6c:	e004      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, 0);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d105      	bne.n	8001d8c <Motor_UpdatePWM+0x16c>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2200      	movs	r2, #0
 8001d88:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d8a:	e115      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d105      	bne.n	8001da0 <Motor_UpdatePWM+0x180>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d9e:	e10b      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	d105      	bne.n	8001db4 <Motor_UpdatePWM+0x194>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	2300      	movs	r3, #0
 8001db0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001db2:	e101      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	2b0c      	cmp	r3, #12
 8001dba:	d105      	bne.n	8001dc8 <Motor_UpdatePWM+0x1a8>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc6:	e0f7      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2b10      	cmp	r3, #16
 8001dce:	d105      	bne.n	8001ddc <Motor_UpdatePWM+0x1bc>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dda:	e0ed      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	2300      	movs	r3, #0
 8001de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001de6:	e0e7      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
    } else if (applied_pwm < 0) { // Reverse
 8001de8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df4:	d56e      	bpl.n	8001ed4 <Motor_UpdatePWM+0x2b4>
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, 0);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d105      	bne.n	8001e0a <Motor_UpdatePWM+0x1ea>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2200      	movs	r2, #0
 8001e06:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e08:	e02c      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d105      	bne.n	8001e1e <Motor_UpdatePWM+0x1fe>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	2300      	movs	r3, #0
 8001e1a:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e1c:	e022      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b08      	cmp	r3, #8
 8001e24:	d105      	bne.n	8001e32 <Motor_UpdatePWM+0x212>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e30:	e018      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b0c      	cmp	r3, #12
 8001e38:	d105      	bne.n	8001e46 <Motor_UpdatePWM+0x226>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	2300      	movs	r3, #0
 8001e42:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e44:	e00e      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2b10      	cmp	r3, #16
 8001e4c:	d105      	bne.n	8001e5a <Motor_UpdatePWM+0x23a>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	2300      	movs	r3, #0
 8001e56:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e58:	e004      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	2300      	movs	r3, #0
 8001e62:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, duty_cycle);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d105      	bne.n	8001e78 <Motor_UpdatePWM+0x258>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e76:	e09f      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b04      	cmp	r3, #4
 8001e7e:	d105      	bne.n	8001e8c <Motor_UpdatePWM+0x26c>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e8a:	e095      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d105      	bne.n	8001ea0 <Motor_UpdatePWM+0x280>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e9e:	e08b      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2b0c      	cmp	r3, #12
 8001ea6:	d105      	bne.n	8001eb4 <Motor_UpdatePWM+0x294>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb2:	e081      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2b10      	cmp	r3, #16
 8001eba:	d105      	bne.n	8001ec8 <Motor_UpdatePWM+0x2a8>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ec6:	e077      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ed2:	e071      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
    } else { // Stop
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, 0);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d105      	bne.n	8001ee8 <Motor_UpdatePWM+0x2c8>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ee6:	e02e      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b04      	cmp	r3, #4
 8001eee:	d107      	bne.n	8001f00 <Motor_UpdatePWM+0x2e0>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	6393      	str	r3, [r2, #56]	@ 0x38
 8001efa:	e024      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001efc:	40590000 	.word	0x40590000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d105      	bne.n	8001f14 <Motor_UpdatePWM+0x2f4>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001f12:	e018      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b0c      	cmp	r3, #12
 8001f1a:	d105      	bne.n	8001f28 <Motor_UpdatePWM+0x308>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	2300      	movs	r3, #0
 8001f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f26:	e00e      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b10      	cmp	r3, #16
 8001f2e:	d105      	bne.n	8001f3c <Motor_UpdatePWM+0x31c>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	2300      	movs	r3, #0
 8001f38:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f3a:	e004      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	2300      	movs	r3, #0
 8001f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, 0);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d105      	bne.n	8001f5a <Motor_UpdatePWM+0x33a>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2200      	movs	r2, #0
 8001f56:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f58:	e02e      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	d105      	bne.n	8001f6e <Motor_UpdatePWM+0x34e>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	2300      	movs	r3, #0
 8001f6a:	6393      	str	r3, [r2, #56]	@ 0x38
 8001f6c:	e024      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b08      	cmp	r3, #8
 8001f74:	d105      	bne.n	8001f82 <Motor_UpdatePWM+0x362>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001f80:	e01a      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2b0c      	cmp	r3, #12
 8001f88:	d105      	bne.n	8001f96 <Motor_UpdatePWM+0x376>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	2300      	movs	r3, #0
 8001f92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f94:	e010      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b10      	cmp	r3, #16
 8001f9c:	d105      	bne.n	8001faa <Motor_UpdatePWM+0x38a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	6493      	str	r3, [r2, #72]	@ 0x48
 8001fa8:	e006      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fb4:	e000      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
    if (hmotor == NULL) return;
 8001fb6:	bf00      	nop
    }
}
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8001fbe:	bf00      	nop

08001fc0 <Motor_UpdateSpeed>:

void Motor_UpdateSpeed(Motor_Handle_t* hmotor, float delta_time_s) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	ed87 0a00 	vstr	s0, [r7]
    if (hmotor == NULL || delta_time_s == 0.0f) return;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d05c      	beq.n	800208c <Motor_UpdateSpeed+0xcc>
 8001fd2:	edd7 7a00 	vldr	s15, [r7]
 8001fd6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fde:	d055      	beq.n	800208c <Motor_UpdateSpeed+0xcc>

    int32_t current_counter = __HAL_TIM_GET_COUNTER(hmotor->enc_timer);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	613b      	str	r3, [r7, #16]
    int32_t delta_ticks;

    if (hmotor->enc_timer->Init.Period <= 65535) { // 16-bit timer
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ff4:	d209      	bcs.n	800200a <Motor_UpdateSpeed+0x4a>
        delta_ticks = (int16_t)(current_counter - hmotor->enc_prev_counter);
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	b29b      	uxth	r3, r3
 8002004:	b21b      	sxth	r3, r3
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	e004      	b.n	8002014 <Motor_UpdateSpeed+0x54>
    } else { // 32-bit timer
        delta_ticks = current_counter - hmotor->enc_prev_counter;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	617b      	str	r3, [r7, #20]
    }

    hmotor->enc_prev_counter = current_counter;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks += delta_ticks;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a1a      	ldr	r2, [r3, #32]
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	441a      	add	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	621a      	str	r2, [r3, #32]

    float revolutions_per_second = (float)delta_ticks / (float)hmotor->enc_resolution / delta_time_s;
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	ee07 3a90 	vmov	s15, r3
 800202c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800203c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002040:	ed97 7a00 	vldr	s14, [r7]
 8002044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002048:	edc7 7a03 	vstr	s15, [r7, #12]
    hmotor->speed_rpm = revolutions_per_second * 60.0f;
 800204c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002050:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80020a0 <Motor_UpdateSpeed+0xe0>
 8002054:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	edc3 7a06 	vstr	s15, [r3, #24]
    hmotor->speed_rad_s = revolutions_per_second * 2.0f * M_PI;
 800205e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002062:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002066:	ee17 0a90 	vmov	r0, s15
 800206a:	f7fe fa95 	bl	8000598 <__aeabi_f2d>
 800206e:	a30a      	add	r3, pc, #40	@ (adr r3, 8002098 <Motor_UpdateSpeed+0xd8>)
 8002070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002074:	f7fe fae8 	bl	8000648 <__aeabi_dmul>
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	4610      	mov	r0, r2
 800207e:	4619      	mov	r1, r3
 8002080:	f7fe fdda 	bl	8000c38 <__aeabi_d2f>
 8002084:	4602      	mov	r2, r0
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	61da      	str	r2, [r3, #28]
 800208a:	e000      	b.n	800208e <Motor_UpdateSpeed+0xce>
    if (hmotor == NULL || delta_time_s == 0.0f) return;
 800208c:	bf00      	nop
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	f3af 8000 	nop.w
 8002098:	54442d18 	.word	0x54442d18
 800209c:	400921fb 	.word	0x400921fb
 80020a0:	42700000 	.word	0x42700000

080020a4 <TOF_Init_All>:

//=============================================================================
// HIGH LEVEL API
//=============================================================================

void TOF_Init_All(void) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
    // 1. Reset all sensors (XSHUT Low)
    HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 80020a8:	2200      	movs	r2, #0
 80020aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020b2:	f003 f997 	bl	80053e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_RESET);
 80020b6:	2200      	movs	r2, #0
 80020b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80020bc:	4835      	ldr	r0, [pc, #212]	@ (8002194 <TOF_Init_All+0xf0>)
 80020be:	f003 f991 	bl	80053e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 80020c2:	2200      	movs	r2, #0
 80020c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80020c8:	4832      	ldr	r0, [pc, #200]	@ (8002194 <TOF_Init_All+0xf0>)
 80020ca:	f003 f98b 	bl	80053e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_RESET);
 80020ce:	2200      	movs	r2, #0
 80020d0:	2108      	movs	r1, #8
 80020d2:	4831      	ldr	r0, [pc, #196]	@ (8002198 <TOF_Init_All+0xf4>)
 80020d4:	f003 f986 	bl	80053e4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80020d8:	200a      	movs	r0, #10
 80020da:	f002 fbab 	bl	8004834 <HAL_Delay>

    // 2. Initialize TOF1 (Addr 0x60)
    HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_SET);
 80020de:	2201      	movs	r2, #1
 80020e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020e8:	f003 f97c 	bl	80053e4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80020ec:	200a      	movs	r0, #10
 80020ee:	f002 fba1 	bl	8004834 <HAL_Delay>
    initVL53L0X(&tof1, 1, &hi2c1);
 80020f2:	4a2a      	ldr	r2, [pc, #168]	@ (800219c <TOF_Init_All+0xf8>)
 80020f4:	2101      	movs	r1, #1
 80020f6:	482a      	ldr	r0, [pc, #168]	@ (80021a0 <TOF_Init_All+0xfc>)
 80020f8:	f000 f9d7 	bl	80024aa <initVL53L0X>
    setAddress_VL53L0X(&tof1, 0x60);
 80020fc:	2160      	movs	r1, #96	@ 0x60
 80020fe:	4828      	ldr	r0, [pc, #160]	@ (80021a0 <TOF_Init_All+0xfc>)
 8002100:	f000 f9be 	bl	8002480 <setAddress_VL53L0X>
    startContinuous(&tof1, 0);
 8002104:	2100      	movs	r1, #0
 8002106:	4826      	ldr	r0, [pc, #152]	@ (80021a0 <TOF_Init_All+0xfc>)
 8002108:	f000 fded 	bl	8002ce6 <startContinuous>

    // 3. Initialize TOF2 (Addr 0x62)
    HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_SET);
 800210c:	2201      	movs	r2, #1
 800210e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002112:	4820      	ldr	r0, [pc, #128]	@ (8002194 <TOF_Init_All+0xf0>)
 8002114:	f003 f966 	bl	80053e4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002118:	200a      	movs	r0, #10
 800211a:	f002 fb8b 	bl	8004834 <HAL_Delay>
    initVL53L0X(&tof2, 1, &hi2c1);
 800211e:	4a1f      	ldr	r2, [pc, #124]	@ (800219c <TOF_Init_All+0xf8>)
 8002120:	2101      	movs	r1, #1
 8002122:	4820      	ldr	r0, [pc, #128]	@ (80021a4 <TOF_Init_All+0x100>)
 8002124:	f000 f9c1 	bl	80024aa <initVL53L0X>
    setAddress_VL53L0X(&tof2, 0x62);
 8002128:	2162      	movs	r1, #98	@ 0x62
 800212a:	481e      	ldr	r0, [pc, #120]	@ (80021a4 <TOF_Init_All+0x100>)
 800212c:	f000 f9a8 	bl	8002480 <setAddress_VL53L0X>
    startContinuous(&tof2, 0);
 8002130:	2100      	movs	r1, #0
 8002132:	481c      	ldr	r0, [pc, #112]	@ (80021a4 <TOF_Init_All+0x100>)
 8002134:	f000 fdd7 	bl	8002ce6 <startContinuous>

    // 4. Initialize TOF3 (Addr 0x64)
    HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_SET);
 8002138:	2201      	movs	r2, #1
 800213a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800213e:	4815      	ldr	r0, [pc, #84]	@ (8002194 <TOF_Init_All+0xf0>)
 8002140:	f003 f950 	bl	80053e4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002144:	200a      	movs	r0, #10
 8002146:	f002 fb75 	bl	8004834 <HAL_Delay>
    initVL53L0X(&tof3, 1, &hi2c1);
 800214a:	4a14      	ldr	r2, [pc, #80]	@ (800219c <TOF_Init_All+0xf8>)
 800214c:	2101      	movs	r1, #1
 800214e:	4816      	ldr	r0, [pc, #88]	@ (80021a8 <TOF_Init_All+0x104>)
 8002150:	f000 f9ab 	bl	80024aa <initVL53L0X>
    setAddress_VL53L0X(&tof3, 0x64);
 8002154:	2164      	movs	r1, #100	@ 0x64
 8002156:	4814      	ldr	r0, [pc, #80]	@ (80021a8 <TOF_Init_All+0x104>)
 8002158:	f000 f992 	bl	8002480 <setAddress_VL53L0X>
    startContinuous(&tof3, 0);
 800215c:	2100      	movs	r1, #0
 800215e:	4812      	ldr	r0, [pc, #72]	@ (80021a8 <TOF_Init_All+0x104>)
 8002160:	f000 fdc1 	bl	8002ce6 <startContinuous>

    // 5. Initialize TOF4 (Addr 0x66)
    HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_SET);
 8002164:	2201      	movs	r2, #1
 8002166:	2108      	movs	r1, #8
 8002168:	480b      	ldr	r0, [pc, #44]	@ (8002198 <TOF_Init_All+0xf4>)
 800216a:	f003 f93b 	bl	80053e4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800216e:	200a      	movs	r0, #10
 8002170:	f002 fb60 	bl	8004834 <HAL_Delay>
    initVL53L0X(&tof4, 1, &hi2c1);
 8002174:	4a09      	ldr	r2, [pc, #36]	@ (800219c <TOF_Init_All+0xf8>)
 8002176:	2101      	movs	r1, #1
 8002178:	480c      	ldr	r0, [pc, #48]	@ (80021ac <TOF_Init_All+0x108>)
 800217a:	f000 f996 	bl	80024aa <initVL53L0X>
    setAddress_VL53L0X(&tof4, 0x66);
 800217e:	2166      	movs	r1, #102	@ 0x66
 8002180:	480a      	ldr	r0, [pc, #40]	@ (80021ac <TOF_Init_All+0x108>)
 8002182:	f000 f97d 	bl	8002480 <setAddress_VL53L0X>
    startContinuous(&tof4, 0);
 8002186:	2100      	movs	r1, #0
 8002188:	4808      	ldr	r0, [pc, #32]	@ (80021ac <TOF_Init_All+0x108>)
 800218a:	f000 fdac 	bl	8002ce6 <startContinuous>
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	48000800 	.word	0x48000800
 8002198:	48000400 	.word	0x48000400
 800219c:	20000ba8 	.word	0x20000ba8
 80021a0:	200006d4 	.word	0x200006d4
 80021a4:	200006e8 	.word	0x200006e8
 80021a8:	200006fc 	.word	0x200006fc
 80021ac:	20000710 	.word	0x20000710

080021b0 <TOF_Read_All>:

uint8_t TOF_Read_All(uint16_t* distances) {
 80021b0:	b590      	push	{r4, r7, lr}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
    if (!distances) return 1;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d101      	bne.n	80021c2 <TOF_Read_All+0x12>
 80021be:	2301      	movs	r3, #1
 80021c0:	e020      	b.n	8002204 <TOF_Read_All+0x54>
    distances[0] = readRangeContinuousMillimeters(&tof1, 0);
 80021c2:	2100      	movs	r1, #0
 80021c4:	4811      	ldr	r0, [pc, #68]	@ (800220c <TOF_Read_All+0x5c>)
 80021c6:	f000 fddd 	bl	8002d84 <readRangeContinuousMillimeters>
 80021ca:	4603      	mov	r3, r0
 80021cc:	461a      	mov	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	801a      	strh	r2, [r3, #0]
    distances[1] = readRangeContinuousMillimeters(&tof2, 0);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	1c9c      	adds	r4, r3, #2
 80021d6:	2100      	movs	r1, #0
 80021d8:	480d      	ldr	r0, [pc, #52]	@ (8002210 <TOF_Read_All+0x60>)
 80021da:	f000 fdd3 	bl	8002d84 <readRangeContinuousMillimeters>
 80021de:	4603      	mov	r3, r0
 80021e0:	8023      	strh	r3, [r4, #0]
    distances[2] = readRangeContinuousMillimeters(&tof3, 0);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	1d1c      	adds	r4, r3, #4
 80021e6:	2100      	movs	r1, #0
 80021e8:	480a      	ldr	r0, [pc, #40]	@ (8002214 <TOF_Read_All+0x64>)
 80021ea:	f000 fdcb 	bl	8002d84 <readRangeContinuousMillimeters>
 80021ee:	4603      	mov	r3, r0
 80021f0:	8023      	strh	r3, [r4, #0]
    distances[3] = readRangeContinuousMillimeters(&tof4, 0);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	1d9c      	adds	r4, r3, #6
 80021f6:	2100      	movs	r1, #0
 80021f8:	4807      	ldr	r0, [pc, #28]	@ (8002218 <TOF_Read_All+0x68>)
 80021fa:	f000 fdc3 	bl	8002d84 <readRangeContinuousMillimeters>
 80021fe:	4603      	mov	r3, r0
 8002200:	8023      	strh	r3, [r4, #0]
    return 0;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	bd90      	pop	{r4, r7, pc}
 800220c:	200006d4 	.word	0x200006d4
 8002210:	200006e8 	.word	0x200006e8
 8002214:	200006fc 	.word	0x200006fc
 8002218:	20000710 	.word	0x20000710

0800221c <writeReg>:
//=============================================================================
// LOW LEVEL DRIVER IMPLEMENTATION (ST)
//=============================================================================

// I2C Helpers
static void writeReg(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t value) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af04      	add	r7, sp, #16
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	460b      	mov	r3, r1
 8002226:	70fb      	strb	r3, [r7, #3]
 8002228:	4613      	mov	r3, r2
 800222a:	70bb      	strb	r3, [r7, #2]
  msgBuffer[0] = value;
 800222c:	4a0d      	ldr	r2, [pc, #52]	@ (8002264 <writeReg+0x48>)
 800222e:	78bb      	ldrb	r3, [r7, #2]
 8002230:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6818      	ldr	r0, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	791b      	ldrb	r3, [r3, #4]
 800223a:	4619      	mov	r1, r3
 800223c:	78fb      	ldrb	r3, [r7, #3]
 800223e:	b29a      	uxth	r2, r3
 8002240:	2364      	movs	r3, #100	@ 0x64
 8002242:	9302      	str	r3, [sp, #8]
 8002244:	2301      	movs	r3, #1
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <writeReg+0x48>)
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2301      	movs	r3, #1
 800224e:	f003 f9c5 	bl	80055dc <HAL_I2C_Mem_Write>
 8002252:	4603      	mov	r3, r0
 8002254:	461a      	mov	r2, r3
 8002256:	4b04      	ldr	r3, [pc, #16]	@ (8002268 <writeReg+0x4c>)
 8002258:	701a      	strb	r2, [r3, #0]
}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000724 	.word	0x20000724
 8002268:	20000728 	.word	0x20000728

0800226c <writeReg16Bit>:

static void writeReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint16_t value){
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af04      	add	r7, sp, #16
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	460b      	mov	r3, r1
 8002276:	70fb      	strb	r3, [r7, #3]
 8002278:	4613      	mov	r3, r2
 800227a:	803b      	strh	r3, [r7, #0]
  uint8_t temp[2];
  temp[0] = (value >> 8) & 0xFF;
 800227c:	883b      	ldrh	r3, [r7, #0]
 800227e:	0a1b      	lsrs	r3, r3, #8
 8002280:	b29b      	uxth	r3, r3
 8002282:	b2db      	uxtb	r3, r3
 8002284:	733b      	strb	r3, [r7, #12]
  temp[1] = value & 0xFF;
 8002286:	883b      	ldrh	r3, [r7, #0]
 8002288:	b2db      	uxtb	r3, r3
 800228a:	737b      	strb	r3, [r7, #13]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 2, I2C_TIMEOUT);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6818      	ldr	r0, [r3, #0]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	791b      	ldrb	r3, [r3, #4]
 8002294:	4619      	mov	r1, r3
 8002296:	78fb      	ldrb	r3, [r7, #3]
 8002298:	b29a      	uxth	r2, r3
 800229a:	2364      	movs	r3, #100	@ 0x64
 800229c:	9302      	str	r3, [sp, #8]
 800229e:	2302      	movs	r3, #2
 80022a0:	9301      	str	r3, [sp, #4]
 80022a2:	f107 030c 	add.w	r3, r7, #12
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	2301      	movs	r3, #1
 80022aa:	f003 f997 	bl	80055dc <HAL_I2C_Mem_Write>
 80022ae:	4603      	mov	r3, r0
 80022b0:	461a      	mov	r2, r3
 80022b2:	4b03      	ldr	r3, [pc, #12]	@ (80022c0 <writeReg16Bit+0x54>)
 80022b4:	701a      	strb	r2, [r3, #0]
}
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000728 	.word	0x20000728

080022c4 <writeReg32Bit>:

static void writeReg32Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint32_t value){
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b08a      	sub	sp, #40	@ 0x28
 80022c8:	af04      	add	r7, sp, #16
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	460b      	mov	r3, r1
 80022ce:	607a      	str	r2, [r7, #4]
 80022d0:	72fb      	strb	r3, [r7, #11]
  uint8_t temp[4];
  temp[0] = (value >> 24) & 0xFF;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	0e1b      	lsrs	r3, r3, #24
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	753b      	strb	r3, [r7, #20]
  temp[1] = (value >> 16) & 0xFF;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	0c1b      	lsrs	r3, r3, #16
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	757b      	strb	r3, [r7, #21]
  temp[2] = (value >> 8) & 0xFF;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	0a1b      	lsrs	r3, r3, #8
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	75bb      	strb	r3, [r7, #22]
  temp[3] = value & 0xFF;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	75fb      	strb	r3, [r7, #23]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 4, I2C_TIMEOUT);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6818      	ldr	r0, [r3, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	791b      	ldrb	r3, [r3, #4]
 80022f8:	4619      	mov	r1, r3
 80022fa:	7afb      	ldrb	r3, [r7, #11]
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	2364      	movs	r3, #100	@ 0x64
 8002300:	9302      	str	r3, [sp, #8]
 8002302:	2304      	movs	r3, #4
 8002304:	9301      	str	r3, [sp, #4]
 8002306:	f107 0314 	add.w	r3, r7, #20
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	2301      	movs	r3, #1
 800230e:	f003 f965 	bl	80055dc <HAL_I2C_Mem_Write>
 8002312:	4603      	mov	r3, r0
 8002314:	461a      	mov	r2, r3
 8002316:	4b03      	ldr	r3, [pc, #12]	@ (8002324 <writeReg32Bit+0x60>)
 8002318:	701a      	strb	r2, [r3, #0]
}
 800231a:	bf00      	nop
 800231c:	3718      	adds	r7, #24
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000728 	.word	0x20000728

08002328 <readReg>:

static uint8_t readReg(VL53L0X_Dev_t *dev, uint8_t reg) {
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af04      	add	r7, sp, #16
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	70fb      	strb	r3, [r7, #3]
  uint8_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6818      	ldr	r0, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	791b      	ldrb	r3, [r3, #4]
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	b2db      	uxtb	r3, r3
 8002342:	4619      	mov	r1, r3
 8002344:	78fb      	ldrb	r3, [r7, #3]
 8002346:	b29a      	uxth	r2, r3
 8002348:	2364      	movs	r3, #100	@ 0x64
 800234a:	9302      	str	r3, [sp, #8]
 800234c:	2301      	movs	r3, #1
 800234e:	9301      	str	r3, [sp, #4]
 8002350:	4b08      	ldr	r3, [pc, #32]	@ (8002374 <readReg+0x4c>)
 8002352:	9300      	str	r3, [sp, #0]
 8002354:	2301      	movs	r3, #1
 8002356:	f003 fa55 	bl	8005804 <HAL_I2C_Mem_Read>
 800235a:	4603      	mov	r3, r0
 800235c:	461a      	mov	r2, r3
 800235e:	4b06      	ldr	r3, [pc, #24]	@ (8002378 <readReg+0x50>)
 8002360:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8002362:	4b04      	ldr	r3, [pc, #16]	@ (8002374 <readReg+0x4c>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	73fb      	strb	r3, [r7, #15]
  return value;
 8002368:	7bfb      	ldrb	r3, [r7, #15]
}
 800236a:	4618      	mov	r0, r3
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20000724 	.word	0x20000724
 8002378:	20000728 	.word	0x20000728

0800237c <readReg16Bit>:

static uint16_t readReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af04      	add	r7, sp, #16
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	460b      	mov	r3, r1
 8002386:	70fb      	strb	r3, [r7, #3]
  uint16_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6818      	ldr	r0, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	791b      	ldrb	r3, [r3, #4]
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	b2db      	uxtb	r3, r3
 8002396:	4619      	mov	r1, r3
 8002398:	78fb      	ldrb	r3, [r7, #3]
 800239a:	b29a      	uxth	r2, r3
 800239c:	2364      	movs	r3, #100	@ 0x64
 800239e:	9302      	str	r3, [sp, #8]
 80023a0:	2302      	movs	r3, #2
 80023a2:	9301      	str	r3, [sp, #4]
 80023a4:	4b0c      	ldr	r3, [pc, #48]	@ (80023d8 <readReg16Bit+0x5c>)
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	2301      	movs	r3, #1
 80023aa:	f003 fa2b 	bl	8005804 <HAL_I2C_Mem_Read>
 80023ae:	4603      	mov	r3, r0
 80023b0:	461a      	mov	r2, r3
 80023b2:	4b0a      	ldr	r3, [pc, #40]	@ (80023dc <readReg16Bit+0x60>)
 80023b4:	701a      	strb	r2, [r3, #0]
  value = (uint16_t)((msgBuffer[0] << 8) | msgBuffer[1]);
 80023b6:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <readReg16Bit+0x5c>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	b21b      	sxth	r3, r3
 80023bc:	021b      	lsls	r3, r3, #8
 80023be:	b21a      	sxth	r2, r3
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <readReg16Bit+0x5c>)
 80023c2:	785b      	ldrb	r3, [r3, #1]
 80023c4:	b21b      	sxth	r3, r3
 80023c6:	4313      	orrs	r3, r2
 80023c8:	b21b      	sxth	r3, r3
 80023ca:	81fb      	strh	r3, [r7, #14]
  return value;
 80023cc:	89fb      	ldrh	r3, [r7, #14]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000724 	.word	0x20000724
 80023dc:	20000728 	.word	0x20000728

080023e0 <writeMulti>:
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
  value = (uint32_t)((msgBuffer[0] << 24) | (msgBuffer[1] << 16) | (msgBuffer[2] << 8) | msgBuffer[3]);
  return value;
}

static void writeMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t const *src, uint8_t count){
 80023e0:	b590      	push	{r4, r7, lr}
 80023e2:	b089      	sub	sp, #36	@ 0x24
 80023e4:	af04      	add	r7, sp, #16
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	607a      	str	r2, [r7, #4]
 80023ea:	461a      	mov	r2, r3
 80023ec:	460b      	mov	r3, r1
 80023ee:	72fb      	strb	r3, [r7, #11]
 80023f0:	4613      	mov	r3, r2
 80023f2:	72bb      	strb	r3, [r7, #10]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, (uint8_t*)src, count, I2C_TIMEOUT);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	6818      	ldr	r0, [r3, #0]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	791b      	ldrb	r3, [r3, #4]
 80023fc:	461c      	mov	r4, r3
 80023fe:	7afb      	ldrb	r3, [r7, #11]
 8002400:	b29a      	uxth	r2, r3
 8002402:	7abb      	ldrb	r3, [r7, #10]
 8002404:	b29b      	uxth	r3, r3
 8002406:	2164      	movs	r1, #100	@ 0x64
 8002408:	9102      	str	r1, [sp, #8]
 800240a:	9301      	str	r3, [sp, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	2301      	movs	r3, #1
 8002412:	4621      	mov	r1, r4
 8002414:	f003 f8e2 	bl	80055dc <HAL_I2C_Mem_Write>
 8002418:	4603      	mov	r3, r0
 800241a:	461a      	mov	r2, r3
 800241c:	4b02      	ldr	r3, [pc, #8]	@ (8002428 <writeMulti+0x48>)
 800241e:	701a      	strb	r2, [r3, #0]
}
 8002420:	bf00      	nop
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	bd90      	pop	{r4, r7, pc}
 8002428:	20000728 	.word	0x20000728

0800242c <readMulti>:

static void readMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t * dst, uint8_t count) {
 800242c:	b590      	push	{r4, r7, lr}
 800242e:	b089      	sub	sp, #36	@ 0x24
 8002430:	af04      	add	r7, sp, #16
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	607a      	str	r2, [r7, #4]
 8002436:	461a      	mov	r2, r3
 8002438:	460b      	mov	r3, r1
 800243a:	72fb      	strb	r3, [r7, #11]
 800243c:	4613      	mov	r3, r2
 800243e:	72bb      	strb	r3, [r7, #10]
	i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6818      	ldr	r0, [r3, #0]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	791b      	ldrb	r3, [r3, #4]
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	b2db      	uxtb	r3, r3
 800244e:	461c      	mov	r4, r3
 8002450:	7afb      	ldrb	r3, [r7, #11]
 8002452:	b29a      	uxth	r2, r3
 8002454:	7abb      	ldrb	r3, [r7, #10]
 8002456:	b29b      	uxth	r3, r3
 8002458:	2164      	movs	r1, #100	@ 0x64
 800245a:	9102      	str	r1, [sp, #8]
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	2301      	movs	r3, #1
 8002464:	4621      	mov	r1, r4
 8002466:	f003 f9cd 	bl	8005804 <HAL_I2C_Mem_Read>
 800246a:	4603      	mov	r3, r0
 800246c:	461a      	mov	r2, r3
 800246e:	4b03      	ldr	r3, [pc, #12]	@ (800247c <readMulti+0x50>)
 8002470:	701a      	strb	r2, [r3, #0]
}
 8002472:	bf00      	nop
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	bd90      	pop	{r4, r7, pc}
 800247a:	bf00      	nop
 800247c:	20000728 	.word	0x20000728

08002480 <setAddress_VL53L0X>:


// Public Methods

void setAddress_VL53L0X(VL53L0X_Dev_t *dev, uint8_t new_addr) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	460b      	mov	r3, r1
 800248a:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, I2C_SLAVE_DEVICE_ADDRESS, (new_addr>>1) & 0x7F );
 800248c:	78fb      	ldrb	r3, [r7, #3]
 800248e:	085b      	lsrs	r3, r3, #1
 8002490:	b2db      	uxtb	r3, r3
 8002492:	461a      	mov	r2, r3
 8002494:	218a      	movs	r1, #138	@ 0x8a
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f7ff fec0 	bl	800221c <writeReg>
  dev->I2cDevAddr = new_addr;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	78fa      	ldrb	r2, [r7, #3]
 80024a0:	711a      	strb	r2, [r3, #4]
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <initVL53L0X>:

uint8_t getAddress_VL53L0X(VL53L0X_Dev_t *dev) {
  return dev->I2cDevAddr;
}

uint8_t initVL53L0X(VL53L0X_Dev_t *dev, bool io_2v8, I2C_HandleTypeDef *handler){
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b088      	sub	sp, #32
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
 80024b2:	460b      	mov	r3, r1
 80024b4:	607a      	str	r2, [r7, #4]
 80024b6:	72fb      	strb	r3, [r7, #11]
  // Handler
  dev->I2cHandle = handler;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	601a      	str	r2, [r3, #0]
  dev->I2cDevAddr = ADDRESS_DEFAULT;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2252      	movs	r2, #82	@ 0x52
 80024c2:	711a      	strb	r2, [r3, #4]
  dev->ioTimeout = 0;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	80da      	strh	r2, [r3, #6]
  dev->isTimeout = false;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	721a      	strb	r2, [r3, #8]

  if (io_2v8)
 80024d0:	7afb      	ldrb	r3, [r7, #11]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00c      	beq.n	80024f0 <initVL53L0X+0x46>
  {
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 80024d6:	2189      	movs	r1, #137	@ 0x89
 80024d8:	68f8      	ldr	r0, [r7, #12]
 80024da:	f7ff ff25 	bl	8002328 <readReg>
 80024de:	4603      	mov	r3, r0
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	461a      	mov	r2, r3
 80024e8:	2189      	movs	r1, #137	@ 0x89
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f7ff fe96 	bl	800221c <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(dev, 0x88, 0x00);
 80024f0:	2200      	movs	r2, #0
 80024f2:	2188      	movs	r1, #136	@ 0x88
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f7ff fe91 	bl	800221c <writeReg>
  writeReg(dev, 0x80, 0x01);
 80024fa:	2201      	movs	r2, #1
 80024fc:	2180      	movs	r1, #128	@ 0x80
 80024fe:	68f8      	ldr	r0, [r7, #12]
 8002500:	f7ff fe8c 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8002504:	2201      	movs	r2, #1
 8002506:	21ff      	movs	r1, #255	@ 0xff
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f7ff fe87 	bl	800221c <writeReg>
  writeReg(dev, 0x00, 0x00);
 800250e:	2200      	movs	r2, #0
 8002510:	2100      	movs	r1, #0
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f7ff fe82 	bl	800221c <writeReg>
  dev->stopVariable = readReg(dev, 0x91);
 8002518:	2191      	movs	r1, #145	@ 0x91
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f7ff ff04 	bl	8002328 <readReg>
 8002520:	4603      	mov	r3, r0
 8002522:	461a      	mov	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	731a      	strb	r2, [r3, #12]
  writeReg(dev, 0x00, 0x01);
 8002528:	2201      	movs	r2, #1
 800252a:	2100      	movs	r1, #0
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f7ff fe75 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8002532:	2200      	movs	r2, #0
 8002534:	21ff      	movs	r1, #255	@ 0xff
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f7ff fe70 	bl	800221c <writeReg>
  writeReg(dev, 0x80, 0x00);
 800253c:	2200      	movs	r2, #0
 800253e:	2180      	movs	r1, #128	@ 0x80
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f7ff fe6b 	bl	800221c <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(dev, MSRC_CONFIG_CONTROL, readReg(dev, MSRC_CONFIG_CONTROL) | 0x12);
 8002546:	2160      	movs	r1, #96	@ 0x60
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f7ff feed 	bl	8002328 <readReg>
 800254e:	4603      	mov	r3, r0
 8002550:	f043 0312 	orr.w	r3, r3, #18
 8002554:	b2db      	uxtb	r3, r3
 8002556:	461a      	mov	r2, r3
 8002558:	2160      	movs	r1, #96	@ 0x60
 800255a:	68f8      	ldr	r0, [r7, #12]
 800255c:	f7ff fe5e 	bl	800221c <writeReg>
  setSignalRateLimit(dev, 0.25);
 8002560:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 fa63 	bl	8002a30 <setSignalRateLimit>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xFF);
 800256a:	22ff      	movs	r2, #255	@ 0xff
 800256c:	2101      	movs	r1, #1
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f7ff fe54 	bl	800221c <writeReg>

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(dev, &spad_count, &spad_type_is_aperture)) { return false; }
 8002574:	f107 021b 	add.w	r2, r7, #27
 8002578:	f107 031c 	add.w	r3, r7, #28
 800257c:	4619      	mov	r1, r3
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 fc78 	bl	8002e74 <getSpadInfo>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <initVL53L0X+0xe4>
 800258a:	2300      	movs	r3, #0
 800258c:	e249      	b.n	8002a22 <initVL53L0X+0x578>

  uint8_t ref_spad_map[6];
  readMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 800258e:	f107 0214 	add.w	r2, r7, #20
 8002592:	2306      	movs	r3, #6
 8002594:	21b0      	movs	r1, #176	@ 0xb0
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f7ff ff48 	bl	800242c <readMulti>

  writeReg(dev, 0xFF, 0x01);
 800259c:	2201      	movs	r2, #1
 800259e:	21ff      	movs	r1, #255	@ 0xff
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f7ff fe3b 	bl	800221c <writeReg>
  writeReg(dev, DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 80025a6:	2200      	movs	r2, #0
 80025a8:	214f      	movs	r1, #79	@ 0x4f
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f7ff fe36 	bl	800221c <writeReg>
  writeReg(dev, DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 80025b0:	222c      	movs	r2, #44	@ 0x2c
 80025b2:	214e      	movs	r1, #78	@ 0x4e
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f7ff fe31 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x00);
 80025ba:	2200      	movs	r2, #0
 80025bc:	21ff      	movs	r1, #255	@ 0xff
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f7ff fe2c 	bl	800221c <writeReg>
  writeReg(dev, GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 80025c4:	22b4      	movs	r2, #180	@ 0xb4
 80025c6:	21b6      	movs	r1, #182	@ 0xb6
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f7ff fe27 	bl	800221c <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 80025ce:	7efb      	ldrb	r3, [r7, #27]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <initVL53L0X+0x12e>
 80025d4:	230c      	movs	r3, #12
 80025d6:	e000      	b.n	80025da <initVL53L0X+0x130>
 80025d8:	2300      	movs	r3, #0
 80025da:	777b      	strb	r3, [r7, #29]
  uint8_t spads_enabled = 0;
 80025dc:	2300      	movs	r3, #0
 80025de:	77fb      	strb	r3, [r7, #31]

  for (uint8_t i = 0; i < 48; i++)
 80025e0:	2300      	movs	r3, #0
 80025e2:	77bb      	strb	r3, [r7, #30]
 80025e4:	e039      	b.n	800265a <initVL53L0X+0x1b0>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 80025e6:	7fba      	ldrb	r2, [r7, #30]
 80025e8:	7f7b      	ldrb	r3, [r7, #29]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d303      	bcc.n	80025f6 <initVL53L0X+0x14c>
 80025ee:	7f3b      	ldrb	r3, [r7, #28]
 80025f0:	7ffa      	ldrb	r2, [r7, #31]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d11a      	bne.n	800262c <initVL53L0X+0x182>
    {
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 80025f6:	7fbb      	ldrb	r3, [r7, #30]
 80025f8:	08db      	lsrs	r3, r3, #3
 80025fa:	b2d8      	uxtb	r0, r3
 80025fc:	4603      	mov	r3, r0
 80025fe:	3320      	adds	r3, #32
 8002600:	443b      	add	r3, r7
 8002602:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002606:	b25a      	sxtb	r2, r3
 8002608:	7fbb      	ldrb	r3, [r7, #30]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	2101      	movs	r1, #1
 8002610:	fa01 f303 	lsl.w	r3, r1, r3
 8002614:	b25b      	sxtb	r3, r3
 8002616:	43db      	mvns	r3, r3
 8002618:	b25b      	sxtb	r3, r3
 800261a:	4013      	ands	r3, r2
 800261c:	b25a      	sxtb	r2, r3
 800261e:	4603      	mov	r3, r0
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	3320      	adds	r3, #32
 8002624:	443b      	add	r3, r7
 8002626:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800262a:	e013      	b.n	8002654 <initVL53L0X+0x1aa>
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 800262c:	7fbb      	ldrb	r3, [r7, #30]
 800262e:	08db      	lsrs	r3, r3, #3
 8002630:	b2db      	uxtb	r3, r3
 8002632:	3320      	adds	r3, #32
 8002634:	443b      	add	r3, r7
 8002636:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800263a:	461a      	mov	r2, r3
 800263c:	7fbb      	ldrb	r3, [r7, #30]
 800263e:	f003 0307 	and.w	r3, r3, #7
 8002642:	fa42 f303 	asr.w	r3, r2, r3
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b00      	cmp	r3, #0
 800264c:	d002      	beq.n	8002654 <initVL53L0X+0x1aa>
    {
      spads_enabled++;
 800264e:	7ffb      	ldrb	r3, [r7, #31]
 8002650:	3301      	adds	r3, #1
 8002652:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < 48; i++)
 8002654:	7fbb      	ldrb	r3, [r7, #30]
 8002656:	3301      	adds	r3, #1
 8002658:	77bb      	strb	r3, [r7, #30]
 800265a:	7fbb      	ldrb	r3, [r7, #30]
 800265c:	2b2f      	cmp	r3, #47	@ 0x2f
 800265e:	d9c2      	bls.n	80025e6 <initVL53L0X+0x13c>
    }
  }

  writeMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002660:	f107 0214 	add.w	r2, r7, #20
 8002664:	2306      	movs	r3, #6
 8002666:	21b0      	movs	r1, #176	@ 0xb0
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f7ff feb9 	bl	80023e0 <writeMulti>

  // -- VL53L0X_load_tuning_settings() begin
  writeReg(dev, 0xFF, 0x01);
 800266e:	2201      	movs	r2, #1
 8002670:	21ff      	movs	r1, #255	@ 0xff
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f7ff fdd2 	bl	800221c <writeReg>
  writeReg(dev, 0x00, 0x00);
 8002678:	2200      	movs	r2, #0
 800267a:	2100      	movs	r1, #0
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f7ff fdcd 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002682:	2200      	movs	r2, #0
 8002684:	21ff      	movs	r1, #255	@ 0xff
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f7ff fdc8 	bl	800221c <writeReg>
  writeReg(dev, 0x09, 0x00);
 800268c:	2200      	movs	r2, #0
 800268e:	2109      	movs	r1, #9
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f7ff fdc3 	bl	800221c <writeReg>
  writeReg(dev, 0x10, 0x00);
 8002696:	2200      	movs	r2, #0
 8002698:	2110      	movs	r1, #16
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f7ff fdbe 	bl	800221c <writeReg>
  writeReg(dev, 0x11, 0x00);
 80026a0:	2200      	movs	r2, #0
 80026a2:	2111      	movs	r1, #17
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f7ff fdb9 	bl	800221c <writeReg>

  writeReg(dev, 0x24, 0x01);
 80026aa:	2201      	movs	r2, #1
 80026ac:	2124      	movs	r1, #36	@ 0x24
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f7ff fdb4 	bl	800221c <writeReg>
  writeReg(dev, 0x25, 0xFF);
 80026b4:	22ff      	movs	r2, #255	@ 0xff
 80026b6:	2125      	movs	r1, #37	@ 0x25
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f7ff fdaf 	bl	800221c <writeReg>
  writeReg(dev, 0x75, 0x00);
 80026be:	2200      	movs	r2, #0
 80026c0:	2175      	movs	r1, #117	@ 0x75
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f7ff fdaa 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x01);
 80026c8:	2201      	movs	r2, #1
 80026ca:	21ff      	movs	r1, #255	@ 0xff
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f7ff fda5 	bl	800221c <writeReg>
  writeReg(dev, 0x4E, 0x2C);
 80026d2:	222c      	movs	r2, #44	@ 0x2c
 80026d4:	214e      	movs	r1, #78	@ 0x4e
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f7ff fda0 	bl	800221c <writeReg>
  writeReg(dev, 0x48, 0x00);
 80026dc:	2200      	movs	r2, #0
 80026de:	2148      	movs	r1, #72	@ 0x48
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f7ff fd9b 	bl	800221c <writeReg>
  writeReg(dev, 0x30, 0x20);
 80026e6:	2220      	movs	r2, #32
 80026e8:	2130      	movs	r1, #48	@ 0x30
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f7ff fd96 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x00);
 80026f0:	2200      	movs	r2, #0
 80026f2:	21ff      	movs	r1, #255	@ 0xff
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f7ff fd91 	bl	800221c <writeReg>
  writeReg(dev, 0x30, 0x09);
 80026fa:	2209      	movs	r2, #9
 80026fc:	2130      	movs	r1, #48	@ 0x30
 80026fe:	68f8      	ldr	r0, [r7, #12]
 8002700:	f7ff fd8c 	bl	800221c <writeReg>
  writeReg(dev, 0x54, 0x00);
 8002704:	2200      	movs	r2, #0
 8002706:	2154      	movs	r1, #84	@ 0x54
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f7ff fd87 	bl	800221c <writeReg>
  writeReg(dev, 0x31, 0x04);
 800270e:	2204      	movs	r2, #4
 8002710:	2131      	movs	r1, #49	@ 0x31
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f7ff fd82 	bl	800221c <writeReg>
  writeReg(dev, 0x32, 0x03);
 8002718:	2203      	movs	r2, #3
 800271a:	2132      	movs	r1, #50	@ 0x32
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f7ff fd7d 	bl	800221c <writeReg>
  writeReg(dev, 0x40, 0x83);
 8002722:	2283      	movs	r2, #131	@ 0x83
 8002724:	2140      	movs	r1, #64	@ 0x40
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f7ff fd78 	bl	800221c <writeReg>
  writeReg(dev, 0x46, 0x25);
 800272c:	2225      	movs	r2, #37	@ 0x25
 800272e:	2146      	movs	r1, #70	@ 0x46
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff fd73 	bl	800221c <writeReg>
  writeReg(dev, 0x60, 0x00);
 8002736:	2200      	movs	r2, #0
 8002738:	2160      	movs	r1, #96	@ 0x60
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f7ff fd6e 	bl	800221c <writeReg>
  writeReg(dev, 0x27, 0x00);
 8002740:	2200      	movs	r2, #0
 8002742:	2127      	movs	r1, #39	@ 0x27
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f7ff fd69 	bl	800221c <writeReg>
  writeReg(dev, 0x50, 0x06);
 800274a:	2206      	movs	r2, #6
 800274c:	2150      	movs	r1, #80	@ 0x50
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f7ff fd64 	bl	800221c <writeReg>
  writeReg(dev, 0x51, 0x00);
 8002754:	2200      	movs	r2, #0
 8002756:	2151      	movs	r1, #81	@ 0x51
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f7ff fd5f 	bl	800221c <writeReg>
  writeReg(dev, 0x52, 0x96);
 800275e:	2296      	movs	r2, #150	@ 0x96
 8002760:	2152      	movs	r1, #82	@ 0x52
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f7ff fd5a 	bl	800221c <writeReg>
  writeReg(dev, 0x56, 0x08);
 8002768:	2208      	movs	r2, #8
 800276a:	2156      	movs	r1, #86	@ 0x56
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f7ff fd55 	bl	800221c <writeReg>
  writeReg(dev, 0x57, 0x30);
 8002772:	2230      	movs	r2, #48	@ 0x30
 8002774:	2157      	movs	r1, #87	@ 0x57
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f7ff fd50 	bl	800221c <writeReg>
  writeReg(dev, 0x61, 0x00);
 800277c:	2200      	movs	r2, #0
 800277e:	2161      	movs	r1, #97	@ 0x61
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f7ff fd4b 	bl	800221c <writeReg>
  writeReg(dev, 0x62, 0x00);
 8002786:	2200      	movs	r2, #0
 8002788:	2162      	movs	r1, #98	@ 0x62
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f7ff fd46 	bl	800221c <writeReg>
  writeReg(dev, 0x64, 0x00);
 8002790:	2200      	movs	r2, #0
 8002792:	2164      	movs	r1, #100	@ 0x64
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f7ff fd41 	bl	800221c <writeReg>
  writeReg(dev, 0x65, 0x00);
 800279a:	2200      	movs	r2, #0
 800279c:	2165      	movs	r1, #101	@ 0x65
 800279e:	68f8      	ldr	r0, [r7, #12]
 80027a0:	f7ff fd3c 	bl	800221c <writeReg>
  writeReg(dev, 0x66, 0xA0);
 80027a4:	22a0      	movs	r2, #160	@ 0xa0
 80027a6:	2166      	movs	r1, #102	@ 0x66
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f7ff fd37 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x01);
 80027ae:	2201      	movs	r2, #1
 80027b0:	21ff      	movs	r1, #255	@ 0xff
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f7ff fd32 	bl	800221c <writeReg>
  writeReg(dev, 0x22, 0x32);
 80027b8:	2232      	movs	r2, #50	@ 0x32
 80027ba:	2122      	movs	r1, #34	@ 0x22
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f7ff fd2d 	bl	800221c <writeReg>
  writeReg(dev, 0x47, 0x14);
 80027c2:	2214      	movs	r2, #20
 80027c4:	2147      	movs	r1, #71	@ 0x47
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f7ff fd28 	bl	800221c <writeReg>
  writeReg(dev, 0x49, 0xFF);
 80027cc:	22ff      	movs	r2, #255	@ 0xff
 80027ce:	2149      	movs	r1, #73	@ 0x49
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f7ff fd23 	bl	800221c <writeReg>
  writeReg(dev, 0x4A, 0x00);
 80027d6:	2200      	movs	r2, #0
 80027d8:	214a      	movs	r1, #74	@ 0x4a
 80027da:	68f8      	ldr	r0, [r7, #12]
 80027dc:	f7ff fd1e 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x00);
 80027e0:	2200      	movs	r2, #0
 80027e2:	21ff      	movs	r1, #255	@ 0xff
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f7ff fd19 	bl	800221c <writeReg>
  writeReg(dev, 0x7A, 0x0A);
 80027ea:	220a      	movs	r2, #10
 80027ec:	217a      	movs	r1, #122	@ 0x7a
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f7ff fd14 	bl	800221c <writeReg>
  writeReg(dev, 0x7B, 0x00);
 80027f4:	2200      	movs	r2, #0
 80027f6:	217b      	movs	r1, #123	@ 0x7b
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f7ff fd0f 	bl	800221c <writeReg>
  writeReg(dev, 0x78, 0x21);
 80027fe:	2221      	movs	r2, #33	@ 0x21
 8002800:	2178      	movs	r1, #120	@ 0x78
 8002802:	68f8      	ldr	r0, [r7, #12]
 8002804:	f7ff fd0a 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002808:	2201      	movs	r2, #1
 800280a:	21ff      	movs	r1, #255	@ 0xff
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f7ff fd05 	bl	800221c <writeReg>
  writeReg(dev, 0x23, 0x34);
 8002812:	2234      	movs	r2, #52	@ 0x34
 8002814:	2123      	movs	r1, #35	@ 0x23
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f7ff fd00 	bl	800221c <writeReg>
  writeReg(dev, 0x42, 0x00);
 800281c:	2200      	movs	r2, #0
 800281e:	2142      	movs	r1, #66	@ 0x42
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f7ff fcfb 	bl	800221c <writeReg>
  writeReg(dev, 0x44, 0xFF);
 8002826:	22ff      	movs	r2, #255	@ 0xff
 8002828:	2144      	movs	r1, #68	@ 0x44
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f7ff fcf6 	bl	800221c <writeReg>
  writeReg(dev, 0x45, 0x26);
 8002830:	2226      	movs	r2, #38	@ 0x26
 8002832:	2145      	movs	r1, #69	@ 0x45
 8002834:	68f8      	ldr	r0, [r7, #12]
 8002836:	f7ff fcf1 	bl	800221c <writeReg>
  writeReg(dev, 0x46, 0x05);
 800283a:	2205      	movs	r2, #5
 800283c:	2146      	movs	r1, #70	@ 0x46
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f7ff fcec 	bl	800221c <writeReg>
  writeReg(dev, 0x40, 0x40);
 8002844:	2240      	movs	r2, #64	@ 0x40
 8002846:	2140      	movs	r1, #64	@ 0x40
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f7ff fce7 	bl	800221c <writeReg>
  writeReg(dev, 0x0E, 0x06);
 800284e:	2206      	movs	r2, #6
 8002850:	210e      	movs	r1, #14
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f7ff fce2 	bl	800221c <writeReg>
  writeReg(dev, 0x20, 0x1A);
 8002858:	221a      	movs	r2, #26
 800285a:	2120      	movs	r1, #32
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f7ff fcdd 	bl	800221c <writeReg>
  writeReg(dev, 0x43, 0x40);
 8002862:	2240      	movs	r2, #64	@ 0x40
 8002864:	2143      	movs	r1, #67	@ 0x43
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f7ff fcd8 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x00);
 800286c:	2200      	movs	r2, #0
 800286e:	21ff      	movs	r1, #255	@ 0xff
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f7ff fcd3 	bl	800221c <writeReg>
  writeReg(dev, 0x34, 0x03);
 8002876:	2203      	movs	r2, #3
 8002878:	2134      	movs	r1, #52	@ 0x34
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f7ff fcce 	bl	800221c <writeReg>
  writeReg(dev, 0x35, 0x44);
 8002880:	2244      	movs	r2, #68	@ 0x44
 8002882:	2135      	movs	r1, #53	@ 0x35
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f7ff fcc9 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x01);
 800288a:	2201      	movs	r2, #1
 800288c:	21ff      	movs	r1, #255	@ 0xff
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f7ff fcc4 	bl	800221c <writeReg>
  writeReg(dev, 0x31, 0x04);
 8002894:	2204      	movs	r2, #4
 8002896:	2131      	movs	r1, #49	@ 0x31
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f7ff fcbf 	bl	800221c <writeReg>
  writeReg(dev, 0x4B, 0x09);
 800289e:	2209      	movs	r2, #9
 80028a0:	214b      	movs	r1, #75	@ 0x4b
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f7ff fcba 	bl	800221c <writeReg>
  writeReg(dev, 0x4C, 0x05);
 80028a8:	2205      	movs	r2, #5
 80028aa:	214c      	movs	r1, #76	@ 0x4c
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f7ff fcb5 	bl	800221c <writeReg>
  writeReg(dev, 0x4D, 0x04);
 80028b2:	2204      	movs	r2, #4
 80028b4:	214d      	movs	r1, #77	@ 0x4d
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f7ff fcb0 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x00);
 80028bc:	2200      	movs	r2, #0
 80028be:	21ff      	movs	r1, #255	@ 0xff
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f7ff fcab 	bl	800221c <writeReg>
  writeReg(dev, 0x44, 0x00);
 80028c6:	2200      	movs	r2, #0
 80028c8:	2144      	movs	r1, #68	@ 0x44
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f7ff fca6 	bl	800221c <writeReg>
  writeReg(dev, 0x45, 0x20);
 80028d0:	2220      	movs	r2, #32
 80028d2:	2145      	movs	r1, #69	@ 0x45
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f7ff fca1 	bl	800221c <writeReg>
  writeReg(dev, 0x47, 0x08);
 80028da:	2208      	movs	r2, #8
 80028dc:	2147      	movs	r1, #71	@ 0x47
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f7ff fc9c 	bl	800221c <writeReg>
  writeReg(dev, 0x48, 0x28);
 80028e4:	2228      	movs	r2, #40	@ 0x28
 80028e6:	2148      	movs	r1, #72	@ 0x48
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f7ff fc97 	bl	800221c <writeReg>
  writeReg(dev, 0x67, 0x00);
 80028ee:	2200      	movs	r2, #0
 80028f0:	2167      	movs	r1, #103	@ 0x67
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f7ff fc92 	bl	800221c <writeReg>
  writeReg(dev, 0x70, 0x04);
 80028f8:	2204      	movs	r2, #4
 80028fa:	2170      	movs	r1, #112	@ 0x70
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f7ff fc8d 	bl	800221c <writeReg>
  writeReg(dev, 0x71, 0x01);
 8002902:	2201      	movs	r2, #1
 8002904:	2171      	movs	r1, #113	@ 0x71
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f7ff fc88 	bl	800221c <writeReg>
  writeReg(dev, 0x72, 0xFE);
 800290c:	22fe      	movs	r2, #254	@ 0xfe
 800290e:	2172      	movs	r1, #114	@ 0x72
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f7ff fc83 	bl	800221c <writeReg>
  writeReg(dev, 0x76, 0x00);
 8002916:	2200      	movs	r2, #0
 8002918:	2176      	movs	r1, #118	@ 0x76
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f7ff fc7e 	bl	800221c <writeReg>
  writeReg(dev, 0x77, 0x00);
 8002920:	2200      	movs	r2, #0
 8002922:	2177      	movs	r1, #119	@ 0x77
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f7ff fc79 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x01);
 800292a:	2201      	movs	r2, #1
 800292c:	21ff      	movs	r1, #255	@ 0xff
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f7ff fc74 	bl	800221c <writeReg>
  writeReg(dev, 0x0D, 0x01);
 8002934:	2201      	movs	r2, #1
 8002936:	210d      	movs	r1, #13
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f7ff fc6f 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x00);
 800293e:	2200      	movs	r2, #0
 8002940:	21ff      	movs	r1, #255	@ 0xff
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f7ff fc6a 	bl	800221c <writeReg>
  writeReg(dev, 0x80, 0x01);
 8002948:	2201      	movs	r2, #1
 800294a:	2180      	movs	r1, #128	@ 0x80
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f7ff fc65 	bl	800221c <writeReg>
  writeReg(dev, 0x01, 0xF8);
 8002952:	22f8      	movs	r2, #248	@ 0xf8
 8002954:	2101      	movs	r1, #1
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f7ff fc60 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x01);
 800295c:	2201      	movs	r2, #1
 800295e:	21ff      	movs	r1, #255	@ 0xff
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f7ff fc5b 	bl	800221c <writeReg>
  writeReg(dev, 0x8E, 0x01);
 8002966:	2201      	movs	r2, #1
 8002968:	218e      	movs	r1, #142	@ 0x8e
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f7ff fc56 	bl	800221c <writeReg>
  writeReg(dev, 0x00, 0x01);
 8002970:	2201      	movs	r2, #1
 8002972:	2100      	movs	r1, #0
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f7ff fc51 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x00);
 800297a:	2200      	movs	r2, #0
 800297c:	21ff      	movs	r1, #255	@ 0xff
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f7ff fc4c 	bl	800221c <writeReg>
  writeReg(dev, 0x80, 0x00);
 8002984:	2200      	movs	r2, #0
 8002986:	2180      	movs	r1, #128	@ 0x80
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	f7ff fc47 	bl	800221c <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  writeReg(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 800298e:	2204      	movs	r2, #4
 8002990:	210a      	movs	r1, #10
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f7ff fc42 	bl	800221c <writeReg>
  writeReg(dev, GPIO_HV_MUX_ACTIVE_HIGH, readReg(dev, GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8002998:	2184      	movs	r1, #132	@ 0x84
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f7ff fcc4 	bl	8002328 <readReg>
 80029a0:	4603      	mov	r3, r0
 80029a2:	f023 0310 	bic.w	r3, r3, #16
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	461a      	mov	r2, r3
 80029aa:	2184      	movs	r1, #132	@ 0x84
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f7ff fc35 	bl	800221c <writeReg>
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 80029b2:	2201      	movs	r2, #1
 80029b4:	210b      	movs	r1, #11
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f7ff fc30 	bl	800221c <writeReg>

  dev->measurementTimingBudgetUs = getMeasurementTimingBudget(dev);
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f000 f906 	bl	8002bce <getMeasurementTimingBudget>
 80029c2:	4602      	mov	r2, r0
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	611a      	str	r2, [r3, #16]
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80029c8:	22e8      	movs	r2, #232	@ 0xe8
 80029ca:	2101      	movs	r1, #1
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f7ff fc25 	bl	800221c <writeReg>
  setMeasurementTimingBudget(dev, dev->measurementTimingBudgetUs);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	4619      	mov	r1, r3
 80029d8:	68f8      	ldr	r0, [r7, #12]
 80029da:	f000 f85f 	bl	8002a9c <setMeasurementTimingBudget>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x01);
 80029de:	2201      	movs	r2, #1
 80029e0:	2101      	movs	r1, #1
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f7ff fc1a 	bl	800221c <writeReg>
  if (!performSingleRefCalibration(dev, 0x40)) { return false; }
 80029e8:	2140      	movs	r1, #64	@ 0x40
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 fc14 	bl	8003218 <performSingleRefCalibration>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <initVL53L0X+0x550>
 80029f6:	2300      	movs	r3, #0
 80029f8:	e013      	b.n	8002a22 <initVL53L0X+0x578>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 80029fa:	2202      	movs	r2, #2
 80029fc:	2101      	movs	r1, #1
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f7ff fc0c 	bl	800221c <writeReg>
  if (!performSingleRefCalibration(dev, 0x00)) { return false; }
 8002a04:	2100      	movs	r1, #0
 8002a06:	68f8      	ldr	r0, [r7, #12]
 8002a08:	f000 fc06 	bl	8003218 <performSingleRefCalibration>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <initVL53L0X+0x56c>
 8002a12:	2300      	movs	r3, #0
 8002a14:	e005      	b.n	8002a22 <initVL53L0X+0x578>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8002a16:	22e8      	movs	r2, #232	@ 0xe8
 8002a18:	2101      	movs	r1, #1
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f7ff fbfe 	bl	800221c <writeReg>

  return true;
 8002a20:	2301      	movs	r3, #1
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3720      	adds	r7, #32
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	0000      	movs	r0, r0
 8002a2c:	0000      	movs	r0, r0
	...

08002a30 <setSignalRateLimit>:

uint8_t setSignalRateLimit(VL53L0X_Dev_t *dev, float limit_Mcps)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	ed87 0a00 	vstr	s0, [r7]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8002a3c:	edd7 7a00 	vldr	s15, [r7]
 8002a40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a48:	d40a      	bmi.n	8002a60 <setSignalRateLimit+0x30>
 8002a4a:	6838      	ldr	r0, [r7, #0]
 8002a4c:	f7fd fda4 	bl	8000598 <__aeabi_f2d>
 8002a50:	a310      	add	r3, pc, #64	@ (adr r3, 8002a94 <setSignalRateLimit+0x64>)
 8002a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a56:	f7fe f887 	bl	8000b68 <__aeabi_dcmpgt>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <setSignalRateLimit+0x34>
 8002a60:	2300      	movs	r3, #0
 8002a62:	e010      	b.n	8002a86 <setSignalRateLimit+0x56>
  writeReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8002a64:	edd7 7a00 	vldr	s15, [r7]
 8002a68:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002a90 <setSignalRateLimit+0x60>
 8002a6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a74:	ee17 3a90 	vmov	r3, s15
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	2144      	movs	r1, #68	@ 0x44
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7ff fbf4 	bl	800226c <writeReg16Bit>
  return true;
 8002a84:	2301      	movs	r3, #1
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	43000000 	.word	0x43000000
 8002a94:	0a3d70a4 	.word	0x0a3d70a4
 8002a98:	407fffd7 	.word	0x407fffd7

08002a9c <setMeasurementTimingBudget>:
{
  return (float)readReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT) / (1 << 7);
}

uint8_t setMeasurementTimingBudget(VL53L0X_Dev_t *dev, uint32_t budget_us)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b092      	sub	sp, #72	@ 0x48
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320;
 8002aa6:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8002aaa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8002aae:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002ab2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8002ab4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002ab8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8002aba:	f240 234e 	movw	r3, #590	@ 0x24e
 8002abe:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8002ac0:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8002ac4:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8002ac6:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002aca:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8002acc:	f240 2326 	movw	r3, #550	@ 0x226
 8002ad0:	86bb      	strh	r3, [r7, #52]	@ 0x34
  uint32_t const MinTimingBudget = 20000;
 8002ad2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002ad6:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d201      	bcs.n	8002ae4 <setMeasurementTimingBudget+0x48>
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	e070      	b.n	8002bc6 <setMeasurementTimingBudget+0x12a>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8002ae4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002ae8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002aea:	4413      	add	r3, r2
 8002aec:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(dev, &enables);
 8002aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002af2:	4619      	mov	r1, r3
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 fa63 	bl	8002fc0 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8002afa:	f107 020c 	add.w	r2, r7, #12
 8002afe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b02:	4619      	mov	r1, r3
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 fa8f 	bl	8003028 <getSequenceStepTimeouts>

  if (enables.tcc)
 8002b0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <setMeasurementTimingBudget+0x82>
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002b16:	4413      	add	r3, r2
 8002b18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b1a:	4413      	add	r3, r2
 8002b1c:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.dss)
 8002b1e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d007      	beq.n	8002b36 <setMeasurementTimingBudget+0x9a>
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002b2a:	4413      	add	r3, r2
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b30:	4413      	add	r3, r2
 8002b32:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b34:	e009      	b.n	8002b4a <setMeasurementTimingBudget+0xae>
  else if (enables.msrc)
 8002b36:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <setMeasurementTimingBudget+0xae>
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002b42:	4413      	add	r3, r2
 8002b44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b46:	4413      	add	r3, r2
 8002b48:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.pre_range)
 8002b4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d005      	beq.n	8002b5e <setMeasurementTimingBudget+0xc2>
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002b52:	69fa      	ldr	r2, [r7, #28]
 8002b54:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002b56:	4413      	add	r3, r2
 8002b58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b5a:	4413      	add	r3, r2
 8002b5c:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.final_range)
 8002b5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d02e      	beq.n	8002bc4 <setMeasurementTimingBudget+0x128>
  {
    used_budget_us += FinalRangeOverhead;
 8002b66:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002b68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b6a:	4413      	add	r3, r2
 8002b6c:	647b      	str	r3, [r7, #68]	@ 0x44

    if (used_budget_us > budget_us) return false;
 8002b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d901      	bls.n	8002b7a <setMeasurementTimingBudget+0xde>
 8002b76:	2300      	movs	r3, #0
 8002b78:	e025      	b.n	8002bc6 <setMeasurementTimingBudget+0x12a>

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8002b82:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	4619      	mov	r1, r3
 8002b88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b8a:	f000 fb1f 	bl	80031cc <timeoutMicrosecondsToMclks>
 8002b8e:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8002b90:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8002b94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d005      	beq.n	8002ba8 <setMeasurementTimingBudget+0x10c>
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8002b9c:	8a7a      	ldrh	r2, [r7, #18]
 8002b9e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002ba2:	4413      	add	r3, r2
 8002ba4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8002ba8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 faba 	bl	8003126 <encodeTimeout>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	2171      	movs	r1, #113	@ 0x71
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff fb57 	bl	800226c <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    dev->measurementTimingBudgetUs = budget_us;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	611a      	str	r2, [r3, #16]
  }
  return true;
 8002bc4:	2301      	movs	r3, #1
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3748      	adds	r7, #72	@ 0x48
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <getMeasurementTimingBudget>:

uint32_t getMeasurementTimingBudget(VL53L0X_Dev_t *dev)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b08e      	sub	sp, #56	@ 0x38
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910;
 8002bd6:	f240 7376 	movw	r3, #1910	@ 0x776
 8002bda:	867b      	strh	r3, [r7, #50]	@ 0x32
  uint16_t const EndOverhead        = 960;
 8002bdc:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002be0:	863b      	strh	r3, [r7, #48]	@ 0x30
  uint16_t const MsrcOverhead       = 660;
 8002be2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002be6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t const TccOverhead        = 590;
 8002be8:	f240 234e 	movw	r3, #590	@ 0x24e
 8002bec:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t const DssOverhead        = 690;
 8002bee:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8002bf2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const PreRangeOverhead   = 660;
 8002bf4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002bf8:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const FinalRangeOverhead = 550;
 8002bfa:	f240 2326 	movw	r3, #550	@ 0x226
 8002bfe:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint32_t budget_us = StartOverhead + EndOverhead;
 8002c00:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002c02:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002c04:	4413      	add	r3, r2
 8002c06:	637b      	str	r3, [r7, #52]	@ 0x34

  getSequenceStepEnables(dev, &enables);
 8002c08:	f107 0320 	add.w	r3, r7, #32
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f9d6 	bl	8002fc0 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8002c14:	f107 0208 	add.w	r2, r7, #8
 8002c18:	f107 0320 	add.w	r3, r7, #32
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 fa02 	bl	8003028 <getSequenceStepTimeouts>

  if (enables.tcc)
 8002c24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d005      	beq.n	8002c38 <getMeasurementTimingBudget+0x6a>
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002c30:	4413      	add	r3, r2
 8002c32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c34:	4413      	add	r3, r2
 8002c36:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.dss)
 8002c38:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d007      	beq.n	8002c50 <getMeasurementTimingBudget+0x82>
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002c44:	4413      	add	r3, r2
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c4a:	4413      	add	r3, r2
 8002c4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c4e:	e009      	b.n	8002c64 <getMeasurementTimingBudget+0x96>
  else if (enables.msrc)
 8002c50:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d005      	beq.n	8002c64 <getMeasurementTimingBudget+0x96>
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002c5c:	4413      	add	r3, r2
 8002c5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c60:	4413      	add	r3, r2
 8002c62:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.pre_range)
 8002c64:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d005      	beq.n	8002c78 <getMeasurementTimingBudget+0xaa>
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c70:	4413      	add	r3, r2
 8002c72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c74:	4413      	add	r3, r2
 8002c76:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.final_range)
 8002c78:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d005      	beq.n	8002c8c <getMeasurementTimingBudget+0xbe>
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8002c80:	69fa      	ldr	r2, [r7, #28]
 8002c82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002c84:	4413      	add	r3, r2
 8002c86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c88:	4413      	add	r3, r2
 8002c8a:	637b      	str	r3, [r7, #52]	@ 0x34

  dev->measurementTimingBudgetUs = budget_us;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c90:	611a      	str	r2, [r3, #16]
  return budget_us;
 8002c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3738      	adds	r7, #56	@ 0x38
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <getVcselPulsePeriod>:

  return true;
}

uint8_t getVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	70fb      	strb	r3, [r7, #3]
  if (type == VcselPeriodPreRange)
 8002ca8:	78fb      	ldrb	r3, [r7, #3]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d109      	bne.n	8002cc2 <getVcselPulsePeriod+0x26>
    return decodeVcselPeriod(readReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8002cae:	2150      	movs	r1, #80	@ 0x50
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff fb39 	bl	8002328 <readReg>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	3301      	adds	r3, #1
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	e00d      	b.n	8002cde <getVcselPulsePeriod+0x42>
  else if (type == VcselPeriodFinalRange)
 8002cc2:	78fb      	ldrb	r3, [r7, #3]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d109      	bne.n	8002cdc <getVcselPulsePeriod+0x40>
    return decodeVcselPeriod(readReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8002cc8:	2170      	movs	r1, #112	@ 0x70
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7ff fb2c 	bl	8002328 <readReg>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	e000      	b.n	8002cde <getVcselPulsePeriod+0x42>
  else return 255;
 8002cdc:	23ff      	movs	r3, #255	@ 0xff
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <startContinuous>:

void startContinuous(VL53L0X_Dev_t *dev, uint32_t period_ms)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b084      	sub	sp, #16
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
 8002cee:	6039      	str	r1, [r7, #0]
  writeReg(dev, 0x80, 0x01);
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	2180      	movs	r1, #128	@ 0x80
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f7ff fa91 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	21ff      	movs	r1, #255	@ 0xff
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff fa8c 	bl	800221c <writeReg>
  writeReg(dev, 0x00, 0x00);
 8002d04:	2200      	movs	r2, #0
 8002d06:	2100      	movs	r1, #0
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f7ff fa87 	bl	800221c <writeReg>
  writeReg(dev, 0x91, dev->stopVariable);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	7b1b      	ldrb	r3, [r3, #12]
 8002d12:	461a      	mov	r2, r3
 8002d14:	2191      	movs	r1, #145	@ 0x91
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff fa80 	bl	800221c <writeReg>
  writeReg(dev, 0x00, 0x01);
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	2100      	movs	r1, #0
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f7ff fa7b 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8002d26:	2200      	movs	r2, #0
 8002d28:	21ff      	movs	r1, #255	@ 0xff
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f7ff fa76 	bl	800221c <writeReg>
  writeReg(dev, 0x80, 0x00);
 8002d30:	2200      	movs	r2, #0
 8002d32:	2180      	movs	r1, #128	@ 0x80
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff fa71 	bl	800221c <writeReg>

  if (period_ms != 0)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d018      	beq.n	8002d72 <startContinuous+0x8c>
  {
    uint16_t osc_calibrate_val = readReg16Bit(dev, OSC_CALIBRATE_VAL);
 8002d40:	21f8      	movs	r1, #248	@ 0xf8
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f7ff fb1a 	bl	800237c <readReg16Bit>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	81fb      	strh	r3, [r7, #14]

    if (osc_calibrate_val != 0)
 8002d4c:	89fb      	ldrh	r3, [r7, #14]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d004      	beq.n	8002d5c <startContinuous+0x76>
      period_ms *= osc_calibrate_val;
 8002d52:	89fa      	ldrh	r2, [r7, #14]
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	fb02 f303 	mul.w	r3, r2, r3
 8002d5a:	603b      	str	r3, [r7, #0]

    writeReg32Bit(dev, SYSTEM_INTERMEASUREMENT_PERIOD, period_ms);
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	2104      	movs	r1, #4
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f7ff faaf 	bl	80022c4 <writeReg32Bit>
    writeReg(dev, SYSRANGE_START, 0x04); // TIMED
 8002d66:	2204      	movs	r2, #4
 8002d68:	2100      	movs	r1, #0
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7ff fa56 	bl	800221c <writeReg>
  }
  else
  {
    writeReg(dev, SYSRANGE_START, 0x02); // BACKTOBACK
  }
}
 8002d70:	e004      	b.n	8002d7c <startContinuous+0x96>
    writeReg(dev, SYSRANGE_START, 0x02); // BACKTOBACK
 8002d72:	2202      	movs	r2, #2
 8002d74:	2100      	movs	r1, #0
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f7ff fa50 	bl	800221c <writeReg>
}
 8002d7c:	bf00      	nop
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <readRangeContinuousMillimeters>:
  writeReg(dev, 0x91, 0x00);
  writeReg(dev, 0x00, 0x01);
  writeReg(dev, 0xFF, 0x00);
}

uint16_t readRangeContinuousMillimeters(VL53L0X_Dev_t *dev, statInfo_t_VL53L0X *extraStats ) {
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout(dev);
 8002d8e:	f001 fd45 	bl	800481c <HAL_GetTick>
 8002d92:	4603      	mov	r3, r0
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	815a      	strh	r2, [r3, #10]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8002d9a:	e015      	b.n	8002dc8 <readRangeContinuousMillimeters+0x44>
    if (checkTimeoutExpired(dev))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	88db      	ldrh	r3, [r3, #6]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d011      	beq.n	8002dc8 <readRangeContinuousMillimeters+0x44>
 8002da4:	f001 fd3a 	bl	800481c <HAL_GetTick>
 8002da8:	4603      	mov	r3, r0
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	461a      	mov	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	895b      	ldrh	r3, [r3, #10]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	88d2      	ldrh	r2, [r2, #6]
 8002db8:	4293      	cmp	r3, r2
 8002dba:	dd05      	ble.n	8002dc8 <readRangeContinuousMillimeters+0x44>
    {
      dev->isTimeout = true;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	721a      	strb	r2, [r3, #8]
      return 65535;
 8002dc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dc6:	e051      	b.n	8002e6c <readRangeContinuousMillimeters+0xe8>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8002dc8:	2113      	movs	r1, #19
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7ff faac 	bl	8002328 <readReg>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0e0      	beq.n	8002d9c <readRangeContinuousMillimeters+0x18>
    }
  }
  if( extraStats == 0 ){
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d106      	bne.n	8002dee <readRangeContinuousMillimeters+0x6a>
    temp = readReg16Bit(dev, RESULT_RANGE_STATUS + 10);
 8002de0:	211e      	movs	r1, #30
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7ff faca 	bl	800237c <readReg16Bit>
 8002de8:	4603      	mov	r3, r0
 8002dea:	82fb      	strh	r3, [r7, #22]
 8002dec:	e038      	b.n	8002e60 <readRangeContinuousMillimeters+0xdc>
  } else {
    readMulti(dev, 0x14, tempBuffer, 12);
 8002dee:	f107 0208 	add.w	r2, r7, #8
 8002df2:	230c      	movs	r3, #12
 8002df4:	2114      	movs	r1, #20
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f7ff fb18 	bl	800242c <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 8002dfc:	7a3b      	ldrb	r3, [r7, #8]
 8002dfe:	08db      	lsrs	r3, r3, #3
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8002e06:	7abb      	ldrb	r3, [r7, #10]
 8002e08:	b21b      	sxth	r3, r3
 8002e0a:	021b      	lsls	r3, r3, #8
 8002e0c:	b21a      	sxth	r2, r3
 8002e0e:	7afb      	ldrb	r3, [r7, #11]
 8002e10:	b21b      	sxth	r3, r3
 8002e12:	4313      	orrs	r3, r2
 8002e14:	b21b      	sxth	r3, r3
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8002e1c:	7bbb      	ldrb	r3, [r7, #14]
 8002e1e:	b21b      	sxth	r3, r3
 8002e20:	021b      	lsls	r3, r3, #8
 8002e22:	b21a      	sxth	r2, r3
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
 8002e26:	b21b      	sxth	r3, r3
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	b21b      	sxth	r3, r3
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8002e32:	7c3b      	ldrb	r3, [r7, #16]
 8002e34:	b21b      	sxth	r3, r3
 8002e36:	021b      	lsls	r3, r3, #8
 8002e38:	b21a      	sxth	r2, r3
 8002e3a:	7c7b      	ldrb	r3, [r7, #17]
 8002e3c:	b21b      	sxth	r3, r3
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	b21b      	sxth	r3, r3
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8002e48:	7cbb      	ldrb	r3, [r7, #18]
 8002e4a:	b21b      	sxth	r3, r3
 8002e4c:	021b      	lsls	r3, r3, #8
 8002e4e:	b21a      	sxth	r2, r3
 8002e50:	7cfb      	ldrb	r3, [r7, #19]
 8002e52:	b21b      	sxth	r3, r3
 8002e54:	4313      	orrs	r3, r2
 8002e56:	b21b      	sxth	r3, r3
 8002e58:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	8afa      	ldrh	r2, [r7, #22]
 8002e5e:	801a      	strh	r2, [r3, #0]
  }
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002e60:	2201      	movs	r2, #1
 8002e62:	210b      	movs	r1, #11
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f7ff f9d9 	bl	800221c <writeReg>
  return temp;
 8002e6a:	8afb      	ldrh	r3, [r7, #22]
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3718      	adds	r7, #24
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <getSpadInfo>:
  return dev->ioTimeout;
}

// Private Helpers
static bool getSpadInfo(VL53L0X_Dev_t *dev, uint8_t * count, bool * type_is_aperture)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  writeReg(dev, 0x80, 0x01);
 8002e80:	2201      	movs	r2, #1
 8002e82:	2180      	movs	r1, #128	@ 0x80
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f7ff f9c9 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	21ff      	movs	r1, #255	@ 0xff
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f7ff f9c4 	bl	800221c <writeReg>
  writeReg(dev, 0x00, 0x00);
 8002e94:	2200      	movs	r2, #0
 8002e96:	2100      	movs	r1, #0
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f7ff f9bf 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x06);
 8002e9e:	2206      	movs	r2, #6
 8002ea0:	21ff      	movs	r1, #255	@ 0xff
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f7ff f9ba 	bl	800221c <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83) | 0x04);
 8002ea8:	2183      	movs	r1, #131	@ 0x83
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f7ff fa3c 	bl	8002328 <readReg>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	f043 0304 	orr.w	r3, r3, #4
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	2183      	movs	r1, #131	@ 0x83
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f7ff f9ad 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x07);
 8002ec2:	2207      	movs	r2, #7
 8002ec4:	21ff      	movs	r1, #255	@ 0xff
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f7ff f9a8 	bl	800221c <writeReg>
  writeReg(dev, 0x81, 0x01);
 8002ecc:	2201      	movs	r2, #1
 8002ece:	2181      	movs	r1, #129	@ 0x81
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f7ff f9a3 	bl	800221c <writeReg>

  writeReg(dev, 0x80, 0x01);
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	2180      	movs	r1, #128	@ 0x80
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f7ff f99e 	bl	800221c <writeReg>

  writeReg(dev, 0x94, 0x6b);
 8002ee0:	226b      	movs	r2, #107	@ 0x6b
 8002ee2:	2194      	movs	r1, #148	@ 0x94
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f7ff f999 	bl	800221c <writeReg>
  writeReg(dev, 0x83, 0x00);
 8002eea:	2200      	movs	r2, #0
 8002eec:	2183      	movs	r1, #131	@ 0x83
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f7ff f994 	bl	800221c <writeReg>
  startTimeout(dev);
 8002ef4:	f001 fc92 	bl	800481c <HAL_GetTick>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	b29a      	uxth	r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	815a      	strh	r2, [r3, #10]
  while (readReg(dev, 0x83) == 0x00)
 8002f00:	e011      	b.n	8002f26 <getSpadInfo+0xb2>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	88db      	ldrh	r3, [r3, #6]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00d      	beq.n	8002f26 <getSpadInfo+0xb2>
 8002f0a:	f001 fc87 	bl	800481c <HAL_GetTick>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	461a      	mov	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	895b      	ldrh	r3, [r3, #10]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	88d2      	ldrh	r2, [r2, #6]
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	dd01      	ble.n	8002f26 <getSpadInfo+0xb2>
 8002f22:	2300      	movs	r3, #0
 8002f24:	e048      	b.n	8002fb8 <getSpadInfo+0x144>
  while (readReg(dev, 0x83) == 0x00)
 8002f26:	2183      	movs	r1, #131	@ 0x83
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f7ff f9fd 	bl	8002328 <readReg>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0e6      	beq.n	8002f02 <getSpadInfo+0x8e>
  }
  writeReg(dev, 0x83, 0x01);
 8002f34:	2201      	movs	r2, #1
 8002f36:	2183      	movs	r1, #131	@ 0x83
 8002f38:	68f8      	ldr	r0, [r7, #12]
 8002f3a:	f7ff f96f 	bl	800221c <writeReg>
  tmp = readReg(dev, 0x92);
 8002f3e:	2192      	movs	r1, #146	@ 0x92
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f7ff f9f1 	bl	8002328 <readReg>
 8002f46:	4603      	mov	r3, r0
 8002f48:	75fb      	strb	r3, [r7, #23]

  *count = tmp & 0x7f;
 8002f4a:	7dfb      	ldrb	r3, [r7, #23]
 8002f4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8002f56:	7dfb      	ldrb	r3, [r7, #23]
 8002f58:	09db      	lsrs	r3, r3, #7
 8002f5a:	b2da      	uxtb	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	701a      	strb	r2, [r3, #0]

  writeReg(dev, 0x81, 0x00);
 8002f60:	2200      	movs	r2, #0
 8002f62:	2181      	movs	r1, #129	@ 0x81
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f7ff f959 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x06);
 8002f6a:	2206      	movs	r2, #6
 8002f6c:	21ff      	movs	r1, #255	@ 0xff
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f7ff f954 	bl	800221c <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83)  & ~0x04);
 8002f74:	2183      	movs	r1, #131	@ 0x83
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f7ff f9d6 	bl	8002328 <readReg>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	f023 0304 	bic.w	r3, r3, #4
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	461a      	mov	r2, r3
 8002f86:	2183      	movs	r1, #131	@ 0x83
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f7ff f947 	bl	800221c <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8002f8e:	2201      	movs	r2, #1
 8002f90:	21ff      	movs	r1, #255	@ 0xff
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f7ff f942 	bl	800221c <writeReg>
  writeReg(dev, 0x00, 0x01);
 8002f98:	2201      	movs	r2, #1
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f7ff f93d 	bl	800221c <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	21ff      	movs	r1, #255	@ 0xff
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f7ff f938 	bl	800221c <writeReg>
  writeReg(dev, 0x80, 0x00);
 8002fac:	2200      	movs	r2, #0
 8002fae:	2180      	movs	r1, #128	@ 0x80
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f7ff f933 	bl	800221c <writeReg>

  return true;
 8002fb6:	2301      	movs	r3, #1
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3718      	adds	r7, #24
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <getSequenceStepEnables>:

static void getSequenceStepEnables(VL53L0X_Dev_t *dev, SequenceStepEnables * enables)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 8002fca:	2101      	movs	r1, #1
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f7ff f9ab 	bl	8002328 <readReg>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	091b      	lsrs	r3, r3, #4
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
 8002fe8:	08db      	lsrs	r3, r3, #3
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
 8002ff8:	089b      	lsrs	r3, r3, #2
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	b2da      	uxtb	r2, r3
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8003006:	7bfb      	ldrb	r3, [r7, #15]
 8003008:	099b      	lsrs	r3, r3, #6
 800300a:	b2db      	uxtb	r3, r3
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	b2da      	uxtb	r2, r3
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8003016:	7bfb      	ldrb	r3, [r7, #15]
 8003018:	09db      	lsrs	r3, r3, #7
 800301a:	b2da      	uxtb	r2, r3
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	711a      	strb	r2, [r3, #4]
}
 8003020:	bf00      	nop
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <getSequenceStepTimeouts>:

static void getSequenceStepTimeouts(VL53L0X_Dev_t *dev, SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodPreRange);
 8003034:	2100      	movs	r1, #0
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f7ff fe30 	bl	8002c9c <getVcselPulsePeriod>
 800303c:	4603      	mov	r3, r0
 800303e:	461a      	mov	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(dev, MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8003044:	2146      	movs	r1, #70	@ 0x46
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f7ff f96e 	bl	8002328 <readReg>
 800304c:	4603      	mov	r3, r0
 800304e:	3301      	adds	r3, #1
 8003050:	b29a      	uxth	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 800305e:	b2db      	uxtb	r3, r3
 8003060:	4619      	mov	r1, r3
 8003062:	4610      	mov	r0, r2
 8003064:	f000 f88a 	bl	800317c <timeoutMclksToMicroseconds>
 8003068:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 800306e:	2151      	movs	r1, #81	@ 0x51
 8003070:	68f8      	ldr	r0, [r7, #12]
 8003072:	f7ff f983 	bl	800237c <readReg16Bit>
 8003076:	4603      	mov	r3, r0
 8003078:	4618      	mov	r0, r3
 800307a:	f000 f840 	bl	80030fe <decodeTimeout>
 800307e:	4603      	mov	r3, r0
 8003080:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800308e:	b2db      	uxtb	r3, r3
 8003090:	4619      	mov	r1, r3
 8003092:	4610      	mov	r0, r2
 8003094:	f000 f872 	bl	800317c <timeoutMclksToMicroseconds>
 8003098:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodFinalRange);
 800309e:	2101      	movs	r1, #1
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f7ff fdfb 	bl	8002c9c <getVcselPulsePeriod>
 80030a6:	4603      	mov	r3, r0
 80030a8:	461a      	mov	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80030ae:	2171      	movs	r1, #113	@ 0x71
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f7ff f963 	bl	800237c <readReg16Bit>
 80030b6:	4603      	mov	r3, r0
 80030b8:	4618      	mov	r0, r3
 80030ba:	f000 f820 	bl	80030fe <decodeTimeout>
 80030be:	4603      	mov	r3, r0
 80030c0:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	78db      	ldrb	r3, [r3, #3]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d007      	beq.n	80030de <getSequenceStepTimeouts+0xb6>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	891a      	ldrh	r2, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	88db      	ldrh	r3, [r3, #6]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	b29a      	uxth	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	4619      	mov	r1, r3
 80030ea:	4610      	mov	r0, r2
 80030ec:	f000 f846 	bl	800317c <timeoutMclksToMicroseconds>
 80030f0:	4602      	mov	r2, r0
  timeouts->final_range_us =
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	615a      	str	r2, [r3, #20]
}
 80030f6:	bf00      	nop
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <decodeTimeout>:

static uint16_t decodeTimeout(uint16_t reg_val)
{
 80030fe:	b480      	push	{r7}
 8003100:	b083      	sub	sp, #12
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8003108:	88fb      	ldrh	r3, [r7, #6]
 800310a:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800310c:	88fa      	ldrh	r2, [r7, #6]
 800310e:	0a12      	lsrs	r2, r2, #8
 8003110:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8003112:	4093      	lsls	r3, r2
 8003114:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8003116:	3301      	adds	r3, #1
 8003118:	b29b      	uxth	r3, r3
}
 800311a:	4618      	mov	r0, r3
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr

08003126 <encodeTimeout>:

static uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8003126:	b480      	push	{r7}
 8003128:	b085      	sub	sp, #20
 800312a:	af00      	add	r7, sp, #0
 800312c:	4603      	mov	r3, r0
 800312e:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  uint32_t ls_byte = 0;
 8003130:	2300      	movs	r3, #0
 8003132:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8003134:	2300      	movs	r3, #0
 8003136:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8003138:	88fb      	ldrh	r3, [r7, #6]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d016      	beq.n	800316c <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 800313e:	88fb      	ldrh	r3, [r7, #6]
 8003140:	3b01      	subs	r3, #1
 8003142:	60fb      	str	r3, [r7, #12]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8003144:	e005      	b.n	8003152 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	085b      	lsrs	r3, r3, #1
 800314a:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 800314c:	897b      	ldrh	r3, [r7, #10]
 800314e:	3301      	adds	r3, #1
 8003150:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2bff      	cmp	r3, #255	@ 0xff
 8003156:	d8f6      	bhi.n	8003146 <encodeTimeout+0x20>
    }
    return (ms_byte << 8) | (ls_byte & 0xFF);
 8003158:	897b      	ldrh	r3, [r7, #10]
 800315a:	021b      	lsls	r3, r3, #8
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	b29b      	uxth	r3, r3
 8003162:	b2db      	uxtb	r3, r3
 8003164:	b29b      	uxth	r3, r3
 8003166:	4313      	orrs	r3, r2
 8003168:	b29b      	uxth	r3, r3
 800316a:	e000      	b.n	800316e <encodeTimeout+0x48>
  }
  else { return 0; }
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
	...

0800317c <timeoutMclksToMicroseconds>:

static uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	460a      	mov	r2, r1
 8003186:	80fb      	strh	r3, [r7, #6]
 8003188:	4613      	mov	r3, r2
 800318a:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 800318c:	797b      	ldrb	r3, [r7, #5]
 800318e:	4a0d      	ldr	r2, [pc, #52]	@ (80031c4 <timeoutMclksToMicroseconds+0x48>)
 8003190:	fb02 f303 	mul.w	r3, r2, r3
 8003194:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003198:	4a0b      	ldr	r2, [pc, #44]	@ (80031c8 <timeoutMclksToMicroseconds+0x4c>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	099b      	lsrs	r3, r3, #6
 80031a0:	60fb      	str	r3, [r7, #12]
  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	fb03 f202 	mul.w	r2, r3, r2
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	085b      	lsrs	r3, r3, #1
 80031ae:	4413      	add	r3, r2
 80031b0:	4a05      	ldr	r2, [pc, #20]	@ (80031c8 <timeoutMclksToMicroseconds+0x4c>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	099b      	lsrs	r3, r3, #6
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	003a2f00 	.word	0x003a2f00
 80031c8:	10624dd3 	.word	0x10624dd3

080031cc <timeoutMicrosecondsToMclks>:

static uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	460b      	mov	r3, r1
 80031d6:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80031d8:	78fb      	ldrb	r3, [r7, #3]
 80031da:	4a0d      	ldr	r2, [pc, #52]	@ (8003210 <timeoutMicrosecondsToMclks+0x44>)
 80031dc:	fb02 f303 	mul.w	r3, r2, r3
 80031e0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80031e4:	4a0b      	ldr	r2, [pc, #44]	@ (8003214 <timeoutMicrosecondsToMclks+0x48>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	099b      	lsrs	r3, r3, #6
 80031ec:	60fb      	str	r3, [r7, #12]
  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031f4:	fb03 f202 	mul.w	r2, r3, r2
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	085b      	lsrs	r3, r3, #1
 80031fc:	441a      	add	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003204:	4618      	mov	r0, r3
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	003a2f00 	.word	0x003a2f00
 8003214:	10624dd3 	.word	0x10624dd3

08003218 <performSingleRefCalibration>:

static bool performSingleRefCalibration(VL53L0X_Dev_t *dev, uint8_t vhv_init_byte)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	460b      	mov	r3, r1
 8003222:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, SYSRANGE_START, 0x01 | vhv_init_byte);
 8003224:	78fb      	ldrb	r3, [r7, #3]
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	b2db      	uxtb	r3, r3
 800322c:	461a      	mov	r2, r3
 800322e:	2100      	movs	r1, #0
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7fe fff3 	bl	800221c <writeReg>
  startTimeout(dev);
 8003236:	f001 faf1 	bl	800481c <HAL_GetTick>
 800323a:	4603      	mov	r3, r0
 800323c:	b29a      	uxth	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	815a      	strh	r2, [r3, #10]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003242:	e011      	b.n	8003268 <performSingleRefCalibration+0x50>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	88db      	ldrh	r3, [r3, #6]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00d      	beq.n	8003268 <performSingleRefCalibration+0x50>
 800324c:	f001 fae6 	bl	800481c <HAL_GetTick>
 8003250:	4603      	mov	r3, r0
 8003252:	b29b      	uxth	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	895b      	ldrh	r3, [r3, #10]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	88d2      	ldrh	r2, [r2, #6]
 8003260:	4293      	cmp	r3, r2
 8003262:	dd01      	ble.n	8003268 <performSingleRefCalibration+0x50>
 8003264:	2300      	movs	r3, #0
 8003266:	e013      	b.n	8003290 <performSingleRefCalibration+0x78>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003268:	2113      	movs	r1, #19
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f7ff f85c 	bl	8002328 <readReg>
 8003270:	4603      	mov	r3, r0
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	2b00      	cmp	r3, #0
 8003278:	d0e4      	beq.n	8003244 <performSingleRefCalibration+0x2c>
  }
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 800327a:	2201      	movs	r2, #1
 800327c:	210b      	movs	r1, #11
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7fe ffcc 	bl	800221c <writeReg>
  writeReg(dev, SYSRANGE_START, 0x00);
 8003284:	2200      	movs	r2, #0
 8003286:	2100      	movs	r1, #0
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7fe ffc7 	bl	800221c <writeReg>
  return true;
 800328e:	2301      	movs	r3, #1
}
 8003290:	4618      	mov	r0, r3
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
    
  /* Create Mutexes */
  xI2C1Mutex = xSemaphoreCreateMutex();
 800329e:	2001      	movs	r0, #1
 80032a0:	f006 fc8e 	bl	8009bc0 <xQueueCreateMutex>
 80032a4:	4603      	mov	r3, r0
 80032a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003358 <MX_FREERTOS_Init+0xc0>)
 80032a8:	6013      	str	r3, [r2, #0]
  xUARTMutex = xSemaphoreCreateMutex();
 80032aa:	2001      	movs	r0, #1
 80032ac:	f006 fc88 	bl	8009bc0 <xQueueCreateMutex>
 80032b0:	4603      	mov	r3, r0
 80032b2:	4a2a      	ldr	r2, [pc, #168]	@ (800335c <MX_FREERTOS_Init+0xc4>)
 80032b4:	6013      	str	r3, [r2, #0]

  MX_Motor_Init();
 80032b6:	f000 f873 	bl	80033a0 <MX_Motor_Init>

  /* Create Tasks */
  if (xTaskCreate(vImuTask, "ImuTask", 256, NULL, 1, &xImuTaskHandle) != pdPASS)
 80032ba:	4b29      	ldr	r3, [pc, #164]	@ (8003360 <MX_FREERTOS_Init+0xc8>)
 80032bc:	9301      	str	r3, [sp, #4]
 80032be:	2301      	movs	r3, #1
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	2300      	movs	r3, #0
 80032c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032c8:	4926      	ldr	r1, [pc, #152]	@ (8003364 <MX_FREERTOS_Init+0xcc>)
 80032ca:	4827      	ldr	r0, [pc, #156]	@ (8003368 <MX_FREERTOS_Init+0xd0>)
 80032cc:	f006 ffa4 	bl	800a218 <xTaskCreate>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d004      	beq.n	80032e0 <MX_FREERTOS_Init+0x48>
  {
	  printf("IMU Task Creation Failed\r\n");
 80032d6:	4825      	ldr	r0, [pc, #148]	@ (800336c <MX_FREERTOS_Init+0xd4>)
 80032d8:	f009 faba 	bl	800c850 <puts>
	  Error_Handler();
 80032dc:	f000 fcb0 	bl	8003c40 <Error_Handler>
  }

  if (xTaskCreate(vLidarTask, "LidarTask", 512, NULL, 2, &xLidarTaskHandle) != pdPASS)
 80032e0:	4b23      	ldr	r3, [pc, #140]	@ (8003370 <MX_FREERTOS_Init+0xd8>)
 80032e2:	9301      	str	r3, [sp, #4]
 80032e4:	2302      	movs	r3, #2
 80032e6:	9300      	str	r3, [sp, #0]
 80032e8:	2300      	movs	r3, #0
 80032ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ee:	4921      	ldr	r1, [pc, #132]	@ (8003374 <MX_FREERTOS_Init+0xdc>)
 80032f0:	4821      	ldr	r0, [pc, #132]	@ (8003378 <MX_FREERTOS_Init+0xe0>)
 80032f2:	f006 ff91 	bl	800a218 <xTaskCreate>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d004      	beq.n	8003306 <MX_FREERTOS_Init+0x6e>
  {
	  printf("Lidar Task Creation Failed\r\n");
 80032fc:	481f      	ldr	r0, [pc, #124]	@ (800337c <MX_FREERTOS_Init+0xe4>)
 80032fe:	f009 faa7 	bl	800c850 <puts>
	  Error_Handler();
 8003302:	f000 fc9d 	bl	8003c40 <Error_Handler>
  }

  if (xTaskCreate(vSafetyTask, "SafetyTask", 256, NULL, 3, &xSafetyTaskHandle) != pdPASS)
 8003306:	4b1e      	ldr	r3, [pc, #120]	@ (8003380 <MX_FREERTOS_Init+0xe8>)
 8003308:	9301      	str	r3, [sp, #4]
 800330a:	2303      	movs	r3, #3
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	2300      	movs	r3, #0
 8003310:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003314:	491b      	ldr	r1, [pc, #108]	@ (8003384 <MX_FREERTOS_Init+0xec>)
 8003316:	481c      	ldr	r0, [pc, #112]	@ (8003388 <MX_FREERTOS_Init+0xf0>)
 8003318:	f006 ff7e 	bl	800a218 <xTaskCreate>
 800331c:	4603      	mov	r3, r0
 800331e:	2b01      	cmp	r3, #1
 8003320:	d004      	beq.n	800332c <MX_FREERTOS_Init+0x94>
  {
	  printf("Safety Task Creation Failed\r\n");
 8003322:	481a      	ldr	r0, [pc, #104]	@ (800338c <MX_FREERTOS_Init+0xf4>)
 8003324:	f009 fa94 	bl	800c850 <puts>
	  Error_Handler();
 8003328:	f000 fc8a 	bl	8003c40 <Error_Handler>
  }

  // Create Control Task (High Priority for Motor Control)
  if (xTaskCreate(vControlTask, "ControlTask", 256, NULL, 4, &xControlTaskHandle) != pdPASS)
 800332c:	4b18      	ldr	r3, [pc, #96]	@ (8003390 <MX_FREERTOS_Init+0xf8>)
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	2304      	movs	r3, #4
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	2300      	movs	r3, #0
 8003336:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800333a:	4916      	ldr	r1, [pc, #88]	@ (8003394 <MX_FREERTOS_Init+0xfc>)
 800333c:	4816      	ldr	r0, [pc, #88]	@ (8003398 <MX_FREERTOS_Init+0x100>)
 800333e:	f006 ff6b 	bl	800a218 <xTaskCreate>
 8003342:	4603      	mov	r3, r0
 8003344:	2b01      	cmp	r3, #1
 8003346:	d004      	beq.n	8003352 <MX_FREERTOS_Init+0xba>
  {
      printf("Control Task Creation Failed\r\n");
 8003348:	4814      	ldr	r0, [pc, #80]	@ (800339c <MX_FREERTOS_Init+0x104>)
 800334a:	f009 fa81 	bl	800c850 <puts>
      Error_Handler();
 800334e:	f000 fc77 	bl	8003c40 <Error_Handler>
  }

  /* USER CODE END Init */
}
 8003352:	bf00      	nop
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	2000073c 	.word	0x2000073c
 800335c:	20000740 	.word	0x20000740
 8003360:	20000730 	.word	0x20000730
 8003364:	08010478 	.word	0x08010478
 8003368:	0800354d 	.word	0x0800354d
 800336c:	08010480 	.word	0x08010480
 8003370:	2000072c 	.word	0x2000072c
 8003374:	0801049c 	.word	0x0801049c
 8003378:	0800344d 	.word	0x0800344d
 800337c:	080104a8 	.word	0x080104a8
 8003380:	20000734 	.word	0x20000734
 8003384:	080104c4 	.word	0x080104c4
 8003388:	08003685 	.word	0x08003685
 800338c:	080104d0 	.word	0x080104d0
 8003390:	20000738 	.word	0x20000738
 8003394:	080104f0 	.word	0x080104f0
 8003398:	08003409 	.word	0x08003409
 800339c:	080104fc 	.word	0x080104fc

080033a0 <MX_Motor_Init>:

/* Private application code -------------------------------------------------- */
/* USER CODE BEGIN Application */

void MX_Motor_Init(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* Initialize Motors */
  // Motor 1 (Right): TIM3 CH1/CH2, Encoder TIM2
  hMotor1.pwm_timer = &htim3;
 80033a4:	4b13      	ldr	r3, [pc, #76]	@ (80033f4 <MX_Motor_Init+0x54>)
 80033a6:	4a14      	ldr	r2, [pc, #80]	@ (80033f8 <MX_Motor_Init+0x58>)
 80033a8:	601a      	str	r2, [r3, #0]
  hMotor1.channel_fwd = TIM_CHANNEL_1;
 80033aa:	4b12      	ldr	r3, [pc, #72]	@ (80033f4 <MX_Motor_Init+0x54>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	605a      	str	r2, [r3, #4]
  hMotor1.channel_rev = TIM_CHANNEL_2;
 80033b0:	4b10      	ldr	r3, [pc, #64]	@ (80033f4 <MX_Motor_Init+0x54>)
 80033b2:	2204      	movs	r2, #4
 80033b4:	609a      	str	r2, [r3, #8]
  hMotor1.enc_timer = &htim2;
 80033b6:	4b0f      	ldr	r3, [pc, #60]	@ (80033f4 <MX_Motor_Init+0x54>)
 80033b8:	4a10      	ldr	r2, [pc, #64]	@ (80033fc <MX_Motor_Init+0x5c>)
 80033ba:	60da      	str	r2, [r3, #12]
  hMotor1.enc_resolution = 2000;
 80033bc:	4b0d      	ldr	r3, [pc, #52]	@ (80033f4 <MX_Motor_Init+0x54>)
 80033be:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80033c2:	615a      	str	r2, [r3, #20]
  Motor_Init(&hMotor1);
 80033c4:	480b      	ldr	r0, [pc, #44]	@ (80033f4 <MX_Motor_Init+0x54>)
 80033c6:	f7fe fbb7 	bl	8001b38 <Motor_Init>

  // Motor 2 (Left): TIM3 CH3/CH4, Encoder TIM4
  hMotor2.pwm_timer = &htim3;
 80033ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003400 <MX_Motor_Init+0x60>)
 80033cc:	4a0a      	ldr	r2, [pc, #40]	@ (80033f8 <MX_Motor_Init+0x58>)
 80033ce:	601a      	str	r2, [r3, #0]
  hMotor2.channel_fwd = TIM_CHANNEL_3;
 80033d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003400 <MX_Motor_Init+0x60>)
 80033d2:	2208      	movs	r2, #8
 80033d4:	605a      	str	r2, [r3, #4]
  hMotor2.channel_rev = TIM_CHANNEL_4;
 80033d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003400 <MX_Motor_Init+0x60>)
 80033d8:	220c      	movs	r2, #12
 80033da:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer = &htim4;
 80033dc:	4b08      	ldr	r3, [pc, #32]	@ (8003400 <MX_Motor_Init+0x60>)
 80033de:	4a09      	ldr	r2, [pc, #36]	@ (8003404 <MX_Motor_Init+0x64>)
 80033e0:	60da      	str	r2, [r3, #12]
  hMotor2.enc_resolution = 2000;
 80033e2:	4b07      	ldr	r3, [pc, #28]	@ (8003400 <MX_Motor_Init+0x60>)
 80033e4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80033e8:	615a      	str	r2, [r3, #20]
  Motor_Init(&hMotor2);
 80033ea:	4805      	ldr	r0, [pc, #20]	@ (8003400 <MX_Motor_Init+0x60>)
 80033ec:	f7fe fba4 	bl	8001b38 <Motor_Init>
}
 80033f0:	bf00      	nop
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	20000b44 	.word	0x20000b44
 80033f8:	20000c98 	.word	0x20000c98
 80033fc:	20000c4c 	.word	0x20000c4c
 8003400:	20000b74 	.word	0x20000b74
 8003404:	20000ce4 	.word	0x20000ce4

08003408 <vControlTask>:

void vControlTask(void *pvParameters)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
    const float dt = 0.01f; // 10ms loop time
 8003410:	4b0b      	ldr	r3, [pc, #44]	@ (8003440 <vControlTask+0x38>)
 8003412:	60fb      	str	r3, [r7, #12]

    for(;;)
    {
        // 1. Update Encoders (Speed Calculation)
        Motor_UpdateSpeed(&hMotor1, dt);
 8003414:	ed97 0a03 	vldr	s0, [r7, #12]
 8003418:	480a      	ldr	r0, [pc, #40]	@ (8003444 <vControlTask+0x3c>)
 800341a:	f7fe fdd1 	bl	8001fc0 <Motor_UpdateSpeed>
        Motor_UpdateSpeed(&hMotor2, dt);
 800341e:	ed97 0a03 	vldr	s0, [r7, #12]
 8003422:	4809      	ldr	r0, [pc, #36]	@ (8003448 <vControlTask+0x40>)
 8003424:	f7fe fdcc 	bl	8001fc0 <Motor_UpdateSpeed>

        // 2. Update PWM (Ramping Logic)
        Motor_UpdatePWM(&hMotor1);
 8003428:	4806      	ldr	r0, [pc, #24]	@ (8003444 <vControlTask+0x3c>)
 800342a:	f7fe fbf9 	bl	8001c20 <Motor_UpdatePWM>
        Motor_UpdatePWM(&hMotor2);
 800342e:	4806      	ldr	r0, [pc, #24]	@ (8003448 <vControlTask+0x40>)
 8003430:	f7fe fbf6 	bl	8001c20 <Motor_UpdatePWM>

        // 3. Loop Delay (100Hz)
        vTaskDelay(pdMS_TO_TICKS(10));
 8003434:	200a      	movs	r0, #10
 8003436:	f007 f83b 	bl	800a4b0 <vTaskDelay>
        Motor_UpdateSpeed(&hMotor1, dt);
 800343a:	bf00      	nop
 800343c:	e7ea      	b.n	8003414 <vControlTask+0xc>
 800343e:	bf00      	nop
 8003440:	3c23d70a 	.word	0x3c23d70a
 8003444:	20000b44 	.word	0x20000b44
 8003448:	20000b74 	.word	0x20000b74

0800344c <vLidarTask>:
    }
}

void vLidarTask(void *pvParameters)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b0c0      	sub	sp, #256	@ 0x100
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vLidarTask */
    ydlidar_init(lidar_dma_buffer, LIDAR_DMA_BUFFER_SIZE);
 8003454:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003458:	4838      	ldr	r0, [pc, #224]	@ (800353c <vLidarTask+0xf0>)
 800345a:	f7fd ff53 	bl	8001304 <ydlidar_init>

  uint16_t old_pos = 0;
 800345e:	2300      	movs	r3, #0
 8003460:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
  static uint32_t last_check = 0;

  for(;;)
  {
    // 1. Process Incoming Data from DMA
    uint16_t pos = LIDAR_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8003464:	4b36      	ldr	r3, [pc, #216]	@ (8003540 <vLidarTask+0xf4>)
 8003466:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	b29b      	uxth	r3, r3
 8003470:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8003474:	f8a7 30fc 	strh.w	r3, [r7, #252]	@ 0xfc

    if (pos != old_pos) {
 8003478:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 800347c:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8003480:	429a      	cmp	r2, r3
 8003482:	d02c      	beq.n	80034de <vLidarTask+0x92>
      if (pos > old_pos) {
 8003484:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 8003488:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 800348c:	429a      	cmp	r2, r3
 800348e:	d90c      	bls.n	80034aa <vLidarTask+0x5e>
        ydlidar_process_data(&lidar_dma_buffer[old_pos], pos - old_pos);
 8003490:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8003494:	4a29      	ldr	r2, [pc, #164]	@ (800353c <vLidarTask+0xf0>)
 8003496:	1898      	adds	r0, r3, r2
 8003498:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 800349c:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	4619      	mov	r1, r3
 80034a4:	f7fd ff70 	bl	8001388 <ydlidar_process_data>
 80034a8:	e015      	b.n	80034d6 <vLidarTask+0x8a>
      } else {
        ydlidar_process_data(&lidar_dma_buffer[old_pos], LIDAR_DMA_BUFFER_SIZE - old_pos);
 80034aa:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80034ae:	4a23      	ldr	r2, [pc, #140]	@ (800353c <vLidarTask+0xf0>)
 80034b0:	441a      	add	r2, r3
 80034b2:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80034b6:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80034ba:	4619      	mov	r1, r3
 80034bc:	4610      	mov	r0, r2
 80034be:	f7fd ff63 	bl	8001388 <ydlidar_process_data>
        if (pos > 0) {
 80034c2:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d005      	beq.n	80034d6 <vLidarTask+0x8a>
            ydlidar_process_data(&lidar_dma_buffer[0], pos);
 80034ca:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 80034ce:	4619      	mov	r1, r3
 80034d0:	481a      	ldr	r0, [pc, #104]	@ (800353c <vLidarTask+0xf0>)
 80034d2:	f7fd ff59 	bl	8001388 <ydlidar_process_data>
        }
      }
      old_pos = pos;
 80034d6:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 80034da:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
    }

    // 2. Object Detection (every 0.5s)
    if ((HAL_GetTick() - last_check) > 500) {
 80034de:	f001 f99d 	bl	800481c <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	4b17      	ldr	r3, [pc, #92]	@ (8003544 <vLidarTask+0xf8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80034ee:	d920      	bls.n	8003532 <vLidarTask+0xe6>
        LidarObject_t objects[MAX_LIDAR_OBJECTS];
        uint8_t count = 0;
 80034f0:	2300      	movs	r3, #0
 80034f2:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb

        // Wait for the UART to be free (Priority to Lidar)
        if (xSemaphoreTake(xUARTMutex, portMAX_DELAY) == pdTRUE) {
 80034f6:	4b14      	ldr	r3, [pc, #80]	@ (8003548 <vLidarTask+0xfc>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f04f 31ff 	mov.w	r1, #4294967295
 80034fe:	4618      	mov	r0, r3
 8003500:	f006 fc78 	bl	8009df4 <xQueueSemaphoreTake>
 8003504:	4603      	mov	r3, r0
 8003506:	2b01      	cmp	r3, #1
 8003508:	d10e      	bne.n	8003528 <vLidarTask+0xdc>
            ydlidar_detect_objects(objects, &count);
 800350a:	f107 02fb 	add.w	r2, r7, #251	@ 0xfb
 800350e:	f107 0308 	add.w	r3, r7, #8
 8003512:	4611      	mov	r1, r2
 8003514:	4618      	mov	r0, r3
 8003516:	f7fe f95f 	bl	80017d8 <ydlidar_detect_objects>
            xSemaphoreGive(xUARTMutex);
 800351a:	4b0b      	ldr	r3, [pc, #44]	@ (8003548 <vLidarTask+0xfc>)
 800351c:	6818      	ldr	r0, [r3, #0]
 800351e:	2300      	movs	r3, #0
 8003520:	2200      	movs	r2, #0
 8003522:	2100      	movs	r1, #0
 8003524:	f006 fb64 	bl	8009bf0 <xQueueGenericSend>
        }

        last_check = HAL_GetTick();
 8003528:	f001 f978 	bl	800481c <HAL_GetTick>
 800352c:	4603      	mov	r3, r0
 800352e:	4a05      	ldr	r2, [pc, #20]	@ (8003544 <vLidarTask+0xf8>)
 8003530:	6013      	str	r3, [r2, #0]
    }

    // Yield
    vTaskDelay(pdMS_TO_TICKS(10));
 8003532:	200a      	movs	r0, #10
 8003534:	f006 ffbc 	bl	800a4b0 <vTaskDelay>
  {
 8003538:	e794      	b.n	8003464 <vLidarTask+0x18>
 800353a:	bf00      	nop
 800353c:	20000744 	.word	0x20000744
 8003540:	20000dc4 	.word	0x20000dc4
 8003544:	20000ba4 	.word	0x20000ba4
 8003548:	20000740 	.word	0x20000740

0800354c <vImuTask>:
  }
}

void vImuTask(void *pvParameters)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003554:	4b45      	ldr	r3, [pc, #276]	@ (800366c <vImuTask+0x120>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f04f 31ff 	mov.w	r1, #4294967295
 800355c:	4618      	mov	r0, r3
 800355e:	f006 fc49 	bl	8009df4 <xQueueSemaphoreTake>
 8003562:	4603      	mov	r3, r0
 8003564:	2b01      	cmp	r3, #1
 8003566:	d11a      	bne.n	800359e <vImuTask+0x52>
      if (ADXL343_Init(&hi2c1) != HAL_OK) {
 8003568:	4841      	ldr	r0, [pc, #260]	@ (8003670 <vImuTask+0x124>)
 800356a:	f7fd fdb4 	bl	80010d6 <ADXL343_Init>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d003      	beq.n	800357c <vImuTask+0x30>
          printf("IMU Init Failed\r\n");
 8003574:	483f      	ldr	r0, [pc, #252]	@ (8003674 <vImuTask+0x128>)
 8003576:	f009 f96b 	bl	800c850 <puts>
 800357a:	e009      	b.n	8003590 <vImuTask+0x44>
      } else {
          ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 800357c:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8003580:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003584:	483a      	ldr	r0, [pc, #232]	@ (8003670 <vImuTask+0x124>)
 8003586:	f7fd fe23 	bl	80011d0 <ADXL343_ConfigShock>
          printf("IMU Init OK\r\n");
 800358a:	483b      	ldr	r0, [pc, #236]	@ (8003678 <vImuTask+0x12c>)
 800358c:	f009 f960 	bl	800c850 <puts>
      }
      xSemaphoreGive(xI2C1Mutex);
 8003590:	4b36      	ldr	r3, [pc, #216]	@ (800366c <vImuTask+0x120>)
 8003592:	6818      	ldr	r0, [r3, #0]
 8003594:	2300      	movs	r3, #0
 8003596:	2200      	movs	r2, #0
 8003598:	2100      	movs	r1, #0
 800359a:	f006 fb29 	bl	8009bf0 <xQueueGenericSend>
  }

  adxl343_axes_t accel_data;
  uint8_t error_count = 0;
 800359e:	2300      	movs	r3, #0
 80035a0:	75fb      	strb	r3, [r7, #23]

  for(;;)
  {
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 80035a2:	4b32      	ldr	r3, [pc, #200]	@ (800366c <vImuTask+0x120>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f04f 31ff 	mov.w	r1, #4294967295
 80035aa:	4618      	mov	r0, r3
 80035ac:	f006 fc22 	bl	8009df4 <xQueueSemaphoreTake>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d155      	bne.n	8003662 <vImuTask+0x116>

        uint8_t shock_detected = 0;
 80035b6:	2300      	movs	r3, #0
 80035b8:	75bb      	strb	r3, [r7, #22]
        HAL_StatusTypeDef status_read;

        // Read Axes
        status_read = ADXL343_ReadAxes(&hi2c1, &accel_data);
 80035ba:	f107 0308 	add.w	r3, r7, #8
 80035be:	4619      	mov	r1, r3
 80035c0:	482b      	ldr	r0, [pc, #172]	@ (8003670 <vImuTask+0x124>)
 80035c2:	f7fd fdc8 	bl	8001156 <ADXL343_ReadAxes>
 80035c6:	4603      	mov	r3, r0
 80035c8:	73fb      	strb	r3, [r7, #15]

        if (status_read != HAL_OK) {
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <vImuTask+0x8c>
            error_count++;
 80035d0:	7dfb      	ldrb	r3, [r7, #23]
 80035d2:	3301      	adds	r3, #1
 80035d4:	75fb      	strb	r3, [r7, #23]
 80035d6:	e009      	b.n	80035ec <vImuTask+0xa0>
        } else {
            error_count = 0;
 80035d8:	2300      	movs	r3, #0
 80035da:	75fb      	strb	r3, [r7, #23]
            // Only check shock if bus is healthy
            if (ADXL343_CheckShock(&hi2c1)) {
 80035dc:	4824      	ldr	r0, [pc, #144]	@ (8003670 <vImuTask+0x124>)
 80035de:	f7fd fe75 	bl	80012cc <ADXL343_CheckShock>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <vImuTask+0xa0>
                shock_detected = 1;
 80035e8:	2301      	movs	r3, #1
 80035ea:	75bb      	strb	r3, [r7, #22]
            }
        }

        if (error_count > 5) {
 80035ec:	7dfb      	ldrb	r3, [r7, #23]
 80035ee:	2b05      	cmp	r3, #5
 80035f0:	d916      	bls.n	8003620 <vImuTask+0xd4>
            printf("IMU I2C Error. Resetting...\r\n");
 80035f2:	4822      	ldr	r0, [pc, #136]	@ (800367c <vImuTask+0x130>)
 80035f4:	f009 f92c 	bl	800c850 <puts>
            HAL_I2C_DeInit(&hi2c1);
 80035f8:	481d      	ldr	r0, [pc, #116]	@ (8003670 <vImuTask+0x124>)
 80035fa:	f001 ffc0 	bl	800557e <HAL_I2C_DeInit>
            MX_I2C1_Init();
 80035fe:	f000 f9c7 	bl	8003990 <MX_I2C1_Init>
            HAL_Delay(10); // Short hardware delay
 8003602:	200a      	movs	r0, #10
 8003604:	f001 f916 	bl	8004834 <HAL_Delay>
            ADXL343_Init(&hi2c1);
 8003608:	4819      	ldr	r0, [pc, #100]	@ (8003670 <vImuTask+0x124>)
 800360a:	f7fd fd64 	bl	80010d6 <ADXL343_Init>
            ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 800360e:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8003612:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003616:	4816      	ldr	r0, [pc, #88]	@ (8003670 <vImuTask+0x124>)
 8003618:	f7fd fdda 	bl	80011d0 <ADXL343_ConfigShock>
            error_count = 0;
 800361c:	2300      	movs	r3, #0
 800361e:	75fb      	strb	r3, [r7, #23]
        }

        xSemaphoreGive(xI2C1Mutex);
 8003620:	4b12      	ldr	r3, [pc, #72]	@ (800366c <vImuTask+0x120>)
 8003622:	6818      	ldr	r0, [r3, #0]
 8003624:	2300      	movs	r3, #0
 8003626:	2200      	movs	r2, #0
 8003628:	2100      	movs	r1, #0
 800362a:	f006 fae1 	bl	8009bf0 <xQueueGenericSend>

        if (shock_detected) {
 800362e:	7dbb      	ldrb	r3, [r7, #22]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d016      	beq.n	8003662 <vImuTask+0x116>
            for(int i=0; i<4; i++) {
 8003634:	2300      	movs	r3, #0
 8003636:	613b      	str	r3, [r7, #16]
 8003638:	e00a      	b.n	8003650 <vImuTask+0x104>
                HAL_GPIO_TogglePin(GPIOC, STATUS_SOURIS_LED_Pin | STATUS_CHAT_LED_Pin);
 800363a:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800363e:	4810      	ldr	r0, [pc, #64]	@ (8003680 <vImuTask+0x134>)
 8003640:	f001 fee8 	bl	8005414 <HAL_GPIO_TogglePin>
                vTaskDelay(pdMS_TO_TICKS(100));
 8003644:	2064      	movs	r0, #100	@ 0x64
 8003646:	f006 ff33 	bl	800a4b0 <vTaskDelay>
            for(int i=0; i<4; i++) {
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	3301      	adds	r3, #1
 800364e:	613b      	str	r3, [r7, #16]
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	2b03      	cmp	r3, #3
 8003654:	ddf1      	ble.n	800363a <vImuTask+0xee>
            }
            HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin | STATUS_CHAT_LED_Pin, GPIO_PIN_RESET);
 8003656:	2200      	movs	r2, #0
 8003658:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800365c:	4808      	ldr	r0, [pc, #32]	@ (8003680 <vImuTask+0x134>)
 800365e:	f001 fec1 	bl	80053e4 <HAL_GPIO_WritePin>
        }
    }
    vTaskDelay(pdMS_TO_TICKS(100));
 8003662:	2064      	movs	r0, #100	@ 0x64
 8003664:	f006 ff24 	bl	800a4b0 <vTaskDelay>
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003668:	e79b      	b.n	80035a2 <vImuTask+0x56>
 800366a:	bf00      	nop
 800366c:	2000073c 	.word	0x2000073c
 8003670:	20000ba8 	.word	0x20000ba8
 8003674:	0801051c 	.word	0x0801051c
 8003678:	08010530 	.word	0x08010530
 800367c:	08010540 	.word	0x08010540
 8003680:	48000800 	.word	0x48000800

08003684 <vSafetyTask>:
  }
}

void vSafetyTask(void *pvParameters)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08a      	sub	sp, #40	@ 0x28
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vSafetyTask */
  uint16_t distances[4];
  const uint16_t VOID_THRESHOLD = 200; // mm
 800368c:	23c8      	movs	r3, #200	@ 0xc8
 800368e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  for(;;)
  {
      if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003690:	4b47      	ldr	r3, [pc, #284]	@ (80037b0 <vSafetyTask+0x12c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f04f 31ff 	mov.w	r1, #4294967295
 8003698:	4618      	mov	r0, r3
 800369a:	f006 fbab 	bl	8009df4 <xQueueSemaphoreTake>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	f040 8081 	bne.w	80037a8 <vSafetyTask+0x124>
          TOF_Read_All(distances);
 80036a6:	f107 030c 	add.w	r3, r7, #12
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fe fd80 	bl	80021b0 <TOF_Read_All>
          xSemaphoreGive(xI2C1Mutex);
 80036b0:	4b3f      	ldr	r3, [pc, #252]	@ (80037b0 <vSafetyTask+0x12c>)
 80036b2:	6818      	ldr	r0, [r3, #0]
 80036b4:	2300      	movs	r3, #0
 80036b6:	2200      	movs	r2, #0
 80036b8:	2100      	movs	r1, #0
 80036ba:	f006 fa99 	bl	8009bf0 <xQueueGenericSend>
          // 0: TOF1 (Front-Right, 45)
          // 1: TOF2 (Rear-Right, 135)
          // 2: TOF3 (Rear-Left, 225)
          // 3: TOF4 (Front-Left, 315)

          int void_fwd_right = (distances[0] > VOID_THRESHOLD);
 80036be:	89bb      	ldrh	r3, [r7, #12]
 80036c0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80036c2:	429a      	cmp	r2, r3
 80036c4:	bf34      	ite	cc
 80036c6:	2301      	movcc	r3, #1
 80036c8:	2300      	movcs	r3, #0
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	623b      	str	r3, [r7, #32]
          int void_rear_right = (distances[1] > VOID_THRESHOLD);
 80036ce:	89fb      	ldrh	r3, [r7, #14]
 80036d0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80036d2:	429a      	cmp	r2, r3
 80036d4:	bf34      	ite	cc
 80036d6:	2301      	movcc	r3, #1
 80036d8:	2300      	movcs	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	61fb      	str	r3, [r7, #28]
          int void_rear_left = (distances[2] > VOID_THRESHOLD);
 80036de:	8a3b      	ldrh	r3, [r7, #16]
 80036e0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80036e2:	429a      	cmp	r2, r3
 80036e4:	bf34      	ite	cc
 80036e6:	2301      	movcc	r3, #1
 80036e8:	2300      	movcs	r3, #0
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	61bb      	str	r3, [r7, #24]
          int void_fwd_left = (distances[3] > VOID_THRESHOLD);
 80036ee:	8a7b      	ldrh	r3, [r7, #18]
 80036f0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80036f2:	429a      	cmp	r2, r3
 80036f4:	bf34      	ite	cc
 80036f6:	2301      	movcc	r3, #1
 80036f8:	2300      	movcs	r3, #0
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	617b      	str	r3, [r7, #20]

          if (void_fwd_right || void_fwd_left || void_rear_right || void_rear_left) {
 80036fe:	6a3b      	ldr	r3, [r7, #32]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d108      	bne.n	8003716 <vSafetyTask+0x92>
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d105      	bne.n	8003716 <vSafetyTask+0x92>
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d102      	bne.n	8003716 <vSafetyTask+0x92>
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d048      	beq.n	80037a8 <vSafetyTask+0x124>
              printf("VOID DETECTED! AVOIDING...\r\n");
 8003716:	4827      	ldr	r0, [pc, #156]	@ (80037b4 <vSafetyTask+0x130>)
 8003718:	f009 f89a 	bl	800c850 <puts>
              HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin, GPIO_PIN_SET); // LED ON indicating reflex
 800371c:	2201      	movs	r2, #1
 800371e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003722:	4825      	ldr	r0, [pc, #148]	@ (80037b8 <vSafetyTask+0x134>)
 8003724:	f001 fe5e 	bl	80053e4 <HAL_GPIO_WritePin>

              // Reflex Logic
              if (void_fwd_right) {
 8003728:	6a3b      	ldr	r3, [r7, #32]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00a      	beq.n	8003744 <vSafetyTask+0xc0>
                  // Danger Front-Right -> Reverse + Turn Left
                  Motor_SetSpeed(&hMotor1, -30.0f); // Right Motor Back
 800372e:	eebb 0a0e 	vmov.f32	s0, #190	@ 0xc1f00000 -30.0
 8003732:	4822      	ldr	r0, [pc, #136]	@ (80037bc <vSafetyTask+0x138>)
 8003734:	f7fe fa42 	bl	8001bbc <Motor_SetSpeed>
                  Motor_SetSpeed(&hMotor2, -10.0f); // Left Motor Back (slower) -> Turn Left (or pivot)
 8003738:	eeba 0a04 	vmov.f32	s0, #164	@ 0xc1200000 -10.0
 800373c:	4820      	ldr	r0, [pc, #128]	@ (80037c0 <vSafetyTask+0x13c>)
 800373e:	f7fe fa3d 	bl	8001bbc <Motor_SetSpeed>
 8003742:	e01d      	b.n	8003780 <vSafetyTask+0xfc>
              }
              else if (void_fwd_left) {
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00a      	beq.n	8003760 <vSafetyTask+0xdc>
                  // Danger Front-Left -> Reverse + Turn Right
                  Motor_SetSpeed(&hMotor1, -10.0f);
 800374a:	eeba 0a04 	vmov.f32	s0, #164	@ 0xc1200000 -10.0
 800374e:	481b      	ldr	r0, [pc, #108]	@ (80037bc <vSafetyTask+0x138>)
 8003750:	f7fe fa34 	bl	8001bbc <Motor_SetSpeed>
                  Motor_SetSpeed(&hMotor2, -30.0f);
 8003754:	eebb 0a0e 	vmov.f32	s0, #190	@ 0xc1f00000 -30.0
 8003758:	4819      	ldr	r0, [pc, #100]	@ (80037c0 <vSafetyTask+0x13c>)
 800375a:	f7fe fa2f 	bl	8001bbc <Motor_SetSpeed>
 800375e:	e00f      	b.n	8003780 <vSafetyTask+0xfc>
              }
              else if (void_rear_right || void_rear_left) {
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d102      	bne.n	800376c <vSafetyTask+0xe8>
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d009      	beq.n	8003780 <vSafetyTask+0xfc>
                  // Danger Rear -> Forward
                   Motor_SetSpeed(&hMotor1, 30.0f);
 800376c:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8003770:	4812      	ldr	r0, [pc, #72]	@ (80037bc <vSafetyTask+0x138>)
 8003772:	f7fe fa23 	bl	8001bbc <Motor_SetSpeed>
                   Motor_SetSpeed(&hMotor2, 30.0f);
 8003776:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 800377a:	4811      	ldr	r0, [pc, #68]	@ (80037c0 <vSafetyTask+0x13c>)
 800377c:	f7fe fa1e 	bl	8001bbc <Motor_SetSpeed>
              }

              vTaskDelay(pdMS_TO_TICKS(500)); // Execute maneuver for 500ms
 8003780:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003784:	f006 fe94 	bl	800a4b0 <vTaskDelay>
              
              // Stop after maneuver (or return to control loop control)
              Motor_SetSpeed(&hMotor1, 0.0f);
 8003788:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 80037c4 <vSafetyTask+0x140>
 800378c:	480b      	ldr	r0, [pc, #44]	@ (80037bc <vSafetyTask+0x138>)
 800378e:	f7fe fa15 	bl	8001bbc <Motor_SetSpeed>
              Motor_SetSpeed(&hMotor2, 0.0f);
 8003792:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 80037c4 <vSafetyTask+0x140>
 8003796:	480a      	ldr	r0, [pc, #40]	@ (80037c0 <vSafetyTask+0x13c>)
 8003798:	f7fe fa10 	bl	8001bbc <Motor_SetSpeed>
              HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin, GPIO_PIN_RESET);
 800379c:	2200      	movs	r2, #0
 800379e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80037a2:	4805      	ldr	r0, [pc, #20]	@ (80037b8 <vSafetyTask+0x134>)
 80037a4:	f001 fe1e 	bl	80053e4 <HAL_GPIO_WritePin>
          }
      }

      vTaskDelay(pdMS_TO_TICKS(50)); // Check every 50ms
 80037a8:	2032      	movs	r0, #50	@ 0x32
 80037aa:	f006 fe81 	bl	800a4b0 <vTaskDelay>
      if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 80037ae:	e76f      	b.n	8003690 <vSafetyTask+0xc>
 80037b0:	2000073c 	.word	0x2000073c
 80037b4:	08010560 	.word	0x08010560
 80037b8:	48000800 	.word	0x48000800
 80037bc:	20000b44 	.word	0x20000b44
 80037c0:	20000b74 	.word	0x20000b74
 80037c4:	00000000 	.word	0x00000000

080037c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80037ce:	4b12      	ldr	r3, [pc, #72]	@ (8003818 <MX_DMA_Init+0x50>)
 80037d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037d2:	4a11      	ldr	r2, [pc, #68]	@ (8003818 <MX_DMA_Init+0x50>)
 80037d4:	f043 0304 	orr.w	r3, r3, #4
 80037d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80037da:	4b0f      	ldr	r3, [pc, #60]	@ (8003818 <MX_DMA_Init+0x50>)
 80037dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	607b      	str	r3, [r7, #4]
 80037e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003818 <MX_DMA_Init+0x50>)
 80037e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ea:	4a0b      	ldr	r2, [pc, #44]	@ (8003818 <MX_DMA_Init+0x50>)
 80037ec:	f043 0301 	orr.w	r3, r3, #1
 80037f0:	6493      	str	r3, [r2, #72]	@ 0x48
 80037f2:	4b09      	ldr	r3, [pc, #36]	@ (8003818 <MX_DMA_Init+0x50>)
 80037f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	603b      	str	r3, [r7, #0]
 80037fc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80037fe:	2200      	movs	r2, #0
 8003800:	2105      	movs	r1, #5
 8003802:	200b      	movs	r0, #11
 8003804:	f001 f8f0 	bl	80049e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003808:	200b      	movs	r0, #11
 800380a:	f001 f907 	bl	8004a1c <HAL_NVIC_EnableIRQ>

}
 800380e:	bf00      	nop
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	40021000 	.word	0x40021000

0800381c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08a      	sub	sp, #40	@ 0x28
 8003820:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003822:	f107 0314 	add.w	r3, r7, #20
 8003826:	2200      	movs	r2, #0
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	605a      	str	r2, [r3, #4]
 800382c:	609a      	str	r2, [r3, #8]
 800382e:	60da      	str	r2, [r3, #12]
 8003830:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003832:	4b53      	ldr	r3, [pc, #332]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003836:	4a52      	ldr	r2, [pc, #328]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003838:	f043 0304 	orr.w	r3, r3, #4
 800383c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800383e:	4b50      	ldr	r3, [pc, #320]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	613b      	str	r3, [r7, #16]
 8003848:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800384a:	4b4d      	ldr	r3, [pc, #308]	@ (8003980 <MX_GPIO_Init+0x164>)
 800384c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800384e:	4a4c      	ldr	r2, [pc, #304]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003850:	f043 0320 	orr.w	r3, r3, #32
 8003854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003856:	4b4a      	ldr	r3, [pc, #296]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800385a:	f003 0320 	and.w	r3, r3, #32
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003862:	4b47      	ldr	r3, [pc, #284]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003866:	4a46      	ldr	r2, [pc, #280]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003868:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800386c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800386e:	4b44      	ldr	r3, [pc, #272]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003876:	60bb      	str	r3, [r7, #8]
 8003878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800387a:	4b41      	ldr	r3, [pc, #260]	@ (8003980 <MX_GPIO_Init+0x164>)
 800387c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387e:	4a40      	ldr	r2, [pc, #256]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003880:	f043 0301 	orr.w	r3, r3, #1
 8003884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003886:	4b3e      	ldr	r3, [pc, #248]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	607b      	str	r3, [r7, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003892:	4b3b      	ldr	r3, [pc, #236]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003896:	4a3a      	ldr	r2, [pc, #232]	@ (8003980 <MX_GPIO_Init+0x164>)
 8003898:	f043 0302 	orr.w	r3, r3, #2
 800389c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800389e:	4b38      	ldr	r3, [pc, #224]	@ (8003980 <MX_GPIO_Init+0x164>)
 80038a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	603b      	str	r3, [r7, #0]
 80038a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 80038aa:	2200      	movs	r2, #0
 80038ac:	f44f 414c 	mov.w	r1, #52224	@ 0xcc00
 80038b0:	4834      	ldr	r0, [pc, #208]	@ (8003984 <MX_GPIO_Init+0x168>)
 80038b2:	f001 fd97 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 80038b6:	2200      	movs	r2, #0
 80038b8:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 80038bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038c0:	f001 fd90 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOF4_XSHUT_Pin|TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin
 80038c4:	2200      	movs	r2, #0
 80038c6:	21f8      	movs	r1, #248	@ 0xf8
 80038c8:	482f      	ldr	r0, [pc, #188]	@ (8003988 <MX_GPIO_Init+0x16c>)
 80038ca:	f001 fd8b 	bl	80053e4 <HAL_GPIO_WritePin>
                          |TOF4_GPIO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : STATUS_SOURIS_LED_Pin STATUS_CHAT_LED_Pin TOF2_XSHUT_Pin TOF3_XSHUT_Pin */
  GPIO_InitStruct.Pin = STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin;
 80038ce:	f44f 434c 	mov.w	r3, #52224	@ 0xcc00
 80038d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038d4:	2301      	movs	r3, #1
 80038d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d8:	2300      	movs	r3, #0
 80038da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038dc:	2300      	movs	r3, #0
 80038de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038e0:	f107 0314 	add.w	r3, r7, #20
 80038e4:	4619      	mov	r1, r3
 80038e6:	4827      	ldr	r0, [pc, #156]	@ (8003984 <MX_GPIO_Init+0x168>)
 80038e8:	f001 fb18 	bl	8004f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_RESET_Pin */
  GPIO_InitStruct.Pin = BOUTON_RESET_Pin;
 80038ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038f2:	2300      	movs	r3, #0
 80038f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_RESET_GPIO_Port, &GPIO_InitStruct);
 80038fa:	f107 0314 	add.w	r3, r7, #20
 80038fe:	4619      	mov	r1, r3
 8003900:	4822      	ldr	r0, [pc, #136]	@ (800398c <MX_GPIO_Init+0x170>)
 8003902:	f001 fb0b 	bl	8004f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT2_Pin ACC_INT1_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin|ACC_INT1_Pin;
 8003906:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800390a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800390c:	2300      	movs	r3, #0
 800390e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003910:	2300      	movs	r3, #0
 8003912:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003914:	f107 0314 	add.w	r3, r7, #20
 8003918:	4619      	mov	r1, r3
 800391a:	481b      	ldr	r0, [pc, #108]	@ (8003988 <MX_GPIO_Init+0x16c>)
 800391c:	f001 fafe 	bl	8004f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_Chat_Souris_Pin */
  GPIO_InitStruct.Pin = BOUTON_Chat_Souris_Pin;
 8003920:	2340      	movs	r3, #64	@ 0x40
 8003922:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003924:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800392a:	2300      	movs	r3, #0
 800392c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_Chat_Souris_GPIO_Port, &GPIO_InitStruct);
 800392e:	f107 0314 	add.w	r3, r7, #20
 8003932:	4619      	mov	r1, r3
 8003934:	4813      	ldr	r0, [pc, #76]	@ (8003984 <MX_GPIO_Init+0x168>)
 8003936:	f001 faf1 	bl	8004f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LIDAR_M_CTR_Pin TOF1_XSHUT_Pin */
  GPIO_InitStruct.Pin = LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin;
 800393a:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 800393e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003940:	2301      	movs	r3, #1
 8003942:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003944:	2300      	movs	r3, #0
 8003946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003948:	2300      	movs	r3, #0
 800394a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394c:	f107 0314 	add.w	r3, r7, #20
 8003950:	4619      	mov	r1, r3
 8003952:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003956:	f001 fae1 	bl	8004f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF4_XSHUT_Pin TOF1_GPIO_Pin TOF2_GPIO_Pin TOF3_GPIO_Pin
                           TOF4_GPIO_Pin */
  GPIO_InitStruct.Pin = TOF4_XSHUT_Pin|TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin
 800395a:	23f8      	movs	r3, #248	@ 0xf8
 800395c:	617b      	str	r3, [r7, #20]
                          |TOF4_GPIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800395e:	2301      	movs	r3, #1
 8003960:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003962:	2300      	movs	r3, #0
 8003964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003966:	2300      	movs	r3, #0
 8003968:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800396a:	f107 0314 	add.w	r3, r7, #20
 800396e:	4619      	mov	r1, r3
 8003970:	4805      	ldr	r0, [pc, #20]	@ (8003988 <MX_GPIO_Init+0x16c>)
 8003972:	f001 fad3 	bl	8004f1c <HAL_GPIO_Init>

}
 8003976:	bf00      	nop
 8003978:	3728      	adds	r7, #40	@ 0x28
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000
 8003984:	48000800 	.word	0x48000800
 8003988:	48000400 	.word	0x48000400
 800398c:	48001800 	.word	0x48001800

08003990 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003994:	4b1b      	ldr	r3, [pc, #108]	@ (8003a04 <MX_I2C1_Init+0x74>)
 8003996:	4a1c      	ldr	r2, [pc, #112]	@ (8003a08 <MX_I2C1_Init+0x78>)
 8003998:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 800399a:	4b1a      	ldr	r3, [pc, #104]	@ (8003a04 <MX_I2C1_Init+0x74>)
 800399c:	4a1b      	ldr	r2, [pc, #108]	@ (8003a0c <MX_I2C1_Init+0x7c>)
 800399e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80039a0:	4b18      	ldr	r3, [pc, #96]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80039a6:	4b17      	ldr	r3, [pc, #92]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039a8:	2201      	movs	r2, #1
 80039aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80039ac:	4b15      	ldr	r3, [pc, #84]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80039b2:	4b14      	ldr	r3, [pc, #80]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80039b8:	4b12      	ldr	r3, [pc, #72]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039be:	4b11      	ldr	r3, [pc, #68]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80039ca:	480e      	ldr	r0, [pc, #56]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039cc:	f001 fd3c 	bl	8005448 <HAL_I2C_Init>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80039d6:	f000 f933 	bl	8003c40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80039da:	2100      	movs	r1, #0
 80039dc:	4809      	ldr	r0, [pc, #36]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039de:	f002 faed 	bl	8005fbc <HAL_I2CEx_ConfigAnalogFilter>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80039e8:	f000 f92a 	bl	8003c40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80039ec:	2100      	movs	r1, #0
 80039ee:	4805      	ldr	r0, [pc, #20]	@ (8003a04 <MX_I2C1_Init+0x74>)
 80039f0:	f002 fb2f 	bl	8006052 <HAL_I2CEx_ConfigDigitalFilter>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80039fa:	f000 f921 	bl	8003c40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80039fe:	bf00      	nop
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	20000ba8 	.word	0x20000ba8
 8003a08:	40005400 	.word	0x40005400
 8003a0c:	40b285c2 	.word	0x40b285c2

08003a10 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b09a      	sub	sp, #104	@ 0x68
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	605a      	str	r2, [r3, #4]
 8003a22:	609a      	str	r2, [r3, #8]
 8003a24:	60da      	str	r2, [r3, #12]
 8003a26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a28:	f107 0310 	add.w	r3, r7, #16
 8003a2c:	2244      	movs	r2, #68	@ 0x44
 8003a2e:	2100      	movs	r1, #0
 8003a30:	4618      	mov	r0, r3
 8003a32:	f009 f80f 	bl	800ca54 <memset>
  if(i2cHandle->Instance==I2C1)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ab8 <HAL_I2C_MspInit+0xa8>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d136      	bne.n	8003aae <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a40:	2340      	movs	r3, #64	@ 0x40
 8003a42:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003a44:	2300      	movs	r3, #0
 8003a46:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a48:	f107 0310 	add.w	r3, r7, #16
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f003 f95d 	bl	8006d0c <HAL_RCCEx_PeriphCLKConfig>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003a58:	f000 f8f2 	bl	8003c40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a5c:	4b17      	ldr	r3, [pc, #92]	@ (8003abc <HAL_I2C_MspInit+0xac>)
 8003a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a60:	4a16      	ldr	r2, [pc, #88]	@ (8003abc <HAL_I2C_MspInit+0xac>)
 8003a62:	f043 0302 	orr.w	r3, r3, #2
 8003a66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a68:	4b14      	ldr	r3, [pc, #80]	@ (8003abc <HAL_I2C_MspInit+0xac>)
 8003a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a74:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003a78:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a7a:	2312      	movs	r3, #18
 8003a7c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a82:	2300      	movs	r3, #0
 8003a84:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a86:	2304      	movs	r3, #4
 8003a88:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a8a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003a8e:	4619      	mov	r1, r3
 8003a90:	480b      	ldr	r0, [pc, #44]	@ (8003ac0 <HAL_I2C_MspInit+0xb0>)
 8003a92:	f001 fa43 	bl	8004f1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a96:	4b09      	ldr	r3, [pc, #36]	@ (8003abc <HAL_I2C_MspInit+0xac>)
 8003a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a9a:	4a08      	ldr	r2, [pc, #32]	@ (8003abc <HAL_I2C_MspInit+0xac>)
 8003a9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003aa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aa2:	4b06      	ldr	r3, [pc, #24]	@ (8003abc <HAL_I2C_MspInit+0xac>)
 8003aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003aaa:	60bb      	str	r3, [r7, #8]
 8003aac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003aae:	bf00      	nop
 8003ab0:	3768      	adds	r7, #104	@ 0x68
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	40005400 	.word	0x40005400
 8003abc:	40021000 	.word	0x40021000
 8003ac0:	48000400 	.word	0x48000400

08003ac4 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8003b00 <HAL_I2C_MspDeInit+0x3c>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d10f      	bne.n	8003af6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8003b04 <HAL_I2C_MspDeInit+0x40>)
 8003ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ada:	4a0a      	ldr	r2, [pc, #40]	@ (8003b04 <HAL_I2C_MspDeInit+0x40>)
 8003adc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003ae0:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8003ae2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003ae6:	4808      	ldr	r0, [pc, #32]	@ (8003b08 <HAL_I2C_MspDeInit+0x44>)
 8003ae8:	f001 fb9a 	bl	8005220 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8003aec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003af0:	4805      	ldr	r0, [pc, #20]	@ (8003b08 <HAL_I2C_MspDeInit+0x44>)
 8003af2:	f001 fb95 	bl	8005220 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8003af6:	bf00      	nop
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	40005400 	.word	0x40005400
 8003b04:	40021000 	.word	0x40021000
 8003b08:	48000400 	.word	0x48000400

08003b0c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003b14:	1d39      	adds	r1, r7, #4
 8003b16:	f04f 33ff 	mov.w	r3, #4294967295
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	4803      	ldr	r0, [pc, #12]	@ (8003b2c <__io_putchar+0x20>)
 8003b1e:	f004 fdf1 	bl	8008704 <HAL_UART_Transmit>
	return ch;
 8003b22:	687b      	ldr	r3, [r7, #4]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3708      	adds	r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	20000d30 	.word	0x20000d30

08003b30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b34:	f000 fe47 	bl	80047c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b38:	f000 f824 	bl	8003b84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b3c:	f7ff fe6e 	bl	800381c <MX_GPIO_Init>
  MX_DMA_Init();
 8003b40:	f7ff fe42 	bl	80037c8 <MX_DMA_Init>
  MX_I2C1_Init();
 8003b44:	f7ff ff24 	bl	8003990 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8003b48:	f000 fc76 	bl	8004438 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003b4c:	f000 fcc0 	bl	80044d0 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8003b50:	f000 fc26 	bl	80043a0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8003b54:	f000 fa18 	bl	8003f88 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003b58:	f000 fa6a 	bl	8004030 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003b5c:	f000 fae4 	bl	8004128 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting System...\r\n");
 8003b60:	4806      	ldr	r0, [pc, #24]	@ (8003b7c <main+0x4c>)
 8003b62:	f008 fe75 	bl	800c850 <puts>
  TOF_Init_All();
 8003b66:	f7fe fa9d 	bl	80020a4 <TOF_Init_All>
  printf("TOF Init Done.\r\n");
 8003b6a:	4805      	ldr	r0, [pc, #20]	@ (8003b80 <main+0x50>)
 8003b6c:	f008 fe70 	bl	800c850 <puts>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8003b70:	f7ff fb92 	bl	8003298 <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 8003b74:	f006 fcd2 	bl	800a51c <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003b78:	bf00      	nop
 8003b7a:	e7fd      	b.n	8003b78 <main+0x48>
 8003b7c:	0801057c 	.word	0x0801057c
 8003b80:	08010590 	.word	0x08010590

08003b84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b094      	sub	sp, #80	@ 0x50
 8003b88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b8a:	f107 0318 	add.w	r3, r7, #24
 8003b8e:	2238      	movs	r2, #56	@ 0x38
 8003b90:	2100      	movs	r1, #0
 8003b92:	4618      	mov	r0, r3
 8003b94:	f008 ff5e 	bl	800ca54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b98:	1d3b      	adds	r3, r7, #4
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	605a      	str	r2, [r3, #4]
 8003ba0:	609a      	str	r2, [r3, #8]
 8003ba2:	60da      	str	r2, [r3, #12]
 8003ba4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	f002 faa0 	bl	80060ec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003bac:	2302      	movs	r3, #2
 8003bae:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003bb6:	2340      	movs	r3, #64	@ 0x40
 8003bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bba:	2302      	movs	r3, #2
 8003bbc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8003bc2:	2304      	movs	r3, #4
 8003bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003bc6:	2355      	movs	r3, #85	@ 0x55
 8003bc8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003bca:	2302      	movs	r3, #2
 8003bcc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003bce:	2302      	movs	r3, #2
 8003bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003bd6:	f107 0318 	add.w	r3, r7, #24
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f002 fb3a 	bl	8006254 <HAL_RCC_OscConfig>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <SystemClock_Config+0x66>
  {
    Error_Handler();
 8003be6:	f000 f82b 	bl	8003c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003bea:	230f      	movs	r3, #15
 8003bec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003bfe:	1d3b      	adds	r3, r7, #4
 8003c00:	2104      	movs	r1, #4
 8003c02:	4618      	mov	r0, r3
 8003c04:	f002 fe38 	bl	8006878 <HAL_RCC_ClockConfig>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8003c0e:	f000 f817 	bl	8003c40 <Error_Handler>
  }
}
 8003c12:	bf00      	nop
 8003c14:	3750      	adds	r7, #80	@ 0x50
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
	...

08003c1c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a04      	ldr	r2, [pc, #16]	@ (8003c3c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d101      	bne.n	8003c32 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003c2e:	f000 fde3 	bl	80047f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003c32:	bf00      	nop
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40012c00 	.word	0x40012c00

08003c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c44:	b672      	cpsid	i
}
 8003c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c48:	bf00      	nop
 8003c4a:	e7fd      	b.n	8003c48 <Error_Handler+0x8>

08003c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c52:	4b12      	ldr	r3, [pc, #72]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c56:	4a11      	ldr	r2, [pc, #68]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c58:	f043 0301 	orr.w	r3, r3, #1
 8003c5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	607b      	str	r3, [r7, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6e:	4a0b      	ldr	r2, [pc, #44]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c76:	4b09      	ldr	r3, [pc, #36]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7e:	603b      	str	r3, [r7, #0]
 8003c80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003c82:	2200      	movs	r2, #0
 8003c84:	210f      	movs	r1, #15
 8003c86:	f06f 0001 	mvn.w	r0, #1
 8003c8a:	f000 fead 	bl	80049e8 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003c8e:	f002 fad1 	bl	8006234 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c92:	bf00      	nop
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	40021000 	.word	0x40021000

08003ca0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b08c      	sub	sp, #48	@ 0x30
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8003cac:	2300      	movs	r3, #0
 8003cae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003cb0:	4b2c      	ldr	r3, [pc, #176]	@ (8003d64 <HAL_InitTick+0xc4>)
 8003cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cb4:	4a2b      	ldr	r2, [pc, #172]	@ (8003d64 <HAL_InitTick+0xc4>)
 8003cb6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003cba:	6613      	str	r3, [r2, #96]	@ 0x60
 8003cbc:	4b29      	ldr	r3, [pc, #164]	@ (8003d64 <HAL_InitTick+0xc4>)
 8003cbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cc4:	60bb      	str	r3, [r7, #8]
 8003cc6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003cc8:	f107 020c 	add.w	r2, r7, #12
 8003ccc:	f107 0310 	add.w	r3, r7, #16
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f002 ffa4 	bl	8006c20 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003cd8:	f002 ff8c 	bl	8006bf4 <HAL_RCC_GetPCLK2Freq>
 8003cdc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce0:	4a21      	ldr	r2, [pc, #132]	@ (8003d68 <HAL_InitTick+0xc8>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	0c9b      	lsrs	r3, r3, #18
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003cec:	4b1f      	ldr	r3, [pc, #124]	@ (8003d6c <HAL_InitTick+0xcc>)
 8003cee:	4a20      	ldr	r2, [pc, #128]	@ (8003d70 <HAL_InitTick+0xd0>)
 8003cf0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d6c <HAL_InitTick+0xcc>)
 8003cf4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003cf8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8003d6c <HAL_InitTick+0xcc>)
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003d00:	4b1a      	ldr	r3, [pc, #104]	@ (8003d6c <HAL_InitTick+0xcc>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d06:	4b19      	ldr	r3, [pc, #100]	@ (8003d6c <HAL_InitTick+0xcc>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8003d0c:	4817      	ldr	r0, [pc, #92]	@ (8003d6c <HAL_InitTick+0xcc>)
 8003d0e:	f003 f9ed 	bl	80070ec <HAL_TIM_Base_Init>
 8003d12:	4603      	mov	r3, r0
 8003d14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003d18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d11b      	bne.n	8003d58 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003d20:	4812      	ldr	r0, [pc, #72]	@ (8003d6c <HAL_InitTick+0xcc>)
 8003d22:	f003 fa45 	bl	80071b0 <HAL_TIM_Base_Start_IT>
 8003d26:	4603      	mov	r3, r0
 8003d28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003d2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d111      	bne.n	8003d58 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003d34:	2019      	movs	r0, #25
 8003d36:	f000 fe71 	bl	8004a1c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b0f      	cmp	r3, #15
 8003d3e:	d808      	bhi.n	8003d52 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8003d40:	2200      	movs	r2, #0
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	2019      	movs	r0, #25
 8003d46:	f000 fe4f 	bl	80049e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d74 <HAL_InitTick+0xd4>)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6013      	str	r3, [r2, #0]
 8003d50:	e002      	b.n	8003d58 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003d58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3730      	adds	r7, #48	@ 0x30
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	40021000 	.word	0x40021000
 8003d68:	431bde83 	.word	0x431bde83
 8003d6c:	20000bfc 	.word	0x20000bfc
 8003d70:	40012c00 	.word	0x40012c00
 8003d74:	20000004 	.word	0x20000004

08003d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d7c:	bf00      	nop
 8003d7e:	e7fd      	b.n	8003d7c <NMI_Handler+0x4>

08003d80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d84:	bf00      	nop
 8003d86:	e7fd      	b.n	8003d84 <HardFault_Handler+0x4>

08003d88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d8c:	bf00      	nop
 8003d8e:	e7fd      	b.n	8003d8c <MemManage_Handler+0x4>

08003d90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d94:	bf00      	nop
 8003d96:	e7fd      	b.n	8003d94 <BusFault_Handler+0x4>

08003d98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d9c:	bf00      	nop
 8003d9e:	e7fd      	b.n	8003d9c <UsageFault_Handler+0x4>

08003da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003da4:	bf00      	nop
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
	...

08003db0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003db4:	4802      	ldr	r0, [pc, #8]	@ (8003dc0 <DMA1_Channel1_IRQHandler+0x10>)
 8003db6:	f000 ff62 	bl	8004c7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003dba:	bf00      	nop
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000eec 	.word	0x20000eec

08003dc4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003dc8:	4802      	ldr	r0, [pc, #8]	@ (8003dd4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003dca:	f003 fce7 	bl	800779c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003dce:	bf00      	nop
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	20000bfc 	.word	0x20000bfc

08003dd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  return 1;
 8003ddc:	2301      	movs	r3, #1
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <_kill>:

int _kill(int pid, int sig)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003df2:	f008 fedf 	bl	800cbb4 <__errno>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2216      	movs	r2, #22
 8003dfa:	601a      	str	r2, [r3, #0]
  return -1;
 8003dfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <_exit>:

void _exit (int status)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e10:	f04f 31ff 	mov.w	r1, #4294967295
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f7ff ffe7 	bl	8003de8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003e1a:	bf00      	nop
 8003e1c:	e7fd      	b.n	8003e1a <_exit+0x12>

08003e1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b086      	sub	sp, #24
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	60f8      	str	r0, [r7, #12]
 8003e26:	60b9      	str	r1, [r7, #8]
 8003e28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	617b      	str	r3, [r7, #20]
 8003e2e:	e00a      	b.n	8003e46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e30:	f3af 8000 	nop.w
 8003e34:	4601      	mov	r1, r0
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	60ba      	str	r2, [r7, #8]
 8003e3c:	b2ca      	uxtb	r2, r1
 8003e3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	3301      	adds	r3, #1
 8003e44:	617b      	str	r3, [r7, #20]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	dbf0      	blt.n	8003e30 <_read+0x12>
  }

  return len;
 8003e4e:	687b      	ldr	r3, [r7, #4]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3718      	adds	r7, #24
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e64:	2300      	movs	r3, #0
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	e009      	b.n	8003e7e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	1c5a      	adds	r2, r3, #1
 8003e6e:	60ba      	str	r2, [r7, #8]
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff fe4a 	bl	8003b0c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	617b      	str	r3, [r7, #20]
 8003e7e:	697a      	ldr	r2, [r7, #20]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	dbf1      	blt.n	8003e6a <_write+0x12>
  }
  return len;
 8003e86:	687b      	ldr	r3, [r7, #4]
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3718      	adds	r7, #24
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <_close>:

int _close(int file)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003eb8:	605a      	str	r2, [r3, #4]
  return 0;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <_isatty>:

int _isatty(int file)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ed0:	2301      	movs	r3, #1
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr

08003ede <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ede:	b480      	push	{r7}
 8003ee0:	b085      	sub	sp, #20
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	60f8      	str	r0, [r7, #12]
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3714      	adds	r7, #20
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f00:	4a14      	ldr	r2, [pc, #80]	@ (8003f54 <_sbrk+0x5c>)
 8003f02:	4b15      	ldr	r3, [pc, #84]	@ (8003f58 <_sbrk+0x60>)
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f0c:	4b13      	ldr	r3, [pc, #76]	@ (8003f5c <_sbrk+0x64>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d102      	bne.n	8003f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f14:	4b11      	ldr	r3, [pc, #68]	@ (8003f5c <_sbrk+0x64>)
 8003f16:	4a12      	ldr	r2, [pc, #72]	@ (8003f60 <_sbrk+0x68>)
 8003f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f1a:	4b10      	ldr	r3, [pc, #64]	@ (8003f5c <_sbrk+0x64>)
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4413      	add	r3, r2
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d207      	bcs.n	8003f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f28:	f008 fe44 	bl	800cbb4 <__errno>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	220c      	movs	r2, #12
 8003f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f32:	f04f 33ff 	mov.w	r3, #4294967295
 8003f36:	e009      	b.n	8003f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f38:	4b08      	ldr	r3, [pc, #32]	@ (8003f5c <_sbrk+0x64>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f3e:	4b07      	ldr	r3, [pc, #28]	@ (8003f5c <_sbrk+0x64>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4413      	add	r3, r2
 8003f46:	4a05      	ldr	r2, [pc, #20]	@ (8003f5c <_sbrk+0x64>)
 8003f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3718      	adds	r7, #24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20008000 	.word	0x20008000
 8003f58:	00000400 	.word	0x00000400
 8003f5c:	20000c48 	.word	0x20000c48
 8003f60:	20006010 	.word	0x20006010

08003f64 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003f68:	4b06      	ldr	r3, [pc, #24]	@ (8003f84 <SystemInit+0x20>)
 8003f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f6e:	4a05      	ldr	r2, [pc, #20]	@ (8003f84 <SystemInit+0x20>)
 8003f70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f78:	bf00      	nop
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	e000ed00 	.word	0xe000ed00

08003f88 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08c      	sub	sp, #48	@ 0x30
 8003f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003f8e:	f107 030c 	add.w	r3, r7, #12
 8003f92:	2224      	movs	r2, #36	@ 0x24
 8003f94:	2100      	movs	r1, #0
 8003f96:	4618      	mov	r0, r3
 8003f98:	f008 fd5c 	bl	800ca54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f9c:	463b      	mov	r3, r7
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	605a      	str	r2, [r3, #4]
 8003fa4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003fa6:	4b21      	ldr	r3, [pc, #132]	@ (800402c <MX_TIM2_Init+0xa4>)
 8003fa8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003fac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003fae:	4b1f      	ldr	r3, [pc, #124]	@ (800402c <MX_TIM2_Init+0xa4>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800402c <MX_TIM2_Init+0xa4>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003fba:	4b1c      	ldr	r3, [pc, #112]	@ (800402c <MX_TIM2_Init+0xa4>)
 8003fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800402c <MX_TIM2_Init+0xa4>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fc8:	4b18      	ldr	r3, [pc, #96]	@ (800402c <MX_TIM2_Init+0xa4>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003fea:	2300      	movs	r3, #0
 8003fec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003ff2:	f107 030c 	add.w	r3, r7, #12
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	480c      	ldr	r0, [pc, #48]	@ (800402c <MX_TIM2_Init+0xa4>)
 8003ffa:	f003 fa9b 	bl	8007534 <HAL_TIM_Encoder_Init>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8004004:	f7ff fe1c 	bl	8003c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004008:	2300      	movs	r3, #0
 800400a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800400c:	2300      	movs	r3, #0
 800400e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004010:	463b      	mov	r3, r7
 8004012:	4619      	mov	r1, r3
 8004014:	4805      	ldr	r0, [pc, #20]	@ (800402c <MX_TIM2_Init+0xa4>)
 8004016:	f004 fa05 	bl	8008424 <HAL_TIMEx_MasterConfigSynchronization>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004020:	f7ff fe0e 	bl	8003c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004024:	bf00      	nop
 8004026:	3730      	adds	r7, #48	@ 0x30
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	20000c4c 	.word	0x20000c4c

08004030 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b08a      	sub	sp, #40	@ 0x28
 8004034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004036:	f107 031c 	add.w	r3, r7, #28
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	605a      	str	r2, [r3, #4]
 8004040:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004042:	463b      	mov	r3, r7
 8004044:	2200      	movs	r2, #0
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	605a      	str	r2, [r3, #4]
 800404a:	609a      	str	r2, [r3, #8]
 800404c:	60da      	str	r2, [r3, #12]
 800404e:	611a      	str	r2, [r3, #16]
 8004050:	615a      	str	r2, [r3, #20]
 8004052:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004054:	4b32      	ldr	r3, [pc, #200]	@ (8004120 <MX_TIM3_Init+0xf0>)
 8004056:	4a33      	ldr	r2, [pc, #204]	@ (8004124 <MX_TIM3_Init+0xf4>)
 8004058:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 800405a:	4b31      	ldr	r3, [pc, #196]	@ (8004120 <MX_TIM3_Init+0xf0>)
 800405c:	2207      	movs	r2, #7
 800405e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004060:	4b2f      	ldr	r3, [pc, #188]	@ (8004120 <MX_TIM3_Init+0xf0>)
 8004062:	2200      	movs	r2, #0
 8004064:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8004066:	4b2e      	ldr	r3, [pc, #184]	@ (8004120 <MX_TIM3_Init+0xf0>)
 8004068:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800406c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800406e:	4b2c      	ldr	r3, [pc, #176]	@ (8004120 <MX_TIM3_Init+0xf0>)
 8004070:	2200      	movs	r2, #0
 8004072:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004074:	4b2a      	ldr	r3, [pc, #168]	@ (8004120 <MX_TIM3_Init+0xf0>)
 8004076:	2200      	movs	r2, #0
 8004078:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800407a:	4829      	ldr	r0, [pc, #164]	@ (8004120 <MX_TIM3_Init+0xf0>)
 800407c:	f003 f902 	bl	8007284 <HAL_TIM_PWM_Init>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d001      	beq.n	800408a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8004086:	f7ff fddb 	bl	8003c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800408a:	2300      	movs	r3, #0
 800408c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800408e:	2300      	movs	r3, #0
 8004090:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004092:	f107 031c 	add.w	r3, r7, #28
 8004096:	4619      	mov	r1, r3
 8004098:	4821      	ldr	r0, [pc, #132]	@ (8004120 <MX_TIM3_Init+0xf0>)
 800409a:	f004 f9c3 	bl	8008424 <HAL_TIMEx_MasterConfigSynchronization>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80040a4:	f7ff fdcc 	bl	8003c40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040a8:	2360      	movs	r3, #96	@ 0x60
 80040aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80040ac:	2300      	movs	r3, #0
 80040ae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040b0:	2300      	movs	r3, #0
 80040b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040b4:	2300      	movs	r3, #0
 80040b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040b8:	463b      	mov	r3, r7
 80040ba:	2200      	movs	r2, #0
 80040bc:	4619      	mov	r1, r3
 80040be:	4818      	ldr	r0, [pc, #96]	@ (8004120 <MX_TIM3_Init+0xf0>)
 80040c0:	f003 fcbc 	bl	8007a3c <HAL_TIM_PWM_ConfigChannel>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d001      	beq.n	80040ce <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80040ca:	f7ff fdb9 	bl	8003c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80040ce:	463b      	mov	r3, r7
 80040d0:	2204      	movs	r2, #4
 80040d2:	4619      	mov	r1, r3
 80040d4:	4812      	ldr	r0, [pc, #72]	@ (8004120 <MX_TIM3_Init+0xf0>)
 80040d6:	f003 fcb1 	bl	8007a3c <HAL_TIM_PWM_ConfigChannel>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d001      	beq.n	80040e4 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80040e0:	f7ff fdae 	bl	8003c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80040e4:	463b      	mov	r3, r7
 80040e6:	2208      	movs	r2, #8
 80040e8:	4619      	mov	r1, r3
 80040ea:	480d      	ldr	r0, [pc, #52]	@ (8004120 <MX_TIM3_Init+0xf0>)
 80040ec:	f003 fca6 	bl	8007a3c <HAL_TIM_PWM_ConfigChannel>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 80040f6:	f7ff fda3 	bl	8003c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80040fa:	463b      	mov	r3, r7
 80040fc:	220c      	movs	r2, #12
 80040fe:	4619      	mov	r1, r3
 8004100:	4807      	ldr	r0, [pc, #28]	@ (8004120 <MX_TIM3_Init+0xf0>)
 8004102:	f003 fc9b 	bl	8007a3c <HAL_TIM_PWM_ConfigChannel>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 800410c:	f7ff fd98 	bl	8003c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004110:	4803      	ldr	r0, [pc, #12]	@ (8004120 <MX_TIM3_Init+0xf0>)
 8004112:	f000 f8f1 	bl	80042f8 <HAL_TIM_MspPostInit>

}
 8004116:	bf00      	nop
 8004118:	3728      	adds	r7, #40	@ 0x28
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	20000c98 	.word	0x20000c98
 8004124:	40000400 	.word	0x40000400

08004128 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b08c      	sub	sp, #48	@ 0x30
 800412c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800412e:	f107 030c 	add.w	r3, r7, #12
 8004132:	2224      	movs	r2, #36	@ 0x24
 8004134:	2100      	movs	r1, #0
 8004136:	4618      	mov	r0, r3
 8004138:	f008 fc8c 	bl	800ca54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800413c:	463b      	mov	r3, r7
 800413e:	2200      	movs	r2, #0
 8004140:	601a      	str	r2, [r3, #0]
 8004142:	605a      	str	r2, [r3, #4]
 8004144:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004146:	4b21      	ldr	r3, [pc, #132]	@ (80041cc <MX_TIM4_Init+0xa4>)
 8004148:	4a21      	ldr	r2, [pc, #132]	@ (80041d0 <MX_TIM4_Init+0xa8>)
 800414a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800414c:	4b1f      	ldr	r3, [pc, #124]	@ (80041cc <MX_TIM4_Init+0xa4>)
 800414e:	2200      	movs	r2, #0
 8004150:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004152:	4b1e      	ldr	r3, [pc, #120]	@ (80041cc <MX_TIM4_Init+0xa4>)
 8004154:	2200      	movs	r2, #0
 8004156:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004158:	4b1c      	ldr	r3, [pc, #112]	@ (80041cc <MX_TIM4_Init+0xa4>)
 800415a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800415e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004160:	4b1a      	ldr	r3, [pc, #104]	@ (80041cc <MX_TIM4_Init+0xa4>)
 8004162:	2200      	movs	r2, #0
 8004164:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004166:	4b19      	ldr	r3, [pc, #100]	@ (80041cc <MX_TIM4_Init+0xa4>)
 8004168:	2200      	movs	r2, #0
 800416a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800416c:	2303      	movs	r3, #3
 800416e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004170:	2300      	movs	r3, #0
 8004172:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004174:	2301      	movs	r3, #1
 8004176:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004178:	2300      	movs	r3, #0
 800417a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800417c:	2300      	movs	r3, #0
 800417e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004180:	2300      	movs	r3, #0
 8004182:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004184:	2301      	movs	r3, #1
 8004186:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004188:	2300      	movs	r3, #0
 800418a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800418c:	2300      	movs	r3, #0
 800418e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004190:	f107 030c 	add.w	r3, r7, #12
 8004194:	4619      	mov	r1, r3
 8004196:	480d      	ldr	r0, [pc, #52]	@ (80041cc <MX_TIM4_Init+0xa4>)
 8004198:	f003 f9cc 	bl	8007534 <HAL_TIM_Encoder_Init>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80041a2:	f7ff fd4d 	bl	8003c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041a6:	2300      	movs	r3, #0
 80041a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041aa:	2300      	movs	r3, #0
 80041ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80041ae:	463b      	mov	r3, r7
 80041b0:	4619      	mov	r1, r3
 80041b2:	4806      	ldr	r0, [pc, #24]	@ (80041cc <MX_TIM4_Init+0xa4>)
 80041b4:	f004 f936 	bl	8008424 <HAL_TIMEx_MasterConfigSynchronization>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80041be:	f7ff fd3f 	bl	8003c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80041c2:	bf00      	nop
 80041c4:	3730      	adds	r7, #48	@ 0x30
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	20000ce4 	.word	0x20000ce4
 80041d0:	40000800 	.word	0x40000800

080041d4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b08c      	sub	sp, #48	@ 0x30
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041dc:	f107 031c 	add.w	r3, r7, #28
 80041e0:	2200      	movs	r2, #0
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	605a      	str	r2, [r3, #4]
 80041e6:	609a      	str	r2, [r3, #8]
 80041e8:	60da      	str	r2, [r3, #12]
 80041ea:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041f4:	d129      	bne.n	800424a <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80041f6:	4b2e      	ldr	r3, [pc, #184]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 80041f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fa:	4a2d      	ldr	r2, [pc, #180]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 80041fc:	f043 0301 	orr.w	r3, r3, #1
 8004200:	6593      	str	r3, [r2, #88]	@ 0x58
 8004202:	4b2b      	ldr	r3, [pc, #172]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	61bb      	str	r3, [r7, #24]
 800420c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800420e:	4b28      	ldr	r3, [pc, #160]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004212:	4a27      	ldr	r2, [pc, #156]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004214:	f043 0301 	orr.w	r3, r3, #1
 8004218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800421a:	4b25      	ldr	r3, [pc, #148]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 800421c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	617b      	str	r3, [r7, #20]
 8004224:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC1_PH1_Pin|ENC1_PH2_Pin;
 8004226:	2303      	movs	r3, #3
 8004228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800422a:	2302      	movs	r3, #2
 800422c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800422e:	2300      	movs	r3, #0
 8004230:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004232:	2300      	movs	r3, #0
 8004234:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004236:	2301      	movs	r3, #1
 8004238:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800423a:	f107 031c 	add.w	r3, r7, #28
 800423e:	4619      	mov	r1, r3
 8004240:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004244:	f000 fe6a 	bl	8004f1c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004248:	e02e      	b.n	80042a8 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a19      	ldr	r2, [pc, #100]	@ (80042b4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d129      	bne.n	80042a8 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004254:	4b16      	ldr	r3, [pc, #88]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004258:	4a15      	ldr	r2, [pc, #84]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 800425a:	f043 0304 	orr.w	r3, r3, #4
 800425e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004260:	4b13      	ldr	r3, [pc, #76]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	613b      	str	r3, [r7, #16]
 800426a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800426c:	4b10      	ldr	r3, [pc, #64]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 800426e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004270:	4a0f      	ldr	r2, [pc, #60]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004272:	f043 0301 	orr.w	r3, r3, #1
 8004276:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004278:	4b0d      	ldr	r3, [pc, #52]	@ (80042b0 <HAL_TIM_Encoder_MspInit+0xdc>)
 800427a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_PH1_Pin|ENC2_PH2_Pin;
 8004284:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800428a:	2302      	movs	r3, #2
 800428c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428e:	2300      	movs	r3, #0
 8004290:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004292:	2300      	movs	r3, #0
 8004294:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8004296:	230a      	movs	r3, #10
 8004298:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800429a:	f107 031c 	add.w	r3, r7, #28
 800429e:	4619      	mov	r1, r3
 80042a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80042a4:	f000 fe3a 	bl	8004f1c <HAL_GPIO_Init>
}
 80042a8:	bf00      	nop
 80042aa:	3730      	adds	r7, #48	@ 0x30
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40021000 	.word	0x40021000
 80042b4:	40000800 	.word	0x40000800

080042b8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a0a      	ldr	r2, [pc, #40]	@ (80042f0 <HAL_TIM_PWM_MspInit+0x38>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d10b      	bne.n	80042e2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80042ca:	4b0a      	ldr	r3, [pc, #40]	@ (80042f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80042cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ce:	4a09      	ldr	r2, [pc, #36]	@ (80042f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80042d0:	f043 0302 	orr.w	r3, r3, #2
 80042d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80042d6:	4b07      	ldr	r3, [pc, #28]	@ (80042f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80042d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80042e2:	bf00      	nop
 80042e4:	3714      	adds	r7, #20
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40000400 	.word	0x40000400
 80042f4:	40021000 	.word	0x40021000

080042f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b08a      	sub	sp, #40	@ 0x28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004300:	f107 0314 	add.w	r3, r7, #20
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	605a      	str	r2, [r3, #4]
 800430a:	609a      	str	r2, [r3, #8]
 800430c:	60da      	str	r2, [r3, #12]
 800430e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a1f      	ldr	r2, [pc, #124]	@ (8004394 <HAL_TIM_MspPostInit+0x9c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d138      	bne.n	800438c <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800431a:	4b1f      	ldr	r3, [pc, #124]	@ (8004398 <HAL_TIM_MspPostInit+0xa0>)
 800431c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800431e:	4a1e      	ldr	r2, [pc, #120]	@ (8004398 <HAL_TIM_MspPostInit+0xa0>)
 8004320:	f043 0301 	orr.w	r3, r3, #1
 8004324:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004326:	4b1c      	ldr	r3, [pc, #112]	@ (8004398 <HAL_TIM_MspPostInit+0xa0>)
 8004328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800432a:	f003 0301 	and.w	r3, r3, #1
 800432e:	613b      	str	r3, [r7, #16]
 8004330:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004332:	4b19      	ldr	r3, [pc, #100]	@ (8004398 <HAL_TIM_MspPostInit+0xa0>)
 8004334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004336:	4a18      	ldr	r2, [pc, #96]	@ (8004398 <HAL_TIM_MspPostInit+0xa0>)
 8004338:	f043 0302 	orr.w	r3, r3, #2
 800433c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800433e:	4b16      	ldr	r3, [pc, #88]	@ (8004398 <HAL_TIM_MspPostInit+0xa0>)
 8004340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM_Mot1_CH1_Pin|PWM_Mot1_CH2_Pin;
 800434a:	23c0      	movs	r3, #192	@ 0xc0
 800434c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800434e:	2302      	movs	r3, #2
 8004350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004352:	2300      	movs	r3, #0
 8004354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004356:	2300      	movs	r3, #0
 8004358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800435a:	2302      	movs	r3, #2
 800435c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800435e:	f107 0314 	add.w	r3, r7, #20
 8004362:	4619      	mov	r1, r3
 8004364:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004368:	f000 fdd8 	bl	8004f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_Mot2_CH1_Pin|PWM_Mot2_CH2_Pin;
 800436c:	2303      	movs	r3, #3
 800436e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004370:	2302      	movs	r3, #2
 8004372:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004374:	2300      	movs	r3, #0
 8004376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004378:	2300      	movs	r3, #0
 800437a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800437c:	2302      	movs	r3, #2
 800437e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004380:	f107 0314 	add.w	r3, r7, #20
 8004384:	4619      	mov	r1, r3
 8004386:	4805      	ldr	r0, [pc, #20]	@ (800439c <HAL_TIM_MspPostInit+0xa4>)
 8004388:	f000 fdc8 	bl	8004f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800438c:	bf00      	nop
 800438e:	3728      	adds	r7, #40	@ 0x28
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	40000400 	.word	0x40000400
 8004398:	40021000 	.word	0x40021000
 800439c:	48000400 	.word	0x48000400

080043a0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80043a4:	4b22      	ldr	r3, [pc, #136]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043a6:	4a23      	ldr	r2, [pc, #140]	@ (8004434 <MX_USART1_UART_Init+0x94>)
 80043a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80043aa:	4b21      	ldr	r3, [pc, #132]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80043b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80043b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80043b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80043be:	4b1c      	ldr	r3, [pc, #112]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80043c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043c6:	220c      	movs	r2, #12
 80043c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043ca:	4b19      	ldr	r3, [pc, #100]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80043d0:	4b17      	ldr	r3, [pc, #92]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043d6:	4b16      	ldr	r3, [pc, #88]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043d8:	2200      	movs	r2, #0
 80043da:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80043dc:	4b14      	ldr	r3, [pc, #80]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043de:	2200      	movs	r2, #0
 80043e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043e2:	4b13      	ldr	r3, [pc, #76]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80043e8:	4811      	ldr	r0, [pc, #68]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043ea:	f004 f8e3 	bl	80085b4 <HAL_UART_Init>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80043f4:	f7ff fc24 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80043f8:	2100      	movs	r1, #0
 80043fa:	480d      	ldr	r0, [pc, #52]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 80043fc:	f005 f987 	bl	800970e <HAL_UARTEx_SetTxFifoThreshold>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004406:	f7ff fc1b 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800440a:	2100      	movs	r1, #0
 800440c:	4808      	ldr	r0, [pc, #32]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 800440e:	f005 f9bc 	bl	800978a <HAL_UARTEx_SetRxFifoThreshold>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004418:	f7ff fc12 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800441c:	4804      	ldr	r0, [pc, #16]	@ (8004430 <MX_USART1_UART_Init+0x90>)
 800441e:	f005 f93d 	bl	800969c <HAL_UARTEx_DisableFifoMode>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004428:	f7ff fc0a 	bl	8003c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800442c:	bf00      	nop
 800442e:	bd80      	pop	{r7, pc}
 8004430:	20000d30 	.word	0x20000d30
 8004434:	40013800 	.word	0x40013800

08004438 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800443c:	4b22      	ldr	r3, [pc, #136]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 800443e:	4a23      	ldr	r2, [pc, #140]	@ (80044cc <MX_USART2_UART_Init+0x94>)
 8004440:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004442:	4b21      	ldr	r3, [pc, #132]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 8004444:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004448:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800444a:	4b1f      	ldr	r3, [pc, #124]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 800444c:	2200      	movs	r2, #0
 800444e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004450:	4b1d      	ldr	r3, [pc, #116]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 8004452:	2200      	movs	r2, #0
 8004454:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004456:	4b1c      	ldr	r3, [pc, #112]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 8004458:	2200      	movs	r2, #0
 800445a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 800445c:	4b1a      	ldr	r3, [pc, #104]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 800445e:	2204      	movs	r2, #4
 8004460:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004462:	4b19      	ldr	r3, [pc, #100]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 8004464:	2200      	movs	r2, #0
 8004466:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004468:	4b17      	ldr	r3, [pc, #92]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 800446a:	2200      	movs	r2, #0
 800446c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800446e:	4b16      	ldr	r3, [pc, #88]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 8004470:	2200      	movs	r2, #0
 8004472:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004474:	4b14      	ldr	r3, [pc, #80]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 8004476:	2200      	movs	r2, #0
 8004478:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800447a:	4b13      	ldr	r3, [pc, #76]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 800447c:	2200      	movs	r2, #0
 800447e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8004480:	4811      	ldr	r0, [pc, #68]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 8004482:	f004 f8e7 	bl	8008654 <HAL_HalfDuplex_Init>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800448c:	f7ff fbd8 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004490:	2100      	movs	r1, #0
 8004492:	480d      	ldr	r0, [pc, #52]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 8004494:	f005 f93b 	bl	800970e <HAL_UARTEx_SetTxFifoThreshold>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800449e:	f7ff fbcf 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80044a2:	2100      	movs	r1, #0
 80044a4:	4808      	ldr	r0, [pc, #32]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 80044a6:	f005 f970 	bl	800978a <HAL_UARTEx_SetRxFifoThreshold>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d001      	beq.n	80044b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80044b0:	f7ff fbc6 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80044b4:	4804      	ldr	r0, [pc, #16]	@ (80044c8 <MX_USART2_UART_Init+0x90>)
 80044b6:	f005 f8f1 	bl	800969c <HAL_UARTEx_DisableFifoMode>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80044c0:	f7ff fbbe 	bl	8003c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80044c4:	bf00      	nop
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	20000dc4 	.word	0x20000dc4
 80044cc:	40004400 	.word	0x40004400

080044d0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80044d4:	4b22      	ldr	r3, [pc, #136]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 80044d6:	4a23      	ldr	r2, [pc, #140]	@ (8004564 <MX_USART3_UART_Init+0x94>)
 80044d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80044da:	4b21      	ldr	r3, [pc, #132]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 80044dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80044e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80044e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80044ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80044f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 80044f6:	220c      	movs	r2, #12
 80044f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044fa:	4b19      	ldr	r3, [pc, #100]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004500:	4b17      	ldr	r3, [pc, #92]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 8004502:	2200      	movs	r2, #0
 8004504:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004506:	4b16      	ldr	r3, [pc, #88]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 8004508:	2200      	movs	r2, #0
 800450a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800450c:	4b14      	ldr	r3, [pc, #80]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 800450e:	2200      	movs	r2, #0
 8004510:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004512:	4b13      	ldr	r3, [pc, #76]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 8004514:	2200      	movs	r2, #0
 8004516:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004518:	4811      	ldr	r0, [pc, #68]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 800451a:	f004 f84b 	bl	80085b4 <HAL_UART_Init>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d001      	beq.n	8004528 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004524:	f7ff fb8c 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004528:	2100      	movs	r1, #0
 800452a:	480d      	ldr	r0, [pc, #52]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 800452c:	f005 f8ef 	bl	800970e <HAL_UARTEx_SetTxFifoThreshold>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004536:	f7ff fb83 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800453a:	2100      	movs	r1, #0
 800453c:	4808      	ldr	r0, [pc, #32]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 800453e:	f005 f924 	bl	800978a <HAL_UARTEx_SetRxFifoThreshold>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d001      	beq.n	800454c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004548:	f7ff fb7a 	bl	8003c40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800454c:	4804      	ldr	r0, [pc, #16]	@ (8004560 <MX_USART3_UART_Init+0x90>)
 800454e:	f005 f8a5 	bl	800969c <HAL_UARTEx_DisableFifoMode>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d001      	beq.n	800455c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004558:	f7ff fb72 	bl	8003c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800455c:	bf00      	nop
 800455e:	bd80      	pop	{r7, pc}
 8004560:	20000e58 	.word	0x20000e58
 8004564:	40004800 	.word	0x40004800

08004568 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b09e      	sub	sp, #120	@ 0x78
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004570:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004574:	2200      	movs	r2, #0
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	605a      	str	r2, [r3, #4]
 800457a:	609a      	str	r2, [r3, #8]
 800457c:	60da      	str	r2, [r3, #12]
 800457e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004580:	f107 0320 	add.w	r3, r7, #32
 8004584:	2244      	movs	r2, #68	@ 0x44
 8004586:	2100      	movs	r1, #0
 8004588:	4618      	mov	r0, r3
 800458a:	f008 fa63 	bl	800ca54 <memset>
  if(uartHandle->Instance==USART1)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a71      	ldr	r2, [pc, #452]	@ (8004758 <HAL_UART_MspInit+0x1f0>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d138      	bne.n	800460a <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004598:	2301      	movs	r3, #1
 800459a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800459c:	2300      	movs	r3, #0
 800459e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045a0:	f107 0320 	add.w	r3, r7, #32
 80045a4:	4618      	mov	r0, r3
 80045a6:	f002 fbb1 	bl	8006d0c <HAL_RCCEx_PeriphCLKConfig>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80045b0:	f7ff fb46 	bl	8003c40 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045b4:	4b69      	ldr	r3, [pc, #420]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 80045b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045b8:	4a68      	ldr	r2, [pc, #416]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 80045ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045be:	6613      	str	r3, [r2, #96]	@ 0x60
 80045c0:	4b66      	ldr	r3, [pc, #408]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 80045c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045c8:	61fb      	str	r3, [r7, #28]
 80045ca:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045cc:	4b63      	ldr	r3, [pc, #396]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 80045ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d0:	4a62      	ldr	r2, [pc, #392]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 80045d2:	f043 0301 	orr.w	r3, r3, #1
 80045d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045d8:	4b60      	ldr	r3, [pc, #384]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 80045da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	61bb      	str	r3, [r7, #24]
 80045e2:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80045e4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80045e8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ea:	2302      	movs	r3, #2
 80045ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ee:	2300      	movs	r3, #0
 80045f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045f2:	2300      	movs	r3, #0
 80045f4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80045f6:	2307      	movs	r3, #7
 80045f8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80045fe:	4619      	mov	r1, r3
 8004600:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004604:	f000 fc8a 	bl	8004f1c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004608:	e0a2      	b.n	8004750 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART2)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a54      	ldr	r2, [pc, #336]	@ (8004760 <HAL_UART_MspInit+0x1f8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d161      	bne.n	80046d8 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004614:	2302      	movs	r3, #2
 8004616:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004618:	2300      	movs	r3, #0
 800461a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800461c:	f107 0320 	add.w	r3, r7, #32
 8004620:	4618      	mov	r0, r3
 8004622:	f002 fb73 	bl	8006d0c <HAL_RCCEx_PeriphCLKConfig>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 800462c:	f7ff fb08 	bl	8003c40 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004630:	4b4a      	ldr	r3, [pc, #296]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 8004632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004634:	4a49      	ldr	r2, [pc, #292]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 8004636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800463a:	6593      	str	r3, [r2, #88]	@ 0x58
 800463c:	4b47      	ldr	r3, [pc, #284]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 800463e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004644:	617b      	str	r3, [r7, #20]
 8004646:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004648:	4b44      	ldr	r3, [pc, #272]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 800464a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800464c:	4a43      	ldr	r2, [pc, #268]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 800464e:	f043 0301 	orr.w	r3, r3, #1
 8004652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004654:	4b41      	ldr	r3, [pc, #260]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 8004656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	613b      	str	r3, [r7, #16]
 800465e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8004660:	2304      	movs	r3, #4
 8004662:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004664:	2312      	movs	r3, #18
 8004666:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004668:	2300      	movs	r3, #0
 800466a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466c:	2300      	movs	r3, #0
 800466e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004670:	2307      	movs	r3, #7
 8004672:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8004674:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004678:	4619      	mov	r1, r3
 800467a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800467e:	f000 fc4d 	bl	8004f1c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8004682:	4b38      	ldr	r3, [pc, #224]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 8004684:	4a38      	ldr	r2, [pc, #224]	@ (8004768 <HAL_UART_MspInit+0x200>)
 8004686:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004688:	4b36      	ldr	r3, [pc, #216]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 800468a:	221a      	movs	r2, #26
 800468c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800468e:	4b35      	ldr	r3, [pc, #212]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 8004690:	2200      	movs	r2, #0
 8004692:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004694:	4b33      	ldr	r3, [pc, #204]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 8004696:	2200      	movs	r2, #0
 8004698:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800469a:	4b32      	ldr	r3, [pc, #200]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 800469c:	2280      	movs	r2, #128	@ 0x80
 800469e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046a0:	4b30      	ldr	r3, [pc, #192]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 80046a2:	2200      	movs	r2, #0
 80046a4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046a6:	4b2f      	ldr	r3, [pc, #188]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80046ac:	4b2d      	ldr	r3, [pc, #180]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 80046ae:	2220      	movs	r2, #32
 80046b0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80046b2:	4b2c      	ldr	r3, [pc, #176]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80046b8:	482a      	ldr	r0, [pc, #168]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 80046ba:	f000 f9bd 	bl	8004a38 <HAL_DMA_Init>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <HAL_UART_MspInit+0x160>
      Error_Handler();
 80046c4:	f7ff fabc 	bl	8003c40 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a26      	ldr	r2, [pc, #152]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 80046cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80046d0:	4a24      	ldr	r2, [pc, #144]	@ (8004764 <HAL_UART_MspInit+0x1fc>)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80046d6:	e03b      	b.n	8004750 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART3)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a23      	ldr	r2, [pc, #140]	@ (800476c <HAL_UART_MspInit+0x204>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d136      	bne.n	8004750 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80046e2:	2304      	movs	r3, #4
 80046e4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80046e6:	2300      	movs	r3, #0
 80046e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046ea:	f107 0320 	add.w	r3, r7, #32
 80046ee:	4618      	mov	r0, r3
 80046f0:	f002 fb0c 	bl	8006d0c <HAL_RCCEx_PeriphCLKConfig>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <HAL_UART_MspInit+0x196>
      Error_Handler();
 80046fa:	f7ff faa1 	bl	8003c40 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80046fe:	4b17      	ldr	r3, [pc, #92]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 8004700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004702:	4a16      	ldr	r2, [pc, #88]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 8004704:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004708:	6593      	str	r3, [r2, #88]	@ 0x58
 800470a:	4b14      	ldr	r3, [pc, #80]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 800470c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800470e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004716:	4b11      	ldr	r3, [pc, #68]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 8004718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800471a:	4a10      	ldr	r2, [pc, #64]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 800471c:	f043 0302 	orr.w	r3, r3, #2
 8004720:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004722:	4b0e      	ldr	r3, [pc, #56]	@ (800475c <HAL_UART_MspInit+0x1f4>)
 8004724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	60bb      	str	r3, [r7, #8]
 800472c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 800472e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004732:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004734:	2302      	movs	r3, #2
 8004736:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004738:	2300      	movs	r3, #0
 800473a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800473c:	2300      	movs	r3, #0
 800473e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004740:	2307      	movs	r3, #7
 8004742:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004744:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004748:	4619      	mov	r1, r3
 800474a:	4809      	ldr	r0, [pc, #36]	@ (8004770 <HAL_UART_MspInit+0x208>)
 800474c:	f000 fbe6 	bl	8004f1c <HAL_GPIO_Init>
}
 8004750:	bf00      	nop
 8004752:	3778      	adds	r7, #120	@ 0x78
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40013800 	.word	0x40013800
 800475c:	40021000 	.word	0x40021000
 8004760:	40004400 	.word	0x40004400
 8004764:	20000eec 	.word	0x20000eec
 8004768:	40020008 	.word	0x40020008
 800476c:	40004800 	.word	0x40004800
 8004770:	48000400 	.word	0x48000400

08004774 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004774:	480d      	ldr	r0, [pc, #52]	@ (80047ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004776:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004778:	f7ff fbf4 	bl	8003f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800477c:	480c      	ldr	r0, [pc, #48]	@ (80047b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800477e:	490d      	ldr	r1, [pc, #52]	@ (80047b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004780:	4a0d      	ldr	r2, [pc, #52]	@ (80047b8 <LoopForever+0xe>)
  movs r3, #0
 8004782:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004784:	e002      	b.n	800478c <LoopCopyDataInit>

08004786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800478a:	3304      	adds	r3, #4

0800478c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800478c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800478e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004790:	d3f9      	bcc.n	8004786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004792:	4a0a      	ldr	r2, [pc, #40]	@ (80047bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8004794:	4c0a      	ldr	r4, [pc, #40]	@ (80047c0 <LoopForever+0x16>)
  movs r3, #0
 8004796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004798:	e001      	b.n	800479e <LoopFillZerobss>

0800479a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800479a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800479c:	3204      	adds	r2, #4

0800479e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800479e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80047a0:	d3fb      	bcc.n	800479a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80047a2:	f008 fa0d 	bl	800cbc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80047a6:	f7ff f9c3 	bl	8003b30 <main>

080047aa <LoopForever>:

LoopForever:
    b LoopForever
 80047aa:	e7fe      	b.n	80047aa <LoopForever>
  ldr   r0, =_estack
 80047ac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80047b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80047b4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80047b8:	08010a44 	.word	0x08010a44
  ldr r2, =_sbss
 80047bc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80047c0:	20006010 	.word	0x20006010

080047c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80047c4:	e7fe      	b.n	80047c4 <ADC1_2_IRQHandler>

080047c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b082      	sub	sp, #8
 80047ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80047cc:	2300      	movs	r3, #0
 80047ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047d0:	2003      	movs	r0, #3
 80047d2:	f000 f8fe 	bl	80049d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80047d6:	200f      	movs	r0, #15
 80047d8:	f7ff fa62 	bl	8003ca0 <HAL_InitTick>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d002      	beq.n	80047e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	71fb      	strb	r3, [r7, #7]
 80047e6:	e001      	b.n	80047ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80047e8:	f7ff fa30 	bl	8003c4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80047ec:	79fb      	ldrb	r3, [r7, #7]

}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3708      	adds	r7, #8
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
	...

080047f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047fc:	4b05      	ldr	r3, [pc, #20]	@ (8004814 <HAL_IncTick+0x1c>)
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b05      	ldr	r3, [pc, #20]	@ (8004818 <HAL_IncTick+0x20>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4413      	add	r3, r2
 8004806:	4a03      	ldr	r2, [pc, #12]	@ (8004814 <HAL_IncTick+0x1c>)
 8004808:	6013      	str	r3, [r2, #0]
}
 800480a:	bf00      	nop
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	20000f4c 	.word	0x20000f4c
 8004818:	20000008 	.word	0x20000008

0800481c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  return uwTick;
 8004820:	4b03      	ldr	r3, [pc, #12]	@ (8004830 <HAL_GetTick+0x14>)
 8004822:	681b      	ldr	r3, [r3, #0]
}
 8004824:	4618      	mov	r0, r3
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	20000f4c 	.word	0x20000f4c

08004834 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800483c:	f7ff ffee 	bl	800481c <HAL_GetTick>
 8004840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484c:	d004      	beq.n	8004858 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800484e:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <HAL_Delay+0x40>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	4413      	add	r3, r2
 8004856:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004858:	bf00      	nop
 800485a:	f7ff ffdf 	bl	800481c <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	429a      	cmp	r2, r3
 8004868:	d8f7      	bhi.n	800485a <HAL_Delay+0x26>
  {
  }
}
 800486a:	bf00      	nop
 800486c:	bf00      	nop
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	20000008 	.word	0x20000008

08004878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004888:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <__NVIC_SetPriorityGrouping+0x44>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004894:	4013      	ands	r3, r2
 8004896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048aa:	4a04      	ldr	r2, [pc, #16]	@ (80048bc <__NVIC_SetPriorityGrouping+0x44>)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	60d3      	str	r3, [r2, #12]
}
 80048b0:	bf00      	nop
 80048b2:	3714      	adds	r7, #20
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	e000ed00 	.word	0xe000ed00

080048c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048c4:	4b04      	ldr	r3, [pc, #16]	@ (80048d8 <__NVIC_GetPriorityGrouping+0x18>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	0a1b      	lsrs	r3, r3, #8
 80048ca:	f003 0307 	and.w	r3, r3, #7
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	e000ed00 	.word	0xe000ed00

080048dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	4603      	mov	r3, r0
 80048e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	db0b      	blt.n	8004906 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048ee:	79fb      	ldrb	r3, [r7, #7]
 80048f0:	f003 021f 	and.w	r2, r3, #31
 80048f4:	4907      	ldr	r1, [pc, #28]	@ (8004914 <__NVIC_EnableIRQ+0x38>)
 80048f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	2001      	movs	r0, #1
 80048fe:	fa00 f202 	lsl.w	r2, r0, r2
 8004902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	e000e100 	.word	0xe000e100

08004918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	4603      	mov	r3, r0
 8004920:	6039      	str	r1, [r7, #0]
 8004922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004928:	2b00      	cmp	r3, #0
 800492a:	db0a      	blt.n	8004942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	b2da      	uxtb	r2, r3
 8004930:	490c      	ldr	r1, [pc, #48]	@ (8004964 <__NVIC_SetPriority+0x4c>)
 8004932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004936:	0112      	lsls	r2, r2, #4
 8004938:	b2d2      	uxtb	r2, r2
 800493a:	440b      	add	r3, r1
 800493c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004940:	e00a      	b.n	8004958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	b2da      	uxtb	r2, r3
 8004946:	4908      	ldr	r1, [pc, #32]	@ (8004968 <__NVIC_SetPriority+0x50>)
 8004948:	79fb      	ldrb	r3, [r7, #7]
 800494a:	f003 030f 	and.w	r3, r3, #15
 800494e:	3b04      	subs	r3, #4
 8004950:	0112      	lsls	r2, r2, #4
 8004952:	b2d2      	uxtb	r2, r2
 8004954:	440b      	add	r3, r1
 8004956:	761a      	strb	r2, [r3, #24]
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	e000e100 	.word	0xe000e100
 8004968:	e000ed00 	.word	0xe000ed00

0800496c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800496c:	b480      	push	{r7}
 800496e:	b089      	sub	sp, #36	@ 0x24
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	f1c3 0307 	rsb	r3, r3, #7
 8004986:	2b04      	cmp	r3, #4
 8004988:	bf28      	it	cs
 800498a:	2304      	movcs	r3, #4
 800498c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	3304      	adds	r3, #4
 8004992:	2b06      	cmp	r3, #6
 8004994:	d902      	bls.n	800499c <NVIC_EncodePriority+0x30>
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3b03      	subs	r3, #3
 800499a:	e000      	b.n	800499e <NVIC_EncodePriority+0x32>
 800499c:	2300      	movs	r3, #0
 800499e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049a0:	f04f 32ff 	mov.w	r2, #4294967295
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	fa02 f303 	lsl.w	r3, r2, r3
 80049aa:	43da      	mvns	r2, r3
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	401a      	ands	r2, r3
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049b4:	f04f 31ff 	mov.w	r1, #4294967295
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	fa01 f303 	lsl.w	r3, r1, r3
 80049be:	43d9      	mvns	r1, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049c4:	4313      	orrs	r3, r2
         );
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3724      	adds	r7, #36	@ 0x24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049d2:	b580      	push	{r7, lr}
 80049d4:	b082      	sub	sp, #8
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7ff ff4c 	bl	8004878 <__NVIC_SetPriorityGrouping>
}
 80049e0:	bf00      	nop
 80049e2:	3708      	adds	r7, #8
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	4603      	mov	r3, r0
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80049f6:	f7ff ff63 	bl	80048c0 <__NVIC_GetPriorityGrouping>
 80049fa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	68b9      	ldr	r1, [r7, #8]
 8004a00:	6978      	ldr	r0, [r7, #20]
 8004a02:	f7ff ffb3 	bl	800496c <NVIC_EncodePriority>
 8004a06:	4602      	mov	r2, r0
 8004a08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a0c:	4611      	mov	r1, r2
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f7ff ff82 	bl	8004918 <__NVIC_SetPriority>
}
 8004a14:	bf00      	nop
 8004a16:	3718      	adds	r7, #24
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	4603      	mov	r3, r0
 8004a24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7ff ff56 	bl	80048dc <__NVIC_EnableIRQ>
}
 8004a30:	bf00      	nop
 8004a32:	3708      	adds	r7, #8
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d101      	bne.n	8004a4a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e08d      	b.n	8004b66 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	461a      	mov	r2, r3
 8004a50:	4b47      	ldr	r3, [pc, #284]	@ (8004b70 <HAL_DMA_Init+0x138>)
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d80f      	bhi.n	8004a76 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	4b45      	ldr	r3, [pc, #276]	@ (8004b74 <HAL_DMA_Init+0x13c>)
 8004a5e:	4413      	add	r3, r2
 8004a60:	4a45      	ldr	r2, [pc, #276]	@ (8004b78 <HAL_DMA_Init+0x140>)
 8004a62:	fba2 2303 	umull	r2, r3, r2, r3
 8004a66:	091b      	lsrs	r3, r3, #4
 8004a68:	009a      	lsls	r2, r3, #2
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a42      	ldr	r2, [pc, #264]	@ (8004b7c <HAL_DMA_Init+0x144>)
 8004a72:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a74:	e00e      	b.n	8004a94 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	4b40      	ldr	r3, [pc, #256]	@ (8004b80 <HAL_DMA_Init+0x148>)
 8004a7e:	4413      	add	r3, r2
 8004a80:	4a3d      	ldr	r2, [pc, #244]	@ (8004b78 <HAL_DMA_Init+0x140>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	091b      	lsrs	r3, r3, #4
 8004a88:	009a      	lsls	r2, r3, #2
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a3c      	ldr	r2, [pc, #240]	@ (8004b84 <HAL_DMA_Init+0x14c>)
 8004a92:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2202      	movs	r2, #2
 8004a98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004ab8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ac4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ad0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 f9b6 	bl	8004e58 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004af4:	d102      	bne.n	8004afc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b04:	b2d2      	uxtb	r2, r2
 8004b06:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b10:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d010      	beq.n	8004b3c <HAL_DMA_Init+0x104>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	2b04      	cmp	r3, #4
 8004b20:	d80c      	bhi.n	8004b3c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f9d6 	bl	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b38:	605a      	str	r2, [r3, #4]
 8004b3a:	e008      	b.n	8004b4e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	40020407 	.word	0x40020407
 8004b74:	bffdfff8 	.word	0xbffdfff8
 8004b78:	cccccccd 	.word	0xcccccccd
 8004b7c:	40020000 	.word	0x40020000
 8004b80:	bffdfbf8 	.word	0xbffdfbf8
 8004b84:	40020400 	.word	0x40020400

08004b88 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
 8004b94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b96:	2300      	movs	r3, #0
 8004b98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_DMA_Start_IT+0x20>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e066      	b.n	8004c76 <HAL_DMA_Start_IT+0xee>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d155      	bne.n	8004c68 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 0201 	bic.w	r2, r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	68b9      	ldr	r1, [r7, #8]
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f000 f8fb 	bl	8004ddc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d008      	beq.n	8004c00 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f042 020e 	orr.w	r2, r2, #14
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	e00f      	b.n	8004c20 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0204 	bic.w	r2, r2, #4
 8004c0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 020a 	orr.w	r2, r2, #10
 8004c1e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d007      	beq.n	8004c3e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c3c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d007      	beq.n	8004c56 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c54:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f042 0201 	orr.w	r2, r2, #1
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	e005      	b.n	8004c74 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c70:	2302      	movs	r3, #2
 8004c72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004c74:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3718      	adds	r7, #24
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b084      	sub	sp, #16
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c9a:	f003 031f 	and.w	r3, r3, #31
 8004c9e:	2204      	movs	r2, #4
 8004ca0:	409a      	lsls	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d026      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0x7a>
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	f003 0304 	and.w	r3, r3, #4
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d021      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0320 	and.w	r3, r3, #32
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d107      	bne.n	8004cd2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0204 	bic.w	r2, r2, #4
 8004cd0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd6:	f003 021f 	and.w	r2, r3, #31
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cde:	2104      	movs	r1, #4
 8004ce0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ce4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d071      	beq.n	8004dd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004cf6:	e06c      	b.n	8004dd2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfc:	f003 031f 	and.w	r3, r3, #31
 8004d00:	2202      	movs	r2, #2
 8004d02:	409a      	lsls	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	4013      	ands	r3, r2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d02e      	beq.n	8004d6a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d029      	beq.n	8004d6a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0320 	and.w	r3, r3, #32
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10b      	bne.n	8004d3c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f022 020a 	bic.w	r2, r2, #10
 8004d32:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d40:	f003 021f 	and.w	r2, r3, #31
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d48:	2102      	movs	r1, #2
 8004d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8004d4e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d038      	beq.n	8004dd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004d68:	e033      	b.n	8004dd2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6e:	f003 031f 	and.w	r3, r3, #31
 8004d72:	2208      	movs	r2, #8
 8004d74:	409a      	lsls	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d02a      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d025      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 020e 	bic.w	r2, r2, #14
 8004d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9c:	f003 021f 	and.w	r2, r3, #31
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da4:	2101      	movs	r1, #1
 8004da6:	fa01 f202 	lsl.w	r2, r1, r2
 8004daa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d004      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004dd2:	bf00      	nop
 8004dd4:	bf00      	nop
}
 8004dd6:	3710      	adds	r7, #16
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
 8004de8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004df2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d004      	beq.n	8004e06 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004e04:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e0a:	f003 021f 	and.w	r2, r3, #31
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e12:	2101      	movs	r1, #1
 8004e14:	fa01 f202 	lsl.w	r2, r1, r2
 8004e18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	2b10      	cmp	r3, #16
 8004e28:	d108      	bne.n	8004e3c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004e3a:	e007      	b.n	8004e4c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	60da      	str	r2, [r3, #12]
}
 8004e4c:	bf00      	nop
 8004e4e:	3714      	adds	r7, #20
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	461a      	mov	r2, r3
 8004e66:	4b16      	ldr	r3, [pc, #88]	@ (8004ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d802      	bhi.n	8004e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004e6c:	4b15      	ldr	r3, [pc, #84]	@ (8004ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004e6e:	617b      	str	r3, [r7, #20]
 8004e70:	e001      	b.n	8004e76 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004e72:	4b15      	ldr	r3, [pc, #84]	@ (8004ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004e74:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	3b08      	subs	r3, #8
 8004e82:	4a12      	ldr	r2, [pc, #72]	@ (8004ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004e84:	fba2 2303 	umull	r2, r3, r2, r3
 8004e88:	091b      	lsrs	r3, r3, #4
 8004e8a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e90:	089b      	lsrs	r3, r3, #2
 8004e92:	009a      	lsls	r2, r3, #2
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	4413      	add	r3, r2
 8004e98:	461a      	mov	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a0b      	ldr	r2, [pc, #44]	@ (8004ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004ea2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f003 031f 	and.w	r3, r3, #31
 8004eaa:	2201      	movs	r2, #1
 8004eac:	409a      	lsls	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004eb2:	bf00      	nop
 8004eb4:	371c      	adds	r7, #28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	40020407 	.word	0x40020407
 8004ec4:	40020800 	.word	0x40020800
 8004ec8:	40020820 	.word	0x40020820
 8004ecc:	cccccccd 	.word	0xcccccccd
 8004ed0:	40020880 	.word	0x40020880

08004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8004f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004ee8:	4413      	add	r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	461a      	mov	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a08      	ldr	r2, [pc, #32]	@ (8004f18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004ef6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	f003 031f 	and.w	r3, r3, #31
 8004f00:	2201      	movs	r2, #1
 8004f02:	409a      	lsls	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004f08:	bf00      	nop
 8004f0a:	3714      	adds	r7, #20
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr
 8004f14:	1000823f 	.word	0x1000823f
 8004f18:	40020940 	.word	0x40020940

08004f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b087      	sub	sp, #28
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004f2a:	e15a      	b.n	80051e2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	2101      	movs	r1, #1
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	fa01 f303 	lsl.w	r3, r1, r3
 8004f38:	4013      	ands	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	f000 814c 	beq.w	80051dc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f003 0303 	and.w	r3, r3, #3
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d005      	beq.n	8004f5c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	d130      	bne.n	8004fbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	2203      	movs	r2, #3
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	4013      	ands	r3, r2
 8004f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	68da      	ldr	r2, [r3, #12]
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	005b      	lsls	r3, r3, #1
 8004f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f92:	2201      	movs	r2, #1
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9a:	43db      	mvns	r3, r3
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	091b      	lsrs	r3, r3, #4
 8004fa8:	f003 0201 	and.w	r2, r3, #1
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	693a      	ldr	r2, [r7, #16]
 8004fbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	d017      	beq.n	8004ffa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	005b      	lsls	r3, r3, #1
 8004fd4:	2203      	movs	r2, #3
 8004fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fda:	43db      	mvns	r3, r3
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	689a      	ldr	r2, [r3, #8]
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	fa02 f303 	lsl.w	r3, r2, r3
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f003 0303 	and.w	r3, r3, #3
 8005002:	2b02      	cmp	r3, #2
 8005004:	d123      	bne.n	800504e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	08da      	lsrs	r2, r3, #3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	3208      	adds	r2, #8
 800500e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005012:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	220f      	movs	r2, #15
 800501e:	fa02 f303 	lsl.w	r3, r2, r3
 8005022:	43db      	mvns	r3, r3
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4013      	ands	r3, r2
 8005028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	691a      	ldr	r2, [r3, #16]
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	f003 0307 	and.w	r3, r3, #7
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	fa02 f303 	lsl.w	r3, r2, r3
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	08da      	lsrs	r2, r3, #3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	3208      	adds	r2, #8
 8005048:	6939      	ldr	r1, [r7, #16]
 800504a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	005b      	lsls	r3, r3, #1
 8005058:	2203      	movs	r2, #3
 800505a:	fa02 f303 	lsl.w	r3, r2, r3
 800505e:	43db      	mvns	r3, r3
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4013      	ands	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f003 0203 	and.w	r2, r3, #3
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	fa02 f303 	lsl.w	r3, r2, r3
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	4313      	orrs	r3, r2
 800507a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	693a      	ldr	r2, [r7, #16]
 8005080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 80a6 	beq.w	80051dc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005090:	4b5b      	ldr	r3, [pc, #364]	@ (8005200 <HAL_GPIO_Init+0x2e4>)
 8005092:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005094:	4a5a      	ldr	r2, [pc, #360]	@ (8005200 <HAL_GPIO_Init+0x2e4>)
 8005096:	f043 0301 	orr.w	r3, r3, #1
 800509a:	6613      	str	r3, [r2, #96]	@ 0x60
 800509c:	4b58      	ldr	r3, [pc, #352]	@ (8005200 <HAL_GPIO_Init+0x2e4>)
 800509e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	60bb      	str	r3, [r7, #8]
 80050a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050a8:	4a56      	ldr	r2, [pc, #344]	@ (8005204 <HAL_GPIO_Init+0x2e8>)
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	089b      	lsrs	r3, r3, #2
 80050ae:	3302      	adds	r3, #2
 80050b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	f003 0303 	and.w	r3, r3, #3
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	220f      	movs	r2, #15
 80050c0:	fa02 f303 	lsl.w	r3, r2, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4013      	ands	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80050d2:	d01f      	beq.n	8005114 <HAL_GPIO_Init+0x1f8>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a4c      	ldr	r2, [pc, #304]	@ (8005208 <HAL_GPIO_Init+0x2ec>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d019      	beq.n	8005110 <HAL_GPIO_Init+0x1f4>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a4b      	ldr	r2, [pc, #300]	@ (800520c <HAL_GPIO_Init+0x2f0>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d013      	beq.n	800510c <HAL_GPIO_Init+0x1f0>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a4a      	ldr	r2, [pc, #296]	@ (8005210 <HAL_GPIO_Init+0x2f4>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d00d      	beq.n	8005108 <HAL_GPIO_Init+0x1ec>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a49      	ldr	r2, [pc, #292]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d007      	beq.n	8005104 <HAL_GPIO_Init+0x1e8>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a48      	ldr	r2, [pc, #288]	@ (8005218 <HAL_GPIO_Init+0x2fc>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d101      	bne.n	8005100 <HAL_GPIO_Init+0x1e4>
 80050fc:	2305      	movs	r3, #5
 80050fe:	e00a      	b.n	8005116 <HAL_GPIO_Init+0x1fa>
 8005100:	2306      	movs	r3, #6
 8005102:	e008      	b.n	8005116 <HAL_GPIO_Init+0x1fa>
 8005104:	2304      	movs	r3, #4
 8005106:	e006      	b.n	8005116 <HAL_GPIO_Init+0x1fa>
 8005108:	2303      	movs	r3, #3
 800510a:	e004      	b.n	8005116 <HAL_GPIO_Init+0x1fa>
 800510c:	2302      	movs	r3, #2
 800510e:	e002      	b.n	8005116 <HAL_GPIO_Init+0x1fa>
 8005110:	2301      	movs	r3, #1
 8005112:	e000      	b.n	8005116 <HAL_GPIO_Init+0x1fa>
 8005114:	2300      	movs	r3, #0
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	f002 0203 	and.w	r2, r2, #3
 800511c:	0092      	lsls	r2, r2, #2
 800511e:	4093      	lsls	r3, r2
 8005120:	693a      	ldr	r2, [r7, #16]
 8005122:	4313      	orrs	r3, r2
 8005124:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005126:	4937      	ldr	r1, [pc, #220]	@ (8005204 <HAL_GPIO_Init+0x2e8>)
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	089b      	lsrs	r3, r3, #2
 800512c:	3302      	adds	r3, #2
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005134:	4b39      	ldr	r3, [pc, #228]	@ (800521c <HAL_GPIO_Init+0x300>)
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	43db      	mvns	r3, r3
 800513e:	693a      	ldr	r2, [r7, #16]
 8005140:	4013      	ands	r3, r2
 8005142:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d003      	beq.n	8005158 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	4313      	orrs	r3, r2
 8005156:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005158:	4a30      	ldr	r2, [pc, #192]	@ (800521c <HAL_GPIO_Init+0x300>)
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800515e:	4b2f      	ldr	r3, [pc, #188]	@ (800521c <HAL_GPIO_Init+0x300>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	43db      	mvns	r3, r3
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	4013      	ands	r3, r2
 800516c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800517a:	693a      	ldr	r2, [r7, #16]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	4313      	orrs	r3, r2
 8005180:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005182:	4a26      	ldr	r2, [pc, #152]	@ (800521c <HAL_GPIO_Init+0x300>)
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005188:	4b24      	ldr	r3, [pc, #144]	@ (800521c <HAL_GPIO_Init+0x300>)
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	43db      	mvns	r3, r3
 8005192:	693a      	ldr	r2, [r7, #16]
 8005194:	4013      	ands	r3, r2
 8005196:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d003      	beq.n	80051ac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80051a4:	693a      	ldr	r2, [r7, #16]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80051ac:	4a1b      	ldr	r2, [pc, #108]	@ (800521c <HAL_GPIO_Init+0x300>)
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80051b2:	4b1a      	ldr	r3, [pc, #104]	@ (800521c <HAL_GPIO_Init+0x300>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	43db      	mvns	r3, r3
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	4013      	ands	r3, r2
 80051c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d003      	beq.n	80051d6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80051d6:	4a11      	ldr	r2, [pc, #68]	@ (800521c <HAL_GPIO_Init+0x300>)
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	3301      	adds	r3, #1
 80051e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	fa22 f303 	lsr.w	r3, r2, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	f47f ae9d 	bne.w	8004f2c <HAL_GPIO_Init+0x10>
  }
}
 80051f2:	bf00      	nop
 80051f4:	bf00      	nop
 80051f6:	371c      	adds	r7, #28
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr
 8005200:	40021000 	.word	0x40021000
 8005204:	40010000 	.word	0x40010000
 8005208:	48000400 	.word	0x48000400
 800520c:	48000800 	.word	0x48000800
 8005210:	48000c00 	.word	0x48000c00
 8005214:	48001000 	.word	0x48001000
 8005218:	48001400 	.word	0x48001400
 800521c:	40010400 	.word	0x40010400

08005220 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800522a:	2300      	movs	r3, #0
 800522c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800522e:	e0bd      	b.n	80053ac <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8005230:	2201      	movs	r2, #1
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	fa02 f303 	lsl.w	r3, r2, r3
 8005238:	683a      	ldr	r2, [r7, #0]
 800523a:	4013      	ands	r3, r2
 800523c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 80b0 	beq.w	80053a6 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8005246:	4a60      	ldr	r2, [pc, #384]	@ (80053c8 <HAL_GPIO_DeInit+0x1a8>)
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	089b      	lsrs	r3, r3, #2
 800524c:	3302      	adds	r3, #2
 800524e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005252:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f003 0303 	and.w	r3, r3, #3
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	220f      	movs	r2, #15
 800525e:	fa02 f303 	lsl.w	r3, r2, r3
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	4013      	ands	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800526e:	d01f      	beq.n	80052b0 <HAL_GPIO_DeInit+0x90>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a56      	ldr	r2, [pc, #344]	@ (80053cc <HAL_GPIO_DeInit+0x1ac>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d019      	beq.n	80052ac <HAL_GPIO_DeInit+0x8c>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a55      	ldr	r2, [pc, #340]	@ (80053d0 <HAL_GPIO_DeInit+0x1b0>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d013      	beq.n	80052a8 <HAL_GPIO_DeInit+0x88>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a54      	ldr	r2, [pc, #336]	@ (80053d4 <HAL_GPIO_DeInit+0x1b4>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d00d      	beq.n	80052a4 <HAL_GPIO_DeInit+0x84>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a53      	ldr	r2, [pc, #332]	@ (80053d8 <HAL_GPIO_DeInit+0x1b8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d007      	beq.n	80052a0 <HAL_GPIO_DeInit+0x80>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a52      	ldr	r2, [pc, #328]	@ (80053dc <HAL_GPIO_DeInit+0x1bc>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d101      	bne.n	800529c <HAL_GPIO_DeInit+0x7c>
 8005298:	2305      	movs	r3, #5
 800529a:	e00a      	b.n	80052b2 <HAL_GPIO_DeInit+0x92>
 800529c:	2306      	movs	r3, #6
 800529e:	e008      	b.n	80052b2 <HAL_GPIO_DeInit+0x92>
 80052a0:	2304      	movs	r3, #4
 80052a2:	e006      	b.n	80052b2 <HAL_GPIO_DeInit+0x92>
 80052a4:	2303      	movs	r3, #3
 80052a6:	e004      	b.n	80052b2 <HAL_GPIO_DeInit+0x92>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e002      	b.n	80052b2 <HAL_GPIO_DeInit+0x92>
 80052ac:	2301      	movs	r3, #1
 80052ae:	e000      	b.n	80052b2 <HAL_GPIO_DeInit+0x92>
 80052b0:	2300      	movs	r3, #0
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	f002 0203 	and.w	r2, r2, #3
 80052b8:	0092      	lsls	r2, r2, #2
 80052ba:	4093      	lsls	r3, r2
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d132      	bne.n	8005328 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80052c2:	4b47      	ldr	r3, [pc, #284]	@ (80053e0 <HAL_GPIO_DeInit+0x1c0>)
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	43db      	mvns	r3, r3
 80052ca:	4945      	ldr	r1, [pc, #276]	@ (80053e0 <HAL_GPIO_DeInit+0x1c0>)
 80052cc:	4013      	ands	r3, r2
 80052ce:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80052d0:	4b43      	ldr	r3, [pc, #268]	@ (80053e0 <HAL_GPIO_DeInit+0x1c0>)
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	43db      	mvns	r3, r3
 80052d8:	4941      	ldr	r1, [pc, #260]	@ (80053e0 <HAL_GPIO_DeInit+0x1c0>)
 80052da:	4013      	ands	r3, r2
 80052dc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80052de:	4b40      	ldr	r3, [pc, #256]	@ (80053e0 <HAL_GPIO_DeInit+0x1c0>)
 80052e0:	68da      	ldr	r2, [r3, #12]
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	43db      	mvns	r3, r3
 80052e6:	493e      	ldr	r1, [pc, #248]	@ (80053e0 <HAL_GPIO_DeInit+0x1c0>)
 80052e8:	4013      	ands	r3, r2
 80052ea:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80052ec:	4b3c      	ldr	r3, [pc, #240]	@ (80053e0 <HAL_GPIO_DeInit+0x1c0>)
 80052ee:	689a      	ldr	r2, [r3, #8]
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	43db      	mvns	r3, r3
 80052f4:	493a      	ldr	r1, [pc, #232]	@ (80053e0 <HAL_GPIO_DeInit+0x1c0>)
 80052f6:	4013      	ands	r3, r2
 80052f8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f003 0303 	and.w	r3, r3, #3
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	220f      	movs	r2, #15
 8005304:	fa02 f303 	lsl.w	r3, r2, r3
 8005308:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800530a:	4a2f      	ldr	r2, [pc, #188]	@ (80053c8 <HAL_GPIO_DeInit+0x1a8>)
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	089b      	lsrs	r3, r3, #2
 8005310:	3302      	adds	r3, #2
 8005312:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	43da      	mvns	r2, r3
 800531a:	482b      	ldr	r0, [pc, #172]	@ (80053c8 <HAL_GPIO_DeInit+0x1a8>)
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	089b      	lsrs	r3, r3, #2
 8005320:	400a      	ands	r2, r1
 8005322:	3302      	adds	r3, #2
 8005324:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	005b      	lsls	r3, r3, #1
 8005330:	2103      	movs	r1, #3
 8005332:	fa01 f303 	lsl.w	r3, r1, r3
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	08da      	lsrs	r2, r3, #3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	3208      	adds	r2, #8
 8005344:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	220f      	movs	r2, #15
 8005352:	fa02 f303 	lsl.w	r3, r2, r3
 8005356:	43db      	mvns	r3, r3
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	08d2      	lsrs	r2, r2, #3
 800535c:	4019      	ands	r1, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	3208      	adds	r2, #8
 8005362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	68da      	ldr	r2, [r3, #12]
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	2103      	movs	r1, #3
 8005370:	fa01 f303 	lsl.w	r3, r1, r3
 8005374:	43db      	mvns	r3, r3
 8005376:	401a      	ands	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	2101      	movs	r1, #1
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	fa01 f303 	lsl.w	r3, r1, r3
 8005388:	43db      	mvns	r3, r3
 800538a:	401a      	ands	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	005b      	lsls	r3, r3, #1
 8005398:	2103      	movs	r1, #3
 800539a:	fa01 f303 	lsl.w	r3, r1, r3
 800539e:	43db      	mvns	r3, r3
 80053a0:	401a      	ands	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	609a      	str	r2, [r3, #8]
    }

    position++;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	3301      	adds	r3, #1
 80053aa:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	fa22 f303 	lsr.w	r3, r2, r3
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f47f af3b 	bne.w	8005230 <HAL_GPIO_DeInit+0x10>
  }
}
 80053ba:	bf00      	nop
 80053bc:	bf00      	nop
 80053be:	371c      	adds	r7, #28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	40010000 	.word	0x40010000
 80053cc:	48000400 	.word	0x48000400
 80053d0:	48000800 	.word	0x48000800
 80053d4:	48000c00 	.word	0x48000c00
 80053d8:	48001000 	.word	0x48001000
 80053dc:	48001400 	.word	0x48001400
 80053e0:	40010400 	.word	0x40010400

080053e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	460b      	mov	r3, r1
 80053ee:	807b      	strh	r3, [r7, #2]
 80053f0:	4613      	mov	r3, r2
 80053f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80053f4:	787b      	ldrb	r3, [r7, #1]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80053fa:	887a      	ldrh	r2, [r7, #2]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005400:	e002      	b.n	8005408 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005402:	887a      	ldrh	r2, [r7, #2]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	460b      	mov	r3, r1
 800541e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005426:	887a      	ldrh	r2, [r7, #2]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	4013      	ands	r3, r2
 800542c:	041a      	lsls	r2, r3, #16
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	43d9      	mvns	r1, r3
 8005432:	887b      	ldrh	r3, [r7, #2]
 8005434:	400b      	ands	r3, r1
 8005436:	431a      	orrs	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	619a      	str	r2, [r3, #24]
}
 800543c:	bf00      	nop
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e08d      	b.n	8005576 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d106      	bne.n	8005474 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7fe face 	bl	8003a10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2224      	movs	r2, #36	@ 0x24
 8005478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f022 0201 	bic.w	r2, r2, #1
 800548a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005498:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689a      	ldr	r2, [r3, #8]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80054a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d107      	bne.n	80054c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054be:	609a      	str	r2, [r3, #8]
 80054c0:	e006      	b.n	80054d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	689a      	ldr	r2, [r3, #8]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80054ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	d108      	bne.n	80054ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054e6:	605a      	str	r2, [r3, #4]
 80054e8:	e007      	b.n	80054fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	6812      	ldr	r2, [r2, #0]
 8005504:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005508:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800550c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68da      	ldr	r2, [r3, #12]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800551c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	691a      	ldr	r2, [r3, #16]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	430a      	orrs	r2, r1
 8005536:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	69d9      	ldr	r1, [r3, #28]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a1a      	ldr	r2, [r3, #32]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	430a      	orrs	r2, r1
 8005546:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f042 0201 	orr.w	r2, r2, #1
 8005556:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2220      	movs	r2, #32
 8005562:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3708      	adds	r7, #8
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800557e:	b580      	push	{r7, lr}
 8005580:	b082      	sub	sp, #8
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d101      	bne.n	8005590 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e021      	b.n	80055d4 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2224      	movs	r2, #36	@ 0x24
 8005594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 0201 	bic.w	r2, r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7fe fa8b 	bl	8003ac4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b088      	sub	sp, #32
 80055e0:	af02      	add	r7, sp, #8
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	4608      	mov	r0, r1
 80055e6:	4611      	mov	r1, r2
 80055e8:	461a      	mov	r2, r3
 80055ea:	4603      	mov	r3, r0
 80055ec:	817b      	strh	r3, [r7, #10]
 80055ee:	460b      	mov	r3, r1
 80055f0:	813b      	strh	r3, [r7, #8]
 80055f2:	4613      	mov	r3, r2
 80055f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b20      	cmp	r3, #32
 8005600:	f040 80f9 	bne.w	80057f6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005604:	6a3b      	ldr	r3, [r7, #32]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d002      	beq.n	8005610 <HAL_I2C_Mem_Write+0x34>
 800560a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800560c:	2b00      	cmp	r3, #0
 800560e:	d105      	bne.n	800561c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005616:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e0ed      	b.n	80057f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005622:	2b01      	cmp	r3, #1
 8005624:	d101      	bne.n	800562a <HAL_I2C_Mem_Write+0x4e>
 8005626:	2302      	movs	r3, #2
 8005628:	e0e6      	b.n	80057f8 <HAL_I2C_Mem_Write+0x21c>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005632:	f7ff f8f3 	bl	800481c <HAL_GetTick>
 8005636:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	2319      	movs	r3, #25
 800563e:	2201      	movs	r2, #1
 8005640:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 fac3 	bl	8005bd0 <I2C_WaitOnFlagUntilTimeout>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e0d1      	b.n	80057f8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2221      	movs	r2, #33	@ 0x21
 8005658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2240      	movs	r2, #64	@ 0x40
 8005660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6a3a      	ldr	r2, [r7, #32]
 800566e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005674:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800567c:	88f8      	ldrh	r0, [r7, #6]
 800567e:	893a      	ldrh	r2, [r7, #8]
 8005680:	8979      	ldrh	r1, [r7, #10]
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	9301      	str	r3, [sp, #4]
 8005686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	4603      	mov	r3, r0
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 f9d3 	bl	8005a38 <I2C_RequestMemoryWrite>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d005      	beq.n	80056a4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e0a9      	b.n	80057f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	2bff      	cmp	r3, #255	@ 0xff
 80056ac:	d90e      	bls.n	80056cc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	22ff      	movs	r2, #255	@ 0xff
 80056b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	8979      	ldrh	r1, [r7, #10]
 80056bc:	2300      	movs	r3, #0
 80056be:	9300      	str	r3, [sp, #0]
 80056c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 fc47 	bl	8005f58 <I2C_TransferConfig>
 80056ca:	e00f      	b.n	80056ec <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056da:	b2da      	uxtb	r2, r3
 80056dc:	8979      	ldrh	r1, [r7, #10]
 80056de:	2300      	movs	r3, #0
 80056e0:	9300      	str	r3, [sp, #0]
 80056e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056e6:	68f8      	ldr	r0, [r7, #12]
 80056e8:	f000 fc36 	bl	8005f58 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 fac6 	bl	8005c82 <I2C_WaitOnTXISFlagUntilTimeout>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e07b      	b.n	80057f8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005704:	781a      	ldrb	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800571a:	b29b      	uxth	r3, r3
 800571c:	3b01      	subs	r3, #1
 800571e:	b29a      	uxth	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d034      	beq.n	80057a4 <HAL_I2C_Mem_Write+0x1c8>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800573e:	2b00      	cmp	r3, #0
 8005740:	d130      	bne.n	80057a4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005748:	2200      	movs	r2, #0
 800574a:	2180      	movs	r1, #128	@ 0x80
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	f000 fa3f 	bl	8005bd0 <I2C_WaitOnFlagUntilTimeout>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d001      	beq.n	800575c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e04d      	b.n	80057f8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005760:	b29b      	uxth	r3, r3
 8005762:	2bff      	cmp	r3, #255	@ 0xff
 8005764:	d90e      	bls.n	8005784 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	22ff      	movs	r2, #255	@ 0xff
 800576a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005770:	b2da      	uxtb	r2, r3
 8005772:	8979      	ldrh	r1, [r7, #10]
 8005774:	2300      	movs	r3, #0
 8005776:	9300      	str	r3, [sp, #0]
 8005778:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 fbeb 	bl	8005f58 <I2C_TransferConfig>
 8005782:	e00f      	b.n	80057a4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005788:	b29a      	uxth	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005792:	b2da      	uxtb	r2, r3
 8005794:	8979      	ldrh	r1, [r7, #10]
 8005796:	2300      	movs	r3, #0
 8005798:	9300      	str	r3, [sp, #0]
 800579a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f000 fbda 	bl	8005f58 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d19e      	bne.n	80056ec <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f000 faac 	bl	8005d10 <I2C_WaitOnSTOPFlagUntilTimeout>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e01a      	b.n	80057f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2220      	movs	r2, #32
 80057c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6859      	ldr	r1, [r3, #4]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005800 <HAL_I2C_Mem_Write+0x224>)
 80057d6:	400b      	ands	r3, r1
 80057d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2220      	movs	r2, #32
 80057de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057f2:	2300      	movs	r3, #0
 80057f4:	e000      	b.n	80057f8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80057f6:	2302      	movs	r3, #2
  }
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3718      	adds	r7, #24
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	fe00e800 	.word	0xfe00e800

08005804 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b088      	sub	sp, #32
 8005808:	af02      	add	r7, sp, #8
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	4608      	mov	r0, r1
 800580e:	4611      	mov	r1, r2
 8005810:	461a      	mov	r2, r3
 8005812:	4603      	mov	r3, r0
 8005814:	817b      	strh	r3, [r7, #10]
 8005816:	460b      	mov	r3, r1
 8005818:	813b      	strh	r3, [r7, #8]
 800581a:	4613      	mov	r3, r2
 800581c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b20      	cmp	r3, #32
 8005828:	f040 80fd 	bne.w	8005a26 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d002      	beq.n	8005838 <HAL_I2C_Mem_Read+0x34>
 8005832:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005834:	2b00      	cmp	r3, #0
 8005836:	d105      	bne.n	8005844 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800583e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e0f1      	b.n	8005a28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800584a:	2b01      	cmp	r3, #1
 800584c:	d101      	bne.n	8005852 <HAL_I2C_Mem_Read+0x4e>
 800584e:	2302      	movs	r3, #2
 8005850:	e0ea      	b.n	8005a28 <HAL_I2C_Mem_Read+0x224>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800585a:	f7fe ffdf 	bl	800481c <HAL_GetTick>
 800585e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	9300      	str	r3, [sp, #0]
 8005864:	2319      	movs	r3, #25
 8005866:	2201      	movs	r2, #1
 8005868:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f9af 	bl	8005bd0 <I2C_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e0d5      	b.n	8005a28 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2222      	movs	r2, #34	@ 0x22
 8005880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2240      	movs	r2, #64	@ 0x40
 8005888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6a3a      	ldr	r2, [r7, #32]
 8005896:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800589c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058a4:	88f8      	ldrh	r0, [r7, #6]
 80058a6:	893a      	ldrh	r2, [r7, #8]
 80058a8:	8979      	ldrh	r1, [r7, #10]
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	9301      	str	r3, [sp, #4]
 80058ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	4603      	mov	r3, r0
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 f913 	bl	8005ae0 <I2C_RequestMemoryRead>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d005      	beq.n	80058cc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e0ad      	b.n	8005a28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	2bff      	cmp	r3, #255	@ 0xff
 80058d4:	d90e      	bls.n	80058f4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	22ff      	movs	r2, #255	@ 0xff
 80058da:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	8979      	ldrh	r1, [r7, #10]
 80058e4:	4b52      	ldr	r3, [pc, #328]	@ (8005a30 <HAL_I2C_Mem_Read+0x22c>)
 80058e6:	9300      	str	r3, [sp, #0]
 80058e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f000 fb33 	bl	8005f58 <I2C_TransferConfig>
 80058f2:	e00f      	b.n	8005914 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005902:	b2da      	uxtb	r2, r3
 8005904:	8979      	ldrh	r1, [r7, #10]
 8005906:	4b4a      	ldr	r3, [pc, #296]	@ (8005a30 <HAL_I2C_Mem_Read+0x22c>)
 8005908:	9300      	str	r3, [sp, #0]
 800590a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800590e:	68f8      	ldr	r0, [r7, #12]
 8005910:	f000 fb22 	bl	8005f58 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	9300      	str	r3, [sp, #0]
 8005918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800591a:	2200      	movs	r2, #0
 800591c:	2104      	movs	r1, #4
 800591e:	68f8      	ldr	r0, [r7, #12]
 8005920:	f000 f956 	bl	8005bd0 <I2C_WaitOnFlagUntilTimeout>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d001      	beq.n	800592e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e07c      	b.n	8005a28 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005940:	1c5a      	adds	r2, r3, #1
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800594a:	3b01      	subs	r3, #1
 800594c:	b29a      	uxth	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005956:	b29b      	uxth	r3, r3
 8005958:	3b01      	subs	r3, #1
 800595a:	b29a      	uxth	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005964:	b29b      	uxth	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d034      	beq.n	80059d4 <HAL_I2C_Mem_Read+0x1d0>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800596e:	2b00      	cmp	r3, #0
 8005970:	d130      	bne.n	80059d4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005978:	2200      	movs	r2, #0
 800597a:	2180      	movs	r1, #128	@ 0x80
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f000 f927 	bl	8005bd0 <I2C_WaitOnFlagUntilTimeout>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d001      	beq.n	800598c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e04d      	b.n	8005a28 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005990:	b29b      	uxth	r3, r3
 8005992:	2bff      	cmp	r3, #255	@ 0xff
 8005994:	d90e      	bls.n	80059b4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	22ff      	movs	r2, #255	@ 0xff
 800599a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	8979      	ldrh	r1, [r7, #10]
 80059a4:	2300      	movs	r3, #0
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f000 fad3 	bl	8005f58 <I2C_TransferConfig>
 80059b2:	e00f      	b.n	80059d4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059c2:	b2da      	uxtb	r2, r3
 80059c4:	8979      	ldrh	r1, [r7, #10]
 80059c6:	2300      	movs	r3, #0
 80059c8:	9300      	str	r3, [sp, #0]
 80059ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f000 fac2 	bl	8005f58 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059d8:	b29b      	uxth	r3, r3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d19a      	bne.n	8005914 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f000 f994 	bl	8005d10 <I2C_WaitOnSTOPFlagUntilTimeout>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d001      	beq.n	80059f2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e01a      	b.n	8005a28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2220      	movs	r2, #32
 80059f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6859      	ldr	r1, [r3, #4]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	4b0b      	ldr	r3, [pc, #44]	@ (8005a34 <HAL_I2C_Mem_Read+0x230>)
 8005a06:	400b      	ands	r3, r1
 8005a08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a22:	2300      	movs	r3, #0
 8005a24:	e000      	b.n	8005a28 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005a26:	2302      	movs	r3, #2
  }
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3718      	adds	r7, #24
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	80002400 	.word	0x80002400
 8005a34:	fe00e800 	.word	0xfe00e800

08005a38 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af02      	add	r7, sp, #8
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	4608      	mov	r0, r1
 8005a42:	4611      	mov	r1, r2
 8005a44:	461a      	mov	r2, r3
 8005a46:	4603      	mov	r3, r0
 8005a48:	817b      	strh	r3, [r7, #10]
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	813b      	strh	r3, [r7, #8]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005a52:	88fb      	ldrh	r3, [r7, #6]
 8005a54:	b2da      	uxtb	r2, r3
 8005a56:	8979      	ldrh	r1, [r7, #10]
 8005a58:	4b20      	ldr	r3, [pc, #128]	@ (8005adc <I2C_RequestMemoryWrite+0xa4>)
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 fa79 	bl	8005f58 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a66:	69fa      	ldr	r2, [r7, #28]
 8005a68:	69b9      	ldr	r1, [r7, #24]
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f000 f909 	bl	8005c82 <I2C_WaitOnTXISFlagUntilTimeout>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e02c      	b.n	8005ad4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a7a:	88fb      	ldrh	r3, [r7, #6]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d105      	bne.n	8005a8c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a80:	893b      	ldrh	r3, [r7, #8]
 8005a82:	b2da      	uxtb	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a8a:	e015      	b.n	8005ab8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005a8c:	893b      	ldrh	r3, [r7, #8]
 8005a8e:	0a1b      	lsrs	r3, r3, #8
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	b2da      	uxtb	r2, r3
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a9a:	69fa      	ldr	r2, [r7, #28]
 8005a9c:	69b9      	ldr	r1, [r7, #24]
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 f8ef 	bl	8005c82 <I2C_WaitOnTXISFlagUntilTimeout>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e012      	b.n	8005ad4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005aae:	893b      	ldrh	r3, [r7, #8]
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	2180      	movs	r1, #128	@ 0x80
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 f884 	bl	8005bd0 <I2C_WaitOnFlagUntilTimeout>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d001      	beq.n	8005ad2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e000      	b.n	8005ad4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	80002000 	.word	0x80002000

08005ae0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af02      	add	r7, sp, #8
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	4608      	mov	r0, r1
 8005aea:	4611      	mov	r1, r2
 8005aec:	461a      	mov	r2, r3
 8005aee:	4603      	mov	r3, r0
 8005af0:	817b      	strh	r3, [r7, #10]
 8005af2:	460b      	mov	r3, r1
 8005af4:	813b      	strh	r3, [r7, #8]
 8005af6:	4613      	mov	r3, r2
 8005af8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005afa:	88fb      	ldrh	r3, [r7, #6]
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	8979      	ldrh	r1, [r7, #10]
 8005b00:	4b20      	ldr	r3, [pc, #128]	@ (8005b84 <I2C_RequestMemoryRead+0xa4>)
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	2300      	movs	r3, #0
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 fa26 	bl	8005f58 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b0c:	69fa      	ldr	r2, [r7, #28]
 8005b0e:	69b9      	ldr	r1, [r7, #24]
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f000 f8b6 	bl	8005c82 <I2C_WaitOnTXISFlagUntilTimeout>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e02c      	b.n	8005b7a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b20:	88fb      	ldrh	r3, [r7, #6]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d105      	bne.n	8005b32 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005b26:	893b      	ldrh	r3, [r7, #8]
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b30:	e015      	b.n	8005b5e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005b32:	893b      	ldrh	r3, [r7, #8]
 8005b34:	0a1b      	lsrs	r3, r3, #8
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	b2da      	uxtb	r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b40:	69fa      	ldr	r2, [r7, #28]
 8005b42:	69b9      	ldr	r1, [r7, #24]
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	f000 f89c 	bl	8005c82 <I2C_WaitOnTXISFlagUntilTimeout>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e012      	b.n	8005b7a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005b54:	893b      	ldrh	r3, [r7, #8]
 8005b56:	b2da      	uxtb	r2, r3
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	2200      	movs	r2, #0
 8005b66:	2140      	movs	r1, #64	@ 0x40
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f000 f831 	bl	8005bd0 <I2C_WaitOnFlagUntilTimeout>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d001      	beq.n	8005b78 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e000      	b.n	8005b7a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3710      	adds	r7, #16
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	80002000 	.word	0x80002000

08005b88 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d103      	bne.n	8005ba6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	f003 0301 	and.w	r3, r3, #1
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d007      	beq.n	8005bc4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	699a      	ldr	r2, [r3, #24]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f042 0201 	orr.w	r2, r2, #1
 8005bc2:	619a      	str	r2, [r3, #24]
  }
}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	603b      	str	r3, [r7, #0]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005be0:	e03b      	b.n	8005c5a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	6839      	ldr	r1, [r7, #0]
 8005be6:	68f8      	ldr	r0, [r7, #12]
 8005be8:	f000 f8d6 	bl	8005d98 <I2C_IsErrorOccurred>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d001      	beq.n	8005bf6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e041      	b.n	8005c7a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bfc:	d02d      	beq.n	8005c5a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bfe:	f7fe fe0d 	bl	800481c <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	683a      	ldr	r2, [r7, #0]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d302      	bcc.n	8005c14 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d122      	bne.n	8005c5a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	699a      	ldr	r2, [r3, #24]
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	68ba      	ldr	r2, [r7, #8]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	bf0c      	ite	eq
 8005c24:	2301      	moveq	r3, #1
 8005c26:	2300      	movne	r3, #0
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	79fb      	ldrb	r3, [r7, #7]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d113      	bne.n	8005c5a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c36:	f043 0220 	orr.w	r2, r3, #32
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2220      	movs	r2, #32
 8005c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e00f      	b.n	8005c7a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	699a      	ldr	r2, [r3, #24]
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	4013      	ands	r3, r2
 8005c64:	68ba      	ldr	r2, [r7, #8]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	bf0c      	ite	eq
 8005c6a:	2301      	moveq	r3, #1
 8005c6c:	2300      	movne	r3, #0
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	461a      	mov	r2, r3
 8005c72:	79fb      	ldrb	r3, [r7, #7]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d0b4      	beq.n	8005be2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3710      	adds	r7, #16
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}

08005c82 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b084      	sub	sp, #16
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	60f8      	str	r0, [r7, #12]
 8005c8a:	60b9      	str	r1, [r7, #8]
 8005c8c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005c8e:	e033      	b.n	8005cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	68b9      	ldr	r1, [r7, #8]
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f000 f87f 	bl	8005d98 <I2C_IsErrorOccurred>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d001      	beq.n	8005ca4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e031      	b.n	8005d08 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005caa:	d025      	beq.n	8005cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cac:	f7fe fdb6 	bl	800481c <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d302      	bcc.n	8005cc2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d11a      	bne.n	8005cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	699b      	ldr	r3, [r3, #24]
 8005cc8:	f003 0302 	and.w	r3, r3, #2
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	d013      	beq.n	8005cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cd4:	f043 0220 	orr.w	r2, r3, #32
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2220      	movs	r2, #32
 8005ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e007      	b.n	8005d08 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d1c4      	bne.n	8005c90 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d1c:	e02f      	b.n	8005d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	68b9      	ldr	r1, [r7, #8]
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	f000 f838 	bl	8005d98 <I2C_IsErrorOccurred>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d001      	beq.n	8005d32 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e02d      	b.n	8005d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d32:	f7fe fd73 	bl	800481c <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d302      	bcc.n	8005d48 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d11a      	bne.n	8005d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	699b      	ldr	r3, [r3, #24]
 8005d4e:	f003 0320 	and.w	r3, r3, #32
 8005d52:	2b20      	cmp	r3, #32
 8005d54:	d013      	beq.n	8005d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5a:	f043 0220 	orr.w	r2, r3, #32
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2220      	movs	r2, #32
 8005d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e007      	b.n	8005d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	f003 0320 	and.w	r3, r3, #32
 8005d88:	2b20      	cmp	r3, #32
 8005d8a:	d1c8      	bne.n	8005d1e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
	...

08005d98 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b08a      	sub	sp, #40	@ 0x28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005da4:	2300      	movs	r3, #0
 8005da6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	699b      	ldr	r3, [r3, #24]
 8005db0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005db2:	2300      	movs	r3, #0
 8005db4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	f003 0310 	and.w	r3, r3, #16
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d068      	beq.n	8005e96 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2210      	movs	r2, #16
 8005dca:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005dcc:	e049      	b.n	8005e62 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd4:	d045      	beq.n	8005e62 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005dd6:	f7fe fd21 	bl	800481c <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d302      	bcc.n	8005dec <I2C_IsErrorOccurred+0x54>
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d13a      	bne.n	8005e62 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005df6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005dfe:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e0e:	d121      	bne.n	8005e54 <I2C_IsErrorOccurred+0xbc>
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e16:	d01d      	beq.n	8005e54 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005e18:	7cfb      	ldrb	r3, [r7, #19]
 8005e1a:	2b20      	cmp	r3, #32
 8005e1c:	d01a      	beq.n	8005e54 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	685a      	ldr	r2, [r3, #4]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e2c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005e2e:	f7fe fcf5 	bl	800481c <HAL_GetTick>
 8005e32:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e34:	e00e      	b.n	8005e54 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005e36:	f7fe fcf1 	bl	800481c <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b19      	cmp	r3, #25
 8005e42:	d907      	bls.n	8005e54 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005e44:	6a3b      	ldr	r3, [r7, #32]
 8005e46:	f043 0320 	orr.w	r3, r3, #32
 8005e4a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005e52:	e006      	b.n	8005e62 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	699b      	ldr	r3, [r3, #24]
 8005e5a:	f003 0320 	and.w	r3, r3, #32
 8005e5e:	2b20      	cmp	r3, #32
 8005e60:	d1e9      	bne.n	8005e36 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	699b      	ldr	r3, [r3, #24]
 8005e68:	f003 0320 	and.w	r3, r3, #32
 8005e6c:	2b20      	cmp	r3, #32
 8005e6e:	d003      	beq.n	8005e78 <I2C_IsErrorOccurred+0xe0>
 8005e70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d0aa      	beq.n	8005dce <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005e78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d103      	bne.n	8005e88 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2220      	movs	r2, #32
 8005e86:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005e88:	6a3b      	ldr	r3, [r7, #32]
 8005e8a:	f043 0304 	orr.w	r3, r3, #4
 8005e8e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00b      	beq.n	8005ec0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005ea8:	6a3b      	ldr	r3, [r7, #32]
 8005eaa:	f043 0301 	orr.w	r3, r3, #1
 8005eae:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005eb8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00b      	beq.n	8005ee2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005eca:	6a3b      	ldr	r3, [r7, #32]
 8005ecc:	f043 0308 	orr.w	r3, r3, #8
 8005ed0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005eda:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005ee2:	69bb      	ldr	r3, [r7, #24]
 8005ee4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00b      	beq.n	8005f04 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005eec:	6a3b      	ldr	r3, [r7, #32]
 8005eee:	f043 0302 	orr.w	r3, r3, #2
 8005ef2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005efc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d01c      	beq.n	8005f46 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f7ff fe3b 	bl	8005b88 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6859      	ldr	r1, [r3, #4]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8005f54 <I2C_IsErrorOccurred+0x1bc>)
 8005f1e:	400b      	ands	r3, r1
 8005f20:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2220      	movs	r2, #32
 8005f32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005f46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3728      	adds	r7, #40	@ 0x28
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	fe00e800 	.word	0xfe00e800

08005f58 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	607b      	str	r3, [r7, #4]
 8005f62:	460b      	mov	r3, r1
 8005f64:	817b      	strh	r3, [r7, #10]
 8005f66:	4613      	mov	r3, r2
 8005f68:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005f6a:	897b      	ldrh	r3, [r7, #10]
 8005f6c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005f70:	7a7b      	ldrb	r3, [r7, #9]
 8005f72:	041b      	lsls	r3, r3, #16
 8005f74:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005f78:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005f7e:	6a3b      	ldr	r3, [r7, #32]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f86:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	0d5b      	lsrs	r3, r3, #21
 8005f92:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005f96:	4b08      	ldr	r3, [pc, #32]	@ (8005fb8 <I2C_TransferConfig+0x60>)
 8005f98:	430b      	orrs	r3, r1
 8005f9a:	43db      	mvns	r3, r3
 8005f9c:	ea02 0103 	and.w	r1, r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	697a      	ldr	r2, [r7, #20]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005faa:	bf00      	nop
 8005fac:	371c      	adds	r7, #28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	03ff63ff 	.word	0x03ff63ff

08005fbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b20      	cmp	r3, #32
 8005fd0:	d138      	bne.n	8006044 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d101      	bne.n	8005fe0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	e032      	b.n	8006046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2224      	movs	r2, #36	@ 0x24
 8005fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f022 0201 	bic.w	r2, r2, #1
 8005ffe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800600e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	6819      	ldr	r1, [r3, #0]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f042 0201 	orr.w	r2, r2, #1
 800602e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2220      	movs	r2, #32
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006040:	2300      	movs	r3, #0
 8006042:	e000      	b.n	8006046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006044:	2302      	movs	r3, #2
  }
}
 8006046:	4618      	mov	r0, r3
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr

08006052 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006052:	b480      	push	{r7}
 8006054:	b085      	sub	sp, #20
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
 800605a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b20      	cmp	r3, #32
 8006066:	d139      	bne.n	80060dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800606e:	2b01      	cmp	r3, #1
 8006070:	d101      	bne.n	8006076 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006072:	2302      	movs	r3, #2
 8006074:	e033      	b.n	80060de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2224      	movs	r2, #36	@ 0x24
 8006082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 0201 	bic.w	r2, r2, #1
 8006094:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80060a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	021b      	lsls	r3, r3, #8
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f042 0201 	orr.w	r2, r2, #1
 80060c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2220      	movs	r2, #32
 80060cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80060d8:	2300      	movs	r3, #0
 80060da:	e000      	b.n	80060de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80060dc:	2302      	movs	r3, #2
  }
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3714      	adds	r7, #20
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
	...

080060ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d141      	bne.n	800617e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80060fa:	4b4b      	ldr	r3, [pc, #300]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006106:	d131      	bne.n	800616c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006108:	4b47      	ldr	r3, [pc, #284]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800610a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800610e:	4a46      	ldr	r2, [pc, #280]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006110:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006114:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006118:	4b43      	ldr	r3, [pc, #268]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006120:	4a41      	ldr	r2, [pc, #260]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006122:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006126:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006128:	4b40      	ldr	r3, [pc, #256]	@ (800622c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2232      	movs	r2, #50	@ 0x32
 800612e:	fb02 f303 	mul.w	r3, r2, r3
 8006132:	4a3f      	ldr	r2, [pc, #252]	@ (8006230 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006134:	fba2 2303 	umull	r2, r3, r2, r3
 8006138:	0c9b      	lsrs	r3, r3, #18
 800613a:	3301      	adds	r3, #1
 800613c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800613e:	e002      	b.n	8006146 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	3b01      	subs	r3, #1
 8006144:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006146:	4b38      	ldr	r3, [pc, #224]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800614e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006152:	d102      	bne.n	800615a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1f2      	bne.n	8006140 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800615a:	4b33      	ldr	r3, [pc, #204]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006166:	d158      	bne.n	800621a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e057      	b.n	800621c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800616c:	4b2e      	ldr	r3, [pc, #184]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800616e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006172:	4a2d      	ldr	r2, [pc, #180]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006178:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800617c:	e04d      	b.n	800621a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006184:	d141      	bne.n	800620a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006186:	4b28      	ldr	r3, [pc, #160]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800618e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006192:	d131      	bne.n	80061f8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006194:	4b24      	ldr	r3, [pc, #144]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800619a:	4a23      	ldr	r2, [pc, #140]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800619c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80061a4:	4b20      	ldr	r3, [pc, #128]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80061ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80061b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80061b4:	4b1d      	ldr	r3, [pc, #116]	@ (800622c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2232      	movs	r2, #50	@ 0x32
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
 80061be:	4a1c      	ldr	r2, [pc, #112]	@ (8006230 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80061c0:	fba2 2303 	umull	r2, r3, r2, r3
 80061c4:	0c9b      	lsrs	r3, r3, #18
 80061c6:	3301      	adds	r3, #1
 80061c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80061ca:	e002      	b.n	80061d2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	3b01      	subs	r3, #1
 80061d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80061d2:	4b15      	ldr	r3, [pc, #84]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061de:	d102      	bne.n	80061e6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1f2      	bne.n	80061cc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80061e6:	4b10      	ldr	r3, [pc, #64]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061f2:	d112      	bne.n	800621a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80061f4:	2303      	movs	r3, #3
 80061f6:	e011      	b.n	800621c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80061f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80061fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061fe:	4a0a      	ldr	r2, [pc, #40]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006204:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006208:	e007      	b.n	800621a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800620a:	4b07      	ldr	r3, [pc, #28]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006212:	4a05      	ldr	r2, [pc, #20]	@ (8006228 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006214:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006218:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	40007000 	.word	0x40007000
 800622c:	20000000 	.word	0x20000000
 8006230:	431bde83 	.word	0x431bde83

08006234 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006234:	b480      	push	{r7}
 8006236:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006238:	4b05      	ldr	r3, [pc, #20]	@ (8006250 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	4a04      	ldr	r2, [pc, #16]	@ (8006250 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800623e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006242:	6093      	str	r3, [r2, #8]
}
 8006244:	bf00      	nop
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	40007000 	.word	0x40007000

08006254 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b088      	sub	sp, #32
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d101      	bne.n	8006266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e2fe      	b.n	8006864 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b00      	cmp	r3, #0
 8006270:	d075      	beq.n	800635e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006272:	4b97      	ldr	r3, [pc, #604]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 030c 	and.w	r3, r3, #12
 800627a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800627c:	4b94      	ldr	r3, [pc, #592]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f003 0303 	and.w	r3, r3, #3
 8006284:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	2b0c      	cmp	r3, #12
 800628a:	d102      	bne.n	8006292 <HAL_RCC_OscConfig+0x3e>
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	2b03      	cmp	r3, #3
 8006290:	d002      	beq.n	8006298 <HAL_RCC_OscConfig+0x44>
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	2b08      	cmp	r3, #8
 8006296:	d10b      	bne.n	80062b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006298:	4b8d      	ldr	r3, [pc, #564]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d05b      	beq.n	800635c <HAL_RCC_OscConfig+0x108>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d157      	bne.n	800635c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e2d9      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062b8:	d106      	bne.n	80062c8 <HAL_RCC_OscConfig+0x74>
 80062ba:	4b85      	ldr	r3, [pc, #532]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a84      	ldr	r2, [pc, #528]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	e01d      	b.n	8006304 <HAL_RCC_OscConfig+0xb0>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062d0:	d10c      	bne.n	80062ec <HAL_RCC_OscConfig+0x98>
 80062d2:	4b7f      	ldr	r3, [pc, #508]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a7e      	ldr	r2, [pc, #504]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	4b7c      	ldr	r3, [pc, #496]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a7b      	ldr	r2, [pc, #492]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062e8:	6013      	str	r3, [r2, #0]
 80062ea:	e00b      	b.n	8006304 <HAL_RCC_OscConfig+0xb0>
 80062ec:	4b78      	ldr	r3, [pc, #480]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a77      	ldr	r2, [pc, #476]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062f6:	6013      	str	r3, [r2, #0]
 80062f8:	4b75      	ldr	r3, [pc, #468]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a74      	ldr	r2, [pc, #464]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80062fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d013      	beq.n	8006334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800630c:	f7fe fa86 	bl	800481c <HAL_GetTick>
 8006310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006312:	e008      	b.n	8006326 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006314:	f7fe fa82 	bl	800481c <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	2b64      	cmp	r3, #100	@ 0x64
 8006320:	d901      	bls.n	8006326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e29e      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006326:	4b6a      	ldr	r3, [pc, #424]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d0f0      	beq.n	8006314 <HAL_RCC_OscConfig+0xc0>
 8006332:	e014      	b.n	800635e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006334:	f7fe fa72 	bl	800481c <HAL_GetTick>
 8006338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800633a:	e008      	b.n	800634e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800633c:	f7fe fa6e 	bl	800481c <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	2b64      	cmp	r3, #100	@ 0x64
 8006348:	d901      	bls.n	800634e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e28a      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800634e:	4b60      	ldr	r3, [pc, #384]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1f0      	bne.n	800633c <HAL_RCC_OscConfig+0xe8>
 800635a:	e000      	b.n	800635e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800635c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0302 	and.w	r3, r3, #2
 8006366:	2b00      	cmp	r3, #0
 8006368:	d075      	beq.n	8006456 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800636a:	4b59      	ldr	r3, [pc, #356]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f003 030c 	and.w	r3, r3, #12
 8006372:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006374:	4b56      	ldr	r3, [pc, #344]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f003 0303 	and.w	r3, r3, #3
 800637c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	2b0c      	cmp	r3, #12
 8006382:	d102      	bne.n	800638a <HAL_RCC_OscConfig+0x136>
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	2b02      	cmp	r3, #2
 8006388:	d002      	beq.n	8006390 <HAL_RCC_OscConfig+0x13c>
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	2b04      	cmp	r3, #4
 800638e:	d11f      	bne.n	80063d0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006390:	4b4f      	ldr	r3, [pc, #316]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006398:	2b00      	cmp	r3, #0
 800639a:	d005      	beq.n	80063a8 <HAL_RCC_OscConfig+0x154>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e25d      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063a8:	4b49      	ldr	r3, [pc, #292]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	061b      	lsls	r3, r3, #24
 80063b6:	4946      	ldr	r1, [pc, #280]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80063bc:	4b45      	ldr	r3, [pc, #276]	@ (80064d4 <HAL_RCC_OscConfig+0x280>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4618      	mov	r0, r3
 80063c2:	f7fd fc6d 	bl	8003ca0 <HAL_InitTick>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d043      	beq.n	8006454 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e249      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d023      	beq.n	8006420 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063d8:	4b3d      	ldr	r3, [pc, #244]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a3c      	ldr	r2, [pc, #240]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80063de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e4:	f7fe fa1a 	bl	800481c <HAL_GetTick>
 80063e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063ea:	e008      	b.n	80063fe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063ec:	f7fe fa16 	bl	800481c <HAL_GetTick>
 80063f0:	4602      	mov	r2, r0
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d901      	bls.n	80063fe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80063fa:	2303      	movs	r3, #3
 80063fc:	e232      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063fe:	4b34      	ldr	r3, [pc, #208]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006406:	2b00      	cmp	r3, #0
 8006408:	d0f0      	beq.n	80063ec <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800640a:	4b31      	ldr	r3, [pc, #196]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	061b      	lsls	r3, r3, #24
 8006418:	492d      	ldr	r1, [pc, #180]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 800641a:	4313      	orrs	r3, r2
 800641c:	604b      	str	r3, [r1, #4]
 800641e:	e01a      	b.n	8006456 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006420:	4b2b      	ldr	r3, [pc, #172]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a2a      	ldr	r2, [pc, #168]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006426:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800642a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800642c:	f7fe f9f6 	bl	800481c <HAL_GetTick>
 8006430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006432:	e008      	b.n	8006446 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006434:	f7fe f9f2 	bl	800481c <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	2b02      	cmp	r3, #2
 8006440:	d901      	bls.n	8006446 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e20e      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006446:	4b22      	ldr	r3, [pc, #136]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1f0      	bne.n	8006434 <HAL_RCC_OscConfig+0x1e0>
 8006452:	e000      	b.n	8006456 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006454:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0308 	and.w	r3, r3, #8
 800645e:	2b00      	cmp	r3, #0
 8006460:	d041      	beq.n	80064e6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d01c      	beq.n	80064a4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800646a:	4b19      	ldr	r3, [pc, #100]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 800646c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006470:	4a17      	ldr	r2, [pc, #92]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006472:	f043 0301 	orr.w	r3, r3, #1
 8006476:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800647a:	f7fe f9cf 	bl	800481c <HAL_GetTick>
 800647e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006480:	e008      	b.n	8006494 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006482:	f7fe f9cb 	bl	800481c <HAL_GetTick>
 8006486:	4602      	mov	r2, r0
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	2b02      	cmp	r3, #2
 800648e:	d901      	bls.n	8006494 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e1e7      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006494:	4b0e      	ldr	r3, [pc, #56]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 8006496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800649a:	f003 0302 	and.w	r3, r3, #2
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d0ef      	beq.n	8006482 <HAL_RCC_OscConfig+0x22e>
 80064a2:	e020      	b.n	80064e6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064a4:	4b0a      	ldr	r3, [pc, #40]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80064a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064aa:	4a09      	ldr	r2, [pc, #36]	@ (80064d0 <HAL_RCC_OscConfig+0x27c>)
 80064ac:	f023 0301 	bic.w	r3, r3, #1
 80064b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b4:	f7fe f9b2 	bl	800481c <HAL_GetTick>
 80064b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064ba:	e00d      	b.n	80064d8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064bc:	f7fe f9ae 	bl	800481c <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d906      	bls.n	80064d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e1ca      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
 80064ce:	bf00      	nop
 80064d0:	40021000 	.word	0x40021000
 80064d4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064d8:	4b8c      	ldr	r3, [pc, #560]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80064da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064de:	f003 0302 	and.w	r3, r3, #2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1ea      	bne.n	80064bc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0304 	and.w	r3, r3, #4
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f000 80a6 	beq.w	8006640 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064f4:	2300      	movs	r3, #0
 80064f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80064f8:	4b84      	ldr	r3, [pc, #528]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80064fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <HAL_RCC_OscConfig+0x2b4>
 8006504:	2301      	movs	r3, #1
 8006506:	e000      	b.n	800650a <HAL_RCC_OscConfig+0x2b6>
 8006508:	2300      	movs	r3, #0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00d      	beq.n	800652a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800650e:	4b7f      	ldr	r3, [pc, #508]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006512:	4a7e      	ldr	r2, [pc, #504]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006514:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006518:	6593      	str	r3, [r2, #88]	@ 0x58
 800651a:	4b7c      	ldr	r3, [pc, #496]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 800651c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800651e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006522:	60fb      	str	r3, [r7, #12]
 8006524:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006526:	2301      	movs	r3, #1
 8006528:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800652a:	4b79      	ldr	r3, [pc, #484]	@ (8006710 <HAL_RCC_OscConfig+0x4bc>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006532:	2b00      	cmp	r3, #0
 8006534:	d118      	bne.n	8006568 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006536:	4b76      	ldr	r3, [pc, #472]	@ (8006710 <HAL_RCC_OscConfig+0x4bc>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a75      	ldr	r2, [pc, #468]	@ (8006710 <HAL_RCC_OscConfig+0x4bc>)
 800653c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006540:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006542:	f7fe f96b 	bl	800481c <HAL_GetTick>
 8006546:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006548:	e008      	b.n	800655c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800654a:	f7fe f967 	bl	800481c <HAL_GetTick>
 800654e:	4602      	mov	r2, r0
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	1ad3      	subs	r3, r2, r3
 8006554:	2b02      	cmp	r3, #2
 8006556:	d901      	bls.n	800655c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e183      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800655c:	4b6c      	ldr	r3, [pc, #432]	@ (8006710 <HAL_RCC_OscConfig+0x4bc>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006564:	2b00      	cmp	r3, #0
 8006566:	d0f0      	beq.n	800654a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d108      	bne.n	8006582 <HAL_RCC_OscConfig+0x32e>
 8006570:	4b66      	ldr	r3, [pc, #408]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006576:	4a65      	ldr	r2, [pc, #404]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006578:	f043 0301 	orr.w	r3, r3, #1
 800657c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006580:	e024      	b.n	80065cc <HAL_RCC_OscConfig+0x378>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	2b05      	cmp	r3, #5
 8006588:	d110      	bne.n	80065ac <HAL_RCC_OscConfig+0x358>
 800658a:	4b60      	ldr	r3, [pc, #384]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 800658c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006590:	4a5e      	ldr	r2, [pc, #376]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006592:	f043 0304 	orr.w	r3, r3, #4
 8006596:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800659a:	4b5c      	ldr	r3, [pc, #368]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 800659c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a0:	4a5a      	ldr	r2, [pc, #360]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80065a2:	f043 0301 	orr.w	r3, r3, #1
 80065a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80065aa:	e00f      	b.n	80065cc <HAL_RCC_OscConfig+0x378>
 80065ac:	4b57      	ldr	r3, [pc, #348]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80065ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065b2:	4a56      	ldr	r2, [pc, #344]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80065b4:	f023 0301 	bic.w	r3, r3, #1
 80065b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80065bc:	4b53      	ldr	r3, [pc, #332]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80065be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065c2:	4a52      	ldr	r2, [pc, #328]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80065c4:	f023 0304 	bic.w	r3, r3, #4
 80065c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d016      	beq.n	8006602 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065d4:	f7fe f922 	bl	800481c <HAL_GetTick>
 80065d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065da:	e00a      	b.n	80065f2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065dc:	f7fe f91e 	bl	800481c <HAL_GetTick>
 80065e0:	4602      	mov	r2, r0
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d901      	bls.n	80065f2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e138      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065f2:	4b46      	ldr	r3, [pc, #280]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80065f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d0ed      	beq.n	80065dc <HAL_RCC_OscConfig+0x388>
 8006600:	e015      	b.n	800662e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006602:	f7fe f90b 	bl	800481c <HAL_GetTick>
 8006606:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006608:	e00a      	b.n	8006620 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800660a:	f7fe f907 	bl	800481c <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006618:	4293      	cmp	r3, r2
 800661a:	d901      	bls.n	8006620 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800661c:	2303      	movs	r3, #3
 800661e:	e121      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006620:	4b3a      	ldr	r3, [pc, #232]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1ed      	bne.n	800660a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800662e:	7ffb      	ldrb	r3, [r7, #31]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d105      	bne.n	8006640 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006634:	4b35      	ldr	r3, [pc, #212]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006638:	4a34      	ldr	r2, [pc, #208]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 800663a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800663e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 0320 	and.w	r3, r3, #32
 8006648:	2b00      	cmp	r3, #0
 800664a:	d03c      	beq.n	80066c6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	699b      	ldr	r3, [r3, #24]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d01c      	beq.n	800668e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006654:	4b2d      	ldr	r3, [pc, #180]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006656:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800665a:	4a2c      	ldr	r2, [pc, #176]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 800665c:	f043 0301 	orr.w	r3, r3, #1
 8006660:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006664:	f7fe f8da 	bl	800481c <HAL_GetTick>
 8006668:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800666a:	e008      	b.n	800667e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800666c:	f7fe f8d6 	bl	800481c <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	2b02      	cmp	r3, #2
 8006678:	d901      	bls.n	800667e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e0f2      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800667e:	4b23      	ldr	r3, [pc, #140]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006680:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006684:	f003 0302 	and.w	r3, r3, #2
 8006688:	2b00      	cmp	r3, #0
 800668a:	d0ef      	beq.n	800666c <HAL_RCC_OscConfig+0x418>
 800668c:	e01b      	b.n	80066c6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800668e:	4b1f      	ldr	r3, [pc, #124]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006690:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006694:	4a1d      	ldr	r2, [pc, #116]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 8006696:	f023 0301 	bic.w	r3, r3, #1
 800669a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800669e:	f7fe f8bd 	bl	800481c <HAL_GetTick>
 80066a2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80066a4:	e008      	b.n	80066b8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066a6:	f7fe f8b9 	bl	800481c <HAL_GetTick>
 80066aa:	4602      	mov	r2, r0
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	1ad3      	subs	r3, r2, r3
 80066b0:	2b02      	cmp	r3, #2
 80066b2:	d901      	bls.n	80066b8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80066b4:	2303      	movs	r3, #3
 80066b6:	e0d5      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80066b8:	4b14      	ldr	r3, [pc, #80]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80066ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1ef      	bne.n	80066a6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	f000 80c9 	beq.w	8006862 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066d0:	4b0e      	ldr	r3, [pc, #56]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f003 030c 	and.w	r3, r3, #12
 80066d8:	2b0c      	cmp	r3, #12
 80066da:	f000 8083 	beq.w	80067e4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d15e      	bne.n	80067a4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066e6:	4b09      	ldr	r3, [pc, #36]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a08      	ldr	r2, [pc, #32]	@ (800670c <HAL_RCC_OscConfig+0x4b8>)
 80066ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f2:	f7fe f893 	bl	800481c <HAL_GetTick>
 80066f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066f8:	e00c      	b.n	8006714 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066fa:	f7fe f88f 	bl	800481c <HAL_GetTick>
 80066fe:	4602      	mov	r2, r0
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	2b02      	cmp	r3, #2
 8006706:	d905      	bls.n	8006714 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e0ab      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
 800670c:	40021000 	.word	0x40021000
 8006710:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006714:	4b55      	ldr	r3, [pc, #340]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800671c:	2b00      	cmp	r3, #0
 800671e:	d1ec      	bne.n	80066fa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006720:	4b52      	ldr	r3, [pc, #328]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 8006722:	68da      	ldr	r2, [r3, #12]
 8006724:	4b52      	ldr	r3, [pc, #328]	@ (8006870 <HAL_RCC_OscConfig+0x61c>)
 8006726:	4013      	ands	r3, r2
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	6a11      	ldr	r1, [r2, #32]
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006730:	3a01      	subs	r2, #1
 8006732:	0112      	lsls	r2, r2, #4
 8006734:	4311      	orrs	r1, r2
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800673a:	0212      	lsls	r2, r2, #8
 800673c:	4311      	orrs	r1, r2
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006742:	0852      	lsrs	r2, r2, #1
 8006744:	3a01      	subs	r2, #1
 8006746:	0552      	lsls	r2, r2, #21
 8006748:	4311      	orrs	r1, r2
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800674e:	0852      	lsrs	r2, r2, #1
 8006750:	3a01      	subs	r2, #1
 8006752:	0652      	lsls	r2, r2, #25
 8006754:	4311      	orrs	r1, r2
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800675a:	06d2      	lsls	r2, r2, #27
 800675c:	430a      	orrs	r2, r1
 800675e:	4943      	ldr	r1, [pc, #268]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 8006760:	4313      	orrs	r3, r2
 8006762:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006764:	4b41      	ldr	r3, [pc, #260]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a40      	ldr	r2, [pc, #256]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 800676a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800676e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006770:	4b3e      	ldr	r3, [pc, #248]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	4a3d      	ldr	r2, [pc, #244]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 8006776:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800677a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800677c:	f7fe f84e 	bl	800481c <HAL_GetTick>
 8006780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006782:	e008      	b.n	8006796 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006784:	f7fe f84a 	bl	800481c <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	2b02      	cmp	r3, #2
 8006790:	d901      	bls.n	8006796 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e066      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006796:	4b35      	ldr	r3, [pc, #212]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d0f0      	beq.n	8006784 <HAL_RCC_OscConfig+0x530>
 80067a2:	e05e      	b.n	8006862 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067a4:	4b31      	ldr	r3, [pc, #196]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a30      	ldr	r2, [pc, #192]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 80067aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b0:	f7fe f834 	bl	800481c <HAL_GetTick>
 80067b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067b6:	e008      	b.n	80067ca <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067b8:	f7fe f830 	bl	800481c <HAL_GetTick>
 80067bc:	4602      	mov	r2, r0
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	d901      	bls.n	80067ca <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80067c6:	2303      	movs	r3, #3
 80067c8:	e04c      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067ca:	4b28      	ldr	r3, [pc, #160]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1f0      	bne.n	80067b8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80067d6:	4b25      	ldr	r3, [pc, #148]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	4924      	ldr	r1, [pc, #144]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 80067dc:	4b25      	ldr	r3, [pc, #148]	@ (8006874 <HAL_RCC_OscConfig+0x620>)
 80067de:	4013      	ands	r3, r2
 80067e0:	60cb      	str	r3, [r1, #12]
 80067e2:	e03e      	b.n	8006862 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	69db      	ldr	r3, [r3, #28]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d101      	bne.n	80067f0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e039      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80067f0:	4b1e      	ldr	r3, [pc, #120]	@ (800686c <HAL_RCC_OscConfig+0x618>)
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	f003 0203 	and.w	r2, r3, #3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a1b      	ldr	r3, [r3, #32]
 8006800:	429a      	cmp	r2, r3
 8006802:	d12c      	bne.n	800685e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800680e:	3b01      	subs	r3, #1
 8006810:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006812:	429a      	cmp	r2, r3
 8006814:	d123      	bne.n	800685e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006820:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006822:	429a      	cmp	r2, r3
 8006824:	d11b      	bne.n	800685e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006830:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006832:	429a      	cmp	r2, r3
 8006834:	d113      	bne.n	800685e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006840:	085b      	lsrs	r3, r3, #1
 8006842:	3b01      	subs	r3, #1
 8006844:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006846:	429a      	cmp	r2, r3
 8006848:	d109      	bne.n	800685e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006854:	085b      	lsrs	r3, r3, #1
 8006856:	3b01      	subs	r3, #1
 8006858:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800685a:	429a      	cmp	r2, r3
 800685c:	d001      	beq.n	8006862 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e000      	b.n	8006864 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3720      	adds	r7, #32
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	40021000 	.word	0x40021000
 8006870:	019f800c 	.word	0x019f800c
 8006874:	feeefffc 	.word	0xfeeefffc

08006878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b086      	sub	sp, #24
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006882:	2300      	movs	r3, #0
 8006884:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d101      	bne.n	8006890 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e11e      	b.n	8006ace <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006890:	4b91      	ldr	r3, [pc, #580]	@ (8006ad8 <HAL_RCC_ClockConfig+0x260>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 030f 	and.w	r3, r3, #15
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	429a      	cmp	r2, r3
 800689c:	d910      	bls.n	80068c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800689e:	4b8e      	ldr	r3, [pc, #568]	@ (8006ad8 <HAL_RCC_ClockConfig+0x260>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f023 020f 	bic.w	r2, r3, #15
 80068a6:	498c      	ldr	r1, [pc, #560]	@ (8006ad8 <HAL_RCC_ClockConfig+0x260>)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ae:	4b8a      	ldr	r3, [pc, #552]	@ (8006ad8 <HAL_RCC_ClockConfig+0x260>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 030f 	and.w	r3, r3, #15
 80068b6:	683a      	ldr	r2, [r7, #0]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d001      	beq.n	80068c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e106      	b.n	8006ace <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0301 	and.w	r3, r3, #1
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d073      	beq.n	80069b4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	2b03      	cmp	r3, #3
 80068d2:	d129      	bne.n	8006928 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068d4:	4b81      	ldr	r3, [pc, #516]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d101      	bne.n	80068e4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e0f4      	b.n	8006ace <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80068e4:	f000 f9ce 	bl	8006c84 <RCC_GetSysClockFreqFromPLLSource>
 80068e8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	4a7c      	ldr	r2, [pc, #496]	@ (8006ae0 <HAL_RCC_ClockConfig+0x268>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d93f      	bls.n	8006972 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80068f2:	4b7a      	ldr	r3, [pc, #488]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d009      	beq.n	8006912 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006906:	2b00      	cmp	r3, #0
 8006908:	d033      	beq.n	8006972 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800690e:	2b00      	cmp	r3, #0
 8006910:	d12f      	bne.n	8006972 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006912:	4b72      	ldr	r3, [pc, #456]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800691a:	4a70      	ldr	r2, [pc, #448]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 800691c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006920:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006922:	2380      	movs	r3, #128	@ 0x80
 8006924:	617b      	str	r3, [r7, #20]
 8006926:	e024      	b.n	8006972 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	2b02      	cmp	r3, #2
 800692e:	d107      	bne.n	8006940 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006930:	4b6a      	ldr	r3, [pc, #424]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006938:	2b00      	cmp	r3, #0
 800693a:	d109      	bne.n	8006950 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e0c6      	b.n	8006ace <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006940:	4b66      	ldr	r3, [pc, #408]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006948:	2b00      	cmp	r3, #0
 800694a:	d101      	bne.n	8006950 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e0be      	b.n	8006ace <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006950:	f000 f8ce 	bl	8006af0 <HAL_RCC_GetSysClockFreq>
 8006954:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	4a61      	ldr	r2, [pc, #388]	@ (8006ae0 <HAL_RCC_ClockConfig+0x268>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d909      	bls.n	8006972 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800695e:	4b5f      	ldr	r3, [pc, #380]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006966:	4a5d      	ldr	r2, [pc, #372]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800696c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800696e:	2380      	movs	r3, #128	@ 0x80
 8006970:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006972:	4b5a      	ldr	r3, [pc, #360]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	f023 0203 	bic.w	r2, r3, #3
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	4957      	ldr	r1, [pc, #348]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006980:	4313      	orrs	r3, r2
 8006982:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006984:	f7fd ff4a 	bl	800481c <HAL_GetTick>
 8006988:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800698a:	e00a      	b.n	80069a2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800698c:	f7fd ff46 	bl	800481c <HAL_GetTick>
 8006990:	4602      	mov	r2, r0
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800699a:	4293      	cmp	r3, r2
 800699c:	d901      	bls.n	80069a2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e095      	b.n	8006ace <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069a2:	4b4e      	ldr	r3, [pc, #312]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	f003 020c 	and.w	r2, r3, #12
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d1eb      	bne.n	800698c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0302 	and.w	r3, r3, #2
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d023      	beq.n	8006a08 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 0304 	and.w	r3, r3, #4
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d005      	beq.n	80069d8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069cc:	4b43      	ldr	r3, [pc, #268]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	4a42      	ldr	r2, [pc, #264]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 80069d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80069d6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0308 	and.w	r3, r3, #8
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d007      	beq.n	80069f4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80069e4:	4b3d      	ldr	r3, [pc, #244]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80069ec:	4a3b      	ldr	r2, [pc, #236]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 80069ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80069f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069f4:	4b39      	ldr	r3, [pc, #228]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	4936      	ldr	r1, [pc, #216]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	608b      	str	r3, [r1, #8]
 8006a06:	e008      	b.n	8006a1a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	2b80      	cmp	r3, #128	@ 0x80
 8006a0c:	d105      	bne.n	8006a1a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006a0e:	4b33      	ldr	r3, [pc, #204]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	4a32      	ldr	r2, [pc, #200]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006a14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a18:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ad8 <HAL_RCC_ClockConfig+0x260>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 030f 	and.w	r3, r3, #15
 8006a22:	683a      	ldr	r2, [r7, #0]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d21d      	bcs.n	8006a64 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a28:	4b2b      	ldr	r3, [pc, #172]	@ (8006ad8 <HAL_RCC_ClockConfig+0x260>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f023 020f 	bic.w	r2, r3, #15
 8006a30:	4929      	ldr	r1, [pc, #164]	@ (8006ad8 <HAL_RCC_ClockConfig+0x260>)
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006a38:	f7fd fef0 	bl	800481c <HAL_GetTick>
 8006a3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a3e:	e00a      	b.n	8006a56 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a40:	f7fd feec 	bl	800481c <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d901      	bls.n	8006a56 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006a52:	2303      	movs	r3, #3
 8006a54:	e03b      	b.n	8006ace <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a56:	4b20      	ldr	r3, [pc, #128]	@ (8006ad8 <HAL_RCC_ClockConfig+0x260>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f003 030f 	and.w	r3, r3, #15
 8006a5e:	683a      	ldr	r2, [r7, #0]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d1ed      	bne.n	8006a40 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0304 	and.w	r3, r3, #4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d008      	beq.n	8006a82 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a70:	4b1a      	ldr	r3, [pc, #104]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	4917      	ldr	r1, [pc, #92]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0308 	and.w	r3, r3, #8
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d009      	beq.n	8006aa2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a8e:	4b13      	ldr	r3, [pc, #76]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	00db      	lsls	r3, r3, #3
 8006a9c:	490f      	ldr	r1, [pc, #60]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006aa2:	f000 f825 	bl	8006af0 <HAL_RCC_GetSysClockFreq>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8006adc <HAL_RCC_ClockConfig+0x264>)
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	091b      	lsrs	r3, r3, #4
 8006aae:	f003 030f 	and.w	r3, r3, #15
 8006ab2:	490c      	ldr	r1, [pc, #48]	@ (8006ae4 <HAL_RCC_ClockConfig+0x26c>)
 8006ab4:	5ccb      	ldrb	r3, [r1, r3]
 8006ab6:	f003 031f 	and.w	r3, r3, #31
 8006aba:	fa22 f303 	lsr.w	r3, r2, r3
 8006abe:	4a0a      	ldr	r2, [pc, #40]	@ (8006ae8 <HAL_RCC_ClockConfig+0x270>)
 8006ac0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8006aec <HAL_RCC_ClockConfig+0x274>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f7fd f8ea 	bl	8003ca0 <HAL_InitTick>
 8006acc:	4603      	mov	r3, r0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3718      	adds	r7, #24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	40022000 	.word	0x40022000
 8006adc:	40021000 	.word	0x40021000
 8006ae0:	04c4b400 	.word	0x04c4b400
 8006ae4:	080105a8 	.word	0x080105a8
 8006ae8:	20000000 	.word	0x20000000
 8006aec:	20000004 	.word	0x20000004

08006af0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b087      	sub	sp, #28
 8006af4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006af6:	4b2c      	ldr	r3, [pc, #176]	@ (8006ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 030c 	and.w	r3, r3, #12
 8006afe:	2b04      	cmp	r3, #4
 8006b00:	d102      	bne.n	8006b08 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006b02:	4b2a      	ldr	r3, [pc, #168]	@ (8006bac <HAL_RCC_GetSysClockFreq+0xbc>)
 8006b04:	613b      	str	r3, [r7, #16]
 8006b06:	e047      	b.n	8006b98 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006b08:	4b27      	ldr	r3, [pc, #156]	@ (8006ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f003 030c 	and.w	r3, r3, #12
 8006b10:	2b08      	cmp	r3, #8
 8006b12:	d102      	bne.n	8006b1a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006b14:	4b25      	ldr	r3, [pc, #148]	@ (8006bac <HAL_RCC_GetSysClockFreq+0xbc>)
 8006b16:	613b      	str	r3, [r7, #16]
 8006b18:	e03e      	b.n	8006b98 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006b1a:	4b23      	ldr	r3, [pc, #140]	@ (8006ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	f003 030c 	and.w	r3, r3, #12
 8006b22:	2b0c      	cmp	r3, #12
 8006b24:	d136      	bne.n	8006b94 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006b26:	4b20      	ldr	r3, [pc, #128]	@ (8006ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	f003 0303 	and.w	r3, r3, #3
 8006b2e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006b30:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	091b      	lsrs	r3, r3, #4
 8006b36:	f003 030f 	and.w	r3, r3, #15
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2b03      	cmp	r3, #3
 8006b42:	d10c      	bne.n	8006b5e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006b44:	4a19      	ldr	r2, [pc, #100]	@ (8006bac <HAL_RCC_GetSysClockFreq+0xbc>)
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b4c:	4a16      	ldr	r2, [pc, #88]	@ (8006ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b4e:	68d2      	ldr	r2, [r2, #12]
 8006b50:	0a12      	lsrs	r2, r2, #8
 8006b52:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006b56:	fb02 f303 	mul.w	r3, r2, r3
 8006b5a:	617b      	str	r3, [r7, #20]
      break;
 8006b5c:	e00c      	b.n	8006b78 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006b5e:	4a13      	ldr	r2, [pc, #76]	@ (8006bac <HAL_RCC_GetSysClockFreq+0xbc>)
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b66:	4a10      	ldr	r2, [pc, #64]	@ (8006ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b68:	68d2      	ldr	r2, [r2, #12]
 8006b6a:	0a12      	lsrs	r2, r2, #8
 8006b6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006b70:	fb02 f303 	mul.w	r3, r2, r3
 8006b74:	617b      	str	r3, [r7, #20]
      break;
 8006b76:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006b78:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	0e5b      	lsrs	r3, r3, #25
 8006b7e:	f003 0303 	and.w	r3, r3, #3
 8006b82:	3301      	adds	r3, #1
 8006b84:	005b      	lsls	r3, r3, #1
 8006b86:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b90:	613b      	str	r3, [r7, #16]
 8006b92:	e001      	b.n	8006b98 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006b98:	693b      	ldr	r3, [r7, #16]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	371c      	adds	r7, #28
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	40021000 	.word	0x40021000
 8006bac:	00f42400 	.word	0x00f42400

08006bb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006bb4:	4b03      	ldr	r3, [pc, #12]	@ (8006bc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	20000000 	.word	0x20000000

08006bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006bcc:	f7ff fff0 	bl	8006bb0 <HAL_RCC_GetHCLKFreq>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	4b06      	ldr	r3, [pc, #24]	@ (8006bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	0a1b      	lsrs	r3, r3, #8
 8006bd8:	f003 0307 	and.w	r3, r3, #7
 8006bdc:	4904      	ldr	r1, [pc, #16]	@ (8006bf0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006bde:	5ccb      	ldrb	r3, [r1, r3]
 8006be0:	f003 031f 	and.w	r3, r3, #31
 8006be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	40021000 	.word	0x40021000
 8006bf0:	080105b8 	.word	0x080105b8

08006bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006bf8:	f7ff ffda 	bl	8006bb0 <HAL_RCC_GetHCLKFreq>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	4b06      	ldr	r3, [pc, #24]	@ (8006c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	0adb      	lsrs	r3, r3, #11
 8006c04:	f003 0307 	and.w	r3, r3, #7
 8006c08:	4904      	ldr	r1, [pc, #16]	@ (8006c1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006c0a:	5ccb      	ldrb	r3, [r1, r3]
 8006c0c:	f003 031f 	and.w	r3, r3, #31
 8006c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	40021000 	.word	0x40021000
 8006c1c:	080105b8 	.word	0x080105b8

08006c20 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	220f      	movs	r2, #15
 8006c2e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006c30:	4b12      	ldr	r3, [pc, #72]	@ (8006c7c <HAL_RCC_GetClockConfig+0x5c>)
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f003 0203 	and.w	r2, r3, #3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8006c7c <HAL_RCC_GetClockConfig+0x5c>)
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006c48:	4b0c      	ldr	r3, [pc, #48]	@ (8006c7c <HAL_RCC_GetClockConfig+0x5c>)
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006c54:	4b09      	ldr	r3, [pc, #36]	@ (8006c7c <HAL_RCC_GetClockConfig+0x5c>)
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	08db      	lsrs	r3, r3, #3
 8006c5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006c62:	4b07      	ldr	r3, [pc, #28]	@ (8006c80 <HAL_RCC_GetClockConfig+0x60>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 020f 	and.w	r2, r3, #15
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	601a      	str	r2, [r3, #0]
}
 8006c6e:	bf00      	nop
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	40021000 	.word	0x40021000
 8006c80:	40022000 	.word	0x40022000

08006c84 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b087      	sub	sp, #28
 8006c88:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8006d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006c8c:	68db      	ldr	r3, [r3, #12]
 8006c8e:	f003 0303 	and.w	r3, r3, #3
 8006c92:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006c94:	4b1b      	ldr	r3, [pc, #108]	@ (8006d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	091b      	lsrs	r3, r3, #4
 8006c9a:	f003 030f 	and.w	r3, r3, #15
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	2b03      	cmp	r3, #3
 8006ca6:	d10c      	bne.n	8006cc2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ca8:	4a17      	ldr	r2, [pc, #92]	@ (8006d08 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb0:	4a14      	ldr	r2, [pc, #80]	@ (8006d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006cb2:	68d2      	ldr	r2, [r2, #12]
 8006cb4:	0a12      	lsrs	r2, r2, #8
 8006cb6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006cba:	fb02 f303 	mul.w	r3, r2, r3
 8006cbe:	617b      	str	r3, [r7, #20]
    break;
 8006cc0:	e00c      	b.n	8006cdc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006cc2:	4a11      	ldr	r2, [pc, #68]	@ (8006d08 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cca:	4a0e      	ldr	r2, [pc, #56]	@ (8006d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ccc:	68d2      	ldr	r2, [r2, #12]
 8006cce:	0a12      	lsrs	r2, r2, #8
 8006cd0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006cd4:	fb02 f303 	mul.w	r3, r2, r3
 8006cd8:	617b      	str	r3, [r7, #20]
    break;
 8006cda:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006cdc:	4b09      	ldr	r3, [pc, #36]	@ (8006d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	0e5b      	lsrs	r3, r3, #25
 8006ce2:	f003 0303 	and.w	r3, r3, #3
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006cec:	697a      	ldr	r2, [r7, #20]
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cf4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006cf6:	687b      	ldr	r3, [r7, #4]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	371c      	adds	r7, #28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr
 8006d04:	40021000 	.word	0x40021000
 8006d08:	00f42400 	.word	0x00f42400

08006d0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006d14:	2300      	movs	r3, #0
 8006d16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006d18:	2300      	movs	r3, #0
 8006d1a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	f000 8098 	beq.w	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d2e:	4b43      	ldr	r3, [pc, #268]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d10d      	bne.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d3a:	4b40      	ldr	r3, [pc, #256]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d3e:	4a3f      	ldr	r2, [pc, #252]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d46:	4b3d      	ldr	r3, [pc, #244]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d4e:	60bb      	str	r3, [r7, #8]
 8006d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d52:	2301      	movs	r3, #1
 8006d54:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d56:	4b3a      	ldr	r3, [pc, #232]	@ (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a39      	ldr	r2, [pc, #228]	@ (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d62:	f7fd fd5b 	bl	800481c <HAL_GetTick>
 8006d66:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d68:	e009      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d6a:	f7fd fd57 	bl	800481c <HAL_GetTick>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	1ad3      	subs	r3, r2, r3
 8006d74:	2b02      	cmp	r3, #2
 8006d76:	d902      	bls.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	74fb      	strb	r3, [r7, #19]
        break;
 8006d7c:	e005      	b.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d7e:	4b30      	ldr	r3, [pc, #192]	@ (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d0ef      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006d8a:	7cfb      	ldrb	r3, [r7, #19]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d159      	bne.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d90:	4b2a      	ldr	r3, [pc, #168]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d9a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d01e      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d019      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006dac:	4b23      	ldr	r3, [pc, #140]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006db2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006db6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006db8:	4b20      	ldr	r3, [pc, #128]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006dc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dce:	4a1b      	ldr	r2, [pc, #108]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006dd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006dd8:	4a18      	ldr	r2, [pc, #96]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	f003 0301 	and.w	r3, r3, #1
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d016      	beq.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dea:	f7fd fd17 	bl	800481c <HAL_GetTick>
 8006dee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006df0:	e00b      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006df2:	f7fd fd13 	bl	800481c <HAL_GetTick>
 8006df6:	4602      	mov	r2, r0
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	1ad3      	subs	r3, r2, r3
 8006dfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d902      	bls.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	74fb      	strb	r3, [r7, #19]
            break;
 8006e08:	e006      	b.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e10:	f003 0302 	and.w	r3, r3, #2
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d0ec      	beq.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006e18:	7cfb      	ldrb	r3, [r7, #19]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10b      	bne.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e1e:	4b07      	ldr	r3, [pc, #28]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2c:	4903      	ldr	r1, [pc, #12]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006e34:	e008      	b.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e36:	7cfb      	ldrb	r3, [r7, #19]
 8006e38:	74bb      	strb	r3, [r7, #18]
 8006e3a:	e005      	b.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e3c:	40021000 	.word	0x40021000
 8006e40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e44:	7cfb      	ldrb	r3, [r7, #19]
 8006e46:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e48:	7c7b      	ldrb	r3, [r7, #17]
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d105      	bne.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e4e:	4ba6      	ldr	r3, [pc, #664]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e52:	4aa5      	ldr	r2, [pc, #660]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e58:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 0301 	and.w	r3, r3, #1
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00a      	beq.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e66:	4ba0      	ldr	r3, [pc, #640]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e6c:	f023 0203 	bic.w	r2, r3, #3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	499c      	ldr	r1, [pc, #624]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e76:	4313      	orrs	r3, r2
 8006e78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 0302 	and.w	r3, r3, #2
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00a      	beq.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e88:	4b97      	ldr	r3, [pc, #604]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e8e:	f023 020c 	bic.w	r2, r3, #12
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	4994      	ldr	r1, [pc, #592]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0304 	and.w	r3, r3, #4
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00a      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006eaa:	4b8f      	ldr	r3, [pc, #572]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eb0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	498b      	ldr	r1, [pc, #556]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 0308 	and.w	r3, r3, #8
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d00a      	beq.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006ecc:	4b86      	ldr	r3, [pc, #536]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ed2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	4983      	ldr	r1, [pc, #524]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006edc:	4313      	orrs	r3, r2
 8006ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0320 	and.w	r3, r3, #32
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00a      	beq.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006eee:	4b7e      	ldr	r3, [pc, #504]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ef4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	695b      	ldr	r3, [r3, #20]
 8006efc:	497a      	ldr	r1, [pc, #488]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006efe:	4313      	orrs	r3, r2
 8006f00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00a      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f10:	4b75      	ldr	r3, [pc, #468]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f16:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	4972      	ldr	r1, [pc, #456]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f20:	4313      	orrs	r3, r2
 8006f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00a      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f32:	4b6d      	ldr	r3, [pc, #436]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f38:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	69db      	ldr	r3, [r3, #28]
 8006f40:	4969      	ldr	r1, [pc, #420]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f42:	4313      	orrs	r3, r2
 8006f44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00a      	beq.n	8006f6a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f54:	4b64      	ldr	r3, [pc, #400]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f5a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a1b      	ldr	r3, [r3, #32]
 8006f62:	4961      	ldr	r1, [pc, #388]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f64:	4313      	orrs	r3, r2
 8006f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00a      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f76:	4b5c      	ldr	r3, [pc, #368]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f84:	4958      	ldr	r1, [pc, #352]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f86:	4313      	orrs	r3, r2
 8006f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d015      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f98:	4b53      	ldr	r3, [pc, #332]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fa6:	4950      	ldr	r1, [pc, #320]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fb6:	d105      	bne.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fb8:	4b4b      	ldr	r3, [pc, #300]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	4a4a      	ldr	r2, [pc, #296]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006fbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fc2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d015      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006fd0:	4b45      	ldr	r3, [pc, #276]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fd6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fde:	4942      	ldr	r1, [pc, #264]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006fee:	d105      	bne.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ff0:	4b3d      	ldr	r3, [pc, #244]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	4a3c      	ldr	r2, [pc, #240]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ff6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ffa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007004:	2b00      	cmp	r3, #0
 8007006:	d015      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007008:	4b37      	ldr	r3, [pc, #220]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800700a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007016:	4934      	ldr	r1, [pc, #208]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007018:	4313      	orrs	r3, r2
 800701a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007022:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007026:	d105      	bne.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007028:	4b2f      	ldr	r3, [pc, #188]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	4a2e      	ldr	r2, [pc, #184]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800702e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007032:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800703c:	2b00      	cmp	r3, #0
 800703e:	d015      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007040:	4b29      	ldr	r3, [pc, #164]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007046:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800704e:	4926      	ldr	r1, [pc, #152]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007050:	4313      	orrs	r3, r2
 8007052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800705a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800705e:	d105      	bne.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007060:	4b21      	ldr	r3, [pc, #132]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	4a20      	ldr	r2, [pc, #128]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007066:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800706a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d015      	beq.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007078:	4b1b      	ldr	r3, [pc, #108]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800707a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800707e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007086:	4918      	ldr	r1, [pc, #96]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007088:	4313      	orrs	r3, r2
 800708a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007092:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007096:	d105      	bne.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007098:	4b13      	ldr	r3, [pc, #76]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	4a12      	ldr	r2, [pc, #72]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800709e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d015      	beq.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80070b0:	4b0d      	ldr	r3, [pc, #52]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070b6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070be:	490a      	ldr	r1, [pc, #40]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070c0:	4313      	orrs	r3, r2
 80070c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070ce:	d105      	bne.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80070d0:	4b05      	ldr	r3, [pc, #20]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	4a04      	ldr	r2, [pc, #16]	@ (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070da:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80070dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3718      	adds	r7, #24
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	40021000 	.word	0x40021000

080070ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e049      	b.n	8007192 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d106      	bne.n	8007118 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f841 	bl	800719a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2202      	movs	r2, #2
 800711c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	3304      	adds	r3, #4
 8007128:	4619      	mov	r1, r3
 800712a:	4610      	mov	r0, r2
 800712c:	f000 fdc2 	bl	8007cb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3708      	adds	r7, #8
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}

0800719a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800719a:	b480      	push	{r7}
 800719c:	b083      	sub	sp, #12
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80071a2:	bf00      	nop
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
	...

080071b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b085      	sub	sp, #20
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d001      	beq.n	80071c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e04a      	b.n	800725e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68da      	ldr	r2, [r3, #12]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f042 0201 	orr.w	r2, r2, #1
 80071de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a21      	ldr	r2, [pc, #132]	@ (800726c <HAL_TIM_Base_Start_IT+0xbc>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d018      	beq.n	800721c <HAL_TIM_Base_Start_IT+0x6c>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071f2:	d013      	beq.n	800721c <HAL_TIM_Base_Start_IT+0x6c>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007270 <HAL_TIM_Base_Start_IT+0xc0>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d00e      	beq.n	800721c <HAL_TIM_Base_Start_IT+0x6c>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a1c      	ldr	r2, [pc, #112]	@ (8007274 <HAL_TIM_Base_Start_IT+0xc4>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d009      	beq.n	800721c <HAL_TIM_Base_Start_IT+0x6c>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a1a      	ldr	r2, [pc, #104]	@ (8007278 <HAL_TIM_Base_Start_IT+0xc8>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d004      	beq.n	800721c <HAL_TIM_Base_Start_IT+0x6c>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a19      	ldr	r2, [pc, #100]	@ (800727c <HAL_TIM_Base_Start_IT+0xcc>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d115      	bne.n	8007248 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	689a      	ldr	r2, [r3, #8]
 8007222:	4b17      	ldr	r3, [pc, #92]	@ (8007280 <HAL_TIM_Base_Start_IT+0xd0>)
 8007224:	4013      	ands	r3, r2
 8007226:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2b06      	cmp	r3, #6
 800722c:	d015      	beq.n	800725a <HAL_TIM_Base_Start_IT+0xaa>
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007234:	d011      	beq.n	800725a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f042 0201 	orr.w	r2, r2, #1
 8007244:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007246:	e008      	b.n	800725a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f042 0201 	orr.w	r2, r2, #1
 8007256:	601a      	str	r2, [r3, #0]
 8007258:	e000      	b.n	800725c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800725a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3714      	adds	r7, #20
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	40012c00 	.word	0x40012c00
 8007270:	40000400 	.word	0x40000400
 8007274:	40000800 	.word	0x40000800
 8007278:	40013400 	.word	0x40013400
 800727c:	40014000 	.word	0x40014000
 8007280:	00010007 	.word	0x00010007

08007284 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d101      	bne.n	8007296 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e049      	b.n	800732a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800729c:	b2db      	uxtb	r3, r3
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d106      	bne.n	80072b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f7fd f804 	bl	80042b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2202      	movs	r2, #2
 80072b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	3304      	adds	r3, #4
 80072c0:	4619      	mov	r1, r3
 80072c2:	4610      	mov	r0, r2
 80072c4:	f000 fcf6 	bl	8007cb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3708      	adds	r7, #8
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
	...

08007334 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d109      	bne.n	8007358 <HAL_TIM_PWM_Start+0x24>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800734a:	b2db      	uxtb	r3, r3
 800734c:	2b01      	cmp	r3, #1
 800734e:	bf14      	ite	ne
 8007350:	2301      	movne	r3, #1
 8007352:	2300      	moveq	r3, #0
 8007354:	b2db      	uxtb	r3, r3
 8007356:	e03c      	b.n	80073d2 <HAL_TIM_PWM_Start+0x9e>
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	2b04      	cmp	r3, #4
 800735c:	d109      	bne.n	8007372 <HAL_TIM_PWM_Start+0x3e>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007364:	b2db      	uxtb	r3, r3
 8007366:	2b01      	cmp	r3, #1
 8007368:	bf14      	ite	ne
 800736a:	2301      	movne	r3, #1
 800736c:	2300      	moveq	r3, #0
 800736e:	b2db      	uxtb	r3, r3
 8007370:	e02f      	b.n	80073d2 <HAL_TIM_PWM_Start+0x9e>
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b08      	cmp	r3, #8
 8007376:	d109      	bne.n	800738c <HAL_TIM_PWM_Start+0x58>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b01      	cmp	r3, #1
 8007382:	bf14      	ite	ne
 8007384:	2301      	movne	r3, #1
 8007386:	2300      	moveq	r3, #0
 8007388:	b2db      	uxtb	r3, r3
 800738a:	e022      	b.n	80073d2 <HAL_TIM_PWM_Start+0x9e>
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	2b0c      	cmp	r3, #12
 8007390:	d109      	bne.n	80073a6 <HAL_TIM_PWM_Start+0x72>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007398:	b2db      	uxtb	r3, r3
 800739a:	2b01      	cmp	r3, #1
 800739c:	bf14      	ite	ne
 800739e:	2301      	movne	r3, #1
 80073a0:	2300      	moveq	r3, #0
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	e015      	b.n	80073d2 <HAL_TIM_PWM_Start+0x9e>
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2b10      	cmp	r3, #16
 80073aa:	d109      	bne.n	80073c0 <HAL_TIM_PWM_Start+0x8c>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	bf14      	ite	ne
 80073b8:	2301      	movne	r3, #1
 80073ba:	2300      	moveq	r3, #0
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	e008      	b.n	80073d2 <HAL_TIM_PWM_Start+0x9e>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	bf14      	ite	ne
 80073cc:	2301      	movne	r3, #1
 80073ce:	2300      	moveq	r3, #0
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d001      	beq.n	80073da <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e097      	b.n	800750a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d104      	bne.n	80073ea <HAL_TIM_PWM_Start+0xb6>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073e8:	e023      	b.n	8007432 <HAL_TIM_PWM_Start+0xfe>
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	2b04      	cmp	r3, #4
 80073ee:	d104      	bne.n	80073fa <HAL_TIM_PWM_Start+0xc6>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073f8:	e01b      	b.n	8007432 <HAL_TIM_PWM_Start+0xfe>
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	2b08      	cmp	r3, #8
 80073fe:	d104      	bne.n	800740a <HAL_TIM_PWM_Start+0xd6>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2202      	movs	r2, #2
 8007404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007408:	e013      	b.n	8007432 <HAL_TIM_PWM_Start+0xfe>
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	2b0c      	cmp	r3, #12
 800740e:	d104      	bne.n	800741a <HAL_TIM_PWM_Start+0xe6>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2202      	movs	r2, #2
 8007414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007418:	e00b      	b.n	8007432 <HAL_TIM_PWM_Start+0xfe>
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	2b10      	cmp	r3, #16
 800741e:	d104      	bne.n	800742a <HAL_TIM_PWM_Start+0xf6>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2202      	movs	r2, #2
 8007424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007428:	e003      	b.n	8007432 <HAL_TIM_PWM_Start+0xfe>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2202      	movs	r2, #2
 800742e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2201      	movs	r2, #1
 8007438:	6839      	ldr	r1, [r7, #0]
 800743a:	4618      	mov	r0, r3
 800743c:	f000 ffcc 	bl	80083d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a33      	ldr	r2, [pc, #204]	@ (8007514 <HAL_TIM_PWM_Start+0x1e0>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d013      	beq.n	8007472 <HAL_TIM_PWM_Start+0x13e>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a32      	ldr	r2, [pc, #200]	@ (8007518 <HAL_TIM_PWM_Start+0x1e4>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d00e      	beq.n	8007472 <HAL_TIM_PWM_Start+0x13e>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a30      	ldr	r2, [pc, #192]	@ (800751c <HAL_TIM_PWM_Start+0x1e8>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d009      	beq.n	8007472 <HAL_TIM_PWM_Start+0x13e>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a2f      	ldr	r2, [pc, #188]	@ (8007520 <HAL_TIM_PWM_Start+0x1ec>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d004      	beq.n	8007472 <HAL_TIM_PWM_Start+0x13e>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a2d      	ldr	r2, [pc, #180]	@ (8007524 <HAL_TIM_PWM_Start+0x1f0>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d101      	bne.n	8007476 <HAL_TIM_PWM_Start+0x142>
 8007472:	2301      	movs	r3, #1
 8007474:	e000      	b.n	8007478 <HAL_TIM_PWM_Start+0x144>
 8007476:	2300      	movs	r3, #0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d007      	beq.n	800748c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800748a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a20      	ldr	r2, [pc, #128]	@ (8007514 <HAL_TIM_PWM_Start+0x1e0>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d018      	beq.n	80074c8 <HAL_TIM_PWM_Start+0x194>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800749e:	d013      	beq.n	80074c8 <HAL_TIM_PWM_Start+0x194>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a20      	ldr	r2, [pc, #128]	@ (8007528 <HAL_TIM_PWM_Start+0x1f4>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d00e      	beq.n	80074c8 <HAL_TIM_PWM_Start+0x194>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a1f      	ldr	r2, [pc, #124]	@ (800752c <HAL_TIM_PWM_Start+0x1f8>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d009      	beq.n	80074c8 <HAL_TIM_PWM_Start+0x194>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a17      	ldr	r2, [pc, #92]	@ (8007518 <HAL_TIM_PWM_Start+0x1e4>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d004      	beq.n	80074c8 <HAL_TIM_PWM_Start+0x194>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a16      	ldr	r2, [pc, #88]	@ (800751c <HAL_TIM_PWM_Start+0x1e8>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d115      	bne.n	80074f4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689a      	ldr	r2, [r3, #8]
 80074ce:	4b18      	ldr	r3, [pc, #96]	@ (8007530 <HAL_TIM_PWM_Start+0x1fc>)
 80074d0:	4013      	ands	r3, r2
 80074d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b06      	cmp	r3, #6
 80074d8:	d015      	beq.n	8007506 <HAL_TIM_PWM_Start+0x1d2>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074e0:	d011      	beq.n	8007506 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f042 0201 	orr.w	r2, r2, #1
 80074f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074f2:	e008      	b.n	8007506 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f042 0201 	orr.w	r2, r2, #1
 8007502:	601a      	str	r2, [r3, #0]
 8007504:	e000      	b.n	8007508 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007506:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3710      	adds	r7, #16
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
 8007512:	bf00      	nop
 8007514:	40012c00 	.word	0x40012c00
 8007518:	40013400 	.word	0x40013400
 800751c:	40014000 	.word	0x40014000
 8007520:	40014400 	.word	0x40014400
 8007524:	40014800 	.word	0x40014800
 8007528:	40000400 	.word	0x40000400
 800752c:	40000800 	.word	0x40000800
 8007530:	00010007 	.word	0x00010007

08007534 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b086      	sub	sp, #24
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e097      	b.n	8007678 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800754e:	b2db      	uxtb	r3, r3
 8007550:	2b00      	cmp	r3, #0
 8007552:	d106      	bne.n	8007562 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f7fc fe39 	bl	80041d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2202      	movs	r2, #2
 8007566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	6812      	ldr	r2, [r2, #0]
 8007574:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007578:	f023 0307 	bic.w	r3, r3, #7
 800757c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	3304      	adds	r3, #4
 8007586:	4619      	mov	r1, r3
 8007588:	4610      	mov	r0, r2
 800758a:	f000 fb93 	bl	8007cb4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	699b      	ldr	r3, [r3, #24]
 800759c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6a1b      	ldr	r3, [r3, #32]
 80075a4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075b6:	f023 0303 	bic.w	r3, r3, #3
 80075ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	689a      	ldr	r2, [r3, #8]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	699b      	ldr	r3, [r3, #24]
 80075c4:	021b      	lsls	r3, r3, #8
 80075c6:	4313      	orrs	r3, r2
 80075c8:	693a      	ldr	r2, [r7, #16]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80075d4:	f023 030c 	bic.w	r3, r3, #12
 80075d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80075e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80075e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	68da      	ldr	r2, [r3, #12]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	69db      	ldr	r3, [r3, #28]
 80075ee:	021b      	lsls	r3, r3, #8
 80075f0:	4313      	orrs	r3, r2
 80075f2:	693a      	ldr	r2, [r7, #16]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	691b      	ldr	r3, [r3, #16]
 80075fc:	011a      	lsls	r2, r3, #4
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	031b      	lsls	r3, r3, #12
 8007604:	4313      	orrs	r3, r2
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	4313      	orrs	r3, r2
 800760a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007612:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800761a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	695b      	ldr	r3, [r3, #20]
 8007624:	011b      	lsls	r3, r3, #4
 8007626:	4313      	orrs	r3, r2
 8007628:	68fa      	ldr	r2, [r7, #12]
 800762a:	4313      	orrs	r3, r2
 800762c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	697a      	ldr	r2, [r7, #20]
 8007634:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2201      	movs	r2, #1
 800764a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2201      	movs	r2, #1
 8007652:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2201      	movs	r2, #1
 800766a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2201      	movs	r2, #1
 8007672:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	3718      	adds	r7, #24
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b084      	sub	sp, #16
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007690:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007698:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80076a0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076a8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d110      	bne.n	80076d2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076b0:	7bfb      	ldrb	r3, [r7, #15]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d102      	bne.n	80076bc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80076b6:	7b7b      	ldrb	r3, [r7, #13]
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d001      	beq.n	80076c0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e069      	b.n	8007794 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2202      	movs	r2, #2
 80076c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2202      	movs	r2, #2
 80076cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076d0:	e031      	b.n	8007736 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	2b04      	cmp	r3, #4
 80076d6:	d110      	bne.n	80076fa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80076d8:	7bbb      	ldrb	r3, [r7, #14]
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d102      	bne.n	80076e4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80076de:	7b3b      	ldrb	r3, [r7, #12]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d001      	beq.n	80076e8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e055      	b.n	8007794 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2202      	movs	r2, #2
 80076f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076f8:	e01d      	b.n	8007736 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076fa:	7bfb      	ldrb	r3, [r7, #15]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d108      	bne.n	8007712 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007700:	7bbb      	ldrb	r3, [r7, #14]
 8007702:	2b01      	cmp	r3, #1
 8007704:	d105      	bne.n	8007712 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007706:	7b7b      	ldrb	r3, [r7, #13]
 8007708:	2b01      	cmp	r3, #1
 800770a:	d102      	bne.n	8007712 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800770c:	7b3b      	ldrb	r3, [r7, #12]
 800770e:	2b01      	cmp	r3, #1
 8007710:	d001      	beq.n	8007716 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e03e      	b.n	8007794 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2202      	movs	r2, #2
 800771a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2202      	movs	r2, #2
 8007722:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2202      	movs	r2, #2
 800772a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2202      	movs	r2, #2
 8007732:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d003      	beq.n	8007744 <HAL_TIM_Encoder_Start+0xc4>
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	2b04      	cmp	r3, #4
 8007740:	d008      	beq.n	8007754 <HAL_TIM_Encoder_Start+0xd4>
 8007742:	e00f      	b.n	8007764 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	2201      	movs	r2, #1
 800774a:	2100      	movs	r1, #0
 800774c:	4618      	mov	r0, r3
 800774e:	f000 fe43 	bl	80083d8 <TIM_CCxChannelCmd>
      break;
 8007752:	e016      	b.n	8007782 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2201      	movs	r2, #1
 800775a:	2104      	movs	r1, #4
 800775c:	4618      	mov	r0, r3
 800775e:	f000 fe3b 	bl	80083d8 <TIM_CCxChannelCmd>
      break;
 8007762:	e00e      	b.n	8007782 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	2201      	movs	r2, #1
 800776a:	2100      	movs	r1, #0
 800776c:	4618      	mov	r0, r3
 800776e:	f000 fe33 	bl	80083d8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2201      	movs	r2, #1
 8007778:	2104      	movs	r1, #4
 800777a:	4618      	mov	r0, r3
 800777c:	f000 fe2c 	bl	80083d8 <TIM_CCxChannelCmd>
      break;
 8007780:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f042 0201 	orr.w	r2, r2, #1
 8007790:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	3710      	adds	r7, #16
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b084      	sub	sp, #16
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	68db      	ldr	r3, [r3, #12]
 80077aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	f003 0302 	and.w	r3, r3, #2
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d020      	beq.n	8007800 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f003 0302 	and.w	r3, r3, #2
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d01b      	beq.n	8007800 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f06f 0202 	mvn.w	r2, #2
 80077d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2201      	movs	r2, #1
 80077d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	699b      	ldr	r3, [r3, #24]
 80077de:	f003 0303 	and.w	r3, r3, #3
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d003      	beq.n	80077ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 fa46 	bl	8007c78 <HAL_TIM_IC_CaptureCallback>
 80077ec:	e005      	b.n	80077fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 fa38 	bl	8007c64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 fa49 	bl	8007c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	f003 0304 	and.w	r3, r3, #4
 8007806:	2b00      	cmp	r3, #0
 8007808:	d020      	beq.n	800784c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	f003 0304 	and.w	r3, r3, #4
 8007810:	2b00      	cmp	r3, #0
 8007812:	d01b      	beq.n	800784c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f06f 0204 	mvn.w	r2, #4
 800781c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2202      	movs	r2, #2
 8007822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	699b      	ldr	r3, [r3, #24]
 800782a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800782e:	2b00      	cmp	r3, #0
 8007830:	d003      	beq.n	800783a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fa20 	bl	8007c78 <HAL_TIM_IC_CaptureCallback>
 8007838:	e005      	b.n	8007846 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 fa12 	bl	8007c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 fa23 	bl	8007c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	f003 0308 	and.w	r3, r3, #8
 8007852:	2b00      	cmp	r3, #0
 8007854:	d020      	beq.n	8007898 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f003 0308 	and.w	r3, r3, #8
 800785c:	2b00      	cmp	r3, #0
 800785e:	d01b      	beq.n	8007898 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f06f 0208 	mvn.w	r2, #8
 8007868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2204      	movs	r2, #4
 800786e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	69db      	ldr	r3, [r3, #28]
 8007876:	f003 0303 	and.w	r3, r3, #3
 800787a:	2b00      	cmp	r3, #0
 800787c:	d003      	beq.n	8007886 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f9fa 	bl	8007c78 <HAL_TIM_IC_CaptureCallback>
 8007884:	e005      	b.n	8007892 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 f9ec 	bl	8007c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f9fd 	bl	8007c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f003 0310 	and.w	r3, r3, #16
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d020      	beq.n	80078e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f003 0310 	and.w	r3, r3, #16
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d01b      	beq.n	80078e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f06f 0210 	mvn.w	r2, #16
 80078b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2208      	movs	r2, #8
 80078ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d003      	beq.n	80078d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f9d4 	bl	8007c78 <HAL_TIM_IC_CaptureCallback>
 80078d0:	e005      	b.n	80078de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f9c6 	bl	8007c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 f9d7 	bl	8007c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	f003 0301 	and.w	r3, r3, #1
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d00c      	beq.n	8007908 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d007      	beq.n	8007908 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f06f 0201 	mvn.w	r2, #1
 8007900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7fc f98a 	bl	8003c1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800790e:	2b00      	cmp	r3, #0
 8007910:	d104      	bne.n	800791c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00c      	beq.n	8007936 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007922:	2b00      	cmp	r3, #0
 8007924:	d007      	beq.n	8007936 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800792e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f000 fe03 	bl	800853c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800793c:	2b00      	cmp	r3, #0
 800793e:	d00c      	beq.n	800795a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007946:	2b00      	cmp	r3, #0
 8007948:	d007      	beq.n	800795a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 fdfb 	bl	8008550 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00c      	beq.n	800797e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800796a:	2b00      	cmp	r3, #0
 800796c:	d007      	beq.n	800797e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 f991 	bl	8007ca0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	f003 0320 	and.w	r3, r3, #32
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00c      	beq.n	80079a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f003 0320 	and.w	r3, r3, #32
 800798e:	2b00      	cmp	r3, #0
 8007990:	d007      	beq.n	80079a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f06f 0220 	mvn.w	r2, #32
 800799a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f000 fdc3 	bl	8008528 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00c      	beq.n	80079c6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d007      	beq.n	80079c6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80079be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 fdcf 	bl	8008564 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00c      	beq.n	80079ea <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d007      	beq.n	80079ea <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80079e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 fdc7 	bl	8008578 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00c      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d007      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f000 fdbf 	bl	800858c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00c      	beq.n	8007a32 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d007      	beq.n	8007a32 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 fdb7 	bl	80085a0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a32:	bf00      	nop
 8007a34:	3710      	adds	r7, #16
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
	...

08007a3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b086      	sub	sp, #24
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d101      	bne.n	8007a5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a56:	2302      	movs	r3, #2
 8007a58:	e0ff      	b.n	8007c5a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2b14      	cmp	r3, #20
 8007a66:	f200 80f0 	bhi.w	8007c4a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a70:	08007ac5 	.word	0x08007ac5
 8007a74:	08007c4b 	.word	0x08007c4b
 8007a78:	08007c4b 	.word	0x08007c4b
 8007a7c:	08007c4b 	.word	0x08007c4b
 8007a80:	08007b05 	.word	0x08007b05
 8007a84:	08007c4b 	.word	0x08007c4b
 8007a88:	08007c4b 	.word	0x08007c4b
 8007a8c:	08007c4b 	.word	0x08007c4b
 8007a90:	08007b47 	.word	0x08007b47
 8007a94:	08007c4b 	.word	0x08007c4b
 8007a98:	08007c4b 	.word	0x08007c4b
 8007a9c:	08007c4b 	.word	0x08007c4b
 8007aa0:	08007b87 	.word	0x08007b87
 8007aa4:	08007c4b 	.word	0x08007c4b
 8007aa8:	08007c4b 	.word	0x08007c4b
 8007aac:	08007c4b 	.word	0x08007c4b
 8007ab0:	08007bc9 	.word	0x08007bc9
 8007ab4:	08007c4b 	.word	0x08007c4b
 8007ab8:	08007c4b 	.word	0x08007c4b
 8007abc:	08007c4b 	.word	0x08007c4b
 8007ac0:	08007c09 	.word	0x08007c09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	68b9      	ldr	r1, [r7, #8]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f000 f98e 	bl	8007dec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	699a      	ldr	r2, [r3, #24]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f042 0208 	orr.w	r2, r2, #8
 8007ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	699a      	ldr	r2, [r3, #24]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f022 0204 	bic.w	r2, r2, #4
 8007aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	6999      	ldr	r1, [r3, #24]
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	691a      	ldr	r2, [r3, #16]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	430a      	orrs	r2, r1
 8007b00:	619a      	str	r2, [r3, #24]
      break;
 8007b02:	e0a5      	b.n	8007c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	68b9      	ldr	r1, [r7, #8]
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f000 f9fe 	bl	8007f0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	699a      	ldr	r2, [r3, #24]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	699a      	ldr	r2, [r3, #24]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	6999      	ldr	r1, [r3, #24]
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	021a      	lsls	r2, r3, #8
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	430a      	orrs	r2, r1
 8007b42:	619a      	str	r2, [r3, #24]
      break;
 8007b44:	e084      	b.n	8007c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	68b9      	ldr	r1, [r7, #8]
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f000 fa67 	bl	8008020 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	69da      	ldr	r2, [r3, #28]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f042 0208 	orr.w	r2, r2, #8
 8007b60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	69da      	ldr	r2, [r3, #28]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f022 0204 	bic.w	r2, r2, #4
 8007b70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	69d9      	ldr	r1, [r3, #28]
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	691a      	ldr	r2, [r3, #16]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	430a      	orrs	r2, r1
 8007b82:	61da      	str	r2, [r3, #28]
      break;
 8007b84:	e064      	b.n	8007c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68b9      	ldr	r1, [r7, #8]
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f000 facf 	bl	8008130 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	69da      	ldr	r2, [r3, #28]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ba0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	69da      	ldr	r2, [r3, #28]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007bb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	69d9      	ldr	r1, [r3, #28]
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	021a      	lsls	r2, r3, #8
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	430a      	orrs	r2, r1
 8007bc4:	61da      	str	r2, [r3, #28]
      break;
 8007bc6:	e043      	b.n	8007c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68b9      	ldr	r1, [r7, #8]
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f000 fb38 	bl	8008244 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f042 0208 	orr.w	r2, r2, #8
 8007be2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f022 0204 	bic.w	r2, r2, #4
 8007bf2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	691a      	ldr	r2, [r3, #16]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	430a      	orrs	r2, r1
 8007c04:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007c06:	e023      	b.n	8007c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68b9      	ldr	r1, [r7, #8]
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f000 fb7c 	bl	800830c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c32:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	691b      	ldr	r3, [r3, #16]
 8007c3e:	021a      	lsls	r2, r3, #8
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	430a      	orrs	r2, r1
 8007c46:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007c48:	e002      	b.n	8007c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	75fb      	strb	r3, [r7, #23]
      break;
 8007c4e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3718      	adds	r7, #24
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop

08007c64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b083      	sub	sp, #12
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c6c:	bf00      	nop
 8007c6e:	370c      	adds	r7, #12
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007c94:	bf00      	nop
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ca8:	bf00      	nop
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a42      	ldr	r2, [pc, #264]	@ (8007dd0 <TIM_Base_SetConfig+0x11c>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d00f      	beq.n	8007cec <TIM_Base_SetConfig+0x38>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cd2:	d00b      	beq.n	8007cec <TIM_Base_SetConfig+0x38>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a3f      	ldr	r2, [pc, #252]	@ (8007dd4 <TIM_Base_SetConfig+0x120>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d007      	beq.n	8007cec <TIM_Base_SetConfig+0x38>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	4a3e      	ldr	r2, [pc, #248]	@ (8007dd8 <TIM_Base_SetConfig+0x124>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d003      	beq.n	8007cec <TIM_Base_SetConfig+0x38>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a3d      	ldr	r2, [pc, #244]	@ (8007ddc <TIM_Base_SetConfig+0x128>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d108      	bne.n	8007cfe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a33      	ldr	r2, [pc, #204]	@ (8007dd0 <TIM_Base_SetConfig+0x11c>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d01b      	beq.n	8007d3e <TIM_Base_SetConfig+0x8a>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d0c:	d017      	beq.n	8007d3e <TIM_Base_SetConfig+0x8a>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4a30      	ldr	r2, [pc, #192]	@ (8007dd4 <TIM_Base_SetConfig+0x120>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d013      	beq.n	8007d3e <TIM_Base_SetConfig+0x8a>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a2f      	ldr	r2, [pc, #188]	@ (8007dd8 <TIM_Base_SetConfig+0x124>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d00f      	beq.n	8007d3e <TIM_Base_SetConfig+0x8a>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a2e      	ldr	r2, [pc, #184]	@ (8007ddc <TIM_Base_SetConfig+0x128>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d00b      	beq.n	8007d3e <TIM_Base_SetConfig+0x8a>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a2d      	ldr	r2, [pc, #180]	@ (8007de0 <TIM_Base_SetConfig+0x12c>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d007      	beq.n	8007d3e <TIM_Base_SetConfig+0x8a>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a2c      	ldr	r2, [pc, #176]	@ (8007de4 <TIM_Base_SetConfig+0x130>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d003      	beq.n	8007d3e <TIM_Base_SetConfig+0x8a>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	4a2b      	ldr	r2, [pc, #172]	@ (8007de8 <TIM_Base_SetConfig+0x134>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d108      	bne.n	8007d50 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	695b      	ldr	r3, [r3, #20]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	689a      	ldr	r2, [r3, #8]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a16      	ldr	r2, [pc, #88]	@ (8007dd0 <TIM_Base_SetConfig+0x11c>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d00f      	beq.n	8007d9c <TIM_Base_SetConfig+0xe8>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a17      	ldr	r2, [pc, #92]	@ (8007ddc <TIM_Base_SetConfig+0x128>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d00b      	beq.n	8007d9c <TIM_Base_SetConfig+0xe8>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a16      	ldr	r2, [pc, #88]	@ (8007de0 <TIM_Base_SetConfig+0x12c>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d007      	beq.n	8007d9c <TIM_Base_SetConfig+0xe8>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	4a15      	ldr	r2, [pc, #84]	@ (8007de4 <TIM_Base_SetConfig+0x130>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d003      	beq.n	8007d9c <TIM_Base_SetConfig+0xe8>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a14      	ldr	r2, [pc, #80]	@ (8007de8 <TIM_Base_SetConfig+0x134>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d103      	bne.n	8007da4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	691a      	ldr	r2, [r3, #16]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	691b      	ldr	r3, [r3, #16]
 8007dae:	f003 0301 	and.w	r3, r3, #1
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d105      	bne.n	8007dc2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	f023 0201 	bic.w	r2, r3, #1
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	611a      	str	r2, [r3, #16]
  }
}
 8007dc2:	bf00      	nop
 8007dc4:	3714      	adds	r7, #20
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	40012c00 	.word	0x40012c00
 8007dd4:	40000400 	.word	0x40000400
 8007dd8:	40000800 	.word	0x40000800
 8007ddc:	40013400 	.word	0x40013400
 8007de0:	40014000 	.word	0x40014000
 8007de4:	40014400 	.word	0x40014400
 8007de8:	40014800 	.word	0x40014800

08007dec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b087      	sub	sp, #28
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6a1b      	ldr	r3, [r3, #32]
 8007e00:	f023 0201 	bic.w	r2, r3, #1
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	699b      	ldr	r3, [r3, #24]
 8007e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f023 0303 	bic.w	r3, r3, #3
 8007e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	f023 0302 	bic.w	r3, r3, #2
 8007e38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	697a      	ldr	r2, [r7, #20]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4a2c      	ldr	r2, [pc, #176]	@ (8007ef8 <TIM_OC1_SetConfig+0x10c>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d00f      	beq.n	8007e6c <TIM_OC1_SetConfig+0x80>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4a2b      	ldr	r2, [pc, #172]	@ (8007efc <TIM_OC1_SetConfig+0x110>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d00b      	beq.n	8007e6c <TIM_OC1_SetConfig+0x80>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a2a      	ldr	r2, [pc, #168]	@ (8007f00 <TIM_OC1_SetConfig+0x114>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d007      	beq.n	8007e6c <TIM_OC1_SetConfig+0x80>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	4a29      	ldr	r2, [pc, #164]	@ (8007f04 <TIM_OC1_SetConfig+0x118>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d003      	beq.n	8007e6c <TIM_OC1_SetConfig+0x80>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4a28      	ldr	r2, [pc, #160]	@ (8007f08 <TIM_OC1_SetConfig+0x11c>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d10c      	bne.n	8007e86 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	f023 0308 	bic.w	r3, r3, #8
 8007e72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	697a      	ldr	r2, [r7, #20]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f023 0304 	bic.w	r3, r3, #4
 8007e84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	4a1b      	ldr	r2, [pc, #108]	@ (8007ef8 <TIM_OC1_SetConfig+0x10c>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d00f      	beq.n	8007eae <TIM_OC1_SetConfig+0xc2>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	4a1a      	ldr	r2, [pc, #104]	@ (8007efc <TIM_OC1_SetConfig+0x110>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d00b      	beq.n	8007eae <TIM_OC1_SetConfig+0xc2>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	4a19      	ldr	r2, [pc, #100]	@ (8007f00 <TIM_OC1_SetConfig+0x114>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d007      	beq.n	8007eae <TIM_OC1_SetConfig+0xc2>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	4a18      	ldr	r2, [pc, #96]	@ (8007f04 <TIM_OC1_SetConfig+0x118>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d003      	beq.n	8007eae <TIM_OC1_SetConfig+0xc2>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	4a17      	ldr	r2, [pc, #92]	@ (8007f08 <TIM_OC1_SetConfig+0x11c>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d111      	bne.n	8007ed2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007eb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	693a      	ldr	r2, [r7, #16]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	699b      	ldr	r3, [r3, #24]
 8007ecc:	693a      	ldr	r2, [r7, #16]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	693a      	ldr	r2, [r7, #16]
 8007ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	685a      	ldr	r2, [r3, #4]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	621a      	str	r2, [r3, #32]
}
 8007eec:	bf00      	nop
 8007eee:	371c      	adds	r7, #28
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr
 8007ef8:	40012c00 	.word	0x40012c00
 8007efc:	40013400 	.word	0x40013400
 8007f00:	40014000 	.word	0x40014000
 8007f04:	40014400 	.word	0x40014400
 8007f08:	40014800 	.word	0x40014800

08007f0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b087      	sub	sp, #28
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6a1b      	ldr	r3, [r3, #32]
 8007f1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a1b      	ldr	r3, [r3, #32]
 8007f20:	f023 0210 	bic.w	r2, r3, #16
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	699b      	ldr	r3, [r3, #24]
 8007f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007f3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	021b      	lsls	r3, r3, #8
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	f023 0320 	bic.w	r3, r3, #32
 8007f5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	011b      	lsls	r3, r3, #4
 8007f62:	697a      	ldr	r2, [r7, #20]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	4a28      	ldr	r2, [pc, #160]	@ (800800c <TIM_OC2_SetConfig+0x100>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d003      	beq.n	8007f78 <TIM_OC2_SetConfig+0x6c>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4a27      	ldr	r2, [pc, #156]	@ (8008010 <TIM_OC2_SetConfig+0x104>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d10d      	bne.n	8007f94 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	011b      	lsls	r3, r3, #4
 8007f86:	697a      	ldr	r2, [r7, #20]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	4a1d      	ldr	r2, [pc, #116]	@ (800800c <TIM_OC2_SetConfig+0x100>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d00f      	beq.n	8007fbc <TIM_OC2_SetConfig+0xb0>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	4a1c      	ldr	r2, [pc, #112]	@ (8008010 <TIM_OC2_SetConfig+0x104>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d00b      	beq.n	8007fbc <TIM_OC2_SetConfig+0xb0>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	4a1b      	ldr	r2, [pc, #108]	@ (8008014 <TIM_OC2_SetConfig+0x108>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d007      	beq.n	8007fbc <TIM_OC2_SetConfig+0xb0>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4a1a      	ldr	r2, [pc, #104]	@ (8008018 <TIM_OC2_SetConfig+0x10c>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d003      	beq.n	8007fbc <TIM_OC2_SetConfig+0xb0>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4a19      	ldr	r2, [pc, #100]	@ (800801c <TIM_OC2_SetConfig+0x110>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d113      	bne.n	8007fe4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007fc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007fca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	009b      	lsls	r3, r3, #2
 8007fd2:	693a      	ldr	r2, [r7, #16]
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	699b      	ldr	r3, [r3, #24]
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	693a      	ldr	r2, [r7, #16]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	693a      	ldr	r2, [r7, #16]
 8007fe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	68fa      	ldr	r2, [r7, #12]
 8007fee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	685a      	ldr	r2, [r3, #4]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	697a      	ldr	r2, [r7, #20]
 8007ffc:	621a      	str	r2, [r3, #32]
}
 8007ffe:	bf00      	nop
 8008000:	371c      	adds	r7, #28
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop
 800800c:	40012c00 	.word	0x40012c00
 8008010:	40013400 	.word	0x40013400
 8008014:	40014000 	.word	0x40014000
 8008018:	40014400 	.word	0x40014400
 800801c:	40014800 	.word	0x40014800

08008020 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008020:	b480      	push	{r7}
 8008022:	b087      	sub	sp, #28
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a1b      	ldr	r3, [r3, #32]
 800802e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6a1b      	ldr	r3, [r3, #32]
 8008034:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	69db      	ldr	r3, [r3, #28]
 8008046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800804e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f023 0303 	bic.w	r3, r3, #3
 800805a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	4313      	orrs	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800806c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	021b      	lsls	r3, r3, #8
 8008074:	697a      	ldr	r2, [r7, #20]
 8008076:	4313      	orrs	r3, r2
 8008078:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a27      	ldr	r2, [pc, #156]	@ (800811c <TIM_OC3_SetConfig+0xfc>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d003      	beq.n	800808a <TIM_OC3_SetConfig+0x6a>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a26      	ldr	r2, [pc, #152]	@ (8008120 <TIM_OC3_SetConfig+0x100>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d10d      	bne.n	80080a6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008090:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	021b      	lsls	r3, r3, #8
 8008098:	697a      	ldr	r2, [r7, #20]
 800809a:	4313      	orrs	r3, r2
 800809c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80080a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a1c      	ldr	r2, [pc, #112]	@ (800811c <TIM_OC3_SetConfig+0xfc>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d00f      	beq.n	80080ce <TIM_OC3_SetConfig+0xae>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a1b      	ldr	r2, [pc, #108]	@ (8008120 <TIM_OC3_SetConfig+0x100>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d00b      	beq.n	80080ce <TIM_OC3_SetConfig+0xae>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a1a      	ldr	r2, [pc, #104]	@ (8008124 <TIM_OC3_SetConfig+0x104>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d007      	beq.n	80080ce <TIM_OC3_SetConfig+0xae>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a19      	ldr	r2, [pc, #100]	@ (8008128 <TIM_OC3_SetConfig+0x108>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d003      	beq.n	80080ce <TIM_OC3_SetConfig+0xae>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	4a18      	ldr	r2, [pc, #96]	@ (800812c <TIM_OC3_SetConfig+0x10c>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d113      	bne.n	80080f6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80080dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	011b      	lsls	r3, r3, #4
 80080e4:	693a      	ldr	r2, [r7, #16]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	011b      	lsls	r3, r3, #4
 80080f0:	693a      	ldr	r2, [r7, #16]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	68fa      	ldr	r2, [r7, #12]
 8008100:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	685a      	ldr	r2, [r3, #4]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	697a      	ldr	r2, [r7, #20]
 800810e:	621a      	str	r2, [r3, #32]
}
 8008110:	bf00      	nop
 8008112:	371c      	adds	r7, #28
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr
 800811c:	40012c00 	.word	0x40012c00
 8008120:	40013400 	.word	0x40013400
 8008124:	40014000 	.word	0x40014000
 8008128:	40014400 	.word	0x40014400
 800812c:	40014800 	.word	0x40014800

08008130 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008130:	b480      	push	{r7}
 8008132:	b087      	sub	sp, #28
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6a1b      	ldr	r3, [r3, #32]
 8008144:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	69db      	ldr	r3, [r3, #28]
 8008156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800815e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800816a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	021b      	lsls	r3, r3, #8
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	4313      	orrs	r3, r2
 8008176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800817e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	031b      	lsls	r3, r3, #12
 8008186:	697a      	ldr	r2, [r7, #20]
 8008188:	4313      	orrs	r3, r2
 800818a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a28      	ldr	r2, [pc, #160]	@ (8008230 <TIM_OC4_SetConfig+0x100>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d003      	beq.n	800819c <TIM_OC4_SetConfig+0x6c>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	4a27      	ldr	r2, [pc, #156]	@ (8008234 <TIM_OC4_SetConfig+0x104>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d10d      	bne.n	80081b8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80081a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	68db      	ldr	r3, [r3, #12]
 80081a8:	031b      	lsls	r3, r3, #12
 80081aa:	697a      	ldr	r2, [r7, #20]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	4a1d      	ldr	r2, [pc, #116]	@ (8008230 <TIM_OC4_SetConfig+0x100>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d00f      	beq.n	80081e0 <TIM_OC4_SetConfig+0xb0>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	4a1c      	ldr	r2, [pc, #112]	@ (8008234 <TIM_OC4_SetConfig+0x104>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d00b      	beq.n	80081e0 <TIM_OC4_SetConfig+0xb0>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	4a1b      	ldr	r2, [pc, #108]	@ (8008238 <TIM_OC4_SetConfig+0x108>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d007      	beq.n	80081e0 <TIM_OC4_SetConfig+0xb0>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	4a1a      	ldr	r2, [pc, #104]	@ (800823c <TIM_OC4_SetConfig+0x10c>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d003      	beq.n	80081e0 <TIM_OC4_SetConfig+0xb0>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	4a19      	ldr	r2, [pc, #100]	@ (8008240 <TIM_OC4_SetConfig+0x110>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d113      	bne.n	8008208 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081e6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80081ee:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	695b      	ldr	r3, [r3, #20]
 80081f4:	019b      	lsls	r3, r3, #6
 80081f6:	693a      	ldr	r2, [r7, #16]
 80081f8:	4313      	orrs	r3, r2
 80081fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	019b      	lsls	r3, r3, #6
 8008202:	693a      	ldr	r2, [r7, #16]
 8008204:	4313      	orrs	r3, r2
 8008206:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	693a      	ldr	r2, [r7, #16]
 800820c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	685a      	ldr	r2, [r3, #4]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	621a      	str	r2, [r3, #32]
}
 8008222:	bf00      	nop
 8008224:	371c      	adds	r7, #28
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr
 800822e:	bf00      	nop
 8008230:	40012c00 	.word	0x40012c00
 8008234:	40013400 	.word	0x40013400
 8008238:	40014000 	.word	0x40014000
 800823c:	40014400 	.word	0x40014400
 8008240:	40014800 	.word	0x40014800

08008244 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008244:	b480      	push	{r7}
 8008246:	b087      	sub	sp, #28
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a1b      	ldr	r3, [r3, #32]
 8008252:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a1b      	ldr	r3, [r3, #32]
 8008258:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800826a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	4313      	orrs	r3, r2
 8008280:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008288:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	041b      	lsls	r3, r3, #16
 8008290:	693a      	ldr	r2, [r7, #16]
 8008292:	4313      	orrs	r3, r2
 8008294:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a17      	ldr	r2, [pc, #92]	@ (80082f8 <TIM_OC5_SetConfig+0xb4>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d00f      	beq.n	80082be <TIM_OC5_SetConfig+0x7a>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	4a16      	ldr	r2, [pc, #88]	@ (80082fc <TIM_OC5_SetConfig+0xb8>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d00b      	beq.n	80082be <TIM_OC5_SetConfig+0x7a>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	4a15      	ldr	r2, [pc, #84]	@ (8008300 <TIM_OC5_SetConfig+0xbc>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d007      	beq.n	80082be <TIM_OC5_SetConfig+0x7a>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	4a14      	ldr	r2, [pc, #80]	@ (8008304 <TIM_OC5_SetConfig+0xc0>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d003      	beq.n	80082be <TIM_OC5_SetConfig+0x7a>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4a13      	ldr	r2, [pc, #76]	@ (8008308 <TIM_OC5_SetConfig+0xc4>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d109      	bne.n	80082d2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082c4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	021b      	lsls	r3, r3, #8
 80082cc:	697a      	ldr	r2, [r7, #20]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	697a      	ldr	r2, [r7, #20]
 80082d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	68fa      	ldr	r2, [r7, #12]
 80082dc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	685a      	ldr	r2, [r3, #4]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	693a      	ldr	r2, [r7, #16]
 80082ea:	621a      	str	r2, [r3, #32]
}
 80082ec:	bf00      	nop
 80082ee:	371c      	adds	r7, #28
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr
 80082f8:	40012c00 	.word	0x40012c00
 80082fc:	40013400 	.word	0x40013400
 8008300:	40014000 	.word	0x40014000
 8008304:	40014400 	.word	0x40014400
 8008308:	40014800 	.word	0x40014800

0800830c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800830c:	b480      	push	{r7}
 800830e:	b087      	sub	sp, #28
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6a1b      	ldr	r3, [r3, #32]
 8008320:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800833a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800833e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	021b      	lsls	r3, r3, #8
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	4313      	orrs	r3, r2
 800834a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	051b      	lsls	r3, r3, #20
 800835a:	693a      	ldr	r2, [r7, #16]
 800835c:	4313      	orrs	r3, r2
 800835e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a18      	ldr	r2, [pc, #96]	@ (80083c4 <TIM_OC6_SetConfig+0xb8>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d00f      	beq.n	8008388 <TIM_OC6_SetConfig+0x7c>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a17      	ldr	r2, [pc, #92]	@ (80083c8 <TIM_OC6_SetConfig+0xbc>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d00b      	beq.n	8008388 <TIM_OC6_SetConfig+0x7c>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a16      	ldr	r2, [pc, #88]	@ (80083cc <TIM_OC6_SetConfig+0xc0>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d007      	beq.n	8008388 <TIM_OC6_SetConfig+0x7c>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a15      	ldr	r2, [pc, #84]	@ (80083d0 <TIM_OC6_SetConfig+0xc4>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d003      	beq.n	8008388 <TIM_OC6_SetConfig+0x7c>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	4a14      	ldr	r2, [pc, #80]	@ (80083d4 <TIM_OC6_SetConfig+0xc8>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d109      	bne.n	800839c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800838e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	695b      	ldr	r3, [r3, #20]
 8008394:	029b      	lsls	r3, r3, #10
 8008396:	697a      	ldr	r2, [r7, #20]
 8008398:	4313      	orrs	r3, r2
 800839a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	697a      	ldr	r2, [r7, #20]
 80083a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	68fa      	ldr	r2, [r7, #12]
 80083a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	685a      	ldr	r2, [r3, #4]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	621a      	str	r2, [r3, #32]
}
 80083b6:	bf00      	nop
 80083b8:	371c      	adds	r7, #28
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	40012c00 	.word	0x40012c00
 80083c8:	40013400 	.word	0x40013400
 80083cc:	40014000 	.word	0x40014000
 80083d0:	40014400 	.word	0x40014400
 80083d4:	40014800 	.word	0x40014800

080083d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083d8:	b480      	push	{r7}
 80083da:	b087      	sub	sp, #28
 80083dc:	af00      	add	r7, sp, #0
 80083de:	60f8      	str	r0, [r7, #12]
 80083e0:	60b9      	str	r1, [r7, #8]
 80083e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	f003 031f 	and.w	r3, r3, #31
 80083ea:	2201      	movs	r2, #1
 80083ec:	fa02 f303 	lsl.w	r3, r2, r3
 80083f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	6a1a      	ldr	r2, [r3, #32]
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	43db      	mvns	r3, r3
 80083fa:	401a      	ands	r2, r3
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6a1a      	ldr	r2, [r3, #32]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	f003 031f 	and.w	r3, r3, #31
 800840a:	6879      	ldr	r1, [r7, #4]
 800840c:	fa01 f303 	lsl.w	r3, r1, r3
 8008410:	431a      	orrs	r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	621a      	str	r2, [r3, #32]
}
 8008416:	bf00      	nop
 8008418:	371c      	adds	r7, #28
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
	...

08008424 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008424:	b480      	push	{r7}
 8008426:	b085      	sub	sp, #20
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008434:	2b01      	cmp	r3, #1
 8008436:	d101      	bne.n	800843c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008438:	2302      	movs	r3, #2
 800843a:	e065      	b.n	8008508 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2202      	movs	r2, #2
 8008448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a2c      	ldr	r2, [pc, #176]	@ (8008514 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d004      	beq.n	8008470 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a2b      	ldr	r2, [pc, #172]	@ (8008518 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d108      	bne.n	8008482 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008476:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	4313      	orrs	r3, r2
 8008480:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008488:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800848c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	4313      	orrs	r3, r2
 8008496:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68fa      	ldr	r2, [r7, #12]
 800849e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a1b      	ldr	r2, [pc, #108]	@ (8008514 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d018      	beq.n	80084dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084b2:	d013      	beq.n	80084dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a18      	ldr	r2, [pc, #96]	@ (800851c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d00e      	beq.n	80084dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a17      	ldr	r2, [pc, #92]	@ (8008520 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d009      	beq.n	80084dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a12      	ldr	r2, [pc, #72]	@ (8008518 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d004      	beq.n	80084dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a13      	ldr	r2, [pc, #76]	@ (8008524 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d10c      	bne.n	80084f6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	68ba      	ldr	r2, [r7, #8]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	68ba      	ldr	r2, [r7, #8]
 80084f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2201      	movs	r2, #1
 80084fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008506:	2300      	movs	r3, #0
}
 8008508:	4618      	mov	r0, r3
 800850a:	3714      	adds	r7, #20
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr
 8008514:	40012c00 	.word	0x40012c00
 8008518:	40013400 	.word	0x40013400
 800851c:	40000400 	.word	0x40000400
 8008520:	40000800 	.word	0x40000800
 8008524:	40014000 	.word	0x40014000

08008528 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008558:	bf00      	nop
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800856c:	bf00      	nop
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008580:	bf00      	nop
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e042      	b.n	800864c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d106      	bne.n	80085de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f7fb ffc5 	bl	8004568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2224      	movs	r2, #36	@ 0x24
 80085e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f022 0201 	bic.w	r2, r2, #1
 80085f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d002      	beq.n	8008604 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 fc50 	bl	8008ea4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f000 f981 	bl	800890c <UART_SetConfig>
 800860a:	4603      	mov	r3, r0
 800860c:	2b01      	cmp	r3, #1
 800860e:	d101      	bne.n	8008614 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008610:	2301      	movs	r3, #1
 8008612:	e01b      	b.n	800864c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685a      	ldr	r2, [r3, #4]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008622:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	689a      	ldr	r2, [r3, #8]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008632:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f042 0201 	orr.w	r2, r2, #1
 8008642:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 fccf 	bl	8008fe8 <UART_CheckIdleState>
 800864a:	4603      	mov	r3, r0
}
 800864c:	4618      	mov	r0, r3
 800864e:	3708      	adds	r7, #8
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b082      	sub	sp, #8
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d101      	bne.n	8008666 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e04a      	b.n	80086fc <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800866c:	2b00      	cmp	r3, #0
 800866e:	d106      	bne.n	800867e <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2200      	movs	r2, #0
 8008674:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f7fb ff75 	bl	8004568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2224      	movs	r2, #36	@ 0x24
 8008682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	681a      	ldr	r2, [r3, #0]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f022 0201 	bic.w	r2, r2, #1
 8008694:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800869a:	2b00      	cmp	r3, #0
 800869c:	d002      	beq.n	80086a4 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 fc00 	bl	8008ea4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f000 f931 	bl	800890c <UART_SetConfig>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d101      	bne.n	80086b4 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	e023      	b.n	80086fc <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	685a      	ldr	r2, [r3, #4]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80086c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	689a      	ldr	r2, [r3, #8]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 80086d2:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	689a      	ldr	r2, [r3, #8]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f042 0208 	orr.w	r2, r2, #8
 80086e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f042 0201 	orr.w	r2, r2, #1
 80086f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 fc77 	bl	8008fe8 <UART_CheckIdleState>
 80086fa:	4603      	mov	r3, r0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3708      	adds	r7, #8
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}

08008704 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b08a      	sub	sp, #40	@ 0x28
 8008708:	af02      	add	r7, sp, #8
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	603b      	str	r3, [r7, #0]
 8008710:	4613      	mov	r3, r2
 8008712:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800871a:	2b20      	cmp	r3, #32
 800871c:	d17b      	bne.n	8008816 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d002      	beq.n	800872a <HAL_UART_Transmit+0x26>
 8008724:	88fb      	ldrh	r3, [r7, #6]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e074      	b.n	8008818 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2221      	movs	r2, #33	@ 0x21
 800873a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800873e:	f7fc f86d 	bl	800481c <HAL_GetTick>
 8008742:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	88fa      	ldrh	r2, [r7, #6]
 8008748:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	88fa      	ldrh	r2, [r7, #6]
 8008750:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800875c:	d108      	bne.n	8008770 <HAL_UART_Transmit+0x6c>
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	691b      	ldr	r3, [r3, #16]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d104      	bne.n	8008770 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008766:	2300      	movs	r3, #0
 8008768:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	61bb      	str	r3, [r7, #24]
 800876e:	e003      	b.n	8008778 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008774:	2300      	movs	r3, #0
 8008776:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008778:	e030      	b.n	80087dc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	9300      	str	r3, [sp, #0]
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	2200      	movs	r2, #0
 8008782:	2180      	movs	r1, #128	@ 0x80
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f000 fcd9 	bl	800913c <UART_WaitOnFlagUntilTimeout>
 800878a:	4603      	mov	r3, r0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d005      	beq.n	800879c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2220      	movs	r2, #32
 8008794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008798:	2303      	movs	r3, #3
 800879a:	e03d      	b.n	8008818 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d10b      	bne.n	80087ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80087a2:	69bb      	ldr	r3, [r7, #24]
 80087a4:	881b      	ldrh	r3, [r3, #0]
 80087a6:	461a      	mov	r2, r3
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	3302      	adds	r3, #2
 80087b6:	61bb      	str	r3, [r7, #24]
 80087b8:	e007      	b.n	80087ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80087ba:	69fb      	ldr	r3, [r7, #28]
 80087bc:	781a      	ldrb	r2, [r3, #0]
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	3301      	adds	r3, #1
 80087c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	3b01      	subs	r3, #1
 80087d4:	b29a      	uxth	r2, r3
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1c8      	bne.n	800877a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	9300      	str	r3, [sp, #0]
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	2200      	movs	r2, #0
 80087f0:	2140      	movs	r1, #64	@ 0x40
 80087f2:	68f8      	ldr	r0, [r7, #12]
 80087f4:	f000 fca2 	bl	800913c <UART_WaitOnFlagUntilTimeout>
 80087f8:	4603      	mov	r3, r0
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d005      	beq.n	800880a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2220      	movs	r2, #32
 8008802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008806:	2303      	movs	r3, #3
 8008808:	e006      	b.n	8008818 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2220      	movs	r2, #32
 800880e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008812:	2300      	movs	r3, #0
 8008814:	e000      	b.n	8008818 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008816:	2302      	movs	r3, #2
  }
}
 8008818:	4618      	mov	r0, r3
 800881a:	3720      	adds	r7, #32
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b08a      	sub	sp, #40	@ 0x28
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	4613      	mov	r3, r2
 800882c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008834:	2b20      	cmp	r3, #32
 8008836:	d137      	bne.n	80088a8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d002      	beq.n	8008844 <HAL_UART_Receive_DMA+0x24>
 800883e:	88fb      	ldrh	r3, [r7, #6]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d101      	bne.n	8008848 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	e030      	b.n	80088aa <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2200      	movs	r2, #0
 800884c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a18      	ldr	r2, [pc, #96]	@ (80088b4 <HAL_UART_Receive_DMA+0x94>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d01f      	beq.n	8008898 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008862:	2b00      	cmp	r3, #0
 8008864:	d018      	beq.n	8008898 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	e853 3f00 	ldrex	r3, [r3]
 8008872:	613b      	str	r3, [r7, #16]
   return(result);
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800887a:	627b      	str	r3, [r7, #36]	@ 0x24
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	461a      	mov	r2, r3
 8008882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008884:	623b      	str	r3, [r7, #32]
 8008886:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008888:	69f9      	ldr	r1, [r7, #28]
 800888a:	6a3a      	ldr	r2, [r7, #32]
 800888c:	e841 2300 	strex	r3, r2, [r1]
 8008890:	61bb      	str	r3, [r7, #24]
   return(result);
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1e6      	bne.n	8008866 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008898:	88fb      	ldrh	r3, [r7, #6]
 800889a:	461a      	mov	r2, r3
 800889c:	68b9      	ldr	r1, [r7, #8]
 800889e:	68f8      	ldr	r0, [r7, #12]
 80088a0:	f000 fcba 	bl	8009218 <UART_Start_Receive_DMA>
 80088a4:	4603      	mov	r3, r0
 80088a6:	e000      	b.n	80088aa <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80088a8:	2302      	movs	r3, #2
  }
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3728      	adds	r7, #40	@ 0x28
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	40008000 	.word	0x40008000

080088b8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b083      	sub	sp, #12
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b083      	sub	sp, #12
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80088d4:	bf00      	nop
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088e8:	bf00      	nop
 80088ea:	370c      	adds	r7, #12
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr

080088f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b083      	sub	sp, #12
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	460b      	mov	r3, r1
 80088fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008900:	bf00      	nop
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800890c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008910:	b08c      	sub	sp, #48	@ 0x30
 8008912:	af00      	add	r7, sp, #0
 8008914:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008916:	2300      	movs	r3, #0
 8008918:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	689a      	ldr	r2, [r3, #8]
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	431a      	orrs	r2, r3
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	695b      	ldr	r3, [r3, #20]
 800892a:	431a      	orrs	r2, r3
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	69db      	ldr	r3, [r3, #28]
 8008930:	4313      	orrs	r3, r2
 8008932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	4bab      	ldr	r3, [pc, #684]	@ (8008be8 <UART_SetConfig+0x2dc>)
 800893c:	4013      	ands	r3, r2
 800893e:	697a      	ldr	r2, [r7, #20]
 8008940:	6812      	ldr	r2, [r2, #0]
 8008942:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008944:	430b      	orrs	r3, r1
 8008946:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	68da      	ldr	r2, [r3, #12]
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	430a      	orrs	r2, r1
 800895c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	699b      	ldr	r3, [r3, #24]
 8008962:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4aa0      	ldr	r2, [pc, #640]	@ (8008bec <UART_SetConfig+0x2e0>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d004      	beq.n	8008978 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	6a1b      	ldr	r3, [r3, #32]
 8008972:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008974:	4313      	orrs	r3, r2
 8008976:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008982:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008986:	697a      	ldr	r2, [r7, #20]
 8008988:	6812      	ldr	r2, [r2, #0]
 800898a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800898c:	430b      	orrs	r3, r1
 800898e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008996:	f023 010f 	bic.w	r1, r3, #15
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	430a      	orrs	r2, r1
 80089a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a91      	ldr	r2, [pc, #580]	@ (8008bf0 <UART_SetConfig+0x2e4>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d125      	bne.n	80089fc <UART_SetConfig+0xf0>
 80089b0:	4b90      	ldr	r3, [pc, #576]	@ (8008bf4 <UART_SetConfig+0x2e8>)
 80089b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089b6:	f003 0303 	and.w	r3, r3, #3
 80089ba:	2b03      	cmp	r3, #3
 80089bc:	d81a      	bhi.n	80089f4 <UART_SetConfig+0xe8>
 80089be:	a201      	add	r2, pc, #4	@ (adr r2, 80089c4 <UART_SetConfig+0xb8>)
 80089c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c4:	080089d5 	.word	0x080089d5
 80089c8:	080089e5 	.word	0x080089e5
 80089cc:	080089dd 	.word	0x080089dd
 80089d0:	080089ed 	.word	0x080089ed
 80089d4:	2301      	movs	r3, #1
 80089d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089da:	e0d6      	b.n	8008b8a <UART_SetConfig+0x27e>
 80089dc:	2302      	movs	r3, #2
 80089de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089e2:	e0d2      	b.n	8008b8a <UART_SetConfig+0x27e>
 80089e4:	2304      	movs	r3, #4
 80089e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089ea:	e0ce      	b.n	8008b8a <UART_SetConfig+0x27e>
 80089ec:	2308      	movs	r3, #8
 80089ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089f2:	e0ca      	b.n	8008b8a <UART_SetConfig+0x27e>
 80089f4:	2310      	movs	r3, #16
 80089f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089fa:	e0c6      	b.n	8008b8a <UART_SetConfig+0x27e>
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a7d      	ldr	r2, [pc, #500]	@ (8008bf8 <UART_SetConfig+0x2ec>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d138      	bne.n	8008a78 <UART_SetConfig+0x16c>
 8008a06:	4b7b      	ldr	r3, [pc, #492]	@ (8008bf4 <UART_SetConfig+0x2e8>)
 8008a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a0c:	f003 030c 	and.w	r3, r3, #12
 8008a10:	2b0c      	cmp	r3, #12
 8008a12:	d82d      	bhi.n	8008a70 <UART_SetConfig+0x164>
 8008a14:	a201      	add	r2, pc, #4	@ (adr r2, 8008a1c <UART_SetConfig+0x110>)
 8008a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a1a:	bf00      	nop
 8008a1c:	08008a51 	.word	0x08008a51
 8008a20:	08008a71 	.word	0x08008a71
 8008a24:	08008a71 	.word	0x08008a71
 8008a28:	08008a71 	.word	0x08008a71
 8008a2c:	08008a61 	.word	0x08008a61
 8008a30:	08008a71 	.word	0x08008a71
 8008a34:	08008a71 	.word	0x08008a71
 8008a38:	08008a71 	.word	0x08008a71
 8008a3c:	08008a59 	.word	0x08008a59
 8008a40:	08008a71 	.word	0x08008a71
 8008a44:	08008a71 	.word	0x08008a71
 8008a48:	08008a71 	.word	0x08008a71
 8008a4c:	08008a69 	.word	0x08008a69
 8008a50:	2300      	movs	r3, #0
 8008a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a56:	e098      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008a58:	2302      	movs	r3, #2
 8008a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a5e:	e094      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008a60:	2304      	movs	r3, #4
 8008a62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a66:	e090      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008a68:	2308      	movs	r3, #8
 8008a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a6e:	e08c      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008a70:	2310      	movs	r3, #16
 8008a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a76:	e088      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a5f      	ldr	r2, [pc, #380]	@ (8008bfc <UART_SetConfig+0x2f0>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d125      	bne.n	8008ace <UART_SetConfig+0x1c2>
 8008a82:	4b5c      	ldr	r3, [pc, #368]	@ (8008bf4 <UART_SetConfig+0x2e8>)
 8008a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a88:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008a8c:	2b30      	cmp	r3, #48	@ 0x30
 8008a8e:	d016      	beq.n	8008abe <UART_SetConfig+0x1b2>
 8008a90:	2b30      	cmp	r3, #48	@ 0x30
 8008a92:	d818      	bhi.n	8008ac6 <UART_SetConfig+0x1ba>
 8008a94:	2b20      	cmp	r3, #32
 8008a96:	d00a      	beq.n	8008aae <UART_SetConfig+0x1a2>
 8008a98:	2b20      	cmp	r3, #32
 8008a9a:	d814      	bhi.n	8008ac6 <UART_SetConfig+0x1ba>
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d002      	beq.n	8008aa6 <UART_SetConfig+0x19a>
 8008aa0:	2b10      	cmp	r3, #16
 8008aa2:	d008      	beq.n	8008ab6 <UART_SetConfig+0x1aa>
 8008aa4:	e00f      	b.n	8008ac6 <UART_SetConfig+0x1ba>
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008aac:	e06d      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008aae:	2302      	movs	r3, #2
 8008ab0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ab4:	e069      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008ab6:	2304      	movs	r3, #4
 8008ab8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008abc:	e065      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008abe:	2308      	movs	r3, #8
 8008ac0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ac4:	e061      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008ac6:	2310      	movs	r3, #16
 8008ac8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008acc:	e05d      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a4b      	ldr	r2, [pc, #300]	@ (8008c00 <UART_SetConfig+0x2f4>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d125      	bne.n	8008b24 <UART_SetConfig+0x218>
 8008ad8:	4b46      	ldr	r3, [pc, #280]	@ (8008bf4 <UART_SetConfig+0x2e8>)
 8008ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ade:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008ae2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ae4:	d016      	beq.n	8008b14 <UART_SetConfig+0x208>
 8008ae6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ae8:	d818      	bhi.n	8008b1c <UART_SetConfig+0x210>
 8008aea:	2b80      	cmp	r3, #128	@ 0x80
 8008aec:	d00a      	beq.n	8008b04 <UART_SetConfig+0x1f8>
 8008aee:	2b80      	cmp	r3, #128	@ 0x80
 8008af0:	d814      	bhi.n	8008b1c <UART_SetConfig+0x210>
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d002      	beq.n	8008afc <UART_SetConfig+0x1f0>
 8008af6:	2b40      	cmp	r3, #64	@ 0x40
 8008af8:	d008      	beq.n	8008b0c <UART_SetConfig+0x200>
 8008afa:	e00f      	b.n	8008b1c <UART_SetConfig+0x210>
 8008afc:	2300      	movs	r3, #0
 8008afe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b02:	e042      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b04:	2302      	movs	r3, #2
 8008b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b0a:	e03e      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b0c:	2304      	movs	r3, #4
 8008b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b12:	e03a      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b14:	2308      	movs	r3, #8
 8008b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b1a:	e036      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b1c:	2310      	movs	r3, #16
 8008b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b22:	e032      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a30      	ldr	r2, [pc, #192]	@ (8008bec <UART_SetConfig+0x2e0>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d12a      	bne.n	8008b84 <UART_SetConfig+0x278>
 8008b2e:	4b31      	ldr	r3, [pc, #196]	@ (8008bf4 <UART_SetConfig+0x2e8>)
 8008b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008b38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008b3c:	d01a      	beq.n	8008b74 <UART_SetConfig+0x268>
 8008b3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008b42:	d81b      	bhi.n	8008b7c <UART_SetConfig+0x270>
 8008b44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b48:	d00c      	beq.n	8008b64 <UART_SetConfig+0x258>
 8008b4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b4e:	d815      	bhi.n	8008b7c <UART_SetConfig+0x270>
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d003      	beq.n	8008b5c <UART_SetConfig+0x250>
 8008b54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b58:	d008      	beq.n	8008b6c <UART_SetConfig+0x260>
 8008b5a:	e00f      	b.n	8008b7c <UART_SetConfig+0x270>
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b62:	e012      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b64:	2302      	movs	r3, #2
 8008b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b6a:	e00e      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b6c:	2304      	movs	r3, #4
 8008b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b72:	e00a      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b74:	2308      	movs	r3, #8
 8008b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b7a:	e006      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b7c:	2310      	movs	r3, #16
 8008b7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b82:	e002      	b.n	8008b8a <UART_SetConfig+0x27e>
 8008b84:	2310      	movs	r3, #16
 8008b86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a17      	ldr	r2, [pc, #92]	@ (8008bec <UART_SetConfig+0x2e0>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	f040 80a8 	bne.w	8008ce6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008b96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b9a:	2b08      	cmp	r3, #8
 8008b9c:	d834      	bhi.n	8008c08 <UART_SetConfig+0x2fc>
 8008b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba4 <UART_SetConfig+0x298>)
 8008ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba4:	08008bc9 	.word	0x08008bc9
 8008ba8:	08008c09 	.word	0x08008c09
 8008bac:	08008bd1 	.word	0x08008bd1
 8008bb0:	08008c09 	.word	0x08008c09
 8008bb4:	08008bd7 	.word	0x08008bd7
 8008bb8:	08008c09 	.word	0x08008c09
 8008bbc:	08008c09 	.word	0x08008c09
 8008bc0:	08008c09 	.word	0x08008c09
 8008bc4:	08008bdf 	.word	0x08008bdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bc8:	f7fd fffe 	bl	8006bc8 <HAL_RCC_GetPCLK1Freq>
 8008bcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bce:	e021      	b.n	8008c14 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8008c04 <UART_SetConfig+0x2f8>)
 8008bd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008bd4:	e01e      	b.n	8008c14 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bd6:	f7fd ff8b 	bl	8006af0 <HAL_RCC_GetSysClockFreq>
 8008bda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bdc:	e01a      	b.n	8008c14 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008be2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008be4:	e016      	b.n	8008c14 <UART_SetConfig+0x308>
 8008be6:	bf00      	nop
 8008be8:	cfff69f3 	.word	0xcfff69f3
 8008bec:	40008000 	.word	0x40008000
 8008bf0:	40013800 	.word	0x40013800
 8008bf4:	40021000 	.word	0x40021000
 8008bf8:	40004400 	.word	0x40004400
 8008bfc:	40004800 	.word	0x40004800
 8008c00:	40004c00 	.word	0x40004c00
 8008c04:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008c12:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	f000 812a 	beq.w	8008e70 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c20:	4a9e      	ldr	r2, [pc, #632]	@ (8008e9c <UART_SetConfig+0x590>)
 8008c22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c26:	461a      	mov	r2, r3
 8008c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c2e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	685a      	ldr	r2, [r3, #4]
 8008c34:	4613      	mov	r3, r2
 8008c36:	005b      	lsls	r3, r3, #1
 8008c38:	4413      	add	r3, r2
 8008c3a:	69ba      	ldr	r2, [r7, #24]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d305      	bcc.n	8008c4c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c46:	69ba      	ldr	r2, [r7, #24]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d903      	bls.n	8008c54 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008c52:	e10d      	b.n	8008e70 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c56:	2200      	movs	r2, #0
 8008c58:	60bb      	str	r3, [r7, #8]
 8008c5a:	60fa      	str	r2, [r7, #12]
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c60:	4a8e      	ldr	r2, [pc, #568]	@ (8008e9c <UART_SetConfig+0x590>)
 8008c62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c66:	b29b      	uxth	r3, r3
 8008c68:	2200      	movs	r2, #0
 8008c6a:	603b      	str	r3, [r7, #0]
 8008c6c:	607a      	str	r2, [r7, #4]
 8008c6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c72:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c76:	f7f8 f82f 	bl	8000cd8 <__aeabi_uldivmod>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	4610      	mov	r0, r2
 8008c80:	4619      	mov	r1, r3
 8008c82:	f04f 0200 	mov.w	r2, #0
 8008c86:	f04f 0300 	mov.w	r3, #0
 8008c8a:	020b      	lsls	r3, r1, #8
 8008c8c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008c90:	0202      	lsls	r2, r0, #8
 8008c92:	6979      	ldr	r1, [r7, #20]
 8008c94:	6849      	ldr	r1, [r1, #4]
 8008c96:	0849      	lsrs	r1, r1, #1
 8008c98:	2000      	movs	r0, #0
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	eb12 0804 	adds.w	r8, r2, r4
 8008ca2:	eb43 0905 	adc.w	r9, r3, r5
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	2200      	movs	r2, #0
 8008cac:	469a      	mov	sl, r3
 8008cae:	4693      	mov	fp, r2
 8008cb0:	4652      	mov	r2, sl
 8008cb2:	465b      	mov	r3, fp
 8008cb4:	4640      	mov	r0, r8
 8008cb6:	4649      	mov	r1, r9
 8008cb8:	f7f8 f80e 	bl	8000cd8 <__aeabi_uldivmod>
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008cc4:	6a3b      	ldr	r3, [r7, #32]
 8008cc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008cca:	d308      	bcc.n	8008cde <UART_SetConfig+0x3d2>
 8008ccc:	6a3b      	ldr	r3, [r7, #32]
 8008cce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cd2:	d204      	bcs.n	8008cde <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	6a3a      	ldr	r2, [r7, #32]
 8008cda:	60da      	str	r2, [r3, #12]
 8008cdc:	e0c8      	b.n	8008e70 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008ce4:	e0c4      	b.n	8008e70 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	69db      	ldr	r3, [r3, #28]
 8008cea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cee:	d167      	bne.n	8008dc0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8008cf0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008cf4:	2b08      	cmp	r3, #8
 8008cf6:	d828      	bhi.n	8008d4a <UART_SetConfig+0x43e>
 8008cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8008d00 <UART_SetConfig+0x3f4>)
 8008cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cfe:	bf00      	nop
 8008d00:	08008d25 	.word	0x08008d25
 8008d04:	08008d2d 	.word	0x08008d2d
 8008d08:	08008d35 	.word	0x08008d35
 8008d0c:	08008d4b 	.word	0x08008d4b
 8008d10:	08008d3b 	.word	0x08008d3b
 8008d14:	08008d4b 	.word	0x08008d4b
 8008d18:	08008d4b 	.word	0x08008d4b
 8008d1c:	08008d4b 	.word	0x08008d4b
 8008d20:	08008d43 	.word	0x08008d43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d24:	f7fd ff50 	bl	8006bc8 <HAL_RCC_GetPCLK1Freq>
 8008d28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d2a:	e014      	b.n	8008d56 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d2c:	f7fd ff62 	bl	8006bf4 <HAL_RCC_GetPCLK2Freq>
 8008d30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d32:	e010      	b.n	8008d56 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d34:	4b5a      	ldr	r3, [pc, #360]	@ (8008ea0 <UART_SetConfig+0x594>)
 8008d36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d38:	e00d      	b.n	8008d56 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d3a:	f7fd fed9 	bl	8006af0 <HAL_RCC_GetSysClockFreq>
 8008d3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d40:	e009      	b.n	8008d56 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d48:	e005      	b.n	8008d56 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008d54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	f000 8089 	beq.w	8008e70 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d62:	4a4e      	ldr	r2, [pc, #312]	@ (8008e9c <UART_SetConfig+0x590>)
 8008d64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d68:	461a      	mov	r2, r3
 8008d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d70:	005a      	lsls	r2, r3, #1
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	085b      	lsrs	r3, r3, #1
 8008d78:	441a      	add	r2, r3
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d84:	6a3b      	ldr	r3, [r7, #32]
 8008d86:	2b0f      	cmp	r3, #15
 8008d88:	d916      	bls.n	8008db8 <UART_SetConfig+0x4ac>
 8008d8a:	6a3b      	ldr	r3, [r7, #32]
 8008d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d90:	d212      	bcs.n	8008db8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d92:	6a3b      	ldr	r3, [r7, #32]
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	f023 030f 	bic.w	r3, r3, #15
 8008d9a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d9c:	6a3b      	ldr	r3, [r7, #32]
 8008d9e:	085b      	lsrs	r3, r3, #1
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	f003 0307 	and.w	r3, r3, #7
 8008da6:	b29a      	uxth	r2, r3
 8008da8:	8bfb      	ldrh	r3, [r7, #30]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	8bfa      	ldrh	r2, [r7, #30]
 8008db4:	60da      	str	r2, [r3, #12]
 8008db6:	e05b      	b.n	8008e70 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008dbe:	e057      	b.n	8008e70 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008dc0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008dc4:	2b08      	cmp	r3, #8
 8008dc6:	d828      	bhi.n	8008e1a <UART_SetConfig+0x50e>
 8008dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8008dd0 <UART_SetConfig+0x4c4>)
 8008dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dce:	bf00      	nop
 8008dd0:	08008df5 	.word	0x08008df5
 8008dd4:	08008dfd 	.word	0x08008dfd
 8008dd8:	08008e05 	.word	0x08008e05
 8008ddc:	08008e1b 	.word	0x08008e1b
 8008de0:	08008e0b 	.word	0x08008e0b
 8008de4:	08008e1b 	.word	0x08008e1b
 8008de8:	08008e1b 	.word	0x08008e1b
 8008dec:	08008e1b 	.word	0x08008e1b
 8008df0:	08008e13 	.word	0x08008e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008df4:	f7fd fee8 	bl	8006bc8 <HAL_RCC_GetPCLK1Freq>
 8008df8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008dfa:	e014      	b.n	8008e26 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008dfc:	f7fd fefa 	bl	8006bf4 <HAL_RCC_GetPCLK2Freq>
 8008e00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e02:	e010      	b.n	8008e26 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e04:	4b26      	ldr	r3, [pc, #152]	@ (8008ea0 <UART_SetConfig+0x594>)
 8008e06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e08:	e00d      	b.n	8008e26 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e0a:	f7fd fe71 	bl	8006af0 <HAL_RCC_GetSysClockFreq>
 8008e0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e10:	e009      	b.n	8008e26 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e18:	e005      	b.n	8008e26 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008e24:	bf00      	nop
    }

    if (pclk != 0U)
 8008e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d021      	beq.n	8008e70 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e30:	4a1a      	ldr	r2, [pc, #104]	@ (8008e9c <UART_SetConfig+0x590>)
 8008e32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e36:	461a      	mov	r2, r3
 8008e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3a:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	085b      	lsrs	r3, r3, #1
 8008e44:	441a      	add	r2, r3
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e4e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e50:	6a3b      	ldr	r3, [r7, #32]
 8008e52:	2b0f      	cmp	r3, #15
 8008e54:	d909      	bls.n	8008e6a <UART_SetConfig+0x55e>
 8008e56:	6a3b      	ldr	r3, [r7, #32]
 8008e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e5c:	d205      	bcs.n	8008e6a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e5e:	6a3b      	ldr	r3, [r7, #32]
 8008e60:	b29a      	uxth	r2, r3
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	60da      	str	r2, [r3, #12]
 8008e68:	e002      	b.n	8008e70 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	2200      	movs	r2, #0
 8008e84:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008e8c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3730      	adds	r7, #48	@ 0x30
 8008e94:	46bd      	mov	sp, r7
 8008e96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e9a:	bf00      	nop
 8008e9c:	080105c0 	.word	0x080105c0
 8008ea0:	00f42400 	.word	0x00f42400

08008ea4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b083      	sub	sp, #12
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb0:	f003 0308 	and.w	r3, r3, #8
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d00a      	beq.n	8008ece <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	430a      	orrs	r2, r1
 8008ecc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed2:	f003 0301 	and.w	r3, r3, #1
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00a      	beq.n	8008ef0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	430a      	orrs	r2, r1
 8008eee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ef4:	f003 0302 	and.w	r3, r3, #2
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00a      	beq.n	8008f12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	430a      	orrs	r2, r1
 8008f10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f16:	f003 0304 	and.w	r3, r3, #4
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d00a      	beq.n	8008f34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	430a      	orrs	r2, r1
 8008f32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f38:	f003 0310 	and.w	r3, r3, #16
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00a      	beq.n	8008f56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	430a      	orrs	r2, r1
 8008f54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f5a:	f003 0320 	and.w	r3, r3, #32
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00a      	beq.n	8008f78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	430a      	orrs	r2, r1
 8008f76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d01a      	beq.n	8008fba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	430a      	orrs	r2, r1
 8008f98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fa2:	d10a      	bne.n	8008fba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	430a      	orrs	r2, r1
 8008fb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d00a      	beq.n	8008fdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	430a      	orrs	r2, r1
 8008fda:	605a      	str	r2, [r3, #4]
  }
}
 8008fdc:	bf00      	nop
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b098      	sub	sp, #96	@ 0x60
 8008fec:	af02      	add	r7, sp, #8
 8008fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ff8:	f7fb fc10 	bl	800481c <HAL_GetTick>
 8008ffc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f003 0308 	and.w	r3, r3, #8
 8009008:	2b08      	cmp	r3, #8
 800900a:	d12f      	bne.n	800906c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800900c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009010:	9300      	str	r3, [sp, #0]
 8009012:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009014:	2200      	movs	r2, #0
 8009016:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f000 f88e 	bl	800913c <UART_WaitOnFlagUntilTimeout>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d022      	beq.n	800906c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800902e:	e853 3f00 	ldrex	r3, [r3]
 8009032:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009036:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800903a:	653b      	str	r3, [r7, #80]	@ 0x50
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	461a      	mov	r2, r3
 8009042:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009044:	647b      	str	r3, [r7, #68]	@ 0x44
 8009046:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009048:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800904a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800904c:	e841 2300 	strex	r3, r2, [r1]
 8009050:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009054:	2b00      	cmp	r3, #0
 8009056:	d1e6      	bne.n	8009026 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2220      	movs	r2, #32
 800905c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009068:	2303      	movs	r3, #3
 800906a:	e063      	b.n	8009134 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f003 0304 	and.w	r3, r3, #4
 8009076:	2b04      	cmp	r3, #4
 8009078:	d149      	bne.n	800910e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800907a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800907e:	9300      	str	r3, [sp, #0]
 8009080:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009082:	2200      	movs	r2, #0
 8009084:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 f857 	bl	800913c <UART_WaitOnFlagUntilTimeout>
 800908e:	4603      	mov	r3, r0
 8009090:	2b00      	cmp	r3, #0
 8009092:	d03c      	beq.n	800910e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800909c:	e853 3f00 	ldrex	r3, [r3]
 80090a0:	623b      	str	r3, [r7, #32]
   return(result);
 80090a2:	6a3b      	ldr	r3, [r7, #32]
 80090a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	461a      	mov	r2, r3
 80090b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80090b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090ba:	e841 2300 	strex	r3, r2, [r1]
 80090be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1e6      	bne.n	8009094 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	3308      	adds	r3, #8
 80090cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	e853 3f00 	ldrex	r3, [r3]
 80090d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f023 0301 	bic.w	r3, r3, #1
 80090dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	3308      	adds	r3, #8
 80090e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80090e6:	61fa      	str	r2, [r7, #28]
 80090e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ea:	69b9      	ldr	r1, [r7, #24]
 80090ec:	69fa      	ldr	r2, [r7, #28]
 80090ee:	e841 2300 	strex	r3, r2, [r1]
 80090f2:	617b      	str	r3, [r7, #20]
   return(result);
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1e5      	bne.n	80090c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2220      	movs	r2, #32
 80090fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800910a:	2303      	movs	r3, #3
 800910c:	e012      	b.n	8009134 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2220      	movs	r2, #32
 8009112:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2220      	movs	r2, #32
 800911a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009132:	2300      	movs	r3, #0
}
 8009134:	4618      	mov	r0, r3
 8009136:	3758      	adds	r7, #88	@ 0x58
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	603b      	str	r3, [r7, #0]
 8009148:	4613      	mov	r3, r2
 800914a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800914c:	e04f      	b.n	80091ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800914e:	69bb      	ldr	r3, [r7, #24]
 8009150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009154:	d04b      	beq.n	80091ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009156:	f7fb fb61 	bl	800481c <HAL_GetTick>
 800915a:	4602      	mov	r2, r0
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	1ad3      	subs	r3, r2, r3
 8009160:	69ba      	ldr	r2, [r7, #24]
 8009162:	429a      	cmp	r2, r3
 8009164:	d302      	bcc.n	800916c <UART_WaitOnFlagUntilTimeout+0x30>
 8009166:	69bb      	ldr	r3, [r7, #24]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d101      	bne.n	8009170 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800916c:	2303      	movs	r3, #3
 800916e:	e04e      	b.n	800920e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f003 0304 	and.w	r3, r3, #4
 800917a:	2b00      	cmp	r3, #0
 800917c:	d037      	beq.n	80091ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	2b80      	cmp	r3, #128	@ 0x80
 8009182:	d034      	beq.n	80091ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	2b40      	cmp	r3, #64	@ 0x40
 8009188:	d031      	beq.n	80091ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	69db      	ldr	r3, [r3, #28]
 8009190:	f003 0308 	and.w	r3, r3, #8
 8009194:	2b08      	cmp	r3, #8
 8009196:	d110      	bne.n	80091ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2208      	movs	r2, #8
 800919e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	f000 f920 	bl	80093e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2208      	movs	r2, #8
 80091aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2200      	movs	r2, #0
 80091b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e029      	b.n	800920e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	69db      	ldr	r3, [r3, #28]
 80091c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80091c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091c8:	d111      	bne.n	80091ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80091d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80091d4:	68f8      	ldr	r0, [r7, #12]
 80091d6:	f000 f906 	bl	80093e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2220      	movs	r2, #32
 80091de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2200      	movs	r2, #0
 80091e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80091ea:	2303      	movs	r3, #3
 80091ec:	e00f      	b.n	800920e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	69da      	ldr	r2, [r3, #28]
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	4013      	ands	r3, r2
 80091f8:	68ba      	ldr	r2, [r7, #8]
 80091fa:	429a      	cmp	r2, r3
 80091fc:	bf0c      	ite	eq
 80091fe:	2301      	moveq	r3, #1
 8009200:	2300      	movne	r3, #0
 8009202:	b2db      	uxtb	r3, r3
 8009204:	461a      	mov	r2, r3
 8009206:	79fb      	ldrb	r3, [r7, #7]
 8009208:	429a      	cmp	r2, r3
 800920a:	d0a0      	beq.n	800914e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800920c:	2300      	movs	r3, #0
}
 800920e:	4618      	mov	r0, r3
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
	...

08009218 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b096      	sub	sp, #88	@ 0x58
 800921c:	af00      	add	r7, sp, #0
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	60b9      	str	r1, [r7, #8]
 8009222:	4613      	mov	r3, r2
 8009224:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	88fa      	ldrh	r2, [r7, #6]
 8009230:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2200      	movs	r2, #0
 8009238:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2222      	movs	r2, #34	@ 0x22
 8009240:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800924a:	2b00      	cmp	r3, #0
 800924c:	d02d      	beq.n	80092aa <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009254:	4a40      	ldr	r2, [pc, #256]	@ (8009358 <UART_Start_Receive_DMA+0x140>)
 8009256:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800925e:	4a3f      	ldr	r2, [pc, #252]	@ (800935c <UART_Start_Receive_DMA+0x144>)
 8009260:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009268:	4a3d      	ldr	r2, [pc, #244]	@ (8009360 <UART_Start_Receive_DMA+0x148>)
 800926a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009272:	2200      	movs	r2, #0
 8009274:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	3324      	adds	r3, #36	@ 0x24
 8009282:	4619      	mov	r1, r3
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009288:	461a      	mov	r2, r3
 800928a:	88fb      	ldrh	r3, [r7, #6]
 800928c:	f7fb fc7c 	bl	8004b88 <HAL_DMA_Start_IT>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d009      	beq.n	80092aa <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2210      	movs	r2, #16
 800929a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2220      	movs	r2, #32
 80092a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80092a6:	2301      	movs	r3, #1
 80092a8:	e051      	b.n	800934e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d018      	beq.n	80092e4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092ba:	e853 3f00 	ldrex	r3, [r3]
 80092be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80092c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	461a      	mov	r2, r3
 80092ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092d2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80092d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092d8:	e841 2300 	strex	r3, r2, [r1]
 80092dc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80092de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1e6      	bne.n	80092b2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	3308      	adds	r3, #8
 80092ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ee:	e853 3f00 	ldrex	r3, [r3]
 80092f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f6:	f043 0301 	orr.w	r3, r3, #1
 80092fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	3308      	adds	r3, #8
 8009302:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009304:	637a      	str	r2, [r7, #52]	@ 0x34
 8009306:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009308:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800930a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800930c:	e841 2300 	strex	r3, r2, [r1]
 8009310:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009314:	2b00      	cmp	r3, #0
 8009316:	d1e5      	bne.n	80092e4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	3308      	adds	r3, #8
 800931e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	e853 3f00 	ldrex	r3, [r3]
 8009326:	613b      	str	r3, [r7, #16]
   return(result);
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800932e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	3308      	adds	r3, #8
 8009336:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009338:	623a      	str	r2, [r7, #32]
 800933a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933c:	69f9      	ldr	r1, [r7, #28]
 800933e:	6a3a      	ldr	r2, [r7, #32]
 8009340:	e841 2300 	strex	r3, r2, [r1]
 8009344:	61bb      	str	r3, [r7, #24]
   return(result);
 8009346:	69bb      	ldr	r3, [r7, #24]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d1e5      	bne.n	8009318 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	3758      	adds	r7, #88	@ 0x58
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
 8009356:	bf00      	nop
 8009358:	080094b3 	.word	0x080094b3
 800935c:	080095df 	.word	0x080095df
 8009360:	0800961d 	.word	0x0800961d

08009364 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009364:	b480      	push	{r7}
 8009366:	b08f      	sub	sp, #60	@ 0x3c
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009372:	6a3b      	ldr	r3, [r7, #32]
 8009374:	e853 3f00 	ldrex	r3, [r3]
 8009378:	61fb      	str	r3, [r7, #28]
   return(result);
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009380:	637b      	str	r3, [r7, #52]	@ 0x34
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	461a      	mov	r2, r3
 8009388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800938a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800938c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009390:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009392:	e841 2300 	strex	r3, r2, [r1]
 8009396:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1e6      	bne.n	800936c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	3308      	adds	r3, #8
 80093a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	e853 3f00 	ldrex	r3, [r3]
 80093ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80093b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	3308      	adds	r3, #8
 80093bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093be:	61ba      	str	r2, [r7, #24]
 80093c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c2:	6979      	ldr	r1, [r7, #20]
 80093c4:	69ba      	ldr	r2, [r7, #24]
 80093c6:	e841 2300 	strex	r3, r2, [r1]
 80093ca:	613b      	str	r3, [r7, #16]
   return(result);
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d1e5      	bne.n	800939e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2220      	movs	r2, #32
 80093d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80093da:	bf00      	nop
 80093dc:	373c      	adds	r7, #60	@ 0x3c
 80093de:	46bd      	mov	sp, r7
 80093e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e4:	4770      	bx	lr

080093e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093e6:	b480      	push	{r7}
 80093e8:	b095      	sub	sp, #84	@ 0x54
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093f6:	e853 3f00 	ldrex	r3, [r3]
 80093fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	461a      	mov	r2, r3
 800940a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800940c:	643b      	str	r3, [r7, #64]	@ 0x40
 800940e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009410:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009412:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009414:	e841 2300 	strex	r3, r2, [r1]
 8009418:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800941a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800941c:	2b00      	cmp	r3, #0
 800941e:	d1e6      	bne.n	80093ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	3308      	adds	r3, #8
 8009426:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009428:	6a3b      	ldr	r3, [r7, #32]
 800942a:	e853 3f00 	ldrex	r3, [r3]
 800942e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009436:	f023 0301 	bic.w	r3, r3, #1
 800943a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	3308      	adds	r3, #8
 8009442:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009444:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009446:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009448:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800944a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800944c:	e841 2300 	strex	r3, r2, [r1]
 8009450:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009454:	2b00      	cmp	r3, #0
 8009456:	d1e3      	bne.n	8009420 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800945c:	2b01      	cmp	r3, #1
 800945e:	d118      	bne.n	8009492 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	e853 3f00 	ldrex	r3, [r3]
 800946c:	60bb      	str	r3, [r7, #8]
   return(result);
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	f023 0310 	bic.w	r3, r3, #16
 8009474:	647b      	str	r3, [r7, #68]	@ 0x44
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	461a      	mov	r2, r3
 800947c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800947e:	61bb      	str	r3, [r7, #24]
 8009480:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009482:	6979      	ldr	r1, [r7, #20]
 8009484:	69ba      	ldr	r2, [r7, #24]
 8009486:	e841 2300 	strex	r3, r2, [r1]
 800948a:	613b      	str	r3, [r7, #16]
   return(result);
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d1e6      	bne.n	8009460 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2220      	movs	r2, #32
 8009496:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2200      	movs	r2, #0
 800949e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2200      	movs	r2, #0
 80094a4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80094a6:	bf00      	nop
 80094a8:	3754      	adds	r7, #84	@ 0x54
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr

080094b2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b09c      	sub	sp, #112	@ 0x70
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094be:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f003 0320 	and.w	r3, r3, #32
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d171      	bne.n	80095b2 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80094ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094d0:	2200      	movs	r2, #0
 80094d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094de:	e853 3f00 	ldrex	r3, [r3]
 80094e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80094e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	461a      	mov	r2, r3
 80094f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80094f6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80094fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094fc:	e841 2300 	strex	r3, r2, [r1]
 8009500:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009502:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009504:	2b00      	cmp	r3, #0
 8009506:	d1e6      	bne.n	80094d6 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009508:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	3308      	adds	r3, #8
 800950e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009512:	e853 3f00 	ldrex	r3, [r3]
 8009516:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800951a:	f023 0301 	bic.w	r3, r3, #1
 800951e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	3308      	adds	r3, #8
 8009526:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009528:	647a      	str	r2, [r7, #68]	@ 0x44
 800952a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800952e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009530:	e841 2300 	strex	r3, r2, [r1]
 8009534:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009538:	2b00      	cmp	r3, #0
 800953a:	d1e5      	bne.n	8009508 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800953c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	3308      	adds	r3, #8
 8009542:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009546:	e853 3f00 	ldrex	r3, [r3]
 800954a:	623b      	str	r3, [r7, #32]
   return(result);
 800954c:	6a3b      	ldr	r3, [r7, #32]
 800954e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009552:	663b      	str	r3, [r7, #96]	@ 0x60
 8009554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	3308      	adds	r3, #8
 800955a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800955c:	633a      	str	r2, [r7, #48]	@ 0x30
 800955e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009560:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009562:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009564:	e841 2300 	strex	r3, r2, [r1]
 8009568:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800956a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1e5      	bne.n	800953c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009572:	2220      	movs	r2, #32
 8009574:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009578:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800957a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800957c:	2b01      	cmp	r3, #1
 800957e:	d118      	bne.n	80095b2 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009580:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	e853 3f00 	ldrex	r3, [r3]
 800958c:	60fb      	str	r3, [r7, #12]
   return(result);
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f023 0310 	bic.w	r3, r3, #16
 8009594:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009596:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	461a      	mov	r2, r3
 800959c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800959e:	61fb      	str	r3, [r7, #28]
 80095a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a2:	69b9      	ldr	r1, [r7, #24]
 80095a4:	69fa      	ldr	r2, [r7, #28]
 80095a6:	e841 2300 	strex	r3, r2, [r1]
 80095aa:	617b      	str	r3, [r7, #20]
   return(result);
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1e6      	bne.n	8009580 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095b4:	2200      	movs	r2, #0
 80095b6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d107      	bne.n	80095d0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80095c6:	4619      	mov	r1, r3
 80095c8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80095ca:	f7ff f993 	bl	80088f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80095ce:	e002      	b.n	80095d6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80095d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80095d2:	f7ff f971 	bl	80088b8 <HAL_UART_RxCpltCallback>
}
 80095d6:	bf00      	nop
 80095d8:	3770      	adds	r7, #112	@ 0x70
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b084      	sub	sp, #16
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ea:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2201      	movs	r2, #1
 80095f0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d109      	bne.n	800960e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009600:	085b      	lsrs	r3, r3, #1
 8009602:	b29b      	uxth	r3, r3
 8009604:	4619      	mov	r1, r3
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f7ff f974 	bl	80088f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800960c:	e002      	b.n	8009614 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800960e:	68f8      	ldr	r0, [r7, #12]
 8009610:	f7ff f95c 	bl	80088cc <HAL_UART_RxHalfCpltCallback>
}
 8009614:	bf00      	nop
 8009616:	3710      	adds	r7, #16
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b086      	sub	sp, #24
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009628:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009630:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009638:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009644:	2b80      	cmp	r3, #128	@ 0x80
 8009646:	d109      	bne.n	800965c <UART_DMAError+0x40>
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	2b21      	cmp	r3, #33	@ 0x21
 800964c:	d106      	bne.n	800965c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	2200      	movs	r2, #0
 8009652:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009656:	6978      	ldr	r0, [r7, #20]
 8009658:	f7ff fe84 	bl	8009364 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	689b      	ldr	r3, [r3, #8]
 8009662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009666:	2b40      	cmp	r3, #64	@ 0x40
 8009668:	d109      	bne.n	800967e <UART_DMAError+0x62>
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2b22      	cmp	r3, #34	@ 0x22
 800966e:	d106      	bne.n	800967e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	2200      	movs	r2, #0
 8009674:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009678:	6978      	ldr	r0, [r7, #20]
 800967a:	f7ff feb4 	bl	80093e6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009684:	f043 0210 	orr.w	r2, r3, #16
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800968e:	6978      	ldr	r0, [r7, #20]
 8009690:	f7ff f926 	bl	80088e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009694:	bf00      	nop
 8009696:	3718      	adds	r7, #24
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800969c:	b480      	push	{r7}
 800969e:	b085      	sub	sp, #20
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d101      	bne.n	80096b2 <HAL_UARTEx_DisableFifoMode+0x16>
 80096ae:	2302      	movs	r3, #2
 80096b0:	e027      	b.n	8009702 <HAL_UARTEx_DisableFifoMode+0x66>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2224      	movs	r2, #36	@ 0x24
 80096be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f022 0201 	bic.w	r2, r2, #1
 80096d8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80096e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	68fa      	ldr	r2, [r7, #12]
 80096ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2220      	movs	r2, #32
 80096f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	3714      	adds	r7, #20
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr

0800970e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800970e:	b580      	push	{r7, lr}
 8009710:	b084      	sub	sp, #16
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
 8009716:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800971e:	2b01      	cmp	r3, #1
 8009720:	d101      	bne.n	8009726 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009722:	2302      	movs	r3, #2
 8009724:	e02d      	b.n	8009782 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2201      	movs	r2, #1
 800972a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2224      	movs	r2, #36	@ 0x24
 8009732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	681a      	ldr	r2, [r3, #0]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f022 0201 	bic.w	r2, r2, #1
 800974c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	683a      	ldr	r2, [r7, #0]
 800975e:	430a      	orrs	r2, r1
 8009760:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 f850 	bl	8009808 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68fa      	ldr	r2, [r7, #12]
 800976e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2220      	movs	r2, #32
 8009774:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b084      	sub	sp, #16
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
 8009792:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800979a:	2b01      	cmp	r3, #1
 800979c:	d101      	bne.n	80097a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800979e:	2302      	movs	r3, #2
 80097a0:	e02d      	b.n	80097fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2201      	movs	r2, #1
 80097a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2224      	movs	r2, #36	@ 0x24
 80097ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	681a      	ldr	r2, [r3, #0]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f022 0201 	bic.w	r2, r2, #1
 80097c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	683a      	ldr	r2, [r7, #0]
 80097da:	430a      	orrs	r2, r1
 80097dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f000 f812 	bl	8009808 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	68fa      	ldr	r2, [r7, #12]
 80097ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2220      	movs	r2, #32
 80097f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
	...

08009808 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009808:	b480      	push	{r7}
 800980a:	b085      	sub	sp, #20
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009814:	2b00      	cmp	r3, #0
 8009816:	d108      	bne.n	800982a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2201      	movs	r2, #1
 800981c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2201      	movs	r2, #1
 8009824:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009828:	e031      	b.n	800988e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800982a:	2308      	movs	r3, #8
 800982c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800982e:	2308      	movs	r3, #8
 8009830:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	0e5b      	lsrs	r3, r3, #25
 800983a:	b2db      	uxtb	r3, r3
 800983c:	f003 0307 	and.w	r3, r3, #7
 8009840:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	0f5b      	lsrs	r3, r3, #29
 800984a:	b2db      	uxtb	r3, r3
 800984c:	f003 0307 	and.w	r3, r3, #7
 8009850:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009852:	7bbb      	ldrb	r3, [r7, #14]
 8009854:	7b3a      	ldrb	r2, [r7, #12]
 8009856:	4911      	ldr	r1, [pc, #68]	@ (800989c <UARTEx_SetNbDataToProcess+0x94>)
 8009858:	5c8a      	ldrb	r2, [r1, r2]
 800985a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800985e:	7b3a      	ldrb	r2, [r7, #12]
 8009860:	490f      	ldr	r1, [pc, #60]	@ (80098a0 <UARTEx_SetNbDataToProcess+0x98>)
 8009862:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009864:	fb93 f3f2 	sdiv	r3, r3, r2
 8009868:	b29a      	uxth	r2, r3
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009870:	7bfb      	ldrb	r3, [r7, #15]
 8009872:	7b7a      	ldrb	r2, [r7, #13]
 8009874:	4909      	ldr	r1, [pc, #36]	@ (800989c <UARTEx_SetNbDataToProcess+0x94>)
 8009876:	5c8a      	ldrb	r2, [r1, r2]
 8009878:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800987c:	7b7a      	ldrb	r2, [r7, #13]
 800987e:	4908      	ldr	r1, [pc, #32]	@ (80098a0 <UARTEx_SetNbDataToProcess+0x98>)
 8009880:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009882:	fb93 f3f2 	sdiv	r3, r3, r2
 8009886:	b29a      	uxth	r2, r3
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800988e:	bf00      	nop
 8009890:	3714      	adds	r7, #20
 8009892:	46bd      	mov	sp, r7
 8009894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009898:	4770      	bx	lr
 800989a:	bf00      	nop
 800989c:	080105d8 	.word	0x080105d8
 80098a0:	080105e0 	.word	0x080105e0

080098a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80098a4:	b480      	push	{r7}
 80098a6:	b083      	sub	sp, #12
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f103 0208 	add.w	r2, r3, #8
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f04f 32ff 	mov.w	r2, #4294967295
 80098bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f103 0208 	add.w	r2, r3, #8
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f103 0208 	add.w	r2, r3, #8
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2200      	movs	r2, #0
 80098d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80098d8:	bf00      	nop
 80098da:	370c      	adds	r7, #12
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr

080098e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80098f2:	bf00      	nop
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098fe:	b480      	push	{r7}
 8009900:	b085      	sub	sp, #20
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
 8009906:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	689a      	ldr	r2, [r3, #8]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	683a      	ldr	r2, [r7, #0]
 8009922:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	683a      	ldr	r2, [r7, #0]
 8009928:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	1c5a      	adds	r2, r3, #1
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	601a      	str	r2, [r3, #0]
}
 800993a:	bf00      	nop
 800993c:	3714      	adds	r7, #20
 800993e:	46bd      	mov	sp, r7
 8009940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009944:	4770      	bx	lr

08009946 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009946:	b480      	push	{r7}
 8009948:	b085      	sub	sp, #20
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
 800994e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800995c:	d103      	bne.n	8009966 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	691b      	ldr	r3, [r3, #16]
 8009962:	60fb      	str	r3, [r7, #12]
 8009964:	e00c      	b.n	8009980 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	3308      	adds	r3, #8
 800996a:	60fb      	str	r3, [r7, #12]
 800996c:	e002      	b.n	8009974 <vListInsert+0x2e>
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	60fb      	str	r3, [r7, #12]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68ba      	ldr	r2, [r7, #8]
 800997c:	429a      	cmp	r2, r3
 800997e:	d2f6      	bcs.n	800996e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	685a      	ldr	r2, [r3, #4]
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	683a      	ldr	r2, [r7, #0]
 800998e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	683a      	ldr	r2, [r7, #0]
 800999a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	601a      	str	r2, [r3, #0]
}
 80099ac:	bf00      	nop
 80099ae:	3714      	adds	r7, #20
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr

080099b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	685b      	ldr	r3, [r3, #4]
 80099ca:	687a      	ldr	r2, [r7, #4]
 80099cc:	6892      	ldr	r2, [r2, #8]
 80099ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	6852      	ldr	r2, [r2, #4]
 80099d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d103      	bne.n	80099ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	689a      	ldr	r2, [r3, #8]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	1e5a      	subs	r2, r3, #1
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3714      	adds	r7, #20
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b084      	sub	sp, #16
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
 8009a14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10b      	bne.n	8009a38 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a32:	bf00      	nop
 8009a34:	bf00      	nop
 8009a36:	e7fd      	b.n	8009a34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009a38:	f001 fcae 	bl	800b398 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a44:	68f9      	ldr	r1, [r7, #12]
 8009a46:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009a48:	fb01 f303 	mul.w	r3, r1, r3
 8009a4c:	441a      	add	r2, r3
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2200      	movs	r2, #0
 8009a56:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681a      	ldr	r2, [r3, #0]
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681a      	ldr	r2, [r3, #0]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	68f9      	ldr	r1, [r7, #12]
 8009a6c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009a6e:	fb01 f303 	mul.w	r3, r1, r3
 8009a72:	441a      	add	r2, r3
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	22ff      	movs	r2, #255	@ 0xff
 8009a7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	22ff      	movs	r2, #255	@ 0xff
 8009a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d114      	bne.n	8009ab8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d01a      	beq.n	8009acc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	3310      	adds	r3, #16
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f000 ff80 	bl	800a9a0 <xTaskRemoveFromEventList>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d012      	beq.n	8009acc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8009adc <xQueueGenericReset+0xd0>)
 8009aa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009aac:	601a      	str	r2, [r3, #0]
 8009aae:	f3bf 8f4f 	dsb	sy
 8009ab2:	f3bf 8f6f 	isb	sy
 8009ab6:	e009      	b.n	8009acc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	3310      	adds	r3, #16
 8009abc:	4618      	mov	r0, r3
 8009abe:	f7ff fef1 	bl	80098a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	3324      	adds	r3, #36	@ 0x24
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7ff feec 	bl	80098a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009acc:	f001 fc96 	bl	800b3fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009ad0:	2301      	movs	r3, #1
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop
 8009adc:	e000ed04 	.word	0xe000ed04

08009ae0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b08a      	sub	sp, #40	@ 0x28
 8009ae4:	af02      	add	r7, sp, #8
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	60b9      	str	r1, [r7, #8]
 8009aea:	4613      	mov	r3, r2
 8009aec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d10b      	bne.n	8009b0c <xQueueGenericCreate+0x2c>
	__asm volatile
 8009af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af8:	f383 8811 	msr	BASEPRI, r3
 8009afc:	f3bf 8f6f 	isb	sy
 8009b00:	f3bf 8f4f 	dsb	sy
 8009b04:	613b      	str	r3, [r7, #16]
}
 8009b06:	bf00      	nop
 8009b08:	bf00      	nop
 8009b0a:	e7fd      	b.n	8009b08 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	68ba      	ldr	r2, [r7, #8]
 8009b10:	fb02 f303 	mul.w	r3, r2, r3
 8009b14:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009b16:	69fb      	ldr	r3, [r7, #28]
 8009b18:	3348      	adds	r3, #72	@ 0x48
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	f001 fd1c 	bl	800b558 <pvPortMalloc>
 8009b20:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d00d      	beq.n	8009b44 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009b28:	69bb      	ldr	r3, [r7, #24]
 8009b2a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	3348      	adds	r3, #72	@ 0x48
 8009b30:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b32:	79fa      	ldrb	r2, [r7, #7]
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	9300      	str	r3, [sp, #0]
 8009b38:	4613      	mov	r3, r2
 8009b3a:	697a      	ldr	r2, [r7, #20]
 8009b3c:	68b9      	ldr	r1, [r7, #8]
 8009b3e:	68f8      	ldr	r0, [r7, #12]
 8009b40:	f000 f805 	bl	8009b4e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009b44:	69bb      	ldr	r3, [r7, #24]
	}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3720      	adds	r7, #32
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}

08009b4e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009b4e:	b580      	push	{r7, lr}
 8009b50:	b084      	sub	sp, #16
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	60f8      	str	r0, [r7, #12]
 8009b56:	60b9      	str	r1, [r7, #8]
 8009b58:	607a      	str	r2, [r7, #4]
 8009b5a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d103      	bne.n	8009b6a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009b62:	69bb      	ldr	r3, [r7, #24]
 8009b64:	69ba      	ldr	r2, [r7, #24]
 8009b66:	601a      	str	r2, [r3, #0]
 8009b68:	e002      	b.n	8009b70 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009b6a:	69bb      	ldr	r3, [r7, #24]
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009b70:	69bb      	ldr	r3, [r7, #24]
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b7c:	2101      	movs	r1, #1
 8009b7e:	69b8      	ldr	r0, [r7, #24]
 8009b80:	f7ff ff44 	bl	8009a0c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009b84:	bf00      	nop
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00e      	beq.n	8009bb8 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009bac:	2300      	movs	r3, #0
 8009bae:	2200      	movs	r2, #0
 8009bb0:	2100      	movs	r1, #0
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f000 f81c 	bl	8009bf0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009bb8:	bf00      	nop
 8009bba:	3708      	adds	r7, #8
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b086      	sub	sp, #24
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	617b      	str	r3, [r7, #20]
 8009bce:	2300      	movs	r3, #0
 8009bd0:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009bd2:	79fb      	ldrb	r3, [r7, #7]
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	6939      	ldr	r1, [r7, #16]
 8009bd8:	6978      	ldr	r0, [r7, #20]
 8009bda:	f7ff ff81 	bl	8009ae0 <xQueueGenericCreate>
 8009bde:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009be0:	68f8      	ldr	r0, [r7, #12]
 8009be2:	f7ff ffd3 	bl	8009b8c <prvInitialiseMutex>

		return xNewQueue;
 8009be6:	68fb      	ldr	r3, [r7, #12]
	}
 8009be8:	4618      	mov	r0, r3
 8009bea:	3718      	adds	r7, #24
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}

08009bf0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b08e      	sub	sp, #56	@ 0x38
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	60f8      	str	r0, [r7, #12]
 8009bf8:	60b9      	str	r1, [r7, #8]
 8009bfa:	607a      	str	r2, [r7, #4]
 8009bfc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10b      	bne.n	8009c24 <xQueueGenericSend+0x34>
	__asm volatile
 8009c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c10:	f383 8811 	msr	BASEPRI, r3
 8009c14:	f3bf 8f6f 	isb	sy
 8009c18:	f3bf 8f4f 	dsb	sy
 8009c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009c1e:	bf00      	nop
 8009c20:	bf00      	nop
 8009c22:	e7fd      	b.n	8009c20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d103      	bne.n	8009c32 <xQueueGenericSend+0x42>
 8009c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d101      	bne.n	8009c36 <xQueueGenericSend+0x46>
 8009c32:	2301      	movs	r3, #1
 8009c34:	e000      	b.n	8009c38 <xQueueGenericSend+0x48>
 8009c36:	2300      	movs	r3, #0
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d10b      	bne.n	8009c54 <xQueueGenericSend+0x64>
	__asm volatile
 8009c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c40:	f383 8811 	msr	BASEPRI, r3
 8009c44:	f3bf 8f6f 	isb	sy
 8009c48:	f3bf 8f4f 	dsb	sy
 8009c4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009c4e:	bf00      	nop
 8009c50:	bf00      	nop
 8009c52:	e7fd      	b.n	8009c50 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	2b02      	cmp	r3, #2
 8009c58:	d103      	bne.n	8009c62 <xQueueGenericSend+0x72>
 8009c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d101      	bne.n	8009c66 <xQueueGenericSend+0x76>
 8009c62:	2301      	movs	r3, #1
 8009c64:	e000      	b.n	8009c68 <xQueueGenericSend+0x78>
 8009c66:	2300      	movs	r3, #0
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d10b      	bne.n	8009c84 <xQueueGenericSend+0x94>
	__asm volatile
 8009c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c70:	f383 8811 	msr	BASEPRI, r3
 8009c74:	f3bf 8f6f 	isb	sy
 8009c78:	f3bf 8f4f 	dsb	sy
 8009c7c:	623b      	str	r3, [r7, #32]
}
 8009c7e:	bf00      	nop
 8009c80:	bf00      	nop
 8009c82:	e7fd      	b.n	8009c80 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c84:	f001 f832 	bl	800acec <xTaskGetSchedulerState>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d102      	bne.n	8009c94 <xQueueGenericSend+0xa4>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d101      	bne.n	8009c98 <xQueueGenericSend+0xa8>
 8009c94:	2301      	movs	r3, #1
 8009c96:	e000      	b.n	8009c9a <xQueueGenericSend+0xaa>
 8009c98:	2300      	movs	r3, #0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d10b      	bne.n	8009cb6 <xQueueGenericSend+0xc6>
	__asm volatile
 8009c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca2:	f383 8811 	msr	BASEPRI, r3
 8009ca6:	f3bf 8f6f 	isb	sy
 8009caa:	f3bf 8f4f 	dsb	sy
 8009cae:	61fb      	str	r3, [r7, #28]
}
 8009cb0:	bf00      	nop
 8009cb2:	bf00      	nop
 8009cb4:	e7fd      	b.n	8009cb2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009cb6:	f001 fb6f 	bl	800b398 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d302      	bcc.n	8009ccc <xQueueGenericSend+0xdc>
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	2b02      	cmp	r3, #2
 8009cca:	d129      	bne.n	8009d20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ccc:	683a      	ldr	r2, [r7, #0]
 8009cce:	68b9      	ldr	r1, [r7, #8]
 8009cd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009cd2:	f000 f9b7 	bl	800a044 <prvCopyDataToQueue>
 8009cd6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d010      	beq.n	8009d02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ce2:	3324      	adds	r3, #36	@ 0x24
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f000 fe5b 	bl	800a9a0 <xTaskRemoveFromEventList>
 8009cea:	4603      	mov	r3, r0
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d013      	beq.n	8009d18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009cf0:	4b3f      	ldr	r3, [pc, #252]	@ (8009df0 <xQueueGenericSend+0x200>)
 8009cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cf6:	601a      	str	r2, [r3, #0]
 8009cf8:	f3bf 8f4f 	dsb	sy
 8009cfc:	f3bf 8f6f 	isb	sy
 8009d00:	e00a      	b.n	8009d18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d007      	beq.n	8009d18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009d08:	4b39      	ldr	r3, [pc, #228]	@ (8009df0 <xQueueGenericSend+0x200>)
 8009d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009d18:	f001 fb70 	bl	800b3fc <vPortExitCritical>
				return pdPASS;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e063      	b.n	8009de8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d103      	bne.n	8009d2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d26:	f001 fb69 	bl	800b3fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	e05c      	b.n	8009de8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d106      	bne.n	8009d42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d34:	f107 0314 	add.w	r3, r7, #20
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f000 fe95 	bl	800aa68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d3e:	2301      	movs	r3, #1
 8009d40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d42:	f001 fb5b 	bl	800b3fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d46:	f000 fc3b 	bl	800a5c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d4a:	f001 fb25 	bl	800b398 <vPortEnterCritical>
 8009d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d54:	b25b      	sxtb	r3, r3
 8009d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d5a:	d103      	bne.n	8009d64 <xQueueGenericSend+0x174>
 8009d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d6a:	b25b      	sxtb	r3, r3
 8009d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d70:	d103      	bne.n	8009d7a <xQueueGenericSend+0x18a>
 8009d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d74:	2200      	movs	r2, #0
 8009d76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d7a:	f001 fb3f 	bl	800b3fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d7e:	1d3a      	adds	r2, r7, #4
 8009d80:	f107 0314 	add.w	r3, r7, #20
 8009d84:	4611      	mov	r1, r2
 8009d86:	4618      	mov	r0, r3
 8009d88:	f000 fe84 	bl	800aa94 <xTaskCheckForTimeOut>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d124      	bne.n	8009ddc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009d92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d94:	f000 fa28 	bl	800a1e8 <prvIsQueueFull>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d018      	beq.n	8009dd0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009da0:	3310      	adds	r3, #16
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	4611      	mov	r1, r2
 8009da6:	4618      	mov	r0, r3
 8009da8:	f000 fdd4 	bl	800a954 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009dac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dae:	f000 f9b3 	bl	800a118 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009db2:	f000 fc13 	bl	800a5dc <xTaskResumeAll>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	f47f af7c 	bne.w	8009cb6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8009df0 <xQueueGenericSend+0x200>)
 8009dc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dc4:	601a      	str	r2, [r3, #0]
 8009dc6:	f3bf 8f4f 	dsb	sy
 8009dca:	f3bf 8f6f 	isb	sy
 8009dce:	e772      	b.n	8009cb6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009dd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dd2:	f000 f9a1 	bl	800a118 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009dd6:	f000 fc01 	bl	800a5dc <xTaskResumeAll>
 8009dda:	e76c      	b.n	8009cb6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009ddc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dde:	f000 f99b 	bl	800a118 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009de2:	f000 fbfb 	bl	800a5dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009de6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3738      	adds	r7, #56	@ 0x38
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}
 8009df0:	e000ed04 	.word	0xe000ed04

08009df4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b08e      	sub	sp, #56	@ 0x38
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009e06:	2300      	movs	r3, #0
 8009e08:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d10b      	bne.n	8009e28 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e14:	f383 8811 	msr	BASEPRI, r3
 8009e18:	f3bf 8f6f 	isb	sy
 8009e1c:	f3bf 8f4f 	dsb	sy
 8009e20:	623b      	str	r3, [r7, #32]
}
 8009e22:	bf00      	nop
 8009e24:	bf00      	nop
 8009e26:	e7fd      	b.n	8009e24 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d00b      	beq.n	8009e48 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e34:	f383 8811 	msr	BASEPRI, r3
 8009e38:	f3bf 8f6f 	isb	sy
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	61fb      	str	r3, [r7, #28]
}
 8009e42:	bf00      	nop
 8009e44:	bf00      	nop
 8009e46:	e7fd      	b.n	8009e44 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e48:	f000 ff50 	bl	800acec <xTaskGetSchedulerState>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d102      	bne.n	8009e58 <xQueueSemaphoreTake+0x64>
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d101      	bne.n	8009e5c <xQueueSemaphoreTake+0x68>
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e000      	b.n	8009e5e <xQueueSemaphoreTake+0x6a>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d10b      	bne.n	8009e7a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e66:	f383 8811 	msr	BASEPRI, r3
 8009e6a:	f3bf 8f6f 	isb	sy
 8009e6e:	f3bf 8f4f 	dsb	sy
 8009e72:	61bb      	str	r3, [r7, #24]
}
 8009e74:	bf00      	nop
 8009e76:	bf00      	nop
 8009e78:	e7fd      	b.n	8009e76 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e7a:	f001 fa8d 	bl	800b398 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e82:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d024      	beq.n	8009ed4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e8c:	1e5a      	subs	r2, r3, #1
 8009e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e90:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d104      	bne.n	8009ea4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009e9a:	f001 f8d3 	bl	800b044 <pvTaskIncrementMutexHeldCount>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea6:	691b      	ldr	r3, [r3, #16]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d00f      	beq.n	8009ecc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eae:	3310      	adds	r3, #16
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f000 fd75 	bl	800a9a0 <xTaskRemoveFromEventList>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d007      	beq.n	8009ecc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009ebc:	4b54      	ldr	r3, [pc, #336]	@ (800a010 <xQueueSemaphoreTake+0x21c>)
 8009ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ec2:	601a      	str	r2, [r3, #0]
 8009ec4:	f3bf 8f4f 	dsb	sy
 8009ec8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ecc:	f001 fa96 	bl	800b3fc <vPortExitCritical>
				return pdPASS;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	e098      	b.n	800a006 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d112      	bne.n	8009f00 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00b      	beq.n	8009ef8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee4:	f383 8811 	msr	BASEPRI, r3
 8009ee8:	f3bf 8f6f 	isb	sy
 8009eec:	f3bf 8f4f 	dsb	sy
 8009ef0:	617b      	str	r3, [r7, #20]
}
 8009ef2:	bf00      	nop
 8009ef4:	bf00      	nop
 8009ef6:	e7fd      	b.n	8009ef4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009ef8:	f001 fa80 	bl	800b3fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009efc:	2300      	movs	r3, #0
 8009efe:	e082      	b.n	800a006 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d106      	bne.n	8009f14 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009f06:	f107 030c 	add.w	r3, r7, #12
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f000 fdac 	bl	800aa68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009f10:	2301      	movs	r3, #1
 8009f12:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009f14:	f001 fa72 	bl	800b3fc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009f18:	f000 fb52 	bl	800a5c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009f1c:	f001 fa3c 	bl	800b398 <vPortEnterCritical>
 8009f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f22:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f26:	b25b      	sxtb	r3, r3
 8009f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f2c:	d103      	bne.n	8009f36 <xQueueSemaphoreTake+0x142>
 8009f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f30:	2200      	movs	r2, #0
 8009f32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f3c:	b25b      	sxtb	r3, r3
 8009f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f42:	d103      	bne.n	8009f4c <xQueueSemaphoreTake+0x158>
 8009f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f46:	2200      	movs	r2, #0
 8009f48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f4c:	f001 fa56 	bl	800b3fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f50:	463a      	mov	r2, r7
 8009f52:	f107 030c 	add.w	r3, r7, #12
 8009f56:	4611      	mov	r1, r2
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f000 fd9b 	bl	800aa94 <xTaskCheckForTimeOut>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d132      	bne.n	8009fca <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f66:	f000 f929 	bl	800a1bc <prvIsQueueEmpty>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d026      	beq.n	8009fbe <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d109      	bne.n	8009f8c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009f78:	f001 fa0e 	bl	800b398 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	4618      	mov	r0, r3
 8009f82:	f000 fed1 	bl	800ad28 <xTaskPriorityInherit>
 8009f86:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009f88:	f001 fa38 	bl	800b3fc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f8e:	3324      	adds	r3, #36	@ 0x24
 8009f90:	683a      	ldr	r2, [r7, #0]
 8009f92:	4611      	mov	r1, r2
 8009f94:	4618      	mov	r0, r3
 8009f96:	f000 fcdd 	bl	800a954 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009f9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f9c:	f000 f8bc 	bl	800a118 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009fa0:	f000 fb1c 	bl	800a5dc <xTaskResumeAll>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f47f af67 	bne.w	8009e7a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009fac:	4b18      	ldr	r3, [pc, #96]	@ (800a010 <xQueueSemaphoreTake+0x21c>)
 8009fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fb2:	601a      	str	r2, [r3, #0]
 8009fb4:	f3bf 8f4f 	dsb	sy
 8009fb8:	f3bf 8f6f 	isb	sy
 8009fbc:	e75d      	b.n	8009e7a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009fbe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009fc0:	f000 f8aa 	bl	800a118 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009fc4:	f000 fb0a 	bl	800a5dc <xTaskResumeAll>
 8009fc8:	e757      	b.n	8009e7a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009fca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009fcc:	f000 f8a4 	bl	800a118 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009fd0:	f000 fb04 	bl	800a5dc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009fd4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009fd6:	f000 f8f1 	bl	800a1bc <prvIsQueueEmpty>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f43f af4c 	beq.w	8009e7a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d00d      	beq.n	800a004 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009fe8:	f001 f9d6 	bl	800b398 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009fec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009fee:	f000 f811 	bl	800a014 <prvGetDisinheritPriorityAfterTimeout>
 8009ff2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ff6:	689b      	ldr	r3, [r3, #8]
 8009ff8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f000 ff92 	bl	800af24 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a000:	f001 f9fc 	bl	800b3fc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a004:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a006:	4618      	mov	r0, r3
 800a008:	3738      	adds	r7, #56	@ 0x38
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
 800a00e:	bf00      	nop
 800a010:	e000ed04 	.word	0xe000ed04

0800a014 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a014:	b480      	push	{r7}
 800a016:	b085      	sub	sp, #20
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a020:	2b00      	cmp	r3, #0
 800a022:	d006      	beq.n	800a032 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f1c3 0307 	rsb	r3, r3, #7
 800a02e:	60fb      	str	r3, [r7, #12]
 800a030:	e001      	b.n	800a036 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a032:	2300      	movs	r3, #0
 800a034:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a036:	68fb      	ldr	r3, [r7, #12]
	}
 800a038:	4618      	mov	r0, r3
 800a03a:	3714      	adds	r7, #20
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	60b9      	str	r1, [r7, #8]
 800a04e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a050:	2300      	movs	r3, #0
 800a052:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a058:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d10d      	bne.n	800a07e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d14d      	bne.n	800a106 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	4618      	mov	r0, r3
 800a070:	f000 fed0 	bl	800ae14 <xTaskPriorityDisinherit>
 800a074:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2200      	movs	r2, #0
 800a07a:	609a      	str	r2, [r3, #8]
 800a07c:	e043      	b.n	800a106 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d119      	bne.n	800a0b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6858      	ldr	r0, [r3, #4]
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a08c:	461a      	mov	r2, r3
 800a08e:	68b9      	ldr	r1, [r7, #8]
 800a090:	f002 fdbd 	bl	800cc0e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	685a      	ldr	r2, [r3, #4]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a09c:	441a      	add	r2, r3
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	685a      	ldr	r2, [r3, #4]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	689b      	ldr	r3, [r3, #8]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d32b      	bcc.n	800a106 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681a      	ldr	r2, [r3, #0]
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	605a      	str	r2, [r3, #4]
 800a0b6:	e026      	b.n	800a106 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	68d8      	ldr	r0, [r3, #12]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	68b9      	ldr	r1, [r7, #8]
 800a0c4:	f002 fda3 	bl	800cc0e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	68da      	ldr	r2, [r3, #12]
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0d0:	425b      	negs	r3, r3
 800a0d2:	441a      	add	r2, r3
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	68da      	ldr	r2, [r3, #12]
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d207      	bcs.n	800a0f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	689a      	ldr	r2, [r3, #8]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ec:	425b      	negs	r3, r3
 800a0ee:	441a      	add	r2, r3
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2b02      	cmp	r3, #2
 800a0f8:	d105      	bne.n	800a106 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d002      	beq.n	800a106 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	3b01      	subs	r3, #1
 800a104:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	1c5a      	adds	r2, r3, #1
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a10e:	697b      	ldr	r3, [r7, #20]
}
 800a110:	4618      	mov	r0, r3
 800a112:	3718      	adds	r7, #24
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}

0800a118 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b084      	sub	sp, #16
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a120:	f001 f93a 	bl	800b398 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a12a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a12c:	e011      	b.n	800a152 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a132:	2b00      	cmp	r3, #0
 800a134:	d012      	beq.n	800a15c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	3324      	adds	r3, #36	@ 0x24
 800a13a:	4618      	mov	r0, r3
 800a13c:	f000 fc30 	bl	800a9a0 <xTaskRemoveFromEventList>
 800a140:	4603      	mov	r3, r0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d001      	beq.n	800a14a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a146:	f000 fd09 	bl	800ab5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a14a:	7bfb      	ldrb	r3, [r7, #15]
 800a14c:	3b01      	subs	r3, #1
 800a14e:	b2db      	uxtb	r3, r3
 800a150:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a156:	2b00      	cmp	r3, #0
 800a158:	dce9      	bgt.n	800a12e <prvUnlockQueue+0x16>
 800a15a:	e000      	b.n	800a15e <prvUnlockQueue+0x46>
					break;
 800a15c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	22ff      	movs	r2, #255	@ 0xff
 800a162:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a166:	f001 f949 	bl	800b3fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a16a:	f001 f915 	bl	800b398 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a174:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a176:	e011      	b.n	800a19c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	691b      	ldr	r3, [r3, #16]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d012      	beq.n	800a1a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	3310      	adds	r3, #16
 800a184:	4618      	mov	r0, r3
 800a186:	f000 fc0b 	bl	800a9a0 <xTaskRemoveFromEventList>
 800a18a:	4603      	mov	r3, r0
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d001      	beq.n	800a194 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a190:	f000 fce4 	bl	800ab5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a194:	7bbb      	ldrb	r3, [r7, #14]
 800a196:	3b01      	subs	r3, #1
 800a198:	b2db      	uxtb	r3, r3
 800a19a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a19c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	dce9      	bgt.n	800a178 <prvUnlockQueue+0x60>
 800a1a4:	e000      	b.n	800a1a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a1a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	22ff      	movs	r2, #255	@ 0xff
 800a1ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a1b0:	f001 f924 	bl	800b3fc <vPortExitCritical>
}
 800a1b4:	bf00      	nop
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a1c4:	f001 f8e8 	bl	800b398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d102      	bne.n	800a1d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	60fb      	str	r3, [r7, #12]
 800a1d4:	e001      	b.n	800a1da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a1da:	f001 f90f 	bl	800b3fc <vPortExitCritical>

	return xReturn;
 800a1de:	68fb      	ldr	r3, [r7, #12]
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3710      	adds	r7, #16
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b084      	sub	sp, #16
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a1f0:	f001 f8d2 	bl	800b398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1fc:	429a      	cmp	r2, r3
 800a1fe:	d102      	bne.n	800a206 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a200:	2301      	movs	r3, #1
 800a202:	60fb      	str	r3, [r7, #12]
 800a204:	e001      	b.n	800a20a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a206:	2300      	movs	r3, #0
 800a208:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a20a:	f001 f8f7 	bl	800b3fc <vPortExitCritical>

	return xReturn;
 800a20e:	68fb      	ldr	r3, [r7, #12]
}
 800a210:	4618      	mov	r0, r3
 800a212:	3710      	adds	r7, #16
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b08c      	sub	sp, #48	@ 0x30
 800a21c:	af04      	add	r7, sp, #16
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	603b      	str	r3, [r7, #0]
 800a224:	4613      	mov	r3, r2
 800a226:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a228:	88fb      	ldrh	r3, [r7, #6]
 800a22a:	009b      	lsls	r3, r3, #2
 800a22c:	4618      	mov	r0, r3
 800a22e:	f001 f993 	bl	800b558 <pvPortMalloc>
 800a232:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d00e      	beq.n	800a258 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a23a:	20a0      	movs	r0, #160	@ 0xa0
 800a23c:	f001 f98c 	bl	800b558 <pvPortMalloc>
 800a240:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a242:	69fb      	ldr	r3, [r7, #28]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d003      	beq.n	800a250 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a248:	69fb      	ldr	r3, [r7, #28]
 800a24a:	697a      	ldr	r2, [r7, #20]
 800a24c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a24e:	e005      	b.n	800a25c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a250:	6978      	ldr	r0, [r7, #20]
 800a252:	f001 fa4f 	bl	800b6f4 <vPortFree>
 800a256:	e001      	b.n	800a25c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a258:	2300      	movs	r3, #0
 800a25a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d013      	beq.n	800a28a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a262:	88fa      	ldrh	r2, [r7, #6]
 800a264:	2300      	movs	r3, #0
 800a266:	9303      	str	r3, [sp, #12]
 800a268:	69fb      	ldr	r3, [r7, #28]
 800a26a:	9302      	str	r3, [sp, #8]
 800a26c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a26e:	9301      	str	r3, [sp, #4]
 800a270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a272:	9300      	str	r3, [sp, #0]
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	68b9      	ldr	r1, [r7, #8]
 800a278:	68f8      	ldr	r0, [r7, #12]
 800a27a:	f000 f80f 	bl	800a29c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a27e:	69f8      	ldr	r0, [r7, #28]
 800a280:	f000 f8ac 	bl	800a3dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a284:	2301      	movs	r3, #1
 800a286:	61bb      	str	r3, [r7, #24]
 800a288:	e002      	b.n	800a290 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a28a:	f04f 33ff 	mov.w	r3, #4294967295
 800a28e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a290:	69bb      	ldr	r3, [r7, #24]
	}
 800a292:	4618      	mov	r0, r3
 800a294:	3720      	adds	r7, #32
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
	...

0800a29c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b088      	sub	sp, #32
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	60f8      	str	r0, [r7, #12]
 800a2a4:	60b9      	str	r1, [r7, #8]
 800a2a6:	607a      	str	r2, [r7, #4]
 800a2a8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	4413      	add	r3, r2
 800a2ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a2bc:	69bb      	ldr	r3, [r7, #24]
 800a2be:	f023 0307 	bic.w	r3, r3, #7
 800a2c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	f003 0307 	and.w	r3, r3, #7
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00b      	beq.n	800a2e6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800a2ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d2:	f383 8811 	msr	BASEPRI, r3
 800a2d6:	f3bf 8f6f 	isb	sy
 800a2da:	f3bf 8f4f 	dsb	sy
 800a2de:	617b      	str	r3, [r7, #20]
}
 800a2e0:	bf00      	nop
 800a2e2:	bf00      	nop
 800a2e4:	e7fd      	b.n	800a2e2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d01f      	beq.n	800a32c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	61fb      	str	r3, [r7, #28]
 800a2f0:	e012      	b.n	800a318 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a2f2:	68ba      	ldr	r2, [r7, #8]
 800a2f4:	69fb      	ldr	r3, [r7, #28]
 800a2f6:	4413      	add	r3, r2
 800a2f8:	7819      	ldrb	r1, [r3, #0]
 800a2fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2fc:	69fb      	ldr	r3, [r7, #28]
 800a2fe:	4413      	add	r3, r2
 800a300:	3334      	adds	r3, #52	@ 0x34
 800a302:	460a      	mov	r2, r1
 800a304:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a306:	68ba      	ldr	r2, [r7, #8]
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	4413      	add	r3, r2
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d006      	beq.n	800a320 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	3301      	adds	r3, #1
 800a316:	61fb      	str	r3, [r7, #28]
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	2b0f      	cmp	r3, #15
 800a31c:	d9e9      	bls.n	800a2f2 <prvInitialiseNewTask+0x56>
 800a31e:	e000      	b.n	800a322 <prvInitialiseNewTask+0x86>
			{
				break;
 800a320:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a324:	2200      	movs	r2, #0
 800a326:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a32a:	e003      	b.n	800a334 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a32c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a32e:	2200      	movs	r2, #0
 800a330:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a336:	2b06      	cmp	r3, #6
 800a338:	d901      	bls.n	800a33e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a33a:	2306      	movs	r3, #6
 800a33c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a340:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a342:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a346:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a348:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a34c:	2200      	movs	r2, #0
 800a34e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a352:	3304      	adds	r3, #4
 800a354:	4618      	mov	r0, r3
 800a356:	f7ff fac5 	bl	80098e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a35a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a35c:	3318      	adds	r3, #24
 800a35e:	4618      	mov	r0, r3
 800a360:	f7ff fac0 	bl	80098e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a368:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a36c:	f1c3 0207 	rsb	r2, r3, #7
 800a370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a372:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a378:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37c:	2200      	movs	r2, #0
 800a37e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a384:	2200      	movs	r2, #0
 800a386:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38c:	334c      	adds	r3, #76	@ 0x4c
 800a38e:	224c      	movs	r2, #76	@ 0x4c
 800a390:	2100      	movs	r1, #0
 800a392:	4618      	mov	r0, r3
 800a394:	f002 fb5e 	bl	800ca54 <memset>
 800a398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39a:	4a0d      	ldr	r2, [pc, #52]	@ (800a3d0 <prvInitialiseNewTask+0x134>)
 800a39c:	651a      	str	r2, [r3, #80]	@ 0x50
 800a39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a0:	4a0c      	ldr	r2, [pc, #48]	@ (800a3d4 <prvInitialiseNewTask+0x138>)
 800a3a2:	655a      	str	r2, [r3, #84]	@ 0x54
 800a3a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a6:	4a0c      	ldr	r2, [pc, #48]	@ (800a3d8 <prvInitialiseNewTask+0x13c>)
 800a3a8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a3aa:	683a      	ldr	r2, [r7, #0]
 800a3ac:	68f9      	ldr	r1, [r7, #12]
 800a3ae:	69b8      	ldr	r0, [r7, #24]
 800a3b0:	f000 fec2 	bl	800b138 <pxPortInitialiseStack>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a3ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d002      	beq.n	800a3c6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a3c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a3c6:	bf00      	nop
 800a3c8:	3720      	adds	r7, #32
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	20005ec4 	.word	0x20005ec4
 800a3d4:	20005f2c 	.word	0x20005f2c
 800a3d8:	20005f94 	.word	0x20005f94

0800a3dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a3e4:	f000 ffd8 	bl	800b398 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a3e8:	4b2a      	ldr	r3, [pc, #168]	@ (800a494 <prvAddNewTaskToReadyList+0xb8>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	4a29      	ldr	r2, [pc, #164]	@ (800a494 <prvAddNewTaskToReadyList+0xb8>)
 800a3f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a3f2:	4b29      	ldr	r3, [pc, #164]	@ (800a498 <prvAddNewTaskToReadyList+0xbc>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d109      	bne.n	800a40e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a3fa:	4a27      	ldr	r2, [pc, #156]	@ (800a498 <prvAddNewTaskToReadyList+0xbc>)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a400:	4b24      	ldr	r3, [pc, #144]	@ (800a494 <prvAddNewTaskToReadyList+0xb8>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	2b01      	cmp	r3, #1
 800a406:	d110      	bne.n	800a42a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a408:	f000 fbcc 	bl	800aba4 <prvInitialiseTaskLists>
 800a40c:	e00d      	b.n	800a42a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a40e:	4b23      	ldr	r3, [pc, #140]	@ (800a49c <prvAddNewTaskToReadyList+0xc0>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d109      	bne.n	800a42a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a416:	4b20      	ldr	r3, [pc, #128]	@ (800a498 <prvAddNewTaskToReadyList+0xbc>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a420:	429a      	cmp	r2, r3
 800a422:	d802      	bhi.n	800a42a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a424:	4a1c      	ldr	r2, [pc, #112]	@ (800a498 <prvAddNewTaskToReadyList+0xbc>)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a42a:	4b1d      	ldr	r3, [pc, #116]	@ (800a4a0 <prvAddNewTaskToReadyList+0xc4>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	3301      	adds	r3, #1
 800a430:	4a1b      	ldr	r2, [pc, #108]	@ (800a4a0 <prvAddNewTaskToReadyList+0xc4>)
 800a432:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a438:	2201      	movs	r2, #1
 800a43a:	409a      	lsls	r2, r3
 800a43c:	4b19      	ldr	r3, [pc, #100]	@ (800a4a4 <prvAddNewTaskToReadyList+0xc8>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4313      	orrs	r3, r2
 800a442:	4a18      	ldr	r2, [pc, #96]	@ (800a4a4 <prvAddNewTaskToReadyList+0xc8>)
 800a444:	6013      	str	r3, [r2, #0]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a44a:	4613      	mov	r3, r2
 800a44c:	009b      	lsls	r3, r3, #2
 800a44e:	4413      	add	r3, r2
 800a450:	009b      	lsls	r3, r3, #2
 800a452:	4a15      	ldr	r2, [pc, #84]	@ (800a4a8 <prvAddNewTaskToReadyList+0xcc>)
 800a454:	441a      	add	r2, r3
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	3304      	adds	r3, #4
 800a45a:	4619      	mov	r1, r3
 800a45c:	4610      	mov	r0, r2
 800a45e:	f7ff fa4e 	bl	80098fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a462:	f000 ffcb 	bl	800b3fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a466:	4b0d      	ldr	r3, [pc, #52]	@ (800a49c <prvAddNewTaskToReadyList+0xc0>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d00e      	beq.n	800a48c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a46e:	4b0a      	ldr	r3, [pc, #40]	@ (800a498 <prvAddNewTaskToReadyList+0xbc>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a478:	429a      	cmp	r2, r3
 800a47a:	d207      	bcs.n	800a48c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a47c:	4b0b      	ldr	r3, [pc, #44]	@ (800a4ac <prvAddNewTaskToReadyList+0xd0>)
 800a47e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a482:	601a      	str	r2, [r3, #0]
 800a484:	f3bf 8f4f 	dsb	sy
 800a488:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a48c:	bf00      	nop
 800a48e:	3708      	adds	r7, #8
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}
 800a494:	20001050 	.word	0x20001050
 800a498:	20000f50 	.word	0x20000f50
 800a49c:	2000105c 	.word	0x2000105c
 800a4a0:	2000106c 	.word	0x2000106c
 800a4a4:	20001058 	.word	0x20001058
 800a4a8:	20000f54 	.word	0x20000f54
 800a4ac:	e000ed04 	.word	0xe000ed04

0800a4b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b084      	sub	sp, #16
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d018      	beq.n	800a4f4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a4c2:	4b14      	ldr	r3, [pc, #80]	@ (800a514 <vTaskDelay+0x64>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d00b      	beq.n	800a4e2 <vTaskDelay+0x32>
	__asm volatile
 800a4ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ce:	f383 8811 	msr	BASEPRI, r3
 800a4d2:	f3bf 8f6f 	isb	sy
 800a4d6:	f3bf 8f4f 	dsb	sy
 800a4da:	60bb      	str	r3, [r7, #8]
}
 800a4dc:	bf00      	nop
 800a4de:	bf00      	nop
 800a4e0:	e7fd      	b.n	800a4de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a4e2:	f000 f86d 	bl	800a5c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f000 fdbf 	bl	800b06c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a4ee:	f000 f875 	bl	800a5dc <xTaskResumeAll>
 800a4f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d107      	bne.n	800a50a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a4fa:	4b07      	ldr	r3, [pc, #28]	@ (800a518 <vTaskDelay+0x68>)
 800a4fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a500:	601a      	str	r2, [r3, #0]
 800a502:	f3bf 8f4f 	dsb	sy
 800a506:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a50a:	bf00      	nop
 800a50c:	3710      	adds	r7, #16
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	20001078 	.word	0x20001078
 800a518:	e000ed04 	.word	0xe000ed04

0800a51c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b086      	sub	sp, #24
 800a520:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800a522:	4b1f      	ldr	r3, [pc, #124]	@ (800a5a0 <vTaskStartScheduler+0x84>)
 800a524:	9301      	str	r3, [sp, #4]
 800a526:	2300      	movs	r3, #0
 800a528:	9300      	str	r3, [sp, #0]
 800a52a:	2300      	movs	r3, #0
 800a52c:	2280      	movs	r2, #128	@ 0x80
 800a52e:	491d      	ldr	r1, [pc, #116]	@ (800a5a4 <vTaskStartScheduler+0x88>)
 800a530:	481d      	ldr	r0, [pc, #116]	@ (800a5a8 <vTaskStartScheduler+0x8c>)
 800a532:	f7ff fe71 	bl	800a218 <xTaskCreate>
 800a536:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d11b      	bne.n	800a576 <vTaskStartScheduler+0x5a>
	__asm volatile
 800a53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a542:	f383 8811 	msr	BASEPRI, r3
 800a546:	f3bf 8f6f 	isb	sy
 800a54a:	f3bf 8f4f 	dsb	sy
 800a54e:	60bb      	str	r3, [r7, #8]
}
 800a550:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a552:	4b16      	ldr	r3, [pc, #88]	@ (800a5ac <vTaskStartScheduler+0x90>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	334c      	adds	r3, #76	@ 0x4c
 800a558:	4a15      	ldr	r2, [pc, #84]	@ (800a5b0 <vTaskStartScheduler+0x94>)
 800a55a:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a55c:	4b15      	ldr	r3, [pc, #84]	@ (800a5b4 <vTaskStartScheduler+0x98>)
 800a55e:	f04f 32ff 	mov.w	r2, #4294967295
 800a562:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a564:	4b14      	ldr	r3, [pc, #80]	@ (800a5b8 <vTaskStartScheduler+0x9c>)
 800a566:	2201      	movs	r2, #1
 800a568:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a56a:	4b14      	ldr	r3, [pc, #80]	@ (800a5bc <vTaskStartScheduler+0xa0>)
 800a56c:	2200      	movs	r2, #0
 800a56e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a570:	f000 fe6e 	bl	800b250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a574:	e00f      	b.n	800a596 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a57c:	d10b      	bne.n	800a596 <vTaskStartScheduler+0x7a>
	__asm volatile
 800a57e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a582:	f383 8811 	msr	BASEPRI, r3
 800a586:	f3bf 8f6f 	isb	sy
 800a58a:	f3bf 8f4f 	dsb	sy
 800a58e:	607b      	str	r3, [r7, #4]
}
 800a590:	bf00      	nop
 800a592:	bf00      	nop
 800a594:	e7fd      	b.n	800a592 <vTaskStartScheduler+0x76>
}
 800a596:	bf00      	nop
 800a598:	3710      	adds	r7, #16
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	20001074 	.word	0x20001074
 800a5a4:	080105a0 	.word	0x080105a0
 800a5a8:	0800ab75 	.word	0x0800ab75
 800a5ac:	20000f50 	.word	0x20000f50
 800a5b0:	2000001c 	.word	0x2000001c
 800a5b4:	20001070 	.word	0x20001070
 800a5b8:	2000105c 	.word	0x2000105c
 800a5bc:	20001054 	.word	0x20001054

0800a5c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a5c4:	4b04      	ldr	r3, [pc, #16]	@ (800a5d8 <vTaskSuspendAll+0x18>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	3301      	adds	r3, #1
 800a5ca:	4a03      	ldr	r2, [pc, #12]	@ (800a5d8 <vTaskSuspendAll+0x18>)
 800a5cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a5ce:	bf00      	nop
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr
 800a5d8:	20001078 	.word	0x20001078

0800a5dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a5ea:	4b42      	ldr	r3, [pc, #264]	@ (800a6f4 <xTaskResumeAll+0x118>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d10b      	bne.n	800a60a <xTaskResumeAll+0x2e>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f6:	f383 8811 	msr	BASEPRI, r3
 800a5fa:	f3bf 8f6f 	isb	sy
 800a5fe:	f3bf 8f4f 	dsb	sy
 800a602:	603b      	str	r3, [r7, #0]
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop
 800a608:	e7fd      	b.n	800a606 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a60a:	f000 fec5 	bl	800b398 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a60e:	4b39      	ldr	r3, [pc, #228]	@ (800a6f4 <xTaskResumeAll+0x118>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	3b01      	subs	r3, #1
 800a614:	4a37      	ldr	r2, [pc, #220]	@ (800a6f4 <xTaskResumeAll+0x118>)
 800a616:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a618:	4b36      	ldr	r3, [pc, #216]	@ (800a6f4 <xTaskResumeAll+0x118>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d161      	bne.n	800a6e4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a620:	4b35      	ldr	r3, [pc, #212]	@ (800a6f8 <xTaskResumeAll+0x11c>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d05d      	beq.n	800a6e4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a628:	e02e      	b.n	800a688 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a62a:	4b34      	ldr	r3, [pc, #208]	@ (800a6fc <xTaskResumeAll+0x120>)
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	68db      	ldr	r3, [r3, #12]
 800a630:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	3318      	adds	r3, #24
 800a636:	4618      	mov	r0, r3
 800a638:	f7ff f9be 	bl	80099b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	3304      	adds	r3, #4
 800a640:	4618      	mov	r0, r3
 800a642:	f7ff f9b9 	bl	80099b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a64a:	2201      	movs	r2, #1
 800a64c:	409a      	lsls	r2, r3
 800a64e:	4b2c      	ldr	r3, [pc, #176]	@ (800a700 <xTaskResumeAll+0x124>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4313      	orrs	r3, r2
 800a654:	4a2a      	ldr	r2, [pc, #168]	@ (800a700 <xTaskResumeAll+0x124>)
 800a656:	6013      	str	r3, [r2, #0]
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a65c:	4613      	mov	r3, r2
 800a65e:	009b      	lsls	r3, r3, #2
 800a660:	4413      	add	r3, r2
 800a662:	009b      	lsls	r3, r3, #2
 800a664:	4a27      	ldr	r2, [pc, #156]	@ (800a704 <xTaskResumeAll+0x128>)
 800a666:	441a      	add	r2, r3
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	3304      	adds	r3, #4
 800a66c:	4619      	mov	r1, r3
 800a66e:	4610      	mov	r0, r2
 800a670:	f7ff f945 	bl	80098fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a678:	4b23      	ldr	r3, [pc, #140]	@ (800a708 <xTaskResumeAll+0x12c>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a67e:	429a      	cmp	r2, r3
 800a680:	d302      	bcc.n	800a688 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a682:	4b22      	ldr	r3, [pc, #136]	@ (800a70c <xTaskResumeAll+0x130>)
 800a684:	2201      	movs	r2, #1
 800a686:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a688:	4b1c      	ldr	r3, [pc, #112]	@ (800a6fc <xTaskResumeAll+0x120>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d1cc      	bne.n	800a62a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d001      	beq.n	800a69a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a696:	f000 fb09 	bl	800acac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a69a:	4b1d      	ldr	r3, [pc, #116]	@ (800a710 <xTaskResumeAll+0x134>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d010      	beq.n	800a6c8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a6a6:	f000 f837 	bl	800a718 <xTaskIncrementTick>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d002      	beq.n	800a6b6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a6b0:	4b16      	ldr	r3, [pc, #88]	@ (800a70c <xTaskResumeAll+0x130>)
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	3b01      	subs	r3, #1
 800a6ba:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d1f1      	bne.n	800a6a6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a6c2:	4b13      	ldr	r3, [pc, #76]	@ (800a710 <xTaskResumeAll+0x134>)
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a6c8:	4b10      	ldr	r3, [pc, #64]	@ (800a70c <xTaskResumeAll+0x130>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d009      	beq.n	800a6e4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a6d4:	4b0f      	ldr	r3, [pc, #60]	@ (800a714 <xTaskResumeAll+0x138>)
 800a6d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6da:	601a      	str	r2, [r3, #0]
 800a6dc:	f3bf 8f4f 	dsb	sy
 800a6e0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a6e4:	f000 fe8a 	bl	800b3fc <vPortExitCritical>

	return xAlreadyYielded;
 800a6e8:	68bb      	ldr	r3, [r7, #8]
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3710      	adds	r7, #16
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}
 800a6f2:	bf00      	nop
 800a6f4:	20001078 	.word	0x20001078
 800a6f8:	20001050 	.word	0x20001050
 800a6fc:	20001010 	.word	0x20001010
 800a700:	20001058 	.word	0x20001058
 800a704:	20000f54 	.word	0x20000f54
 800a708:	20000f50 	.word	0x20000f50
 800a70c:	20001064 	.word	0x20001064
 800a710:	20001060 	.word	0x20001060
 800a714:	e000ed04 	.word	0xe000ed04

0800a718 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b086      	sub	sp, #24
 800a71c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a71e:	2300      	movs	r3, #0
 800a720:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a722:	4b4f      	ldr	r3, [pc, #316]	@ (800a860 <xTaskIncrementTick+0x148>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	2b00      	cmp	r3, #0
 800a728:	f040 808f 	bne.w	800a84a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a72c:	4b4d      	ldr	r3, [pc, #308]	@ (800a864 <xTaskIncrementTick+0x14c>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	3301      	adds	r3, #1
 800a732:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a734:	4a4b      	ldr	r2, [pc, #300]	@ (800a864 <xTaskIncrementTick+0x14c>)
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a73a:	693b      	ldr	r3, [r7, #16]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d121      	bne.n	800a784 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a740:	4b49      	ldr	r3, [pc, #292]	@ (800a868 <xTaskIncrementTick+0x150>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d00b      	beq.n	800a762 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a74a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a74e:	f383 8811 	msr	BASEPRI, r3
 800a752:	f3bf 8f6f 	isb	sy
 800a756:	f3bf 8f4f 	dsb	sy
 800a75a:	603b      	str	r3, [r7, #0]
}
 800a75c:	bf00      	nop
 800a75e:	bf00      	nop
 800a760:	e7fd      	b.n	800a75e <xTaskIncrementTick+0x46>
 800a762:	4b41      	ldr	r3, [pc, #260]	@ (800a868 <xTaskIncrementTick+0x150>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	60fb      	str	r3, [r7, #12]
 800a768:	4b40      	ldr	r3, [pc, #256]	@ (800a86c <xTaskIncrementTick+0x154>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	4a3e      	ldr	r2, [pc, #248]	@ (800a868 <xTaskIncrementTick+0x150>)
 800a76e:	6013      	str	r3, [r2, #0]
 800a770:	4a3e      	ldr	r2, [pc, #248]	@ (800a86c <xTaskIncrementTick+0x154>)
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	6013      	str	r3, [r2, #0]
 800a776:	4b3e      	ldr	r3, [pc, #248]	@ (800a870 <xTaskIncrementTick+0x158>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	3301      	adds	r3, #1
 800a77c:	4a3c      	ldr	r2, [pc, #240]	@ (800a870 <xTaskIncrementTick+0x158>)
 800a77e:	6013      	str	r3, [r2, #0]
 800a780:	f000 fa94 	bl	800acac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a784:	4b3b      	ldr	r3, [pc, #236]	@ (800a874 <xTaskIncrementTick+0x15c>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	693a      	ldr	r2, [r7, #16]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d348      	bcc.n	800a820 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a78e:	4b36      	ldr	r3, [pc, #216]	@ (800a868 <xTaskIncrementTick+0x150>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d104      	bne.n	800a7a2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a798:	4b36      	ldr	r3, [pc, #216]	@ (800a874 <xTaskIncrementTick+0x15c>)
 800a79a:	f04f 32ff 	mov.w	r2, #4294967295
 800a79e:	601a      	str	r2, [r3, #0]
					break;
 800a7a0:	e03e      	b.n	800a820 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7a2:	4b31      	ldr	r3, [pc, #196]	@ (800a868 <xTaskIncrementTick+0x150>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a7b2:	693a      	ldr	r2, [r7, #16]
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d203      	bcs.n	800a7c2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a7ba:	4a2e      	ldr	r2, [pc, #184]	@ (800a874 <xTaskIncrementTick+0x15c>)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a7c0:	e02e      	b.n	800a820 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	3304      	adds	r3, #4
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f7ff f8f6 	bl	80099b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d004      	beq.n	800a7de <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	3318      	adds	r3, #24
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f7ff f8ed 	bl	80099b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	409a      	lsls	r2, r3
 800a7e6:	4b24      	ldr	r3, [pc, #144]	@ (800a878 <xTaskIncrementTick+0x160>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	4a22      	ldr	r2, [pc, #136]	@ (800a878 <xTaskIncrementTick+0x160>)
 800a7ee:	6013      	str	r3, [r2, #0]
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	4413      	add	r3, r2
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	4a1f      	ldr	r2, [pc, #124]	@ (800a87c <xTaskIncrementTick+0x164>)
 800a7fe:	441a      	add	r2, r3
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	3304      	adds	r3, #4
 800a804:	4619      	mov	r1, r3
 800a806:	4610      	mov	r0, r2
 800a808:	f7ff f879 	bl	80098fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a810:	4b1b      	ldr	r3, [pc, #108]	@ (800a880 <xTaskIncrementTick+0x168>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a816:	429a      	cmp	r2, r3
 800a818:	d3b9      	bcc.n	800a78e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a81a:	2301      	movs	r3, #1
 800a81c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a81e:	e7b6      	b.n	800a78e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a820:	4b17      	ldr	r3, [pc, #92]	@ (800a880 <xTaskIncrementTick+0x168>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a826:	4915      	ldr	r1, [pc, #84]	@ (800a87c <xTaskIncrementTick+0x164>)
 800a828:	4613      	mov	r3, r2
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	4413      	add	r3, r2
 800a82e:	009b      	lsls	r3, r3, #2
 800a830:	440b      	add	r3, r1
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	2b01      	cmp	r3, #1
 800a836:	d901      	bls.n	800a83c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a838:	2301      	movs	r3, #1
 800a83a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a83c:	4b11      	ldr	r3, [pc, #68]	@ (800a884 <xTaskIncrementTick+0x16c>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d007      	beq.n	800a854 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a844:	2301      	movs	r3, #1
 800a846:	617b      	str	r3, [r7, #20]
 800a848:	e004      	b.n	800a854 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a84a:	4b0f      	ldr	r3, [pc, #60]	@ (800a888 <xTaskIncrementTick+0x170>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	3301      	adds	r3, #1
 800a850:	4a0d      	ldr	r2, [pc, #52]	@ (800a888 <xTaskIncrementTick+0x170>)
 800a852:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a854:	697b      	ldr	r3, [r7, #20]
}
 800a856:	4618      	mov	r0, r3
 800a858:	3718      	adds	r7, #24
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
 800a85e:	bf00      	nop
 800a860:	20001078 	.word	0x20001078
 800a864:	20001054 	.word	0x20001054
 800a868:	20001008 	.word	0x20001008
 800a86c:	2000100c 	.word	0x2000100c
 800a870:	20001068 	.word	0x20001068
 800a874:	20001070 	.word	0x20001070
 800a878:	20001058 	.word	0x20001058
 800a87c:	20000f54 	.word	0x20000f54
 800a880:	20000f50 	.word	0x20000f50
 800a884:	20001064 	.word	0x20001064
 800a888:	20001060 	.word	0x20001060

0800a88c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a88c:	b480      	push	{r7}
 800a88e:	b087      	sub	sp, #28
 800a890:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a892:	4b2a      	ldr	r3, [pc, #168]	@ (800a93c <vTaskSwitchContext+0xb0>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d003      	beq.n	800a8a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a89a:	4b29      	ldr	r3, [pc, #164]	@ (800a940 <vTaskSwitchContext+0xb4>)
 800a89c:	2201      	movs	r2, #1
 800a89e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a8a0:	e045      	b.n	800a92e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800a8a2:	4b27      	ldr	r3, [pc, #156]	@ (800a940 <vTaskSwitchContext+0xb4>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8a8:	4b26      	ldr	r3, [pc, #152]	@ (800a944 <vTaskSwitchContext+0xb8>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	fab3 f383 	clz	r3, r3
 800a8b4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a8b6:	7afb      	ldrb	r3, [r7, #11]
 800a8b8:	f1c3 031f 	rsb	r3, r3, #31
 800a8bc:	617b      	str	r3, [r7, #20]
 800a8be:	4922      	ldr	r1, [pc, #136]	@ (800a948 <vTaskSwitchContext+0xbc>)
 800a8c0:	697a      	ldr	r2, [r7, #20]
 800a8c2:	4613      	mov	r3, r2
 800a8c4:	009b      	lsls	r3, r3, #2
 800a8c6:	4413      	add	r3, r2
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	440b      	add	r3, r1
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d10b      	bne.n	800a8ea <vTaskSwitchContext+0x5e>
	__asm volatile
 800a8d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d6:	f383 8811 	msr	BASEPRI, r3
 800a8da:	f3bf 8f6f 	isb	sy
 800a8de:	f3bf 8f4f 	dsb	sy
 800a8e2:	607b      	str	r3, [r7, #4]
}
 800a8e4:	bf00      	nop
 800a8e6:	bf00      	nop
 800a8e8:	e7fd      	b.n	800a8e6 <vTaskSwitchContext+0x5a>
 800a8ea:	697a      	ldr	r2, [r7, #20]
 800a8ec:	4613      	mov	r3, r2
 800a8ee:	009b      	lsls	r3, r3, #2
 800a8f0:	4413      	add	r3, r2
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	4a14      	ldr	r2, [pc, #80]	@ (800a948 <vTaskSwitchContext+0xbc>)
 800a8f6:	4413      	add	r3, r2
 800a8f8:	613b      	str	r3, [r7, #16]
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	685a      	ldr	r2, [r3, #4]
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	605a      	str	r2, [r3, #4]
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	685a      	ldr	r2, [r3, #4]
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	3308      	adds	r3, #8
 800a90c:	429a      	cmp	r2, r3
 800a90e:	d104      	bne.n	800a91a <vTaskSwitchContext+0x8e>
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	685a      	ldr	r2, [r3, #4]
 800a916:	693b      	ldr	r3, [r7, #16]
 800a918:	605a      	str	r2, [r3, #4]
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	68db      	ldr	r3, [r3, #12]
 800a920:	4a0a      	ldr	r2, [pc, #40]	@ (800a94c <vTaskSwitchContext+0xc0>)
 800a922:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a924:	4b09      	ldr	r3, [pc, #36]	@ (800a94c <vTaskSwitchContext+0xc0>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	334c      	adds	r3, #76	@ 0x4c
 800a92a:	4a09      	ldr	r2, [pc, #36]	@ (800a950 <vTaskSwitchContext+0xc4>)
 800a92c:	6013      	str	r3, [r2, #0]
}
 800a92e:	bf00      	nop
 800a930:	371c      	adds	r7, #28
 800a932:	46bd      	mov	sp, r7
 800a934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a938:	4770      	bx	lr
 800a93a:	bf00      	nop
 800a93c:	20001078 	.word	0x20001078
 800a940:	20001064 	.word	0x20001064
 800a944:	20001058 	.word	0x20001058
 800a948:	20000f54 	.word	0x20000f54
 800a94c:	20000f50 	.word	0x20000f50
 800a950:	2000001c 	.word	0x2000001c

0800a954 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d10b      	bne.n	800a97c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	60fb      	str	r3, [r7, #12]
}
 800a976:	bf00      	nop
 800a978:	bf00      	nop
 800a97a:	e7fd      	b.n	800a978 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a97c:	4b07      	ldr	r3, [pc, #28]	@ (800a99c <vTaskPlaceOnEventList+0x48>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	3318      	adds	r3, #24
 800a982:	4619      	mov	r1, r3
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f7fe ffde 	bl	8009946 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a98a:	2101      	movs	r1, #1
 800a98c:	6838      	ldr	r0, [r7, #0]
 800a98e:	f000 fb6d 	bl	800b06c <prvAddCurrentTaskToDelayedList>
}
 800a992:	bf00      	nop
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}
 800a99a:	bf00      	nop
 800a99c:	20000f50 	.word	0x20000f50

0800a9a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b086      	sub	sp, #24
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	68db      	ldr	r3, [r3, #12]
 800a9ac:	68db      	ldr	r3, [r3, #12]
 800a9ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a9b0:	693b      	ldr	r3, [r7, #16]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d10b      	bne.n	800a9ce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a9b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ba:	f383 8811 	msr	BASEPRI, r3
 800a9be:	f3bf 8f6f 	isb	sy
 800a9c2:	f3bf 8f4f 	dsb	sy
 800a9c6:	60fb      	str	r3, [r7, #12]
}
 800a9c8:	bf00      	nop
 800a9ca:	bf00      	nop
 800a9cc:	e7fd      	b.n	800a9ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	3318      	adds	r3, #24
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f7fe fff0 	bl	80099b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9d8:	4b1d      	ldr	r3, [pc, #116]	@ (800aa50 <xTaskRemoveFromEventList+0xb0>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d11c      	bne.n	800aa1a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	3304      	adds	r3, #4
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f7fe ffe7 	bl	80099b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a9ea:	693b      	ldr	r3, [r7, #16]
 800a9ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	409a      	lsls	r2, r3
 800a9f2:	4b18      	ldr	r3, [pc, #96]	@ (800aa54 <xTaskRemoveFromEventList+0xb4>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4313      	orrs	r3, r2
 800a9f8:	4a16      	ldr	r2, [pc, #88]	@ (800aa54 <xTaskRemoveFromEventList+0xb4>)
 800a9fa:	6013      	str	r3, [r2, #0]
 800a9fc:	693b      	ldr	r3, [r7, #16]
 800a9fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa00:	4613      	mov	r3, r2
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	4413      	add	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	4a13      	ldr	r2, [pc, #76]	@ (800aa58 <xTaskRemoveFromEventList+0xb8>)
 800aa0a:	441a      	add	r2, r3
 800aa0c:	693b      	ldr	r3, [r7, #16]
 800aa0e:	3304      	adds	r3, #4
 800aa10:	4619      	mov	r1, r3
 800aa12:	4610      	mov	r0, r2
 800aa14:	f7fe ff73 	bl	80098fe <vListInsertEnd>
 800aa18:	e005      	b.n	800aa26 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800aa1a:	693b      	ldr	r3, [r7, #16]
 800aa1c:	3318      	adds	r3, #24
 800aa1e:	4619      	mov	r1, r3
 800aa20:	480e      	ldr	r0, [pc, #56]	@ (800aa5c <xTaskRemoveFromEventList+0xbc>)
 800aa22:	f7fe ff6c 	bl	80098fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa2a:	4b0d      	ldr	r3, [pc, #52]	@ (800aa60 <xTaskRemoveFromEventList+0xc0>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d905      	bls.n	800aa40 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800aa34:	2301      	movs	r3, #1
 800aa36:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800aa38:	4b0a      	ldr	r3, [pc, #40]	@ (800aa64 <xTaskRemoveFromEventList+0xc4>)
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	601a      	str	r2, [r3, #0]
 800aa3e:	e001      	b.n	800aa44 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800aa40:	2300      	movs	r3, #0
 800aa42:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800aa44:	697b      	ldr	r3, [r7, #20]
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3718      	adds	r7, #24
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	20001078 	.word	0x20001078
 800aa54:	20001058 	.word	0x20001058
 800aa58:	20000f54 	.word	0x20000f54
 800aa5c:	20001010 	.word	0x20001010
 800aa60:	20000f50 	.word	0x20000f50
 800aa64:	20001064 	.word	0x20001064

0800aa68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800aa70:	4b06      	ldr	r3, [pc, #24]	@ (800aa8c <vTaskInternalSetTimeOutState+0x24>)
 800aa72:	681a      	ldr	r2, [r3, #0]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800aa78:	4b05      	ldr	r3, [pc, #20]	@ (800aa90 <vTaskInternalSetTimeOutState+0x28>)
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	605a      	str	r2, [r3, #4]
}
 800aa80:	bf00      	nop
 800aa82:	370c      	adds	r7, #12
 800aa84:	46bd      	mov	sp, r7
 800aa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8a:	4770      	bx	lr
 800aa8c:	20001068 	.word	0x20001068
 800aa90:	20001054 	.word	0x20001054

0800aa94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b088      	sub	sp, #32
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d10b      	bne.n	800aabc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800aaa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa8:	f383 8811 	msr	BASEPRI, r3
 800aaac:	f3bf 8f6f 	isb	sy
 800aab0:	f3bf 8f4f 	dsb	sy
 800aab4:	613b      	str	r3, [r7, #16]
}
 800aab6:	bf00      	nop
 800aab8:	bf00      	nop
 800aaba:	e7fd      	b.n	800aab8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d10b      	bne.n	800aada <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800aac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aac6:	f383 8811 	msr	BASEPRI, r3
 800aaca:	f3bf 8f6f 	isb	sy
 800aace:	f3bf 8f4f 	dsb	sy
 800aad2:	60fb      	str	r3, [r7, #12]
}
 800aad4:	bf00      	nop
 800aad6:	bf00      	nop
 800aad8:	e7fd      	b.n	800aad6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800aada:	f000 fc5d 	bl	800b398 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800aade:	4b1d      	ldr	r3, [pc, #116]	@ (800ab54 <xTaskCheckForTimeOut+0xc0>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	685b      	ldr	r3, [r3, #4]
 800aae8:	69ba      	ldr	r2, [r7, #24]
 800aaea:	1ad3      	subs	r3, r2, r3
 800aaec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf6:	d102      	bne.n	800aafe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	61fb      	str	r3, [r7, #28]
 800aafc:	e023      	b.n	800ab46 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681a      	ldr	r2, [r3, #0]
 800ab02:	4b15      	ldr	r3, [pc, #84]	@ (800ab58 <xTaskCheckForTimeOut+0xc4>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d007      	beq.n	800ab1a <xTaskCheckForTimeOut+0x86>
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	69ba      	ldr	r2, [r7, #24]
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d302      	bcc.n	800ab1a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ab14:	2301      	movs	r3, #1
 800ab16:	61fb      	str	r3, [r7, #28]
 800ab18:	e015      	b.n	800ab46 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	697a      	ldr	r2, [r7, #20]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d20b      	bcs.n	800ab3c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	681a      	ldr	r2, [r3, #0]
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	1ad2      	subs	r2, r2, r3
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f7ff ff99 	bl	800aa68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ab36:	2300      	movs	r3, #0
 800ab38:	61fb      	str	r3, [r7, #28]
 800ab3a:	e004      	b.n	800ab46 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ab42:	2301      	movs	r3, #1
 800ab44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ab46:	f000 fc59 	bl	800b3fc <vPortExitCritical>

	return xReturn;
 800ab4a:	69fb      	ldr	r3, [r7, #28]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3720      	adds	r7, #32
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}
 800ab54:	20001054 	.word	0x20001054
 800ab58:	20001068 	.word	0x20001068

0800ab5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ab60:	4b03      	ldr	r3, [pc, #12]	@ (800ab70 <vTaskMissedYield+0x14>)
 800ab62:	2201      	movs	r2, #1
 800ab64:	601a      	str	r2, [r3, #0]
}
 800ab66:	bf00      	nop
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr
 800ab70:	20001064 	.word	0x20001064

0800ab74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ab7c:	f000 f852 	bl	800ac24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ab80:	4b06      	ldr	r3, [pc, #24]	@ (800ab9c <prvIdleTask+0x28>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2b01      	cmp	r3, #1
 800ab86:	d9f9      	bls.n	800ab7c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ab88:	4b05      	ldr	r3, [pc, #20]	@ (800aba0 <prvIdleTask+0x2c>)
 800ab8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab8e:	601a      	str	r2, [r3, #0]
 800ab90:	f3bf 8f4f 	dsb	sy
 800ab94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ab98:	e7f0      	b.n	800ab7c <prvIdleTask+0x8>
 800ab9a:	bf00      	nop
 800ab9c:	20000f54 	.word	0x20000f54
 800aba0:	e000ed04 	.word	0xe000ed04

0800aba4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b082      	sub	sp, #8
 800aba8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800abaa:	2300      	movs	r3, #0
 800abac:	607b      	str	r3, [r7, #4]
 800abae:	e00c      	b.n	800abca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	4613      	mov	r3, r2
 800abb4:	009b      	lsls	r3, r3, #2
 800abb6:	4413      	add	r3, r2
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	4a12      	ldr	r2, [pc, #72]	@ (800ac04 <prvInitialiseTaskLists+0x60>)
 800abbc:	4413      	add	r3, r2
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7fe fe70 	bl	80098a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	3301      	adds	r3, #1
 800abc8:	607b      	str	r3, [r7, #4]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2b06      	cmp	r3, #6
 800abce:	d9ef      	bls.n	800abb0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800abd0:	480d      	ldr	r0, [pc, #52]	@ (800ac08 <prvInitialiseTaskLists+0x64>)
 800abd2:	f7fe fe67 	bl	80098a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800abd6:	480d      	ldr	r0, [pc, #52]	@ (800ac0c <prvInitialiseTaskLists+0x68>)
 800abd8:	f7fe fe64 	bl	80098a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800abdc:	480c      	ldr	r0, [pc, #48]	@ (800ac10 <prvInitialiseTaskLists+0x6c>)
 800abde:	f7fe fe61 	bl	80098a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800abe2:	480c      	ldr	r0, [pc, #48]	@ (800ac14 <prvInitialiseTaskLists+0x70>)
 800abe4:	f7fe fe5e 	bl	80098a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800abe8:	480b      	ldr	r0, [pc, #44]	@ (800ac18 <prvInitialiseTaskLists+0x74>)
 800abea:	f7fe fe5b 	bl	80098a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800abee:	4b0b      	ldr	r3, [pc, #44]	@ (800ac1c <prvInitialiseTaskLists+0x78>)
 800abf0:	4a05      	ldr	r2, [pc, #20]	@ (800ac08 <prvInitialiseTaskLists+0x64>)
 800abf2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800abf4:	4b0a      	ldr	r3, [pc, #40]	@ (800ac20 <prvInitialiseTaskLists+0x7c>)
 800abf6:	4a05      	ldr	r2, [pc, #20]	@ (800ac0c <prvInitialiseTaskLists+0x68>)
 800abf8:	601a      	str	r2, [r3, #0]
}
 800abfa:	bf00      	nop
 800abfc:	3708      	adds	r7, #8
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}
 800ac02:	bf00      	nop
 800ac04:	20000f54 	.word	0x20000f54
 800ac08:	20000fe0 	.word	0x20000fe0
 800ac0c:	20000ff4 	.word	0x20000ff4
 800ac10:	20001010 	.word	0x20001010
 800ac14:	20001024 	.word	0x20001024
 800ac18:	2000103c 	.word	0x2000103c
 800ac1c:	20001008 	.word	0x20001008
 800ac20:	2000100c 	.word	0x2000100c

0800ac24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ac2a:	e019      	b.n	800ac60 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ac2c:	f000 fbb4 	bl	800b398 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac30:	4b10      	ldr	r3, [pc, #64]	@ (800ac74 <prvCheckTasksWaitingTermination+0x50>)
 800ac32:	68db      	ldr	r3, [r3, #12]
 800ac34:	68db      	ldr	r3, [r3, #12]
 800ac36:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	3304      	adds	r3, #4
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	f7fe febb 	bl	80099b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ac42:	4b0d      	ldr	r3, [pc, #52]	@ (800ac78 <prvCheckTasksWaitingTermination+0x54>)
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	3b01      	subs	r3, #1
 800ac48:	4a0b      	ldr	r2, [pc, #44]	@ (800ac78 <prvCheckTasksWaitingTermination+0x54>)
 800ac4a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ac4c:	4b0b      	ldr	r3, [pc, #44]	@ (800ac7c <prvCheckTasksWaitingTermination+0x58>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	3b01      	subs	r3, #1
 800ac52:	4a0a      	ldr	r2, [pc, #40]	@ (800ac7c <prvCheckTasksWaitingTermination+0x58>)
 800ac54:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ac56:	f000 fbd1 	bl	800b3fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f000 f810 	bl	800ac80 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ac60:	4b06      	ldr	r3, [pc, #24]	@ (800ac7c <prvCheckTasksWaitingTermination+0x58>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d1e1      	bne.n	800ac2c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ac68:	bf00      	nop
 800ac6a:	bf00      	nop
 800ac6c:	3708      	adds	r7, #8
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
 800ac72:	bf00      	nop
 800ac74:	20001024 	.word	0x20001024
 800ac78:	20001050 	.word	0x20001050
 800ac7c:	20001038 	.word	0x20001038

0800ac80 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	334c      	adds	r3, #76	@ 0x4c
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f001 fefd 	bl	800ca8c <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac96:	4618      	mov	r0, r3
 800ac98:	f000 fd2c 	bl	800b6f4 <vPortFree>
			vPortFree( pxTCB );
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 fd29 	bl	800b6f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aca2:	bf00      	nop
 800aca4:	3708      	adds	r7, #8
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
	...

0800acac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800acac:	b480      	push	{r7}
 800acae:	b083      	sub	sp, #12
 800acb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800acb2:	4b0c      	ldr	r3, [pc, #48]	@ (800ace4 <prvResetNextTaskUnblockTime+0x38>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d104      	bne.n	800acc6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800acbc:	4b0a      	ldr	r3, [pc, #40]	@ (800ace8 <prvResetNextTaskUnblockTime+0x3c>)
 800acbe:	f04f 32ff 	mov.w	r2, #4294967295
 800acc2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800acc4:	e008      	b.n	800acd8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acc6:	4b07      	ldr	r3, [pc, #28]	@ (800ace4 <prvResetNextTaskUnblockTime+0x38>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	68db      	ldr	r3, [r3, #12]
 800accc:	68db      	ldr	r3, [r3, #12]
 800acce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	685b      	ldr	r3, [r3, #4]
 800acd4:	4a04      	ldr	r2, [pc, #16]	@ (800ace8 <prvResetNextTaskUnblockTime+0x3c>)
 800acd6:	6013      	str	r3, [r2, #0]
}
 800acd8:	bf00      	nop
 800acda:	370c      	adds	r7, #12
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr
 800ace4:	20001008 	.word	0x20001008
 800ace8:	20001070 	.word	0x20001070

0800acec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800acf2:	4b0b      	ldr	r3, [pc, #44]	@ (800ad20 <xTaskGetSchedulerState+0x34>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d102      	bne.n	800ad00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800acfa:	2301      	movs	r3, #1
 800acfc:	607b      	str	r3, [r7, #4]
 800acfe:	e008      	b.n	800ad12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad00:	4b08      	ldr	r3, [pc, #32]	@ (800ad24 <xTaskGetSchedulerState+0x38>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d102      	bne.n	800ad0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ad08:	2302      	movs	r3, #2
 800ad0a:	607b      	str	r3, [r7, #4]
 800ad0c:	e001      	b.n	800ad12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ad12:	687b      	ldr	r3, [r7, #4]
	}
 800ad14:	4618      	mov	r0, r3
 800ad16:	370c      	adds	r7, #12
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr
 800ad20:	2000105c 	.word	0x2000105c
 800ad24:	20001078 	.word	0x20001078

0800ad28 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ad34:	2300      	movs	r3, #0
 800ad36:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d05e      	beq.n	800adfc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad42:	4b31      	ldr	r3, [pc, #196]	@ (800ae08 <xTaskPriorityInherit+0xe0>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad48:	429a      	cmp	r2, r3
 800ad4a:	d24e      	bcs.n	800adea <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	699b      	ldr	r3, [r3, #24]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	db06      	blt.n	800ad62 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad54:	4b2c      	ldr	r3, [pc, #176]	@ (800ae08 <xTaskPriorityInherit+0xe0>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5a:	f1c3 0207 	rsb	r2, r3, #7
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	6959      	ldr	r1, [r3, #20]
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad6a:	4613      	mov	r3, r2
 800ad6c:	009b      	lsls	r3, r3, #2
 800ad6e:	4413      	add	r3, r2
 800ad70:	009b      	lsls	r3, r3, #2
 800ad72:	4a26      	ldr	r2, [pc, #152]	@ (800ae0c <xTaskPriorityInherit+0xe4>)
 800ad74:	4413      	add	r3, r2
 800ad76:	4299      	cmp	r1, r3
 800ad78:	d12f      	bne.n	800adda <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	3304      	adds	r3, #4
 800ad7e:	4618      	mov	r0, r3
 800ad80:	f7fe fe1a 	bl	80099b8 <uxListRemove>
 800ad84:	4603      	mov	r3, r0
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d10a      	bne.n	800ada0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad8e:	2201      	movs	r2, #1
 800ad90:	fa02 f303 	lsl.w	r3, r2, r3
 800ad94:	43da      	mvns	r2, r3
 800ad96:	4b1e      	ldr	r3, [pc, #120]	@ (800ae10 <xTaskPriorityInherit+0xe8>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4013      	ands	r3, r2
 800ad9c:	4a1c      	ldr	r2, [pc, #112]	@ (800ae10 <xTaskPriorityInherit+0xe8>)
 800ad9e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ada0:	4b19      	ldr	r3, [pc, #100]	@ (800ae08 <xTaskPriorityInherit+0xe0>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adae:	2201      	movs	r2, #1
 800adb0:	409a      	lsls	r2, r3
 800adb2:	4b17      	ldr	r3, [pc, #92]	@ (800ae10 <xTaskPriorityInherit+0xe8>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4313      	orrs	r3, r2
 800adb8:	4a15      	ldr	r2, [pc, #84]	@ (800ae10 <xTaskPriorityInherit+0xe8>)
 800adba:	6013      	str	r3, [r2, #0]
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adc0:	4613      	mov	r3, r2
 800adc2:	009b      	lsls	r3, r3, #2
 800adc4:	4413      	add	r3, r2
 800adc6:	009b      	lsls	r3, r3, #2
 800adc8:	4a10      	ldr	r2, [pc, #64]	@ (800ae0c <xTaskPriorityInherit+0xe4>)
 800adca:	441a      	add	r2, r3
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	3304      	adds	r3, #4
 800add0:	4619      	mov	r1, r3
 800add2:	4610      	mov	r0, r2
 800add4:	f7fe fd93 	bl	80098fe <vListInsertEnd>
 800add8:	e004      	b.n	800ade4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800adda:	4b0b      	ldr	r3, [pc, #44]	@ (800ae08 <xTaskPriorityInherit+0xe0>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ade4:	2301      	movs	r3, #1
 800ade6:	60fb      	str	r3, [r7, #12]
 800ade8:	e008      	b.n	800adfc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800adee:	4b06      	ldr	r3, [pc, #24]	@ (800ae08 <xTaskPriorityInherit+0xe0>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d201      	bcs.n	800adfc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800adf8:	2301      	movs	r3, #1
 800adfa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800adfc:	68fb      	ldr	r3, [r7, #12]
	}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3710      	adds	r7, #16
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}
 800ae06:	bf00      	nop
 800ae08:	20000f50 	.word	0x20000f50
 800ae0c:	20000f54 	.word	0x20000f54
 800ae10:	20001058 	.word	0x20001058

0800ae14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ae20:	2300      	movs	r3, #0
 800ae22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d070      	beq.n	800af0c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ae2a:	4b3b      	ldr	r3, [pc, #236]	@ (800af18 <xTaskPriorityDisinherit+0x104>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	693a      	ldr	r2, [r7, #16]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d00b      	beq.n	800ae4c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ae34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae38:	f383 8811 	msr	BASEPRI, r3
 800ae3c:	f3bf 8f6f 	isb	sy
 800ae40:	f3bf 8f4f 	dsb	sy
 800ae44:	60fb      	str	r3, [r7, #12]
}
 800ae46:	bf00      	nop
 800ae48:	bf00      	nop
 800ae4a:	e7fd      	b.n	800ae48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ae4c:	693b      	ldr	r3, [r7, #16]
 800ae4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d10b      	bne.n	800ae6c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ae54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae58:	f383 8811 	msr	BASEPRI, r3
 800ae5c:	f3bf 8f6f 	isb	sy
 800ae60:	f3bf 8f4f 	dsb	sy
 800ae64:	60bb      	str	r3, [r7, #8]
}
 800ae66:	bf00      	nop
 800ae68:	bf00      	nop
 800ae6a:	e7fd      	b.n	800ae68 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae70:	1e5a      	subs	r2, r3, #1
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d044      	beq.n	800af0c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d140      	bne.n	800af0c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	3304      	adds	r3, #4
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7fe fd92 	bl	80099b8 <uxListRemove>
 800ae94:	4603      	mov	r3, r0
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d115      	bne.n	800aec6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae9e:	491f      	ldr	r1, [pc, #124]	@ (800af1c <xTaskPriorityDisinherit+0x108>)
 800aea0:	4613      	mov	r3, r2
 800aea2:	009b      	lsls	r3, r3, #2
 800aea4:	4413      	add	r3, r2
 800aea6:	009b      	lsls	r3, r3, #2
 800aea8:	440b      	add	r3, r1
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d10a      	bne.n	800aec6 <xTaskPriorityDisinherit+0xb2>
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	fa02 f303 	lsl.w	r3, r2, r3
 800aeba:	43da      	mvns	r2, r3
 800aebc:	4b18      	ldr	r3, [pc, #96]	@ (800af20 <xTaskPriorityDisinherit+0x10c>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	4013      	ands	r3, r2
 800aec2:	4a17      	ldr	r2, [pc, #92]	@ (800af20 <xTaskPriorityDisinherit+0x10c>)
 800aec4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aece:	693b      	ldr	r3, [r7, #16]
 800aed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aed2:	f1c3 0207 	rsb	r2, r3, #7
 800aed6:	693b      	ldr	r3, [r7, #16]
 800aed8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aede:	2201      	movs	r2, #1
 800aee0:	409a      	lsls	r2, r3
 800aee2:	4b0f      	ldr	r3, [pc, #60]	@ (800af20 <xTaskPriorityDisinherit+0x10c>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4313      	orrs	r3, r2
 800aee8:	4a0d      	ldr	r2, [pc, #52]	@ (800af20 <xTaskPriorityDisinherit+0x10c>)
 800aeea:	6013      	str	r3, [r2, #0]
 800aeec:	693b      	ldr	r3, [r7, #16]
 800aeee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aef0:	4613      	mov	r3, r2
 800aef2:	009b      	lsls	r3, r3, #2
 800aef4:	4413      	add	r3, r2
 800aef6:	009b      	lsls	r3, r3, #2
 800aef8:	4a08      	ldr	r2, [pc, #32]	@ (800af1c <xTaskPriorityDisinherit+0x108>)
 800aefa:	441a      	add	r2, r3
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	3304      	adds	r3, #4
 800af00:	4619      	mov	r1, r3
 800af02:	4610      	mov	r0, r2
 800af04:	f7fe fcfb 	bl	80098fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800af08:	2301      	movs	r3, #1
 800af0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800af0c:	697b      	ldr	r3, [r7, #20]
	}
 800af0e:	4618      	mov	r0, r3
 800af10:	3718      	adds	r7, #24
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}
 800af16:	bf00      	nop
 800af18:	20000f50 	.word	0x20000f50
 800af1c:	20000f54 	.word	0x20000f54
 800af20:	20001058 	.word	0x20001058

0800af24 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800af24:	b580      	push	{r7, lr}
 800af26:	b088      	sub	sp, #32
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800af32:	2301      	movs	r3, #1
 800af34:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d079      	beq.n	800b030 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af40:	2b00      	cmp	r3, #0
 800af42:	d10b      	bne.n	800af5c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800af44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af48:	f383 8811 	msr	BASEPRI, r3
 800af4c:	f3bf 8f6f 	isb	sy
 800af50:	f3bf 8f4f 	dsb	sy
 800af54:	60fb      	str	r3, [r7, #12]
}
 800af56:	bf00      	nop
 800af58:	bf00      	nop
 800af5a:	e7fd      	b.n	800af58 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800af5c:	69bb      	ldr	r3, [r7, #24]
 800af5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af60:	683a      	ldr	r2, [r7, #0]
 800af62:	429a      	cmp	r2, r3
 800af64:	d902      	bls.n	800af6c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	61fb      	str	r3, [r7, #28]
 800af6a:	e002      	b.n	800af72 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800af6c:	69bb      	ldr	r3, [r7, #24]
 800af6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af70:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800af72:	69bb      	ldr	r3, [r7, #24]
 800af74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af76:	69fa      	ldr	r2, [r7, #28]
 800af78:	429a      	cmp	r2, r3
 800af7a:	d059      	beq.n	800b030 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800af7c:	69bb      	ldr	r3, [r7, #24]
 800af7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af80:	697a      	ldr	r2, [r7, #20]
 800af82:	429a      	cmp	r2, r3
 800af84:	d154      	bne.n	800b030 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800af86:	4b2c      	ldr	r3, [pc, #176]	@ (800b038 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	69ba      	ldr	r2, [r7, #24]
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d10b      	bne.n	800afa8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800af90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af94:	f383 8811 	msr	BASEPRI, r3
 800af98:	f3bf 8f6f 	isb	sy
 800af9c:	f3bf 8f4f 	dsb	sy
 800afa0:	60bb      	str	r3, [r7, #8]
}
 800afa2:	bf00      	nop
 800afa4:	bf00      	nop
 800afa6:	e7fd      	b.n	800afa4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800afae:	69bb      	ldr	r3, [r7, #24]
 800afb0:	69fa      	ldr	r2, [r7, #28]
 800afb2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800afb4:	69bb      	ldr	r3, [r7, #24]
 800afb6:	699b      	ldr	r3, [r3, #24]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	db04      	blt.n	800afc6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afbc:	69fb      	ldr	r3, [r7, #28]
 800afbe:	f1c3 0207 	rsb	r2, r3, #7
 800afc2:	69bb      	ldr	r3, [r7, #24]
 800afc4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800afc6:	69bb      	ldr	r3, [r7, #24]
 800afc8:	6959      	ldr	r1, [r3, #20]
 800afca:	693a      	ldr	r2, [r7, #16]
 800afcc:	4613      	mov	r3, r2
 800afce:	009b      	lsls	r3, r3, #2
 800afd0:	4413      	add	r3, r2
 800afd2:	009b      	lsls	r3, r3, #2
 800afd4:	4a19      	ldr	r2, [pc, #100]	@ (800b03c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800afd6:	4413      	add	r3, r2
 800afd8:	4299      	cmp	r1, r3
 800afda:	d129      	bne.n	800b030 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800afdc:	69bb      	ldr	r3, [r7, #24]
 800afde:	3304      	adds	r3, #4
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7fe fce9 	bl	80099b8 <uxListRemove>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d10a      	bne.n	800b002 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800afec:	69bb      	ldr	r3, [r7, #24]
 800afee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff0:	2201      	movs	r2, #1
 800aff2:	fa02 f303 	lsl.w	r3, r2, r3
 800aff6:	43da      	mvns	r2, r3
 800aff8:	4b11      	ldr	r3, [pc, #68]	@ (800b040 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	4013      	ands	r3, r2
 800affe:	4a10      	ldr	r2, [pc, #64]	@ (800b040 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b000:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b002:	69bb      	ldr	r3, [r7, #24]
 800b004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b006:	2201      	movs	r2, #1
 800b008:	409a      	lsls	r2, r3
 800b00a:	4b0d      	ldr	r3, [pc, #52]	@ (800b040 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	4313      	orrs	r3, r2
 800b010:	4a0b      	ldr	r2, [pc, #44]	@ (800b040 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b012:	6013      	str	r3, [r2, #0]
 800b014:	69bb      	ldr	r3, [r7, #24]
 800b016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b018:	4613      	mov	r3, r2
 800b01a:	009b      	lsls	r3, r3, #2
 800b01c:	4413      	add	r3, r2
 800b01e:	009b      	lsls	r3, r3, #2
 800b020:	4a06      	ldr	r2, [pc, #24]	@ (800b03c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b022:	441a      	add	r2, r3
 800b024:	69bb      	ldr	r3, [r7, #24]
 800b026:	3304      	adds	r3, #4
 800b028:	4619      	mov	r1, r3
 800b02a:	4610      	mov	r0, r2
 800b02c:	f7fe fc67 	bl	80098fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b030:	bf00      	nop
 800b032:	3720      	adds	r7, #32
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}
 800b038:	20000f50 	.word	0x20000f50
 800b03c:	20000f54 	.word	0x20000f54
 800b040:	20001058 	.word	0x20001058

0800b044 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b044:	b480      	push	{r7}
 800b046:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b048:	4b07      	ldr	r3, [pc, #28]	@ (800b068 <pvTaskIncrementMutexHeldCount+0x24>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d004      	beq.n	800b05a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b050:	4b05      	ldr	r3, [pc, #20]	@ (800b068 <pvTaskIncrementMutexHeldCount+0x24>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b056:	3201      	adds	r2, #1
 800b058:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800b05a:	4b03      	ldr	r3, [pc, #12]	@ (800b068 <pvTaskIncrementMutexHeldCount+0x24>)
 800b05c:	681b      	ldr	r3, [r3, #0]
	}
 800b05e:	4618      	mov	r0, r3
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr
 800b068:	20000f50 	.word	0x20000f50

0800b06c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b084      	sub	sp, #16
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b076:	4b29      	ldr	r3, [pc, #164]	@ (800b11c <prvAddCurrentTaskToDelayedList+0xb0>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b07c:	4b28      	ldr	r3, [pc, #160]	@ (800b120 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	3304      	adds	r3, #4
 800b082:	4618      	mov	r0, r3
 800b084:	f7fe fc98 	bl	80099b8 <uxListRemove>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d10b      	bne.n	800b0a6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b08e:	4b24      	ldr	r3, [pc, #144]	@ (800b120 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b094:	2201      	movs	r2, #1
 800b096:	fa02 f303 	lsl.w	r3, r2, r3
 800b09a:	43da      	mvns	r2, r3
 800b09c:	4b21      	ldr	r3, [pc, #132]	@ (800b124 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	4013      	ands	r3, r2
 800b0a2:	4a20      	ldr	r2, [pc, #128]	@ (800b124 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b0a4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ac:	d10a      	bne.n	800b0c4 <prvAddCurrentTaskToDelayedList+0x58>
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d007      	beq.n	800b0c4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0b4:	4b1a      	ldr	r3, [pc, #104]	@ (800b120 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	3304      	adds	r3, #4
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	481a      	ldr	r0, [pc, #104]	@ (800b128 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b0be:	f7fe fc1e 	bl	80098fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b0c2:	e026      	b.n	800b112 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b0c4:	68fa      	ldr	r2, [r7, #12]
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	4413      	add	r3, r2
 800b0ca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b0cc:	4b14      	ldr	r3, [pc, #80]	@ (800b120 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	68ba      	ldr	r2, [r7, #8]
 800b0d2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b0d4:	68ba      	ldr	r2, [r7, #8]
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	429a      	cmp	r2, r3
 800b0da:	d209      	bcs.n	800b0f0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0dc:	4b13      	ldr	r3, [pc, #76]	@ (800b12c <prvAddCurrentTaskToDelayedList+0xc0>)
 800b0de:	681a      	ldr	r2, [r3, #0]
 800b0e0:	4b0f      	ldr	r3, [pc, #60]	@ (800b120 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	3304      	adds	r3, #4
 800b0e6:	4619      	mov	r1, r3
 800b0e8:	4610      	mov	r0, r2
 800b0ea:	f7fe fc2c 	bl	8009946 <vListInsert>
}
 800b0ee:	e010      	b.n	800b112 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0f0:	4b0f      	ldr	r3, [pc, #60]	@ (800b130 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	4b0a      	ldr	r3, [pc, #40]	@ (800b120 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	3304      	adds	r3, #4
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	4610      	mov	r0, r2
 800b0fe:	f7fe fc22 	bl	8009946 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b102:	4b0c      	ldr	r3, [pc, #48]	@ (800b134 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	68ba      	ldr	r2, [r7, #8]
 800b108:	429a      	cmp	r2, r3
 800b10a:	d202      	bcs.n	800b112 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b10c:	4a09      	ldr	r2, [pc, #36]	@ (800b134 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	6013      	str	r3, [r2, #0]
}
 800b112:	bf00      	nop
 800b114:	3710      	adds	r7, #16
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	20001054 	.word	0x20001054
 800b120:	20000f50 	.word	0x20000f50
 800b124:	20001058 	.word	0x20001058
 800b128:	2000103c 	.word	0x2000103c
 800b12c:	2000100c 	.word	0x2000100c
 800b130:	20001008 	.word	0x20001008
 800b134:	20001070 	.word	0x20001070

0800b138 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b138:	b480      	push	{r7}
 800b13a:	b085      	sub	sp, #20
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	3b04      	subs	r3, #4
 800b148:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b150:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	3b04      	subs	r3, #4
 800b156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	f023 0201 	bic.w	r2, r3, #1
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	3b04      	subs	r3, #4
 800b166:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b168:	4a0c      	ldr	r2, [pc, #48]	@ (800b19c <pxPortInitialiseStack+0x64>)
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	3b14      	subs	r3, #20
 800b172:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	3b04      	subs	r3, #4
 800b17e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f06f 0202 	mvn.w	r2, #2
 800b186:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	3b20      	subs	r3, #32
 800b18c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b18e:	68fb      	ldr	r3, [r7, #12]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3714      	adds	r7, #20
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr
 800b19c:	0800b1a1 	.word	0x0800b1a1

0800b1a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b085      	sub	sp, #20
 800b1a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b1aa:	4b13      	ldr	r3, [pc, #76]	@ (800b1f8 <prvTaskExitError+0x58>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1b2:	d00b      	beq.n	800b1cc <prvTaskExitError+0x2c>
	__asm volatile
 800b1b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1b8:	f383 8811 	msr	BASEPRI, r3
 800b1bc:	f3bf 8f6f 	isb	sy
 800b1c0:	f3bf 8f4f 	dsb	sy
 800b1c4:	60fb      	str	r3, [r7, #12]
}
 800b1c6:	bf00      	nop
 800b1c8:	bf00      	nop
 800b1ca:	e7fd      	b.n	800b1c8 <prvTaskExitError+0x28>
	__asm volatile
 800b1cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d0:	f383 8811 	msr	BASEPRI, r3
 800b1d4:	f3bf 8f6f 	isb	sy
 800b1d8:	f3bf 8f4f 	dsb	sy
 800b1dc:	60bb      	str	r3, [r7, #8]
}
 800b1de:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b1e0:	bf00      	nop
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d0fc      	beq.n	800b1e2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b1e8:	bf00      	nop
 800b1ea:	bf00      	nop
 800b1ec:	3714      	adds	r7, #20
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f4:	4770      	bx	lr
 800b1f6:	bf00      	nop
 800b1f8:	2000000c 	.word	0x2000000c
 800b1fc:	00000000 	.word	0x00000000

0800b200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b200:	4b07      	ldr	r3, [pc, #28]	@ (800b220 <pxCurrentTCBConst2>)
 800b202:	6819      	ldr	r1, [r3, #0]
 800b204:	6808      	ldr	r0, [r1, #0]
 800b206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b20a:	f380 8809 	msr	PSP, r0
 800b20e:	f3bf 8f6f 	isb	sy
 800b212:	f04f 0000 	mov.w	r0, #0
 800b216:	f380 8811 	msr	BASEPRI, r0
 800b21a:	4770      	bx	lr
 800b21c:	f3af 8000 	nop.w

0800b220 <pxCurrentTCBConst2>:
 800b220:	20000f50 	.word	0x20000f50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b224:	bf00      	nop
 800b226:	bf00      	nop

0800b228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b228:	4808      	ldr	r0, [pc, #32]	@ (800b24c <prvPortStartFirstTask+0x24>)
 800b22a:	6800      	ldr	r0, [r0, #0]
 800b22c:	6800      	ldr	r0, [r0, #0]
 800b22e:	f380 8808 	msr	MSP, r0
 800b232:	f04f 0000 	mov.w	r0, #0
 800b236:	f380 8814 	msr	CONTROL, r0
 800b23a:	b662      	cpsie	i
 800b23c:	b661      	cpsie	f
 800b23e:	f3bf 8f4f 	dsb	sy
 800b242:	f3bf 8f6f 	isb	sy
 800b246:	df00      	svc	0
 800b248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b24a:	bf00      	nop
 800b24c:	e000ed08 	.word	0xe000ed08

0800b250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b086      	sub	sp, #24
 800b254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b256:	4b47      	ldr	r3, [pc, #284]	@ (800b374 <xPortStartScheduler+0x124>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4a47      	ldr	r2, [pc, #284]	@ (800b378 <xPortStartScheduler+0x128>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d10b      	bne.n	800b278 <xPortStartScheduler+0x28>
	__asm volatile
 800b260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b264:	f383 8811 	msr	BASEPRI, r3
 800b268:	f3bf 8f6f 	isb	sy
 800b26c:	f3bf 8f4f 	dsb	sy
 800b270:	60fb      	str	r3, [r7, #12]
}
 800b272:	bf00      	nop
 800b274:	bf00      	nop
 800b276:	e7fd      	b.n	800b274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b278:	4b3e      	ldr	r3, [pc, #248]	@ (800b374 <xPortStartScheduler+0x124>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	4a3f      	ldr	r2, [pc, #252]	@ (800b37c <xPortStartScheduler+0x12c>)
 800b27e:	4293      	cmp	r3, r2
 800b280:	d10b      	bne.n	800b29a <xPortStartScheduler+0x4a>
	__asm volatile
 800b282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b286:	f383 8811 	msr	BASEPRI, r3
 800b28a:	f3bf 8f6f 	isb	sy
 800b28e:	f3bf 8f4f 	dsb	sy
 800b292:	613b      	str	r3, [r7, #16]
}
 800b294:	bf00      	nop
 800b296:	bf00      	nop
 800b298:	e7fd      	b.n	800b296 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b29a:	4b39      	ldr	r3, [pc, #228]	@ (800b380 <xPortStartScheduler+0x130>)
 800b29c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	781b      	ldrb	r3, [r3, #0]
 800b2a2:	b2db      	uxtb	r3, r3
 800b2a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	22ff      	movs	r2, #255	@ 0xff
 800b2aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	781b      	ldrb	r3, [r3, #0]
 800b2b0:	b2db      	uxtb	r3, r3
 800b2b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b2b4:	78fb      	ldrb	r3, [r7, #3]
 800b2b6:	b2db      	uxtb	r3, r3
 800b2b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b2bc:	b2da      	uxtb	r2, r3
 800b2be:	4b31      	ldr	r3, [pc, #196]	@ (800b384 <xPortStartScheduler+0x134>)
 800b2c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b2c2:	4b31      	ldr	r3, [pc, #196]	@ (800b388 <xPortStartScheduler+0x138>)
 800b2c4:	2207      	movs	r2, #7
 800b2c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b2c8:	e009      	b.n	800b2de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b2ca:	4b2f      	ldr	r3, [pc, #188]	@ (800b388 <xPortStartScheduler+0x138>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	3b01      	subs	r3, #1
 800b2d0:	4a2d      	ldr	r2, [pc, #180]	@ (800b388 <xPortStartScheduler+0x138>)
 800b2d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b2d4:	78fb      	ldrb	r3, [r7, #3]
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	005b      	lsls	r3, r3, #1
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b2de:	78fb      	ldrb	r3, [r7, #3]
 800b2e0:	b2db      	uxtb	r3, r3
 800b2e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2e6:	2b80      	cmp	r3, #128	@ 0x80
 800b2e8:	d0ef      	beq.n	800b2ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b2ea:	4b27      	ldr	r3, [pc, #156]	@ (800b388 <xPortStartScheduler+0x138>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f1c3 0307 	rsb	r3, r3, #7
 800b2f2:	2b04      	cmp	r3, #4
 800b2f4:	d00b      	beq.n	800b30e <xPortStartScheduler+0xbe>
	__asm volatile
 800b2f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2fa:	f383 8811 	msr	BASEPRI, r3
 800b2fe:	f3bf 8f6f 	isb	sy
 800b302:	f3bf 8f4f 	dsb	sy
 800b306:	60bb      	str	r3, [r7, #8]
}
 800b308:	bf00      	nop
 800b30a:	bf00      	nop
 800b30c:	e7fd      	b.n	800b30a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b30e:	4b1e      	ldr	r3, [pc, #120]	@ (800b388 <xPortStartScheduler+0x138>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	021b      	lsls	r3, r3, #8
 800b314:	4a1c      	ldr	r2, [pc, #112]	@ (800b388 <xPortStartScheduler+0x138>)
 800b316:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b318:	4b1b      	ldr	r3, [pc, #108]	@ (800b388 <xPortStartScheduler+0x138>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b320:	4a19      	ldr	r2, [pc, #100]	@ (800b388 <xPortStartScheduler+0x138>)
 800b322:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	b2da      	uxtb	r2, r3
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b32c:	4b17      	ldr	r3, [pc, #92]	@ (800b38c <xPortStartScheduler+0x13c>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	4a16      	ldr	r2, [pc, #88]	@ (800b38c <xPortStartScheduler+0x13c>)
 800b332:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b336:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b338:	4b14      	ldr	r3, [pc, #80]	@ (800b38c <xPortStartScheduler+0x13c>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4a13      	ldr	r2, [pc, #76]	@ (800b38c <xPortStartScheduler+0x13c>)
 800b33e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b342:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b344:	f000 f8da 	bl	800b4fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b348:	4b11      	ldr	r3, [pc, #68]	@ (800b390 <xPortStartScheduler+0x140>)
 800b34a:	2200      	movs	r2, #0
 800b34c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b34e:	f000 f8f9 	bl	800b544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b352:	4b10      	ldr	r3, [pc, #64]	@ (800b394 <xPortStartScheduler+0x144>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	4a0f      	ldr	r2, [pc, #60]	@ (800b394 <xPortStartScheduler+0x144>)
 800b358:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b35c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b35e:	f7ff ff63 	bl	800b228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b362:	f7ff fa93 	bl	800a88c <vTaskSwitchContext>
	prvTaskExitError();
 800b366:	f7ff ff1b 	bl	800b1a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b36a:	2300      	movs	r3, #0
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3718      	adds	r7, #24
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}
 800b374:	e000ed00 	.word	0xe000ed00
 800b378:	410fc271 	.word	0x410fc271
 800b37c:	410fc270 	.word	0x410fc270
 800b380:	e000e400 	.word	0xe000e400
 800b384:	2000107c 	.word	0x2000107c
 800b388:	20001080 	.word	0x20001080
 800b38c:	e000ed20 	.word	0xe000ed20
 800b390:	2000000c 	.word	0x2000000c
 800b394:	e000ef34 	.word	0xe000ef34

0800b398 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b398:	b480      	push	{r7}
 800b39a:	b083      	sub	sp, #12
 800b39c:	af00      	add	r7, sp, #0
	__asm volatile
 800b39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a2:	f383 8811 	msr	BASEPRI, r3
 800b3a6:	f3bf 8f6f 	isb	sy
 800b3aa:	f3bf 8f4f 	dsb	sy
 800b3ae:	607b      	str	r3, [r7, #4]
}
 800b3b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b3b2:	4b10      	ldr	r3, [pc, #64]	@ (800b3f4 <vPortEnterCritical+0x5c>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	3301      	adds	r3, #1
 800b3b8:	4a0e      	ldr	r2, [pc, #56]	@ (800b3f4 <vPortEnterCritical+0x5c>)
 800b3ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b3bc:	4b0d      	ldr	r3, [pc, #52]	@ (800b3f4 <vPortEnterCritical+0x5c>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2b01      	cmp	r3, #1
 800b3c2:	d110      	bne.n	800b3e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b3c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b3f8 <vPortEnterCritical+0x60>)
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	b2db      	uxtb	r3, r3
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d00b      	beq.n	800b3e6 <vPortEnterCritical+0x4e>
	__asm volatile
 800b3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	603b      	str	r3, [r7, #0]
}
 800b3e0:	bf00      	nop
 800b3e2:	bf00      	nop
 800b3e4:	e7fd      	b.n	800b3e2 <vPortEnterCritical+0x4a>
	}
}
 800b3e6:	bf00      	nop
 800b3e8:	370c      	adds	r7, #12
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr
 800b3f2:	bf00      	nop
 800b3f4:	2000000c 	.word	0x2000000c
 800b3f8:	e000ed04 	.word	0xe000ed04

0800b3fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b083      	sub	sp, #12
 800b400:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b402:	4b12      	ldr	r3, [pc, #72]	@ (800b44c <vPortExitCritical+0x50>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d10b      	bne.n	800b422 <vPortExitCritical+0x26>
	__asm volatile
 800b40a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b40e:	f383 8811 	msr	BASEPRI, r3
 800b412:	f3bf 8f6f 	isb	sy
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	607b      	str	r3, [r7, #4]
}
 800b41c:	bf00      	nop
 800b41e:	bf00      	nop
 800b420:	e7fd      	b.n	800b41e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b422:	4b0a      	ldr	r3, [pc, #40]	@ (800b44c <vPortExitCritical+0x50>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	3b01      	subs	r3, #1
 800b428:	4a08      	ldr	r2, [pc, #32]	@ (800b44c <vPortExitCritical+0x50>)
 800b42a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b42c:	4b07      	ldr	r3, [pc, #28]	@ (800b44c <vPortExitCritical+0x50>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d105      	bne.n	800b440 <vPortExitCritical+0x44>
 800b434:	2300      	movs	r3, #0
 800b436:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b43e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b440:	bf00      	nop
 800b442:	370c      	adds	r7, #12
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr
 800b44c:	2000000c 	.word	0x2000000c

0800b450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b450:	f3ef 8009 	mrs	r0, PSP
 800b454:	f3bf 8f6f 	isb	sy
 800b458:	4b15      	ldr	r3, [pc, #84]	@ (800b4b0 <pxCurrentTCBConst>)
 800b45a:	681a      	ldr	r2, [r3, #0]
 800b45c:	f01e 0f10 	tst.w	lr, #16
 800b460:	bf08      	it	eq
 800b462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b46a:	6010      	str	r0, [r2, #0]
 800b46c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b470:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b474:	f380 8811 	msr	BASEPRI, r0
 800b478:	f3bf 8f4f 	dsb	sy
 800b47c:	f3bf 8f6f 	isb	sy
 800b480:	f7ff fa04 	bl	800a88c <vTaskSwitchContext>
 800b484:	f04f 0000 	mov.w	r0, #0
 800b488:	f380 8811 	msr	BASEPRI, r0
 800b48c:	bc09      	pop	{r0, r3}
 800b48e:	6819      	ldr	r1, [r3, #0]
 800b490:	6808      	ldr	r0, [r1, #0]
 800b492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b496:	f01e 0f10 	tst.w	lr, #16
 800b49a:	bf08      	it	eq
 800b49c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b4a0:	f380 8809 	msr	PSP, r0
 800b4a4:	f3bf 8f6f 	isb	sy
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop
 800b4ac:	f3af 8000 	nop.w

0800b4b0 <pxCurrentTCBConst>:
 800b4b0:	20000f50 	.word	0x20000f50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b4b4:	bf00      	nop
 800b4b6:	bf00      	nop

0800b4b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b082      	sub	sp, #8
 800b4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800b4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c2:	f383 8811 	msr	BASEPRI, r3
 800b4c6:	f3bf 8f6f 	isb	sy
 800b4ca:	f3bf 8f4f 	dsb	sy
 800b4ce:	607b      	str	r3, [r7, #4]
}
 800b4d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b4d2:	f7ff f921 	bl	800a718 <xTaskIncrementTick>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d003      	beq.n	800b4e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b4dc:	4b06      	ldr	r3, [pc, #24]	@ (800b4f8 <SysTick_Handler+0x40>)
 800b4de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4e2:	601a      	str	r2, [r3, #0]
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	f383 8811 	msr	BASEPRI, r3
}
 800b4ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b4f0:	bf00      	nop
 800b4f2:	3708      	adds	r7, #8
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	e000ed04 	.word	0xe000ed04

0800b4fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b500:	4b0b      	ldr	r3, [pc, #44]	@ (800b530 <vPortSetupTimerInterrupt+0x34>)
 800b502:	2200      	movs	r2, #0
 800b504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b506:	4b0b      	ldr	r3, [pc, #44]	@ (800b534 <vPortSetupTimerInterrupt+0x38>)
 800b508:	2200      	movs	r2, #0
 800b50a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b50c:	4b0a      	ldr	r3, [pc, #40]	@ (800b538 <vPortSetupTimerInterrupt+0x3c>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a0a      	ldr	r2, [pc, #40]	@ (800b53c <vPortSetupTimerInterrupt+0x40>)
 800b512:	fba2 2303 	umull	r2, r3, r2, r3
 800b516:	099b      	lsrs	r3, r3, #6
 800b518:	4a09      	ldr	r2, [pc, #36]	@ (800b540 <vPortSetupTimerInterrupt+0x44>)
 800b51a:	3b01      	subs	r3, #1
 800b51c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b51e:	4b04      	ldr	r3, [pc, #16]	@ (800b530 <vPortSetupTimerInterrupt+0x34>)
 800b520:	2207      	movs	r2, #7
 800b522:	601a      	str	r2, [r3, #0]
}
 800b524:	bf00      	nop
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr
 800b52e:	bf00      	nop
 800b530:	e000e010 	.word	0xe000e010
 800b534:	e000e018 	.word	0xe000e018
 800b538:	20000000 	.word	0x20000000
 800b53c:	10624dd3 	.word	0x10624dd3
 800b540:	e000e014 	.word	0xe000e014

0800b544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b544:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b554 <vPortEnableVFP+0x10>
 800b548:	6801      	ldr	r1, [r0, #0]
 800b54a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b54e:	6001      	str	r1, [r0, #0]
 800b550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b552:	bf00      	nop
 800b554:	e000ed88 	.word	0xe000ed88

0800b558 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b08a      	sub	sp, #40	@ 0x28
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b560:	2300      	movs	r3, #0
 800b562:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b564:	f7ff f82c 	bl	800a5c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b568:	4b5c      	ldr	r3, [pc, #368]	@ (800b6dc <pvPortMalloc+0x184>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d101      	bne.n	800b574 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b570:	f000 f924 	bl	800b7bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b574:	4b5a      	ldr	r3, [pc, #360]	@ (800b6e0 <pvPortMalloc+0x188>)
 800b576:	681a      	ldr	r2, [r3, #0]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4013      	ands	r3, r2
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	f040 8095 	bne.w	800b6ac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d01e      	beq.n	800b5c6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b588:	2208      	movs	r2, #8
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	4413      	add	r3, r2
 800b58e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f003 0307 	and.w	r3, r3, #7
 800b596:	2b00      	cmp	r3, #0
 800b598:	d015      	beq.n	800b5c6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f023 0307 	bic.w	r3, r3, #7
 800b5a0:	3308      	adds	r3, #8
 800b5a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f003 0307 	and.w	r3, r3, #7
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d00b      	beq.n	800b5c6 <pvPortMalloc+0x6e>
	__asm volatile
 800b5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5b2:	f383 8811 	msr	BASEPRI, r3
 800b5b6:	f3bf 8f6f 	isb	sy
 800b5ba:	f3bf 8f4f 	dsb	sy
 800b5be:	617b      	str	r3, [r7, #20]
}
 800b5c0:	bf00      	nop
 800b5c2:	bf00      	nop
 800b5c4:	e7fd      	b.n	800b5c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d06f      	beq.n	800b6ac <pvPortMalloc+0x154>
 800b5cc:	4b45      	ldr	r3, [pc, #276]	@ (800b6e4 <pvPortMalloc+0x18c>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	687a      	ldr	r2, [r7, #4]
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d86a      	bhi.n	800b6ac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b5d6:	4b44      	ldr	r3, [pc, #272]	@ (800b6e8 <pvPortMalloc+0x190>)
 800b5d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b5da:	4b43      	ldr	r3, [pc, #268]	@ (800b6e8 <pvPortMalloc+0x190>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5e0:	e004      	b.n	800b5ec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	687a      	ldr	r2, [r7, #4]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d903      	bls.n	800b5fe <pvPortMalloc+0xa6>
 800b5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d1f1      	bne.n	800b5e2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b5fe:	4b37      	ldr	r3, [pc, #220]	@ (800b6dc <pvPortMalloc+0x184>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b604:	429a      	cmp	r2, r3
 800b606:	d051      	beq.n	800b6ac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b608:	6a3b      	ldr	r3, [r7, #32]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	2208      	movs	r2, #8
 800b60e:	4413      	add	r3, r2
 800b610:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b614:	681a      	ldr	r2, [r3, #0]
 800b616:	6a3b      	ldr	r3, [r7, #32]
 800b618:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b61c:	685a      	ldr	r2, [r3, #4]
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	1ad2      	subs	r2, r2, r3
 800b622:	2308      	movs	r3, #8
 800b624:	005b      	lsls	r3, r3, #1
 800b626:	429a      	cmp	r2, r3
 800b628:	d920      	bls.n	800b66c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b62a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	4413      	add	r3, r2
 800b630:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b632:	69bb      	ldr	r3, [r7, #24]
 800b634:	f003 0307 	and.w	r3, r3, #7
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d00b      	beq.n	800b654 <pvPortMalloc+0xfc>
	__asm volatile
 800b63c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b640:	f383 8811 	msr	BASEPRI, r3
 800b644:	f3bf 8f6f 	isb	sy
 800b648:	f3bf 8f4f 	dsb	sy
 800b64c:	613b      	str	r3, [r7, #16]
}
 800b64e:	bf00      	nop
 800b650:	bf00      	nop
 800b652:	e7fd      	b.n	800b650 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b656:	685a      	ldr	r2, [r3, #4]
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	1ad2      	subs	r2, r2, r3
 800b65c:	69bb      	ldr	r3, [r7, #24]
 800b65e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b666:	69b8      	ldr	r0, [r7, #24]
 800b668:	f000 f90a 	bl	800b880 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b66c:	4b1d      	ldr	r3, [pc, #116]	@ (800b6e4 <pvPortMalloc+0x18c>)
 800b66e:	681a      	ldr	r2, [r3, #0]
 800b670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	1ad3      	subs	r3, r2, r3
 800b676:	4a1b      	ldr	r2, [pc, #108]	@ (800b6e4 <pvPortMalloc+0x18c>)
 800b678:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b67a:	4b1a      	ldr	r3, [pc, #104]	@ (800b6e4 <pvPortMalloc+0x18c>)
 800b67c:	681a      	ldr	r2, [r3, #0]
 800b67e:	4b1b      	ldr	r3, [pc, #108]	@ (800b6ec <pvPortMalloc+0x194>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	429a      	cmp	r2, r3
 800b684:	d203      	bcs.n	800b68e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b686:	4b17      	ldr	r3, [pc, #92]	@ (800b6e4 <pvPortMalloc+0x18c>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	4a18      	ldr	r2, [pc, #96]	@ (800b6ec <pvPortMalloc+0x194>)
 800b68c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b68e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b690:	685a      	ldr	r2, [r3, #4]
 800b692:	4b13      	ldr	r3, [pc, #76]	@ (800b6e0 <pvPortMalloc+0x188>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	431a      	orrs	r2, r3
 800b698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b69a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b69e:	2200      	movs	r2, #0
 800b6a0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b6a2:	4b13      	ldr	r3, [pc, #76]	@ (800b6f0 <pvPortMalloc+0x198>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	4a11      	ldr	r2, [pc, #68]	@ (800b6f0 <pvPortMalloc+0x198>)
 800b6aa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b6ac:	f7fe ff96 	bl	800a5dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6b0:	69fb      	ldr	r3, [r7, #28]
 800b6b2:	f003 0307 	and.w	r3, r3, #7
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00b      	beq.n	800b6d2 <pvPortMalloc+0x17a>
	__asm volatile
 800b6ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6be:	f383 8811 	msr	BASEPRI, r3
 800b6c2:	f3bf 8f6f 	isb	sy
 800b6c6:	f3bf 8f4f 	dsb	sy
 800b6ca:	60fb      	str	r3, [r7, #12]
}
 800b6cc:	bf00      	nop
 800b6ce:	bf00      	nop
 800b6d0:	e7fd      	b.n	800b6ce <pvPortMalloc+0x176>
	return pvReturn;
 800b6d2:	69fb      	ldr	r3, [r7, #28]
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3728      	adds	r7, #40	@ 0x28
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}
 800b6dc:	20005eac 	.word	0x20005eac
 800b6e0:	20005ec0 	.word	0x20005ec0
 800b6e4:	20005eb0 	.word	0x20005eb0
 800b6e8:	20005ea4 	.word	0x20005ea4
 800b6ec:	20005eb4 	.word	0x20005eb4
 800b6f0:	20005eb8 	.word	0x20005eb8

0800b6f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b086      	sub	sp, #24
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d04f      	beq.n	800b7a6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b706:	2308      	movs	r3, #8
 800b708:	425b      	negs	r3, r3
 800b70a:	697a      	ldr	r2, [r7, #20]
 800b70c:	4413      	add	r3, r2
 800b70e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	685a      	ldr	r2, [r3, #4]
 800b718:	4b25      	ldr	r3, [pc, #148]	@ (800b7b0 <vPortFree+0xbc>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4013      	ands	r3, r2
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d10b      	bne.n	800b73a <vPortFree+0x46>
	__asm volatile
 800b722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b726:	f383 8811 	msr	BASEPRI, r3
 800b72a:	f3bf 8f6f 	isb	sy
 800b72e:	f3bf 8f4f 	dsb	sy
 800b732:	60fb      	str	r3, [r7, #12]
}
 800b734:	bf00      	nop
 800b736:	bf00      	nop
 800b738:	e7fd      	b.n	800b736 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d00b      	beq.n	800b75a <vPortFree+0x66>
	__asm volatile
 800b742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b746:	f383 8811 	msr	BASEPRI, r3
 800b74a:	f3bf 8f6f 	isb	sy
 800b74e:	f3bf 8f4f 	dsb	sy
 800b752:	60bb      	str	r3, [r7, #8]
}
 800b754:	bf00      	nop
 800b756:	bf00      	nop
 800b758:	e7fd      	b.n	800b756 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b75a:	693b      	ldr	r3, [r7, #16]
 800b75c:	685a      	ldr	r2, [r3, #4]
 800b75e:	4b14      	ldr	r3, [pc, #80]	@ (800b7b0 <vPortFree+0xbc>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4013      	ands	r3, r2
 800b764:	2b00      	cmp	r3, #0
 800b766:	d01e      	beq.n	800b7a6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d11a      	bne.n	800b7a6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	685a      	ldr	r2, [r3, #4]
 800b774:	4b0e      	ldr	r3, [pc, #56]	@ (800b7b0 <vPortFree+0xbc>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	43db      	mvns	r3, r3
 800b77a:	401a      	ands	r2, r3
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b780:	f7fe ff1e 	bl	800a5c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	685a      	ldr	r2, [r3, #4]
 800b788:	4b0a      	ldr	r3, [pc, #40]	@ (800b7b4 <vPortFree+0xc0>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	4413      	add	r3, r2
 800b78e:	4a09      	ldr	r2, [pc, #36]	@ (800b7b4 <vPortFree+0xc0>)
 800b790:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b792:	6938      	ldr	r0, [r7, #16]
 800b794:	f000 f874 	bl	800b880 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b798:	4b07      	ldr	r3, [pc, #28]	@ (800b7b8 <vPortFree+0xc4>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	3301      	adds	r3, #1
 800b79e:	4a06      	ldr	r2, [pc, #24]	@ (800b7b8 <vPortFree+0xc4>)
 800b7a0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b7a2:	f7fe ff1b 	bl	800a5dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b7a6:	bf00      	nop
 800b7a8:	3718      	adds	r7, #24
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd80      	pop	{r7, pc}
 800b7ae:	bf00      	nop
 800b7b0:	20005ec0 	.word	0x20005ec0
 800b7b4:	20005eb0 	.word	0x20005eb0
 800b7b8:	20005ebc 	.word	0x20005ebc

0800b7bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b7bc:	b480      	push	{r7}
 800b7be:	b085      	sub	sp, #20
 800b7c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b7c2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800b7c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b7c8:	4b27      	ldr	r3, [pc, #156]	@ (800b868 <prvHeapInit+0xac>)
 800b7ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	f003 0307 	and.w	r3, r3, #7
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d00c      	beq.n	800b7f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	3307      	adds	r3, #7
 800b7da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f023 0307 	bic.w	r3, r3, #7
 800b7e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b7e4:	68ba      	ldr	r2, [r7, #8]
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	1ad3      	subs	r3, r2, r3
 800b7ea:	4a1f      	ldr	r2, [pc, #124]	@ (800b868 <prvHeapInit+0xac>)
 800b7ec:	4413      	add	r3, r2
 800b7ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b7f4:	4a1d      	ldr	r2, [pc, #116]	@ (800b86c <prvHeapInit+0xb0>)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b7fa:	4b1c      	ldr	r3, [pc, #112]	@ (800b86c <prvHeapInit+0xb0>)
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	68ba      	ldr	r2, [r7, #8]
 800b804:	4413      	add	r3, r2
 800b806:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b808:	2208      	movs	r2, #8
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	1a9b      	subs	r3, r3, r2
 800b80e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	f023 0307 	bic.w	r3, r3, #7
 800b816:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	4a15      	ldr	r2, [pc, #84]	@ (800b870 <prvHeapInit+0xb4>)
 800b81c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b81e:	4b14      	ldr	r3, [pc, #80]	@ (800b870 <prvHeapInit+0xb4>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	2200      	movs	r2, #0
 800b824:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b826:	4b12      	ldr	r3, [pc, #72]	@ (800b870 <prvHeapInit+0xb4>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	2200      	movs	r2, #0
 800b82c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	68fa      	ldr	r2, [r7, #12]
 800b836:	1ad2      	subs	r2, r2, r3
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b83c:	4b0c      	ldr	r3, [pc, #48]	@ (800b870 <prvHeapInit+0xb4>)
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	4a0a      	ldr	r2, [pc, #40]	@ (800b874 <prvHeapInit+0xb8>)
 800b84a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	4a09      	ldr	r2, [pc, #36]	@ (800b878 <prvHeapInit+0xbc>)
 800b852:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b854:	4b09      	ldr	r3, [pc, #36]	@ (800b87c <prvHeapInit+0xc0>)
 800b856:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b85a:	601a      	str	r2, [r3, #0]
}
 800b85c:	bf00      	nop
 800b85e:	3714      	adds	r7, #20
 800b860:	46bd      	mov	sp, r7
 800b862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b866:	4770      	bx	lr
 800b868:	20001084 	.word	0x20001084
 800b86c:	20005ea4 	.word	0x20005ea4
 800b870:	20005eac 	.word	0x20005eac
 800b874:	20005eb4 	.word	0x20005eb4
 800b878:	20005eb0 	.word	0x20005eb0
 800b87c:	20005ec0 	.word	0x20005ec0

0800b880 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b880:	b480      	push	{r7}
 800b882:	b085      	sub	sp, #20
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b888:	4b28      	ldr	r3, [pc, #160]	@ (800b92c <prvInsertBlockIntoFreeList+0xac>)
 800b88a:	60fb      	str	r3, [r7, #12]
 800b88c:	e002      	b.n	800b894 <prvInsertBlockIntoFreeList+0x14>
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	60fb      	str	r3, [r7, #12]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d8f7      	bhi.n	800b88e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	685b      	ldr	r3, [r3, #4]
 800b8a6:	68ba      	ldr	r2, [r7, #8]
 800b8a8:	4413      	add	r3, r2
 800b8aa:	687a      	ldr	r2, [r7, #4]
 800b8ac:	429a      	cmp	r2, r3
 800b8ae:	d108      	bne.n	800b8c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	685a      	ldr	r2, [r3, #4]
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	441a      	add	r2, r3
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	685b      	ldr	r3, [r3, #4]
 800b8ca:	68ba      	ldr	r2, [r7, #8]
 800b8cc:	441a      	add	r2, r3
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d118      	bne.n	800b908 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	681a      	ldr	r2, [r3, #0]
 800b8da:	4b15      	ldr	r3, [pc, #84]	@ (800b930 <prvInsertBlockIntoFreeList+0xb0>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	429a      	cmp	r2, r3
 800b8e0:	d00d      	beq.n	800b8fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	685a      	ldr	r2, [r3, #4]
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	685b      	ldr	r3, [r3, #4]
 800b8ec:	441a      	add	r2, r3
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	681a      	ldr	r2, [r3, #0]
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	601a      	str	r2, [r3, #0]
 800b8fc:	e008      	b.n	800b910 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b8fe:	4b0c      	ldr	r3, [pc, #48]	@ (800b930 <prvInsertBlockIntoFreeList+0xb0>)
 800b900:	681a      	ldr	r2, [r3, #0]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	601a      	str	r2, [r3, #0]
 800b906:	e003      	b.n	800b910 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681a      	ldr	r2, [r3, #0]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b910:	68fa      	ldr	r2, [r7, #12]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	429a      	cmp	r2, r3
 800b916:	d002      	beq.n	800b91e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	687a      	ldr	r2, [r7, #4]
 800b91c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b91e:	bf00      	nop
 800b920:	3714      	adds	r7, #20
 800b922:	46bd      	mov	sp, r7
 800b924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b928:	4770      	bx	lr
 800b92a:	bf00      	nop
 800b92c:	20005ea4 	.word	0x20005ea4
 800b930:	20005eac 	.word	0x20005eac

0800b934 <__cvt>:
 800b934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b938:	ec57 6b10 	vmov	r6, r7, d0
 800b93c:	2f00      	cmp	r7, #0
 800b93e:	460c      	mov	r4, r1
 800b940:	4619      	mov	r1, r3
 800b942:	463b      	mov	r3, r7
 800b944:	bfbb      	ittet	lt
 800b946:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b94a:	461f      	movlt	r7, r3
 800b94c:	2300      	movge	r3, #0
 800b94e:	232d      	movlt	r3, #45	@ 0x2d
 800b950:	700b      	strb	r3, [r1, #0]
 800b952:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b954:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b958:	4691      	mov	r9, r2
 800b95a:	f023 0820 	bic.w	r8, r3, #32
 800b95e:	bfbc      	itt	lt
 800b960:	4632      	movlt	r2, r6
 800b962:	4616      	movlt	r6, r2
 800b964:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b968:	d005      	beq.n	800b976 <__cvt+0x42>
 800b96a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b96e:	d100      	bne.n	800b972 <__cvt+0x3e>
 800b970:	3401      	adds	r4, #1
 800b972:	2102      	movs	r1, #2
 800b974:	e000      	b.n	800b978 <__cvt+0x44>
 800b976:	2103      	movs	r1, #3
 800b978:	ab03      	add	r3, sp, #12
 800b97a:	9301      	str	r3, [sp, #4]
 800b97c:	ab02      	add	r3, sp, #8
 800b97e:	9300      	str	r3, [sp, #0]
 800b980:	ec47 6b10 	vmov	d0, r6, r7
 800b984:	4653      	mov	r3, sl
 800b986:	4622      	mov	r2, r4
 800b988:	f001 f9de 	bl	800cd48 <_dtoa_r>
 800b98c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b990:	4605      	mov	r5, r0
 800b992:	d119      	bne.n	800b9c8 <__cvt+0x94>
 800b994:	f019 0f01 	tst.w	r9, #1
 800b998:	d00e      	beq.n	800b9b8 <__cvt+0x84>
 800b99a:	eb00 0904 	add.w	r9, r0, r4
 800b99e:	2200      	movs	r2, #0
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	4630      	mov	r0, r6
 800b9a4:	4639      	mov	r1, r7
 800b9a6:	f7f5 f8b7 	bl	8000b18 <__aeabi_dcmpeq>
 800b9aa:	b108      	cbz	r0, 800b9b0 <__cvt+0x7c>
 800b9ac:	f8cd 900c 	str.w	r9, [sp, #12]
 800b9b0:	2230      	movs	r2, #48	@ 0x30
 800b9b2:	9b03      	ldr	r3, [sp, #12]
 800b9b4:	454b      	cmp	r3, r9
 800b9b6:	d31e      	bcc.n	800b9f6 <__cvt+0xc2>
 800b9b8:	9b03      	ldr	r3, [sp, #12]
 800b9ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9bc:	1b5b      	subs	r3, r3, r5
 800b9be:	4628      	mov	r0, r5
 800b9c0:	6013      	str	r3, [r2, #0]
 800b9c2:	b004      	add	sp, #16
 800b9c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b9cc:	eb00 0904 	add.w	r9, r0, r4
 800b9d0:	d1e5      	bne.n	800b99e <__cvt+0x6a>
 800b9d2:	7803      	ldrb	r3, [r0, #0]
 800b9d4:	2b30      	cmp	r3, #48	@ 0x30
 800b9d6:	d10a      	bne.n	800b9ee <__cvt+0xba>
 800b9d8:	2200      	movs	r2, #0
 800b9da:	2300      	movs	r3, #0
 800b9dc:	4630      	mov	r0, r6
 800b9de:	4639      	mov	r1, r7
 800b9e0:	f7f5 f89a 	bl	8000b18 <__aeabi_dcmpeq>
 800b9e4:	b918      	cbnz	r0, 800b9ee <__cvt+0xba>
 800b9e6:	f1c4 0401 	rsb	r4, r4, #1
 800b9ea:	f8ca 4000 	str.w	r4, [sl]
 800b9ee:	f8da 3000 	ldr.w	r3, [sl]
 800b9f2:	4499      	add	r9, r3
 800b9f4:	e7d3      	b.n	800b99e <__cvt+0x6a>
 800b9f6:	1c59      	adds	r1, r3, #1
 800b9f8:	9103      	str	r1, [sp, #12]
 800b9fa:	701a      	strb	r2, [r3, #0]
 800b9fc:	e7d9      	b.n	800b9b2 <__cvt+0x7e>

0800b9fe <__exponent>:
 800b9fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba00:	2900      	cmp	r1, #0
 800ba02:	bfba      	itte	lt
 800ba04:	4249      	neglt	r1, r1
 800ba06:	232d      	movlt	r3, #45	@ 0x2d
 800ba08:	232b      	movge	r3, #43	@ 0x2b
 800ba0a:	2909      	cmp	r1, #9
 800ba0c:	7002      	strb	r2, [r0, #0]
 800ba0e:	7043      	strb	r3, [r0, #1]
 800ba10:	dd29      	ble.n	800ba66 <__exponent+0x68>
 800ba12:	f10d 0307 	add.w	r3, sp, #7
 800ba16:	461d      	mov	r5, r3
 800ba18:	270a      	movs	r7, #10
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	fbb1 f6f7 	udiv	r6, r1, r7
 800ba20:	fb07 1416 	mls	r4, r7, r6, r1
 800ba24:	3430      	adds	r4, #48	@ 0x30
 800ba26:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ba2a:	460c      	mov	r4, r1
 800ba2c:	2c63      	cmp	r4, #99	@ 0x63
 800ba2e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba32:	4631      	mov	r1, r6
 800ba34:	dcf1      	bgt.n	800ba1a <__exponent+0x1c>
 800ba36:	3130      	adds	r1, #48	@ 0x30
 800ba38:	1e94      	subs	r4, r2, #2
 800ba3a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ba3e:	1c41      	adds	r1, r0, #1
 800ba40:	4623      	mov	r3, r4
 800ba42:	42ab      	cmp	r3, r5
 800ba44:	d30a      	bcc.n	800ba5c <__exponent+0x5e>
 800ba46:	f10d 0309 	add.w	r3, sp, #9
 800ba4a:	1a9b      	subs	r3, r3, r2
 800ba4c:	42ac      	cmp	r4, r5
 800ba4e:	bf88      	it	hi
 800ba50:	2300      	movhi	r3, #0
 800ba52:	3302      	adds	r3, #2
 800ba54:	4403      	add	r3, r0
 800ba56:	1a18      	subs	r0, r3, r0
 800ba58:	b003      	add	sp, #12
 800ba5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba5c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ba60:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ba64:	e7ed      	b.n	800ba42 <__exponent+0x44>
 800ba66:	2330      	movs	r3, #48	@ 0x30
 800ba68:	3130      	adds	r1, #48	@ 0x30
 800ba6a:	7083      	strb	r3, [r0, #2]
 800ba6c:	70c1      	strb	r1, [r0, #3]
 800ba6e:	1d03      	adds	r3, r0, #4
 800ba70:	e7f1      	b.n	800ba56 <__exponent+0x58>
	...

0800ba74 <_printf_float>:
 800ba74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba78:	b08d      	sub	sp, #52	@ 0x34
 800ba7a:	460c      	mov	r4, r1
 800ba7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ba80:	4616      	mov	r6, r2
 800ba82:	461f      	mov	r7, r3
 800ba84:	4605      	mov	r5, r0
 800ba86:	f000 ffed 	bl	800ca64 <_localeconv_r>
 800ba8a:	6803      	ldr	r3, [r0, #0]
 800ba8c:	9304      	str	r3, [sp, #16]
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f7f4 fc16 	bl	80002c0 <strlen>
 800ba94:	2300      	movs	r3, #0
 800ba96:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba98:	f8d8 3000 	ldr.w	r3, [r8]
 800ba9c:	9005      	str	r0, [sp, #20]
 800ba9e:	3307      	adds	r3, #7
 800baa0:	f023 0307 	bic.w	r3, r3, #7
 800baa4:	f103 0208 	add.w	r2, r3, #8
 800baa8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800baac:	f8d4 b000 	ldr.w	fp, [r4]
 800bab0:	f8c8 2000 	str.w	r2, [r8]
 800bab4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bab8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800babc:	9307      	str	r3, [sp, #28]
 800babe:	f8cd 8018 	str.w	r8, [sp, #24]
 800bac2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bac6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baca:	4b9c      	ldr	r3, [pc, #624]	@ (800bd3c <_printf_float+0x2c8>)
 800bacc:	f04f 32ff 	mov.w	r2, #4294967295
 800bad0:	f7f5 f854 	bl	8000b7c <__aeabi_dcmpun>
 800bad4:	bb70      	cbnz	r0, 800bb34 <_printf_float+0xc0>
 800bad6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bada:	4b98      	ldr	r3, [pc, #608]	@ (800bd3c <_printf_float+0x2c8>)
 800badc:	f04f 32ff 	mov.w	r2, #4294967295
 800bae0:	f7f5 f82e 	bl	8000b40 <__aeabi_dcmple>
 800bae4:	bb30      	cbnz	r0, 800bb34 <_printf_float+0xc0>
 800bae6:	2200      	movs	r2, #0
 800bae8:	2300      	movs	r3, #0
 800baea:	4640      	mov	r0, r8
 800baec:	4649      	mov	r1, r9
 800baee:	f7f5 f81d 	bl	8000b2c <__aeabi_dcmplt>
 800baf2:	b110      	cbz	r0, 800bafa <_printf_float+0x86>
 800baf4:	232d      	movs	r3, #45	@ 0x2d
 800baf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bafa:	4a91      	ldr	r2, [pc, #580]	@ (800bd40 <_printf_float+0x2cc>)
 800bafc:	4b91      	ldr	r3, [pc, #580]	@ (800bd44 <_printf_float+0x2d0>)
 800bafe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bb02:	bf8c      	ite	hi
 800bb04:	4690      	movhi	r8, r2
 800bb06:	4698      	movls	r8, r3
 800bb08:	2303      	movs	r3, #3
 800bb0a:	6123      	str	r3, [r4, #16]
 800bb0c:	f02b 0304 	bic.w	r3, fp, #4
 800bb10:	6023      	str	r3, [r4, #0]
 800bb12:	f04f 0900 	mov.w	r9, #0
 800bb16:	9700      	str	r7, [sp, #0]
 800bb18:	4633      	mov	r3, r6
 800bb1a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bb1c:	4621      	mov	r1, r4
 800bb1e:	4628      	mov	r0, r5
 800bb20:	f000 f9d2 	bl	800bec8 <_printf_common>
 800bb24:	3001      	adds	r0, #1
 800bb26:	f040 808d 	bne.w	800bc44 <_printf_float+0x1d0>
 800bb2a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb2e:	b00d      	add	sp, #52	@ 0x34
 800bb30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb34:	4642      	mov	r2, r8
 800bb36:	464b      	mov	r3, r9
 800bb38:	4640      	mov	r0, r8
 800bb3a:	4649      	mov	r1, r9
 800bb3c:	f7f5 f81e 	bl	8000b7c <__aeabi_dcmpun>
 800bb40:	b140      	cbz	r0, 800bb54 <_printf_float+0xe0>
 800bb42:	464b      	mov	r3, r9
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	bfbc      	itt	lt
 800bb48:	232d      	movlt	r3, #45	@ 0x2d
 800bb4a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bb4e:	4a7e      	ldr	r2, [pc, #504]	@ (800bd48 <_printf_float+0x2d4>)
 800bb50:	4b7e      	ldr	r3, [pc, #504]	@ (800bd4c <_printf_float+0x2d8>)
 800bb52:	e7d4      	b.n	800bafe <_printf_float+0x8a>
 800bb54:	6863      	ldr	r3, [r4, #4]
 800bb56:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bb5a:	9206      	str	r2, [sp, #24]
 800bb5c:	1c5a      	adds	r2, r3, #1
 800bb5e:	d13b      	bne.n	800bbd8 <_printf_float+0x164>
 800bb60:	2306      	movs	r3, #6
 800bb62:	6063      	str	r3, [r4, #4]
 800bb64:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bb68:	2300      	movs	r3, #0
 800bb6a:	6022      	str	r2, [r4, #0]
 800bb6c:	9303      	str	r3, [sp, #12]
 800bb6e:	ab0a      	add	r3, sp, #40	@ 0x28
 800bb70:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bb74:	ab09      	add	r3, sp, #36	@ 0x24
 800bb76:	9300      	str	r3, [sp, #0]
 800bb78:	6861      	ldr	r1, [r4, #4]
 800bb7a:	ec49 8b10 	vmov	d0, r8, r9
 800bb7e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bb82:	4628      	mov	r0, r5
 800bb84:	f7ff fed6 	bl	800b934 <__cvt>
 800bb88:	9b06      	ldr	r3, [sp, #24]
 800bb8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bb8c:	2b47      	cmp	r3, #71	@ 0x47
 800bb8e:	4680      	mov	r8, r0
 800bb90:	d129      	bne.n	800bbe6 <_printf_float+0x172>
 800bb92:	1cc8      	adds	r0, r1, #3
 800bb94:	db02      	blt.n	800bb9c <_printf_float+0x128>
 800bb96:	6863      	ldr	r3, [r4, #4]
 800bb98:	4299      	cmp	r1, r3
 800bb9a:	dd41      	ble.n	800bc20 <_printf_float+0x1ac>
 800bb9c:	f1aa 0a02 	sub.w	sl, sl, #2
 800bba0:	fa5f fa8a 	uxtb.w	sl, sl
 800bba4:	3901      	subs	r1, #1
 800bba6:	4652      	mov	r2, sl
 800bba8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bbac:	9109      	str	r1, [sp, #36]	@ 0x24
 800bbae:	f7ff ff26 	bl	800b9fe <__exponent>
 800bbb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbb4:	1813      	adds	r3, r2, r0
 800bbb6:	2a01      	cmp	r2, #1
 800bbb8:	4681      	mov	r9, r0
 800bbba:	6123      	str	r3, [r4, #16]
 800bbbc:	dc02      	bgt.n	800bbc4 <_printf_float+0x150>
 800bbbe:	6822      	ldr	r2, [r4, #0]
 800bbc0:	07d2      	lsls	r2, r2, #31
 800bbc2:	d501      	bpl.n	800bbc8 <_printf_float+0x154>
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	6123      	str	r3, [r4, #16]
 800bbc8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d0a2      	beq.n	800bb16 <_printf_float+0xa2>
 800bbd0:	232d      	movs	r3, #45	@ 0x2d
 800bbd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbd6:	e79e      	b.n	800bb16 <_printf_float+0xa2>
 800bbd8:	9a06      	ldr	r2, [sp, #24]
 800bbda:	2a47      	cmp	r2, #71	@ 0x47
 800bbdc:	d1c2      	bne.n	800bb64 <_printf_float+0xf0>
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d1c0      	bne.n	800bb64 <_printf_float+0xf0>
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e7bd      	b.n	800bb62 <_printf_float+0xee>
 800bbe6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bbea:	d9db      	bls.n	800bba4 <_printf_float+0x130>
 800bbec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bbf0:	d118      	bne.n	800bc24 <_printf_float+0x1b0>
 800bbf2:	2900      	cmp	r1, #0
 800bbf4:	6863      	ldr	r3, [r4, #4]
 800bbf6:	dd0b      	ble.n	800bc10 <_printf_float+0x19c>
 800bbf8:	6121      	str	r1, [r4, #16]
 800bbfa:	b913      	cbnz	r3, 800bc02 <_printf_float+0x18e>
 800bbfc:	6822      	ldr	r2, [r4, #0]
 800bbfe:	07d0      	lsls	r0, r2, #31
 800bc00:	d502      	bpl.n	800bc08 <_printf_float+0x194>
 800bc02:	3301      	adds	r3, #1
 800bc04:	440b      	add	r3, r1
 800bc06:	6123      	str	r3, [r4, #16]
 800bc08:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bc0a:	f04f 0900 	mov.w	r9, #0
 800bc0e:	e7db      	b.n	800bbc8 <_printf_float+0x154>
 800bc10:	b913      	cbnz	r3, 800bc18 <_printf_float+0x1a4>
 800bc12:	6822      	ldr	r2, [r4, #0]
 800bc14:	07d2      	lsls	r2, r2, #31
 800bc16:	d501      	bpl.n	800bc1c <_printf_float+0x1a8>
 800bc18:	3302      	adds	r3, #2
 800bc1a:	e7f4      	b.n	800bc06 <_printf_float+0x192>
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	e7f2      	b.n	800bc06 <_printf_float+0x192>
 800bc20:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bc24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc26:	4299      	cmp	r1, r3
 800bc28:	db05      	blt.n	800bc36 <_printf_float+0x1c2>
 800bc2a:	6823      	ldr	r3, [r4, #0]
 800bc2c:	6121      	str	r1, [r4, #16]
 800bc2e:	07d8      	lsls	r0, r3, #31
 800bc30:	d5ea      	bpl.n	800bc08 <_printf_float+0x194>
 800bc32:	1c4b      	adds	r3, r1, #1
 800bc34:	e7e7      	b.n	800bc06 <_printf_float+0x192>
 800bc36:	2900      	cmp	r1, #0
 800bc38:	bfd4      	ite	le
 800bc3a:	f1c1 0202 	rsble	r2, r1, #2
 800bc3e:	2201      	movgt	r2, #1
 800bc40:	4413      	add	r3, r2
 800bc42:	e7e0      	b.n	800bc06 <_printf_float+0x192>
 800bc44:	6823      	ldr	r3, [r4, #0]
 800bc46:	055a      	lsls	r2, r3, #21
 800bc48:	d407      	bmi.n	800bc5a <_printf_float+0x1e6>
 800bc4a:	6923      	ldr	r3, [r4, #16]
 800bc4c:	4642      	mov	r2, r8
 800bc4e:	4631      	mov	r1, r6
 800bc50:	4628      	mov	r0, r5
 800bc52:	47b8      	blx	r7
 800bc54:	3001      	adds	r0, #1
 800bc56:	d12b      	bne.n	800bcb0 <_printf_float+0x23c>
 800bc58:	e767      	b.n	800bb2a <_printf_float+0xb6>
 800bc5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc5e:	f240 80dd 	bls.w	800be1c <_printf_float+0x3a8>
 800bc62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc66:	2200      	movs	r2, #0
 800bc68:	2300      	movs	r3, #0
 800bc6a:	f7f4 ff55 	bl	8000b18 <__aeabi_dcmpeq>
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	d033      	beq.n	800bcda <_printf_float+0x266>
 800bc72:	4a37      	ldr	r2, [pc, #220]	@ (800bd50 <_printf_float+0x2dc>)
 800bc74:	2301      	movs	r3, #1
 800bc76:	4631      	mov	r1, r6
 800bc78:	4628      	mov	r0, r5
 800bc7a:	47b8      	blx	r7
 800bc7c:	3001      	adds	r0, #1
 800bc7e:	f43f af54 	beq.w	800bb2a <_printf_float+0xb6>
 800bc82:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bc86:	4543      	cmp	r3, r8
 800bc88:	db02      	blt.n	800bc90 <_printf_float+0x21c>
 800bc8a:	6823      	ldr	r3, [r4, #0]
 800bc8c:	07d8      	lsls	r0, r3, #31
 800bc8e:	d50f      	bpl.n	800bcb0 <_printf_float+0x23c>
 800bc90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc94:	4631      	mov	r1, r6
 800bc96:	4628      	mov	r0, r5
 800bc98:	47b8      	blx	r7
 800bc9a:	3001      	adds	r0, #1
 800bc9c:	f43f af45 	beq.w	800bb2a <_printf_float+0xb6>
 800bca0:	f04f 0900 	mov.w	r9, #0
 800bca4:	f108 38ff 	add.w	r8, r8, #4294967295
 800bca8:	f104 0a1a 	add.w	sl, r4, #26
 800bcac:	45c8      	cmp	r8, r9
 800bcae:	dc09      	bgt.n	800bcc4 <_printf_float+0x250>
 800bcb0:	6823      	ldr	r3, [r4, #0]
 800bcb2:	079b      	lsls	r3, r3, #30
 800bcb4:	f100 8103 	bmi.w	800bebe <_printf_float+0x44a>
 800bcb8:	68e0      	ldr	r0, [r4, #12]
 800bcba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bcbc:	4298      	cmp	r0, r3
 800bcbe:	bfb8      	it	lt
 800bcc0:	4618      	movlt	r0, r3
 800bcc2:	e734      	b.n	800bb2e <_printf_float+0xba>
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	4652      	mov	r2, sl
 800bcc8:	4631      	mov	r1, r6
 800bcca:	4628      	mov	r0, r5
 800bccc:	47b8      	blx	r7
 800bcce:	3001      	adds	r0, #1
 800bcd0:	f43f af2b 	beq.w	800bb2a <_printf_float+0xb6>
 800bcd4:	f109 0901 	add.w	r9, r9, #1
 800bcd8:	e7e8      	b.n	800bcac <_printf_float+0x238>
 800bcda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	dc39      	bgt.n	800bd54 <_printf_float+0x2e0>
 800bce0:	4a1b      	ldr	r2, [pc, #108]	@ (800bd50 <_printf_float+0x2dc>)
 800bce2:	2301      	movs	r3, #1
 800bce4:	4631      	mov	r1, r6
 800bce6:	4628      	mov	r0, r5
 800bce8:	47b8      	blx	r7
 800bcea:	3001      	adds	r0, #1
 800bcec:	f43f af1d 	beq.w	800bb2a <_printf_float+0xb6>
 800bcf0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bcf4:	ea59 0303 	orrs.w	r3, r9, r3
 800bcf8:	d102      	bne.n	800bd00 <_printf_float+0x28c>
 800bcfa:	6823      	ldr	r3, [r4, #0]
 800bcfc:	07d9      	lsls	r1, r3, #31
 800bcfe:	d5d7      	bpl.n	800bcb0 <_printf_float+0x23c>
 800bd00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd04:	4631      	mov	r1, r6
 800bd06:	4628      	mov	r0, r5
 800bd08:	47b8      	blx	r7
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	f43f af0d 	beq.w	800bb2a <_printf_float+0xb6>
 800bd10:	f04f 0a00 	mov.w	sl, #0
 800bd14:	f104 0b1a 	add.w	fp, r4, #26
 800bd18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd1a:	425b      	negs	r3, r3
 800bd1c:	4553      	cmp	r3, sl
 800bd1e:	dc01      	bgt.n	800bd24 <_printf_float+0x2b0>
 800bd20:	464b      	mov	r3, r9
 800bd22:	e793      	b.n	800bc4c <_printf_float+0x1d8>
 800bd24:	2301      	movs	r3, #1
 800bd26:	465a      	mov	r2, fp
 800bd28:	4631      	mov	r1, r6
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	47b8      	blx	r7
 800bd2e:	3001      	adds	r0, #1
 800bd30:	f43f aefb 	beq.w	800bb2a <_printf_float+0xb6>
 800bd34:	f10a 0a01 	add.w	sl, sl, #1
 800bd38:	e7ee      	b.n	800bd18 <_printf_float+0x2a4>
 800bd3a:	bf00      	nop
 800bd3c:	7fefffff 	.word	0x7fefffff
 800bd40:	080105ec 	.word	0x080105ec
 800bd44:	080105e8 	.word	0x080105e8
 800bd48:	080105f4 	.word	0x080105f4
 800bd4c:	080105f0 	.word	0x080105f0
 800bd50:	080105f8 	.word	0x080105f8
 800bd54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bd5a:	4553      	cmp	r3, sl
 800bd5c:	bfa8      	it	ge
 800bd5e:	4653      	movge	r3, sl
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	4699      	mov	r9, r3
 800bd64:	dc36      	bgt.n	800bdd4 <_printf_float+0x360>
 800bd66:	f04f 0b00 	mov.w	fp, #0
 800bd6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd6e:	f104 021a 	add.w	r2, r4, #26
 800bd72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd74:	9306      	str	r3, [sp, #24]
 800bd76:	eba3 0309 	sub.w	r3, r3, r9
 800bd7a:	455b      	cmp	r3, fp
 800bd7c:	dc31      	bgt.n	800bde2 <_printf_float+0x36e>
 800bd7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd80:	459a      	cmp	sl, r3
 800bd82:	dc3a      	bgt.n	800bdfa <_printf_float+0x386>
 800bd84:	6823      	ldr	r3, [r4, #0]
 800bd86:	07da      	lsls	r2, r3, #31
 800bd88:	d437      	bmi.n	800bdfa <_printf_float+0x386>
 800bd8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd8c:	ebaa 0903 	sub.w	r9, sl, r3
 800bd90:	9b06      	ldr	r3, [sp, #24]
 800bd92:	ebaa 0303 	sub.w	r3, sl, r3
 800bd96:	4599      	cmp	r9, r3
 800bd98:	bfa8      	it	ge
 800bd9a:	4699      	movge	r9, r3
 800bd9c:	f1b9 0f00 	cmp.w	r9, #0
 800bda0:	dc33      	bgt.n	800be0a <_printf_float+0x396>
 800bda2:	f04f 0800 	mov.w	r8, #0
 800bda6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bdaa:	f104 0b1a 	add.w	fp, r4, #26
 800bdae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdb0:	ebaa 0303 	sub.w	r3, sl, r3
 800bdb4:	eba3 0309 	sub.w	r3, r3, r9
 800bdb8:	4543      	cmp	r3, r8
 800bdba:	f77f af79 	ble.w	800bcb0 <_printf_float+0x23c>
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	465a      	mov	r2, fp
 800bdc2:	4631      	mov	r1, r6
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	47b8      	blx	r7
 800bdc8:	3001      	adds	r0, #1
 800bdca:	f43f aeae 	beq.w	800bb2a <_printf_float+0xb6>
 800bdce:	f108 0801 	add.w	r8, r8, #1
 800bdd2:	e7ec      	b.n	800bdae <_printf_float+0x33a>
 800bdd4:	4642      	mov	r2, r8
 800bdd6:	4631      	mov	r1, r6
 800bdd8:	4628      	mov	r0, r5
 800bdda:	47b8      	blx	r7
 800bddc:	3001      	adds	r0, #1
 800bdde:	d1c2      	bne.n	800bd66 <_printf_float+0x2f2>
 800bde0:	e6a3      	b.n	800bb2a <_printf_float+0xb6>
 800bde2:	2301      	movs	r3, #1
 800bde4:	4631      	mov	r1, r6
 800bde6:	4628      	mov	r0, r5
 800bde8:	9206      	str	r2, [sp, #24]
 800bdea:	47b8      	blx	r7
 800bdec:	3001      	adds	r0, #1
 800bdee:	f43f ae9c 	beq.w	800bb2a <_printf_float+0xb6>
 800bdf2:	9a06      	ldr	r2, [sp, #24]
 800bdf4:	f10b 0b01 	add.w	fp, fp, #1
 800bdf8:	e7bb      	b.n	800bd72 <_printf_float+0x2fe>
 800bdfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdfe:	4631      	mov	r1, r6
 800be00:	4628      	mov	r0, r5
 800be02:	47b8      	blx	r7
 800be04:	3001      	adds	r0, #1
 800be06:	d1c0      	bne.n	800bd8a <_printf_float+0x316>
 800be08:	e68f      	b.n	800bb2a <_printf_float+0xb6>
 800be0a:	9a06      	ldr	r2, [sp, #24]
 800be0c:	464b      	mov	r3, r9
 800be0e:	4442      	add	r2, r8
 800be10:	4631      	mov	r1, r6
 800be12:	4628      	mov	r0, r5
 800be14:	47b8      	blx	r7
 800be16:	3001      	adds	r0, #1
 800be18:	d1c3      	bne.n	800bda2 <_printf_float+0x32e>
 800be1a:	e686      	b.n	800bb2a <_printf_float+0xb6>
 800be1c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800be20:	f1ba 0f01 	cmp.w	sl, #1
 800be24:	dc01      	bgt.n	800be2a <_printf_float+0x3b6>
 800be26:	07db      	lsls	r3, r3, #31
 800be28:	d536      	bpl.n	800be98 <_printf_float+0x424>
 800be2a:	2301      	movs	r3, #1
 800be2c:	4642      	mov	r2, r8
 800be2e:	4631      	mov	r1, r6
 800be30:	4628      	mov	r0, r5
 800be32:	47b8      	blx	r7
 800be34:	3001      	adds	r0, #1
 800be36:	f43f ae78 	beq.w	800bb2a <_printf_float+0xb6>
 800be3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be3e:	4631      	mov	r1, r6
 800be40:	4628      	mov	r0, r5
 800be42:	47b8      	blx	r7
 800be44:	3001      	adds	r0, #1
 800be46:	f43f ae70 	beq.w	800bb2a <_printf_float+0xb6>
 800be4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be4e:	2200      	movs	r2, #0
 800be50:	2300      	movs	r3, #0
 800be52:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be56:	f7f4 fe5f 	bl	8000b18 <__aeabi_dcmpeq>
 800be5a:	b9c0      	cbnz	r0, 800be8e <_printf_float+0x41a>
 800be5c:	4653      	mov	r3, sl
 800be5e:	f108 0201 	add.w	r2, r8, #1
 800be62:	4631      	mov	r1, r6
 800be64:	4628      	mov	r0, r5
 800be66:	47b8      	blx	r7
 800be68:	3001      	adds	r0, #1
 800be6a:	d10c      	bne.n	800be86 <_printf_float+0x412>
 800be6c:	e65d      	b.n	800bb2a <_printf_float+0xb6>
 800be6e:	2301      	movs	r3, #1
 800be70:	465a      	mov	r2, fp
 800be72:	4631      	mov	r1, r6
 800be74:	4628      	mov	r0, r5
 800be76:	47b8      	blx	r7
 800be78:	3001      	adds	r0, #1
 800be7a:	f43f ae56 	beq.w	800bb2a <_printf_float+0xb6>
 800be7e:	f108 0801 	add.w	r8, r8, #1
 800be82:	45d0      	cmp	r8, sl
 800be84:	dbf3      	blt.n	800be6e <_printf_float+0x3fa>
 800be86:	464b      	mov	r3, r9
 800be88:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800be8c:	e6df      	b.n	800bc4e <_printf_float+0x1da>
 800be8e:	f04f 0800 	mov.w	r8, #0
 800be92:	f104 0b1a 	add.w	fp, r4, #26
 800be96:	e7f4      	b.n	800be82 <_printf_float+0x40e>
 800be98:	2301      	movs	r3, #1
 800be9a:	4642      	mov	r2, r8
 800be9c:	e7e1      	b.n	800be62 <_printf_float+0x3ee>
 800be9e:	2301      	movs	r3, #1
 800bea0:	464a      	mov	r2, r9
 800bea2:	4631      	mov	r1, r6
 800bea4:	4628      	mov	r0, r5
 800bea6:	47b8      	blx	r7
 800bea8:	3001      	adds	r0, #1
 800beaa:	f43f ae3e 	beq.w	800bb2a <_printf_float+0xb6>
 800beae:	f108 0801 	add.w	r8, r8, #1
 800beb2:	68e3      	ldr	r3, [r4, #12]
 800beb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800beb6:	1a5b      	subs	r3, r3, r1
 800beb8:	4543      	cmp	r3, r8
 800beba:	dcf0      	bgt.n	800be9e <_printf_float+0x42a>
 800bebc:	e6fc      	b.n	800bcb8 <_printf_float+0x244>
 800bebe:	f04f 0800 	mov.w	r8, #0
 800bec2:	f104 0919 	add.w	r9, r4, #25
 800bec6:	e7f4      	b.n	800beb2 <_printf_float+0x43e>

0800bec8 <_printf_common>:
 800bec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800becc:	4616      	mov	r6, r2
 800bece:	4698      	mov	r8, r3
 800bed0:	688a      	ldr	r2, [r1, #8]
 800bed2:	690b      	ldr	r3, [r1, #16]
 800bed4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bed8:	4293      	cmp	r3, r2
 800beda:	bfb8      	it	lt
 800bedc:	4613      	movlt	r3, r2
 800bede:	6033      	str	r3, [r6, #0]
 800bee0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bee4:	4607      	mov	r7, r0
 800bee6:	460c      	mov	r4, r1
 800bee8:	b10a      	cbz	r2, 800beee <_printf_common+0x26>
 800beea:	3301      	adds	r3, #1
 800beec:	6033      	str	r3, [r6, #0]
 800beee:	6823      	ldr	r3, [r4, #0]
 800bef0:	0699      	lsls	r1, r3, #26
 800bef2:	bf42      	ittt	mi
 800bef4:	6833      	ldrmi	r3, [r6, #0]
 800bef6:	3302      	addmi	r3, #2
 800bef8:	6033      	strmi	r3, [r6, #0]
 800befa:	6825      	ldr	r5, [r4, #0]
 800befc:	f015 0506 	ands.w	r5, r5, #6
 800bf00:	d106      	bne.n	800bf10 <_printf_common+0x48>
 800bf02:	f104 0a19 	add.w	sl, r4, #25
 800bf06:	68e3      	ldr	r3, [r4, #12]
 800bf08:	6832      	ldr	r2, [r6, #0]
 800bf0a:	1a9b      	subs	r3, r3, r2
 800bf0c:	42ab      	cmp	r3, r5
 800bf0e:	dc26      	bgt.n	800bf5e <_printf_common+0x96>
 800bf10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf14:	6822      	ldr	r2, [r4, #0]
 800bf16:	3b00      	subs	r3, #0
 800bf18:	bf18      	it	ne
 800bf1a:	2301      	movne	r3, #1
 800bf1c:	0692      	lsls	r2, r2, #26
 800bf1e:	d42b      	bmi.n	800bf78 <_printf_common+0xb0>
 800bf20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bf24:	4641      	mov	r1, r8
 800bf26:	4638      	mov	r0, r7
 800bf28:	47c8      	blx	r9
 800bf2a:	3001      	adds	r0, #1
 800bf2c:	d01e      	beq.n	800bf6c <_printf_common+0xa4>
 800bf2e:	6823      	ldr	r3, [r4, #0]
 800bf30:	6922      	ldr	r2, [r4, #16]
 800bf32:	f003 0306 	and.w	r3, r3, #6
 800bf36:	2b04      	cmp	r3, #4
 800bf38:	bf02      	ittt	eq
 800bf3a:	68e5      	ldreq	r5, [r4, #12]
 800bf3c:	6833      	ldreq	r3, [r6, #0]
 800bf3e:	1aed      	subeq	r5, r5, r3
 800bf40:	68a3      	ldr	r3, [r4, #8]
 800bf42:	bf0c      	ite	eq
 800bf44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf48:	2500      	movne	r5, #0
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	bfc4      	itt	gt
 800bf4e:	1a9b      	subgt	r3, r3, r2
 800bf50:	18ed      	addgt	r5, r5, r3
 800bf52:	2600      	movs	r6, #0
 800bf54:	341a      	adds	r4, #26
 800bf56:	42b5      	cmp	r5, r6
 800bf58:	d11a      	bne.n	800bf90 <_printf_common+0xc8>
 800bf5a:	2000      	movs	r0, #0
 800bf5c:	e008      	b.n	800bf70 <_printf_common+0xa8>
 800bf5e:	2301      	movs	r3, #1
 800bf60:	4652      	mov	r2, sl
 800bf62:	4641      	mov	r1, r8
 800bf64:	4638      	mov	r0, r7
 800bf66:	47c8      	blx	r9
 800bf68:	3001      	adds	r0, #1
 800bf6a:	d103      	bne.n	800bf74 <_printf_common+0xac>
 800bf6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf74:	3501      	adds	r5, #1
 800bf76:	e7c6      	b.n	800bf06 <_printf_common+0x3e>
 800bf78:	18e1      	adds	r1, r4, r3
 800bf7a:	1c5a      	adds	r2, r3, #1
 800bf7c:	2030      	movs	r0, #48	@ 0x30
 800bf7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bf82:	4422      	add	r2, r4
 800bf84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bf88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf8c:	3302      	adds	r3, #2
 800bf8e:	e7c7      	b.n	800bf20 <_printf_common+0x58>
 800bf90:	2301      	movs	r3, #1
 800bf92:	4622      	mov	r2, r4
 800bf94:	4641      	mov	r1, r8
 800bf96:	4638      	mov	r0, r7
 800bf98:	47c8      	blx	r9
 800bf9a:	3001      	adds	r0, #1
 800bf9c:	d0e6      	beq.n	800bf6c <_printf_common+0xa4>
 800bf9e:	3601      	adds	r6, #1
 800bfa0:	e7d9      	b.n	800bf56 <_printf_common+0x8e>
	...

0800bfa4 <_printf_i>:
 800bfa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bfa8:	7e0f      	ldrb	r7, [r1, #24]
 800bfaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bfac:	2f78      	cmp	r7, #120	@ 0x78
 800bfae:	4691      	mov	r9, r2
 800bfb0:	4680      	mov	r8, r0
 800bfb2:	460c      	mov	r4, r1
 800bfb4:	469a      	mov	sl, r3
 800bfb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bfba:	d807      	bhi.n	800bfcc <_printf_i+0x28>
 800bfbc:	2f62      	cmp	r7, #98	@ 0x62
 800bfbe:	d80a      	bhi.n	800bfd6 <_printf_i+0x32>
 800bfc0:	2f00      	cmp	r7, #0
 800bfc2:	f000 80d1 	beq.w	800c168 <_printf_i+0x1c4>
 800bfc6:	2f58      	cmp	r7, #88	@ 0x58
 800bfc8:	f000 80b8 	beq.w	800c13c <_printf_i+0x198>
 800bfcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bfd4:	e03a      	b.n	800c04c <_printf_i+0xa8>
 800bfd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bfda:	2b15      	cmp	r3, #21
 800bfdc:	d8f6      	bhi.n	800bfcc <_printf_i+0x28>
 800bfde:	a101      	add	r1, pc, #4	@ (adr r1, 800bfe4 <_printf_i+0x40>)
 800bfe0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bfe4:	0800c03d 	.word	0x0800c03d
 800bfe8:	0800c051 	.word	0x0800c051
 800bfec:	0800bfcd 	.word	0x0800bfcd
 800bff0:	0800bfcd 	.word	0x0800bfcd
 800bff4:	0800bfcd 	.word	0x0800bfcd
 800bff8:	0800bfcd 	.word	0x0800bfcd
 800bffc:	0800c051 	.word	0x0800c051
 800c000:	0800bfcd 	.word	0x0800bfcd
 800c004:	0800bfcd 	.word	0x0800bfcd
 800c008:	0800bfcd 	.word	0x0800bfcd
 800c00c:	0800bfcd 	.word	0x0800bfcd
 800c010:	0800c14f 	.word	0x0800c14f
 800c014:	0800c07b 	.word	0x0800c07b
 800c018:	0800c109 	.word	0x0800c109
 800c01c:	0800bfcd 	.word	0x0800bfcd
 800c020:	0800bfcd 	.word	0x0800bfcd
 800c024:	0800c171 	.word	0x0800c171
 800c028:	0800bfcd 	.word	0x0800bfcd
 800c02c:	0800c07b 	.word	0x0800c07b
 800c030:	0800bfcd 	.word	0x0800bfcd
 800c034:	0800bfcd 	.word	0x0800bfcd
 800c038:	0800c111 	.word	0x0800c111
 800c03c:	6833      	ldr	r3, [r6, #0]
 800c03e:	1d1a      	adds	r2, r3, #4
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	6032      	str	r2, [r6, #0]
 800c044:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c048:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c04c:	2301      	movs	r3, #1
 800c04e:	e09c      	b.n	800c18a <_printf_i+0x1e6>
 800c050:	6833      	ldr	r3, [r6, #0]
 800c052:	6820      	ldr	r0, [r4, #0]
 800c054:	1d19      	adds	r1, r3, #4
 800c056:	6031      	str	r1, [r6, #0]
 800c058:	0606      	lsls	r6, r0, #24
 800c05a:	d501      	bpl.n	800c060 <_printf_i+0xbc>
 800c05c:	681d      	ldr	r5, [r3, #0]
 800c05e:	e003      	b.n	800c068 <_printf_i+0xc4>
 800c060:	0645      	lsls	r5, r0, #25
 800c062:	d5fb      	bpl.n	800c05c <_printf_i+0xb8>
 800c064:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c068:	2d00      	cmp	r5, #0
 800c06a:	da03      	bge.n	800c074 <_printf_i+0xd0>
 800c06c:	232d      	movs	r3, #45	@ 0x2d
 800c06e:	426d      	negs	r5, r5
 800c070:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c074:	4858      	ldr	r0, [pc, #352]	@ (800c1d8 <_printf_i+0x234>)
 800c076:	230a      	movs	r3, #10
 800c078:	e011      	b.n	800c09e <_printf_i+0xfa>
 800c07a:	6821      	ldr	r1, [r4, #0]
 800c07c:	6833      	ldr	r3, [r6, #0]
 800c07e:	0608      	lsls	r0, r1, #24
 800c080:	f853 5b04 	ldr.w	r5, [r3], #4
 800c084:	d402      	bmi.n	800c08c <_printf_i+0xe8>
 800c086:	0649      	lsls	r1, r1, #25
 800c088:	bf48      	it	mi
 800c08a:	b2ad      	uxthmi	r5, r5
 800c08c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c08e:	4852      	ldr	r0, [pc, #328]	@ (800c1d8 <_printf_i+0x234>)
 800c090:	6033      	str	r3, [r6, #0]
 800c092:	bf14      	ite	ne
 800c094:	230a      	movne	r3, #10
 800c096:	2308      	moveq	r3, #8
 800c098:	2100      	movs	r1, #0
 800c09a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c09e:	6866      	ldr	r6, [r4, #4]
 800c0a0:	60a6      	str	r6, [r4, #8]
 800c0a2:	2e00      	cmp	r6, #0
 800c0a4:	db05      	blt.n	800c0b2 <_printf_i+0x10e>
 800c0a6:	6821      	ldr	r1, [r4, #0]
 800c0a8:	432e      	orrs	r6, r5
 800c0aa:	f021 0104 	bic.w	r1, r1, #4
 800c0ae:	6021      	str	r1, [r4, #0]
 800c0b0:	d04b      	beq.n	800c14a <_printf_i+0x1a6>
 800c0b2:	4616      	mov	r6, r2
 800c0b4:	fbb5 f1f3 	udiv	r1, r5, r3
 800c0b8:	fb03 5711 	mls	r7, r3, r1, r5
 800c0bc:	5dc7      	ldrb	r7, [r0, r7]
 800c0be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c0c2:	462f      	mov	r7, r5
 800c0c4:	42bb      	cmp	r3, r7
 800c0c6:	460d      	mov	r5, r1
 800c0c8:	d9f4      	bls.n	800c0b4 <_printf_i+0x110>
 800c0ca:	2b08      	cmp	r3, #8
 800c0cc:	d10b      	bne.n	800c0e6 <_printf_i+0x142>
 800c0ce:	6823      	ldr	r3, [r4, #0]
 800c0d0:	07df      	lsls	r7, r3, #31
 800c0d2:	d508      	bpl.n	800c0e6 <_printf_i+0x142>
 800c0d4:	6923      	ldr	r3, [r4, #16]
 800c0d6:	6861      	ldr	r1, [r4, #4]
 800c0d8:	4299      	cmp	r1, r3
 800c0da:	bfde      	ittt	le
 800c0dc:	2330      	movle	r3, #48	@ 0x30
 800c0de:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c0e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c0e6:	1b92      	subs	r2, r2, r6
 800c0e8:	6122      	str	r2, [r4, #16]
 800c0ea:	f8cd a000 	str.w	sl, [sp]
 800c0ee:	464b      	mov	r3, r9
 800c0f0:	aa03      	add	r2, sp, #12
 800c0f2:	4621      	mov	r1, r4
 800c0f4:	4640      	mov	r0, r8
 800c0f6:	f7ff fee7 	bl	800bec8 <_printf_common>
 800c0fa:	3001      	adds	r0, #1
 800c0fc:	d14a      	bne.n	800c194 <_printf_i+0x1f0>
 800c0fe:	f04f 30ff 	mov.w	r0, #4294967295
 800c102:	b004      	add	sp, #16
 800c104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c108:	6823      	ldr	r3, [r4, #0]
 800c10a:	f043 0320 	orr.w	r3, r3, #32
 800c10e:	6023      	str	r3, [r4, #0]
 800c110:	4832      	ldr	r0, [pc, #200]	@ (800c1dc <_printf_i+0x238>)
 800c112:	2778      	movs	r7, #120	@ 0x78
 800c114:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c118:	6823      	ldr	r3, [r4, #0]
 800c11a:	6831      	ldr	r1, [r6, #0]
 800c11c:	061f      	lsls	r7, r3, #24
 800c11e:	f851 5b04 	ldr.w	r5, [r1], #4
 800c122:	d402      	bmi.n	800c12a <_printf_i+0x186>
 800c124:	065f      	lsls	r7, r3, #25
 800c126:	bf48      	it	mi
 800c128:	b2ad      	uxthmi	r5, r5
 800c12a:	6031      	str	r1, [r6, #0]
 800c12c:	07d9      	lsls	r1, r3, #31
 800c12e:	bf44      	itt	mi
 800c130:	f043 0320 	orrmi.w	r3, r3, #32
 800c134:	6023      	strmi	r3, [r4, #0]
 800c136:	b11d      	cbz	r5, 800c140 <_printf_i+0x19c>
 800c138:	2310      	movs	r3, #16
 800c13a:	e7ad      	b.n	800c098 <_printf_i+0xf4>
 800c13c:	4826      	ldr	r0, [pc, #152]	@ (800c1d8 <_printf_i+0x234>)
 800c13e:	e7e9      	b.n	800c114 <_printf_i+0x170>
 800c140:	6823      	ldr	r3, [r4, #0]
 800c142:	f023 0320 	bic.w	r3, r3, #32
 800c146:	6023      	str	r3, [r4, #0]
 800c148:	e7f6      	b.n	800c138 <_printf_i+0x194>
 800c14a:	4616      	mov	r6, r2
 800c14c:	e7bd      	b.n	800c0ca <_printf_i+0x126>
 800c14e:	6833      	ldr	r3, [r6, #0]
 800c150:	6825      	ldr	r5, [r4, #0]
 800c152:	6961      	ldr	r1, [r4, #20]
 800c154:	1d18      	adds	r0, r3, #4
 800c156:	6030      	str	r0, [r6, #0]
 800c158:	062e      	lsls	r6, r5, #24
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	d501      	bpl.n	800c162 <_printf_i+0x1be>
 800c15e:	6019      	str	r1, [r3, #0]
 800c160:	e002      	b.n	800c168 <_printf_i+0x1c4>
 800c162:	0668      	lsls	r0, r5, #25
 800c164:	d5fb      	bpl.n	800c15e <_printf_i+0x1ba>
 800c166:	8019      	strh	r1, [r3, #0]
 800c168:	2300      	movs	r3, #0
 800c16a:	6123      	str	r3, [r4, #16]
 800c16c:	4616      	mov	r6, r2
 800c16e:	e7bc      	b.n	800c0ea <_printf_i+0x146>
 800c170:	6833      	ldr	r3, [r6, #0]
 800c172:	1d1a      	adds	r2, r3, #4
 800c174:	6032      	str	r2, [r6, #0]
 800c176:	681e      	ldr	r6, [r3, #0]
 800c178:	6862      	ldr	r2, [r4, #4]
 800c17a:	2100      	movs	r1, #0
 800c17c:	4630      	mov	r0, r6
 800c17e:	f7f4 f84f 	bl	8000220 <memchr>
 800c182:	b108      	cbz	r0, 800c188 <_printf_i+0x1e4>
 800c184:	1b80      	subs	r0, r0, r6
 800c186:	6060      	str	r0, [r4, #4]
 800c188:	6863      	ldr	r3, [r4, #4]
 800c18a:	6123      	str	r3, [r4, #16]
 800c18c:	2300      	movs	r3, #0
 800c18e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c192:	e7aa      	b.n	800c0ea <_printf_i+0x146>
 800c194:	6923      	ldr	r3, [r4, #16]
 800c196:	4632      	mov	r2, r6
 800c198:	4649      	mov	r1, r9
 800c19a:	4640      	mov	r0, r8
 800c19c:	47d0      	blx	sl
 800c19e:	3001      	adds	r0, #1
 800c1a0:	d0ad      	beq.n	800c0fe <_printf_i+0x15a>
 800c1a2:	6823      	ldr	r3, [r4, #0]
 800c1a4:	079b      	lsls	r3, r3, #30
 800c1a6:	d413      	bmi.n	800c1d0 <_printf_i+0x22c>
 800c1a8:	68e0      	ldr	r0, [r4, #12]
 800c1aa:	9b03      	ldr	r3, [sp, #12]
 800c1ac:	4298      	cmp	r0, r3
 800c1ae:	bfb8      	it	lt
 800c1b0:	4618      	movlt	r0, r3
 800c1b2:	e7a6      	b.n	800c102 <_printf_i+0x15e>
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	4632      	mov	r2, r6
 800c1b8:	4649      	mov	r1, r9
 800c1ba:	4640      	mov	r0, r8
 800c1bc:	47d0      	blx	sl
 800c1be:	3001      	adds	r0, #1
 800c1c0:	d09d      	beq.n	800c0fe <_printf_i+0x15a>
 800c1c2:	3501      	adds	r5, #1
 800c1c4:	68e3      	ldr	r3, [r4, #12]
 800c1c6:	9903      	ldr	r1, [sp, #12]
 800c1c8:	1a5b      	subs	r3, r3, r1
 800c1ca:	42ab      	cmp	r3, r5
 800c1cc:	dcf2      	bgt.n	800c1b4 <_printf_i+0x210>
 800c1ce:	e7eb      	b.n	800c1a8 <_printf_i+0x204>
 800c1d0:	2500      	movs	r5, #0
 800c1d2:	f104 0619 	add.w	r6, r4, #25
 800c1d6:	e7f5      	b.n	800c1c4 <_printf_i+0x220>
 800c1d8:	080105fa 	.word	0x080105fa
 800c1dc:	0801060b 	.word	0x0801060b

0800c1e0 <_scanf_float>:
 800c1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e4:	b087      	sub	sp, #28
 800c1e6:	4691      	mov	r9, r2
 800c1e8:	9303      	str	r3, [sp, #12]
 800c1ea:	688b      	ldr	r3, [r1, #8]
 800c1ec:	1e5a      	subs	r2, r3, #1
 800c1ee:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c1f2:	bf81      	itttt	hi
 800c1f4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c1f8:	eb03 0b05 	addhi.w	fp, r3, r5
 800c1fc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c200:	608b      	strhi	r3, [r1, #8]
 800c202:	680b      	ldr	r3, [r1, #0]
 800c204:	460a      	mov	r2, r1
 800c206:	f04f 0500 	mov.w	r5, #0
 800c20a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c20e:	f842 3b1c 	str.w	r3, [r2], #28
 800c212:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c216:	4680      	mov	r8, r0
 800c218:	460c      	mov	r4, r1
 800c21a:	bf98      	it	ls
 800c21c:	f04f 0b00 	movls.w	fp, #0
 800c220:	9201      	str	r2, [sp, #4]
 800c222:	4616      	mov	r6, r2
 800c224:	46aa      	mov	sl, r5
 800c226:	462f      	mov	r7, r5
 800c228:	9502      	str	r5, [sp, #8]
 800c22a:	68a2      	ldr	r2, [r4, #8]
 800c22c:	b15a      	cbz	r2, 800c246 <_scanf_float+0x66>
 800c22e:	f8d9 3000 	ldr.w	r3, [r9]
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	2b4e      	cmp	r3, #78	@ 0x4e
 800c236:	d863      	bhi.n	800c300 <_scanf_float+0x120>
 800c238:	2b40      	cmp	r3, #64	@ 0x40
 800c23a:	d83b      	bhi.n	800c2b4 <_scanf_float+0xd4>
 800c23c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c240:	b2c8      	uxtb	r0, r1
 800c242:	280e      	cmp	r0, #14
 800c244:	d939      	bls.n	800c2ba <_scanf_float+0xda>
 800c246:	b11f      	cbz	r7, 800c250 <_scanf_float+0x70>
 800c248:	6823      	ldr	r3, [r4, #0]
 800c24a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c24e:	6023      	str	r3, [r4, #0]
 800c250:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c254:	f1ba 0f01 	cmp.w	sl, #1
 800c258:	f200 8114 	bhi.w	800c484 <_scanf_float+0x2a4>
 800c25c:	9b01      	ldr	r3, [sp, #4]
 800c25e:	429e      	cmp	r6, r3
 800c260:	f200 8105 	bhi.w	800c46e <_scanf_float+0x28e>
 800c264:	2001      	movs	r0, #1
 800c266:	b007      	add	sp, #28
 800c268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c26c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c270:	2a0d      	cmp	r2, #13
 800c272:	d8e8      	bhi.n	800c246 <_scanf_float+0x66>
 800c274:	a101      	add	r1, pc, #4	@ (adr r1, 800c27c <_scanf_float+0x9c>)
 800c276:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c27a:	bf00      	nop
 800c27c:	0800c3c5 	.word	0x0800c3c5
 800c280:	0800c247 	.word	0x0800c247
 800c284:	0800c247 	.word	0x0800c247
 800c288:	0800c247 	.word	0x0800c247
 800c28c:	0800c421 	.word	0x0800c421
 800c290:	0800c3fb 	.word	0x0800c3fb
 800c294:	0800c247 	.word	0x0800c247
 800c298:	0800c247 	.word	0x0800c247
 800c29c:	0800c3d3 	.word	0x0800c3d3
 800c2a0:	0800c247 	.word	0x0800c247
 800c2a4:	0800c247 	.word	0x0800c247
 800c2a8:	0800c247 	.word	0x0800c247
 800c2ac:	0800c247 	.word	0x0800c247
 800c2b0:	0800c38f 	.word	0x0800c38f
 800c2b4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c2b8:	e7da      	b.n	800c270 <_scanf_float+0x90>
 800c2ba:	290e      	cmp	r1, #14
 800c2bc:	d8c3      	bhi.n	800c246 <_scanf_float+0x66>
 800c2be:	a001      	add	r0, pc, #4	@ (adr r0, 800c2c4 <_scanf_float+0xe4>)
 800c2c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c2c4:	0800c37f 	.word	0x0800c37f
 800c2c8:	0800c247 	.word	0x0800c247
 800c2cc:	0800c37f 	.word	0x0800c37f
 800c2d0:	0800c40f 	.word	0x0800c40f
 800c2d4:	0800c247 	.word	0x0800c247
 800c2d8:	0800c321 	.word	0x0800c321
 800c2dc:	0800c365 	.word	0x0800c365
 800c2e0:	0800c365 	.word	0x0800c365
 800c2e4:	0800c365 	.word	0x0800c365
 800c2e8:	0800c365 	.word	0x0800c365
 800c2ec:	0800c365 	.word	0x0800c365
 800c2f0:	0800c365 	.word	0x0800c365
 800c2f4:	0800c365 	.word	0x0800c365
 800c2f8:	0800c365 	.word	0x0800c365
 800c2fc:	0800c365 	.word	0x0800c365
 800c300:	2b6e      	cmp	r3, #110	@ 0x6e
 800c302:	d809      	bhi.n	800c318 <_scanf_float+0x138>
 800c304:	2b60      	cmp	r3, #96	@ 0x60
 800c306:	d8b1      	bhi.n	800c26c <_scanf_float+0x8c>
 800c308:	2b54      	cmp	r3, #84	@ 0x54
 800c30a:	d07b      	beq.n	800c404 <_scanf_float+0x224>
 800c30c:	2b59      	cmp	r3, #89	@ 0x59
 800c30e:	d19a      	bne.n	800c246 <_scanf_float+0x66>
 800c310:	2d07      	cmp	r5, #7
 800c312:	d198      	bne.n	800c246 <_scanf_float+0x66>
 800c314:	2508      	movs	r5, #8
 800c316:	e02f      	b.n	800c378 <_scanf_float+0x198>
 800c318:	2b74      	cmp	r3, #116	@ 0x74
 800c31a:	d073      	beq.n	800c404 <_scanf_float+0x224>
 800c31c:	2b79      	cmp	r3, #121	@ 0x79
 800c31e:	e7f6      	b.n	800c30e <_scanf_float+0x12e>
 800c320:	6821      	ldr	r1, [r4, #0]
 800c322:	05c8      	lsls	r0, r1, #23
 800c324:	d51e      	bpl.n	800c364 <_scanf_float+0x184>
 800c326:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c32a:	6021      	str	r1, [r4, #0]
 800c32c:	3701      	adds	r7, #1
 800c32e:	f1bb 0f00 	cmp.w	fp, #0
 800c332:	d003      	beq.n	800c33c <_scanf_float+0x15c>
 800c334:	3201      	adds	r2, #1
 800c336:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c33a:	60a2      	str	r2, [r4, #8]
 800c33c:	68a3      	ldr	r3, [r4, #8]
 800c33e:	3b01      	subs	r3, #1
 800c340:	60a3      	str	r3, [r4, #8]
 800c342:	6923      	ldr	r3, [r4, #16]
 800c344:	3301      	adds	r3, #1
 800c346:	6123      	str	r3, [r4, #16]
 800c348:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c34c:	3b01      	subs	r3, #1
 800c34e:	2b00      	cmp	r3, #0
 800c350:	f8c9 3004 	str.w	r3, [r9, #4]
 800c354:	f340 8082 	ble.w	800c45c <_scanf_float+0x27c>
 800c358:	f8d9 3000 	ldr.w	r3, [r9]
 800c35c:	3301      	adds	r3, #1
 800c35e:	f8c9 3000 	str.w	r3, [r9]
 800c362:	e762      	b.n	800c22a <_scanf_float+0x4a>
 800c364:	eb1a 0105 	adds.w	r1, sl, r5
 800c368:	f47f af6d 	bne.w	800c246 <_scanf_float+0x66>
 800c36c:	6822      	ldr	r2, [r4, #0]
 800c36e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c372:	6022      	str	r2, [r4, #0]
 800c374:	460d      	mov	r5, r1
 800c376:	468a      	mov	sl, r1
 800c378:	f806 3b01 	strb.w	r3, [r6], #1
 800c37c:	e7de      	b.n	800c33c <_scanf_float+0x15c>
 800c37e:	6822      	ldr	r2, [r4, #0]
 800c380:	0610      	lsls	r0, r2, #24
 800c382:	f57f af60 	bpl.w	800c246 <_scanf_float+0x66>
 800c386:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c38a:	6022      	str	r2, [r4, #0]
 800c38c:	e7f4      	b.n	800c378 <_scanf_float+0x198>
 800c38e:	f1ba 0f00 	cmp.w	sl, #0
 800c392:	d10c      	bne.n	800c3ae <_scanf_float+0x1ce>
 800c394:	b977      	cbnz	r7, 800c3b4 <_scanf_float+0x1d4>
 800c396:	6822      	ldr	r2, [r4, #0]
 800c398:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c39c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c3a0:	d108      	bne.n	800c3b4 <_scanf_float+0x1d4>
 800c3a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c3a6:	6022      	str	r2, [r4, #0]
 800c3a8:	f04f 0a01 	mov.w	sl, #1
 800c3ac:	e7e4      	b.n	800c378 <_scanf_float+0x198>
 800c3ae:	f1ba 0f02 	cmp.w	sl, #2
 800c3b2:	d050      	beq.n	800c456 <_scanf_float+0x276>
 800c3b4:	2d01      	cmp	r5, #1
 800c3b6:	d002      	beq.n	800c3be <_scanf_float+0x1de>
 800c3b8:	2d04      	cmp	r5, #4
 800c3ba:	f47f af44 	bne.w	800c246 <_scanf_float+0x66>
 800c3be:	3501      	adds	r5, #1
 800c3c0:	b2ed      	uxtb	r5, r5
 800c3c2:	e7d9      	b.n	800c378 <_scanf_float+0x198>
 800c3c4:	f1ba 0f01 	cmp.w	sl, #1
 800c3c8:	f47f af3d 	bne.w	800c246 <_scanf_float+0x66>
 800c3cc:	f04f 0a02 	mov.w	sl, #2
 800c3d0:	e7d2      	b.n	800c378 <_scanf_float+0x198>
 800c3d2:	b975      	cbnz	r5, 800c3f2 <_scanf_float+0x212>
 800c3d4:	2f00      	cmp	r7, #0
 800c3d6:	f47f af37 	bne.w	800c248 <_scanf_float+0x68>
 800c3da:	6822      	ldr	r2, [r4, #0]
 800c3dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c3e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c3e4:	f040 8103 	bne.w	800c5ee <_scanf_float+0x40e>
 800c3e8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c3ec:	6022      	str	r2, [r4, #0]
 800c3ee:	2501      	movs	r5, #1
 800c3f0:	e7c2      	b.n	800c378 <_scanf_float+0x198>
 800c3f2:	2d03      	cmp	r5, #3
 800c3f4:	d0e3      	beq.n	800c3be <_scanf_float+0x1de>
 800c3f6:	2d05      	cmp	r5, #5
 800c3f8:	e7df      	b.n	800c3ba <_scanf_float+0x1da>
 800c3fa:	2d02      	cmp	r5, #2
 800c3fc:	f47f af23 	bne.w	800c246 <_scanf_float+0x66>
 800c400:	2503      	movs	r5, #3
 800c402:	e7b9      	b.n	800c378 <_scanf_float+0x198>
 800c404:	2d06      	cmp	r5, #6
 800c406:	f47f af1e 	bne.w	800c246 <_scanf_float+0x66>
 800c40a:	2507      	movs	r5, #7
 800c40c:	e7b4      	b.n	800c378 <_scanf_float+0x198>
 800c40e:	6822      	ldr	r2, [r4, #0]
 800c410:	0591      	lsls	r1, r2, #22
 800c412:	f57f af18 	bpl.w	800c246 <_scanf_float+0x66>
 800c416:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c41a:	6022      	str	r2, [r4, #0]
 800c41c:	9702      	str	r7, [sp, #8]
 800c41e:	e7ab      	b.n	800c378 <_scanf_float+0x198>
 800c420:	6822      	ldr	r2, [r4, #0]
 800c422:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c426:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c42a:	d005      	beq.n	800c438 <_scanf_float+0x258>
 800c42c:	0550      	lsls	r0, r2, #21
 800c42e:	f57f af0a 	bpl.w	800c246 <_scanf_float+0x66>
 800c432:	2f00      	cmp	r7, #0
 800c434:	f000 80db 	beq.w	800c5ee <_scanf_float+0x40e>
 800c438:	0591      	lsls	r1, r2, #22
 800c43a:	bf58      	it	pl
 800c43c:	9902      	ldrpl	r1, [sp, #8]
 800c43e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c442:	bf58      	it	pl
 800c444:	1a79      	subpl	r1, r7, r1
 800c446:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c44a:	bf58      	it	pl
 800c44c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c450:	6022      	str	r2, [r4, #0]
 800c452:	2700      	movs	r7, #0
 800c454:	e790      	b.n	800c378 <_scanf_float+0x198>
 800c456:	f04f 0a03 	mov.w	sl, #3
 800c45a:	e78d      	b.n	800c378 <_scanf_float+0x198>
 800c45c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c460:	4649      	mov	r1, r9
 800c462:	4640      	mov	r0, r8
 800c464:	4798      	blx	r3
 800c466:	2800      	cmp	r0, #0
 800c468:	f43f aedf 	beq.w	800c22a <_scanf_float+0x4a>
 800c46c:	e6eb      	b.n	800c246 <_scanf_float+0x66>
 800c46e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c472:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c476:	464a      	mov	r2, r9
 800c478:	4640      	mov	r0, r8
 800c47a:	4798      	blx	r3
 800c47c:	6923      	ldr	r3, [r4, #16]
 800c47e:	3b01      	subs	r3, #1
 800c480:	6123      	str	r3, [r4, #16]
 800c482:	e6eb      	b.n	800c25c <_scanf_float+0x7c>
 800c484:	1e6b      	subs	r3, r5, #1
 800c486:	2b06      	cmp	r3, #6
 800c488:	d824      	bhi.n	800c4d4 <_scanf_float+0x2f4>
 800c48a:	2d02      	cmp	r5, #2
 800c48c:	d836      	bhi.n	800c4fc <_scanf_float+0x31c>
 800c48e:	9b01      	ldr	r3, [sp, #4]
 800c490:	429e      	cmp	r6, r3
 800c492:	f67f aee7 	bls.w	800c264 <_scanf_float+0x84>
 800c496:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c49a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c49e:	464a      	mov	r2, r9
 800c4a0:	4640      	mov	r0, r8
 800c4a2:	4798      	blx	r3
 800c4a4:	6923      	ldr	r3, [r4, #16]
 800c4a6:	3b01      	subs	r3, #1
 800c4a8:	6123      	str	r3, [r4, #16]
 800c4aa:	e7f0      	b.n	800c48e <_scanf_float+0x2ae>
 800c4ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c4b0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c4b4:	464a      	mov	r2, r9
 800c4b6:	4640      	mov	r0, r8
 800c4b8:	4798      	blx	r3
 800c4ba:	6923      	ldr	r3, [r4, #16]
 800c4bc:	3b01      	subs	r3, #1
 800c4be:	6123      	str	r3, [r4, #16]
 800c4c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4c4:	fa5f fa8a 	uxtb.w	sl, sl
 800c4c8:	f1ba 0f02 	cmp.w	sl, #2
 800c4cc:	d1ee      	bne.n	800c4ac <_scanf_float+0x2cc>
 800c4ce:	3d03      	subs	r5, #3
 800c4d0:	b2ed      	uxtb	r5, r5
 800c4d2:	1b76      	subs	r6, r6, r5
 800c4d4:	6823      	ldr	r3, [r4, #0]
 800c4d6:	05da      	lsls	r2, r3, #23
 800c4d8:	d530      	bpl.n	800c53c <_scanf_float+0x35c>
 800c4da:	055b      	lsls	r3, r3, #21
 800c4dc:	d511      	bpl.n	800c502 <_scanf_float+0x322>
 800c4de:	9b01      	ldr	r3, [sp, #4]
 800c4e0:	429e      	cmp	r6, r3
 800c4e2:	f67f aebf 	bls.w	800c264 <_scanf_float+0x84>
 800c4e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c4ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c4ee:	464a      	mov	r2, r9
 800c4f0:	4640      	mov	r0, r8
 800c4f2:	4798      	blx	r3
 800c4f4:	6923      	ldr	r3, [r4, #16]
 800c4f6:	3b01      	subs	r3, #1
 800c4f8:	6123      	str	r3, [r4, #16]
 800c4fa:	e7f0      	b.n	800c4de <_scanf_float+0x2fe>
 800c4fc:	46aa      	mov	sl, r5
 800c4fe:	46b3      	mov	fp, r6
 800c500:	e7de      	b.n	800c4c0 <_scanf_float+0x2e0>
 800c502:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c506:	6923      	ldr	r3, [r4, #16]
 800c508:	2965      	cmp	r1, #101	@ 0x65
 800c50a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c50e:	f106 35ff 	add.w	r5, r6, #4294967295
 800c512:	6123      	str	r3, [r4, #16]
 800c514:	d00c      	beq.n	800c530 <_scanf_float+0x350>
 800c516:	2945      	cmp	r1, #69	@ 0x45
 800c518:	d00a      	beq.n	800c530 <_scanf_float+0x350>
 800c51a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c51e:	464a      	mov	r2, r9
 800c520:	4640      	mov	r0, r8
 800c522:	4798      	blx	r3
 800c524:	6923      	ldr	r3, [r4, #16]
 800c526:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c52a:	3b01      	subs	r3, #1
 800c52c:	1eb5      	subs	r5, r6, #2
 800c52e:	6123      	str	r3, [r4, #16]
 800c530:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c534:	464a      	mov	r2, r9
 800c536:	4640      	mov	r0, r8
 800c538:	4798      	blx	r3
 800c53a:	462e      	mov	r6, r5
 800c53c:	6822      	ldr	r2, [r4, #0]
 800c53e:	f012 0210 	ands.w	r2, r2, #16
 800c542:	d001      	beq.n	800c548 <_scanf_float+0x368>
 800c544:	2000      	movs	r0, #0
 800c546:	e68e      	b.n	800c266 <_scanf_float+0x86>
 800c548:	7032      	strb	r2, [r6, #0]
 800c54a:	6823      	ldr	r3, [r4, #0]
 800c54c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c550:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c554:	d125      	bne.n	800c5a2 <_scanf_float+0x3c2>
 800c556:	9b02      	ldr	r3, [sp, #8]
 800c558:	429f      	cmp	r7, r3
 800c55a:	d00a      	beq.n	800c572 <_scanf_float+0x392>
 800c55c:	1bda      	subs	r2, r3, r7
 800c55e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c562:	429e      	cmp	r6, r3
 800c564:	bf28      	it	cs
 800c566:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c56a:	4922      	ldr	r1, [pc, #136]	@ (800c5f4 <_scanf_float+0x414>)
 800c56c:	4630      	mov	r0, r6
 800c56e:	f000 f977 	bl	800c860 <siprintf>
 800c572:	9901      	ldr	r1, [sp, #4]
 800c574:	2200      	movs	r2, #0
 800c576:	4640      	mov	r0, r8
 800c578:	f002 fd62 	bl	800f040 <_strtod_r>
 800c57c:	9b03      	ldr	r3, [sp, #12]
 800c57e:	6821      	ldr	r1, [r4, #0]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	f011 0f02 	tst.w	r1, #2
 800c586:	ec57 6b10 	vmov	r6, r7, d0
 800c58a:	f103 0204 	add.w	r2, r3, #4
 800c58e:	d015      	beq.n	800c5bc <_scanf_float+0x3dc>
 800c590:	9903      	ldr	r1, [sp, #12]
 800c592:	600a      	str	r2, [r1, #0]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	e9c3 6700 	strd	r6, r7, [r3]
 800c59a:	68e3      	ldr	r3, [r4, #12]
 800c59c:	3301      	adds	r3, #1
 800c59e:	60e3      	str	r3, [r4, #12]
 800c5a0:	e7d0      	b.n	800c544 <_scanf_float+0x364>
 800c5a2:	9b04      	ldr	r3, [sp, #16]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d0e4      	beq.n	800c572 <_scanf_float+0x392>
 800c5a8:	9905      	ldr	r1, [sp, #20]
 800c5aa:	230a      	movs	r3, #10
 800c5ac:	3101      	adds	r1, #1
 800c5ae:	4640      	mov	r0, r8
 800c5b0:	f002 fdc6 	bl	800f140 <_strtol_r>
 800c5b4:	9b04      	ldr	r3, [sp, #16]
 800c5b6:	9e05      	ldr	r6, [sp, #20]
 800c5b8:	1ac2      	subs	r2, r0, r3
 800c5ba:	e7d0      	b.n	800c55e <_scanf_float+0x37e>
 800c5bc:	f011 0f04 	tst.w	r1, #4
 800c5c0:	9903      	ldr	r1, [sp, #12]
 800c5c2:	600a      	str	r2, [r1, #0]
 800c5c4:	d1e6      	bne.n	800c594 <_scanf_float+0x3b4>
 800c5c6:	681d      	ldr	r5, [r3, #0]
 800c5c8:	4632      	mov	r2, r6
 800c5ca:	463b      	mov	r3, r7
 800c5cc:	4630      	mov	r0, r6
 800c5ce:	4639      	mov	r1, r7
 800c5d0:	f7f4 fad4 	bl	8000b7c <__aeabi_dcmpun>
 800c5d4:	b128      	cbz	r0, 800c5e2 <_scanf_float+0x402>
 800c5d6:	4808      	ldr	r0, [pc, #32]	@ (800c5f8 <_scanf_float+0x418>)
 800c5d8:	f000 fb28 	bl	800cc2c <nanf>
 800c5dc:	ed85 0a00 	vstr	s0, [r5]
 800c5e0:	e7db      	b.n	800c59a <_scanf_float+0x3ba>
 800c5e2:	4630      	mov	r0, r6
 800c5e4:	4639      	mov	r1, r7
 800c5e6:	f7f4 fb27 	bl	8000c38 <__aeabi_d2f>
 800c5ea:	6028      	str	r0, [r5, #0]
 800c5ec:	e7d5      	b.n	800c59a <_scanf_float+0x3ba>
 800c5ee:	2700      	movs	r7, #0
 800c5f0:	e62e      	b.n	800c250 <_scanf_float+0x70>
 800c5f2:	bf00      	nop
 800c5f4:	0801061c 	.word	0x0801061c
 800c5f8:	0801075d 	.word	0x0801075d

0800c5fc <std>:
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	b510      	push	{r4, lr}
 800c600:	4604      	mov	r4, r0
 800c602:	e9c0 3300 	strd	r3, r3, [r0]
 800c606:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c60a:	6083      	str	r3, [r0, #8]
 800c60c:	8181      	strh	r1, [r0, #12]
 800c60e:	6643      	str	r3, [r0, #100]	@ 0x64
 800c610:	81c2      	strh	r2, [r0, #14]
 800c612:	6183      	str	r3, [r0, #24]
 800c614:	4619      	mov	r1, r3
 800c616:	2208      	movs	r2, #8
 800c618:	305c      	adds	r0, #92	@ 0x5c
 800c61a:	f000 fa1b 	bl	800ca54 <memset>
 800c61e:	4b0d      	ldr	r3, [pc, #52]	@ (800c654 <std+0x58>)
 800c620:	6263      	str	r3, [r4, #36]	@ 0x24
 800c622:	4b0d      	ldr	r3, [pc, #52]	@ (800c658 <std+0x5c>)
 800c624:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c626:	4b0d      	ldr	r3, [pc, #52]	@ (800c65c <std+0x60>)
 800c628:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c62a:	4b0d      	ldr	r3, [pc, #52]	@ (800c660 <std+0x64>)
 800c62c:	6323      	str	r3, [r4, #48]	@ 0x30
 800c62e:	4b0d      	ldr	r3, [pc, #52]	@ (800c664 <std+0x68>)
 800c630:	6224      	str	r4, [r4, #32]
 800c632:	429c      	cmp	r4, r3
 800c634:	d006      	beq.n	800c644 <std+0x48>
 800c636:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c63a:	4294      	cmp	r4, r2
 800c63c:	d002      	beq.n	800c644 <std+0x48>
 800c63e:	33d0      	adds	r3, #208	@ 0xd0
 800c640:	429c      	cmp	r4, r3
 800c642:	d105      	bne.n	800c650 <std+0x54>
 800c644:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c64c:	f000 badc 	b.w	800cc08 <__retarget_lock_init_recursive>
 800c650:	bd10      	pop	{r4, pc}
 800c652:	bf00      	nop
 800c654:	0800c8a5 	.word	0x0800c8a5
 800c658:	0800c8c7 	.word	0x0800c8c7
 800c65c:	0800c8ff 	.word	0x0800c8ff
 800c660:	0800c923 	.word	0x0800c923
 800c664:	20005ec4 	.word	0x20005ec4

0800c668 <stdio_exit_handler>:
 800c668:	4a02      	ldr	r2, [pc, #8]	@ (800c674 <stdio_exit_handler+0xc>)
 800c66a:	4903      	ldr	r1, [pc, #12]	@ (800c678 <stdio_exit_handler+0x10>)
 800c66c:	4803      	ldr	r0, [pc, #12]	@ (800c67c <stdio_exit_handler+0x14>)
 800c66e:	f000 b869 	b.w	800c744 <_fwalk_sglue>
 800c672:	bf00      	nop
 800c674:	20000010 	.word	0x20000010
 800c678:	0800f781 	.word	0x0800f781
 800c67c:	20000020 	.word	0x20000020

0800c680 <cleanup_stdio>:
 800c680:	6841      	ldr	r1, [r0, #4]
 800c682:	4b0c      	ldr	r3, [pc, #48]	@ (800c6b4 <cleanup_stdio+0x34>)
 800c684:	4299      	cmp	r1, r3
 800c686:	b510      	push	{r4, lr}
 800c688:	4604      	mov	r4, r0
 800c68a:	d001      	beq.n	800c690 <cleanup_stdio+0x10>
 800c68c:	f003 f878 	bl	800f780 <_fflush_r>
 800c690:	68a1      	ldr	r1, [r4, #8]
 800c692:	4b09      	ldr	r3, [pc, #36]	@ (800c6b8 <cleanup_stdio+0x38>)
 800c694:	4299      	cmp	r1, r3
 800c696:	d002      	beq.n	800c69e <cleanup_stdio+0x1e>
 800c698:	4620      	mov	r0, r4
 800c69a:	f003 f871 	bl	800f780 <_fflush_r>
 800c69e:	68e1      	ldr	r1, [r4, #12]
 800c6a0:	4b06      	ldr	r3, [pc, #24]	@ (800c6bc <cleanup_stdio+0x3c>)
 800c6a2:	4299      	cmp	r1, r3
 800c6a4:	d004      	beq.n	800c6b0 <cleanup_stdio+0x30>
 800c6a6:	4620      	mov	r0, r4
 800c6a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6ac:	f003 b868 	b.w	800f780 <_fflush_r>
 800c6b0:	bd10      	pop	{r4, pc}
 800c6b2:	bf00      	nop
 800c6b4:	20005ec4 	.word	0x20005ec4
 800c6b8:	20005f2c 	.word	0x20005f2c
 800c6bc:	20005f94 	.word	0x20005f94

0800c6c0 <global_stdio_init.part.0>:
 800c6c0:	b510      	push	{r4, lr}
 800c6c2:	4b0b      	ldr	r3, [pc, #44]	@ (800c6f0 <global_stdio_init.part.0+0x30>)
 800c6c4:	4c0b      	ldr	r4, [pc, #44]	@ (800c6f4 <global_stdio_init.part.0+0x34>)
 800c6c6:	4a0c      	ldr	r2, [pc, #48]	@ (800c6f8 <global_stdio_init.part.0+0x38>)
 800c6c8:	601a      	str	r2, [r3, #0]
 800c6ca:	4620      	mov	r0, r4
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	2104      	movs	r1, #4
 800c6d0:	f7ff ff94 	bl	800c5fc <std>
 800c6d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c6d8:	2201      	movs	r2, #1
 800c6da:	2109      	movs	r1, #9
 800c6dc:	f7ff ff8e 	bl	800c5fc <std>
 800c6e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c6e4:	2202      	movs	r2, #2
 800c6e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6ea:	2112      	movs	r1, #18
 800c6ec:	f7ff bf86 	b.w	800c5fc <std>
 800c6f0:	20005ffc 	.word	0x20005ffc
 800c6f4:	20005ec4 	.word	0x20005ec4
 800c6f8:	0800c669 	.word	0x0800c669

0800c6fc <__sfp_lock_acquire>:
 800c6fc:	4801      	ldr	r0, [pc, #4]	@ (800c704 <__sfp_lock_acquire+0x8>)
 800c6fe:	f000 ba84 	b.w	800cc0a <__retarget_lock_acquire_recursive>
 800c702:	bf00      	nop
 800c704:	20006005 	.word	0x20006005

0800c708 <__sfp_lock_release>:
 800c708:	4801      	ldr	r0, [pc, #4]	@ (800c710 <__sfp_lock_release+0x8>)
 800c70a:	f000 ba7f 	b.w	800cc0c <__retarget_lock_release_recursive>
 800c70e:	bf00      	nop
 800c710:	20006005 	.word	0x20006005

0800c714 <__sinit>:
 800c714:	b510      	push	{r4, lr}
 800c716:	4604      	mov	r4, r0
 800c718:	f7ff fff0 	bl	800c6fc <__sfp_lock_acquire>
 800c71c:	6a23      	ldr	r3, [r4, #32]
 800c71e:	b11b      	cbz	r3, 800c728 <__sinit+0x14>
 800c720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c724:	f7ff bff0 	b.w	800c708 <__sfp_lock_release>
 800c728:	4b04      	ldr	r3, [pc, #16]	@ (800c73c <__sinit+0x28>)
 800c72a:	6223      	str	r3, [r4, #32]
 800c72c:	4b04      	ldr	r3, [pc, #16]	@ (800c740 <__sinit+0x2c>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d1f5      	bne.n	800c720 <__sinit+0xc>
 800c734:	f7ff ffc4 	bl	800c6c0 <global_stdio_init.part.0>
 800c738:	e7f2      	b.n	800c720 <__sinit+0xc>
 800c73a:	bf00      	nop
 800c73c:	0800c681 	.word	0x0800c681
 800c740:	20005ffc 	.word	0x20005ffc

0800c744 <_fwalk_sglue>:
 800c744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c748:	4607      	mov	r7, r0
 800c74a:	4688      	mov	r8, r1
 800c74c:	4614      	mov	r4, r2
 800c74e:	2600      	movs	r6, #0
 800c750:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c754:	f1b9 0901 	subs.w	r9, r9, #1
 800c758:	d505      	bpl.n	800c766 <_fwalk_sglue+0x22>
 800c75a:	6824      	ldr	r4, [r4, #0]
 800c75c:	2c00      	cmp	r4, #0
 800c75e:	d1f7      	bne.n	800c750 <_fwalk_sglue+0xc>
 800c760:	4630      	mov	r0, r6
 800c762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c766:	89ab      	ldrh	r3, [r5, #12]
 800c768:	2b01      	cmp	r3, #1
 800c76a:	d907      	bls.n	800c77c <_fwalk_sglue+0x38>
 800c76c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c770:	3301      	adds	r3, #1
 800c772:	d003      	beq.n	800c77c <_fwalk_sglue+0x38>
 800c774:	4629      	mov	r1, r5
 800c776:	4638      	mov	r0, r7
 800c778:	47c0      	blx	r8
 800c77a:	4306      	orrs	r6, r0
 800c77c:	3568      	adds	r5, #104	@ 0x68
 800c77e:	e7e9      	b.n	800c754 <_fwalk_sglue+0x10>

0800c780 <iprintf>:
 800c780:	b40f      	push	{r0, r1, r2, r3}
 800c782:	b507      	push	{r0, r1, r2, lr}
 800c784:	4906      	ldr	r1, [pc, #24]	@ (800c7a0 <iprintf+0x20>)
 800c786:	ab04      	add	r3, sp, #16
 800c788:	6808      	ldr	r0, [r1, #0]
 800c78a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c78e:	6881      	ldr	r1, [r0, #8]
 800c790:	9301      	str	r3, [sp, #4]
 800c792:	f002 fe59 	bl	800f448 <_vfiprintf_r>
 800c796:	b003      	add	sp, #12
 800c798:	f85d eb04 	ldr.w	lr, [sp], #4
 800c79c:	b004      	add	sp, #16
 800c79e:	4770      	bx	lr
 800c7a0:	2000001c 	.word	0x2000001c

0800c7a4 <_puts_r>:
 800c7a4:	6a03      	ldr	r3, [r0, #32]
 800c7a6:	b570      	push	{r4, r5, r6, lr}
 800c7a8:	6884      	ldr	r4, [r0, #8]
 800c7aa:	4605      	mov	r5, r0
 800c7ac:	460e      	mov	r6, r1
 800c7ae:	b90b      	cbnz	r3, 800c7b4 <_puts_r+0x10>
 800c7b0:	f7ff ffb0 	bl	800c714 <__sinit>
 800c7b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c7b6:	07db      	lsls	r3, r3, #31
 800c7b8:	d405      	bmi.n	800c7c6 <_puts_r+0x22>
 800c7ba:	89a3      	ldrh	r3, [r4, #12]
 800c7bc:	0598      	lsls	r0, r3, #22
 800c7be:	d402      	bmi.n	800c7c6 <_puts_r+0x22>
 800c7c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7c2:	f000 fa22 	bl	800cc0a <__retarget_lock_acquire_recursive>
 800c7c6:	89a3      	ldrh	r3, [r4, #12]
 800c7c8:	0719      	lsls	r1, r3, #28
 800c7ca:	d502      	bpl.n	800c7d2 <_puts_r+0x2e>
 800c7cc:	6923      	ldr	r3, [r4, #16]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d135      	bne.n	800c83e <_puts_r+0x9a>
 800c7d2:	4621      	mov	r1, r4
 800c7d4:	4628      	mov	r0, r5
 800c7d6:	f000 f8e7 	bl	800c9a8 <__swsetup_r>
 800c7da:	b380      	cbz	r0, 800c83e <_puts_r+0x9a>
 800c7dc:	f04f 35ff 	mov.w	r5, #4294967295
 800c7e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c7e2:	07da      	lsls	r2, r3, #31
 800c7e4:	d405      	bmi.n	800c7f2 <_puts_r+0x4e>
 800c7e6:	89a3      	ldrh	r3, [r4, #12]
 800c7e8:	059b      	lsls	r3, r3, #22
 800c7ea:	d402      	bmi.n	800c7f2 <_puts_r+0x4e>
 800c7ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7ee:	f000 fa0d 	bl	800cc0c <__retarget_lock_release_recursive>
 800c7f2:	4628      	mov	r0, r5
 800c7f4:	bd70      	pop	{r4, r5, r6, pc}
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	da04      	bge.n	800c804 <_puts_r+0x60>
 800c7fa:	69a2      	ldr	r2, [r4, #24]
 800c7fc:	429a      	cmp	r2, r3
 800c7fe:	dc17      	bgt.n	800c830 <_puts_r+0x8c>
 800c800:	290a      	cmp	r1, #10
 800c802:	d015      	beq.n	800c830 <_puts_r+0x8c>
 800c804:	6823      	ldr	r3, [r4, #0]
 800c806:	1c5a      	adds	r2, r3, #1
 800c808:	6022      	str	r2, [r4, #0]
 800c80a:	7019      	strb	r1, [r3, #0]
 800c80c:	68a3      	ldr	r3, [r4, #8]
 800c80e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c812:	3b01      	subs	r3, #1
 800c814:	60a3      	str	r3, [r4, #8]
 800c816:	2900      	cmp	r1, #0
 800c818:	d1ed      	bne.n	800c7f6 <_puts_r+0x52>
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	da11      	bge.n	800c842 <_puts_r+0x9e>
 800c81e:	4622      	mov	r2, r4
 800c820:	210a      	movs	r1, #10
 800c822:	4628      	mov	r0, r5
 800c824:	f000 f881 	bl	800c92a <__swbuf_r>
 800c828:	3001      	adds	r0, #1
 800c82a:	d0d7      	beq.n	800c7dc <_puts_r+0x38>
 800c82c:	250a      	movs	r5, #10
 800c82e:	e7d7      	b.n	800c7e0 <_puts_r+0x3c>
 800c830:	4622      	mov	r2, r4
 800c832:	4628      	mov	r0, r5
 800c834:	f000 f879 	bl	800c92a <__swbuf_r>
 800c838:	3001      	adds	r0, #1
 800c83a:	d1e7      	bne.n	800c80c <_puts_r+0x68>
 800c83c:	e7ce      	b.n	800c7dc <_puts_r+0x38>
 800c83e:	3e01      	subs	r6, #1
 800c840:	e7e4      	b.n	800c80c <_puts_r+0x68>
 800c842:	6823      	ldr	r3, [r4, #0]
 800c844:	1c5a      	adds	r2, r3, #1
 800c846:	6022      	str	r2, [r4, #0]
 800c848:	220a      	movs	r2, #10
 800c84a:	701a      	strb	r2, [r3, #0]
 800c84c:	e7ee      	b.n	800c82c <_puts_r+0x88>
	...

0800c850 <puts>:
 800c850:	4b02      	ldr	r3, [pc, #8]	@ (800c85c <puts+0xc>)
 800c852:	4601      	mov	r1, r0
 800c854:	6818      	ldr	r0, [r3, #0]
 800c856:	f7ff bfa5 	b.w	800c7a4 <_puts_r>
 800c85a:	bf00      	nop
 800c85c:	2000001c 	.word	0x2000001c

0800c860 <siprintf>:
 800c860:	b40e      	push	{r1, r2, r3}
 800c862:	b510      	push	{r4, lr}
 800c864:	b09d      	sub	sp, #116	@ 0x74
 800c866:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c868:	9002      	str	r0, [sp, #8]
 800c86a:	9006      	str	r0, [sp, #24]
 800c86c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c870:	480a      	ldr	r0, [pc, #40]	@ (800c89c <siprintf+0x3c>)
 800c872:	9107      	str	r1, [sp, #28]
 800c874:	9104      	str	r1, [sp, #16]
 800c876:	490a      	ldr	r1, [pc, #40]	@ (800c8a0 <siprintf+0x40>)
 800c878:	f853 2b04 	ldr.w	r2, [r3], #4
 800c87c:	9105      	str	r1, [sp, #20]
 800c87e:	2400      	movs	r4, #0
 800c880:	a902      	add	r1, sp, #8
 800c882:	6800      	ldr	r0, [r0, #0]
 800c884:	9301      	str	r3, [sp, #4]
 800c886:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c888:	f002 fcb8 	bl	800f1fc <_svfiprintf_r>
 800c88c:	9b02      	ldr	r3, [sp, #8]
 800c88e:	701c      	strb	r4, [r3, #0]
 800c890:	b01d      	add	sp, #116	@ 0x74
 800c892:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c896:	b003      	add	sp, #12
 800c898:	4770      	bx	lr
 800c89a:	bf00      	nop
 800c89c:	2000001c 	.word	0x2000001c
 800c8a0:	ffff0208 	.word	0xffff0208

0800c8a4 <__sread>:
 800c8a4:	b510      	push	{r4, lr}
 800c8a6:	460c      	mov	r4, r1
 800c8a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8ac:	f000 f95e 	bl	800cb6c <_read_r>
 800c8b0:	2800      	cmp	r0, #0
 800c8b2:	bfab      	itete	ge
 800c8b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c8b6:	89a3      	ldrhlt	r3, [r4, #12]
 800c8b8:	181b      	addge	r3, r3, r0
 800c8ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c8be:	bfac      	ite	ge
 800c8c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c8c2:	81a3      	strhlt	r3, [r4, #12]
 800c8c4:	bd10      	pop	{r4, pc}

0800c8c6 <__swrite>:
 800c8c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ca:	461f      	mov	r7, r3
 800c8cc:	898b      	ldrh	r3, [r1, #12]
 800c8ce:	05db      	lsls	r3, r3, #23
 800c8d0:	4605      	mov	r5, r0
 800c8d2:	460c      	mov	r4, r1
 800c8d4:	4616      	mov	r6, r2
 800c8d6:	d505      	bpl.n	800c8e4 <__swrite+0x1e>
 800c8d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8dc:	2302      	movs	r3, #2
 800c8de:	2200      	movs	r2, #0
 800c8e0:	f000 f932 	bl	800cb48 <_lseek_r>
 800c8e4:	89a3      	ldrh	r3, [r4, #12]
 800c8e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c8ee:	81a3      	strh	r3, [r4, #12]
 800c8f0:	4632      	mov	r2, r6
 800c8f2:	463b      	mov	r3, r7
 800c8f4:	4628      	mov	r0, r5
 800c8f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8fa:	f000 b949 	b.w	800cb90 <_write_r>

0800c8fe <__sseek>:
 800c8fe:	b510      	push	{r4, lr}
 800c900:	460c      	mov	r4, r1
 800c902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c906:	f000 f91f 	bl	800cb48 <_lseek_r>
 800c90a:	1c43      	adds	r3, r0, #1
 800c90c:	89a3      	ldrh	r3, [r4, #12]
 800c90e:	bf15      	itete	ne
 800c910:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c912:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c916:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c91a:	81a3      	strheq	r3, [r4, #12]
 800c91c:	bf18      	it	ne
 800c91e:	81a3      	strhne	r3, [r4, #12]
 800c920:	bd10      	pop	{r4, pc}

0800c922 <__sclose>:
 800c922:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c926:	f000 b8a1 	b.w	800ca6c <_close_r>

0800c92a <__swbuf_r>:
 800c92a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c92c:	460e      	mov	r6, r1
 800c92e:	4614      	mov	r4, r2
 800c930:	4605      	mov	r5, r0
 800c932:	b118      	cbz	r0, 800c93c <__swbuf_r+0x12>
 800c934:	6a03      	ldr	r3, [r0, #32]
 800c936:	b90b      	cbnz	r3, 800c93c <__swbuf_r+0x12>
 800c938:	f7ff feec 	bl	800c714 <__sinit>
 800c93c:	69a3      	ldr	r3, [r4, #24]
 800c93e:	60a3      	str	r3, [r4, #8]
 800c940:	89a3      	ldrh	r3, [r4, #12]
 800c942:	071a      	lsls	r2, r3, #28
 800c944:	d501      	bpl.n	800c94a <__swbuf_r+0x20>
 800c946:	6923      	ldr	r3, [r4, #16]
 800c948:	b943      	cbnz	r3, 800c95c <__swbuf_r+0x32>
 800c94a:	4621      	mov	r1, r4
 800c94c:	4628      	mov	r0, r5
 800c94e:	f000 f82b 	bl	800c9a8 <__swsetup_r>
 800c952:	b118      	cbz	r0, 800c95c <__swbuf_r+0x32>
 800c954:	f04f 37ff 	mov.w	r7, #4294967295
 800c958:	4638      	mov	r0, r7
 800c95a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c95c:	6823      	ldr	r3, [r4, #0]
 800c95e:	6922      	ldr	r2, [r4, #16]
 800c960:	1a98      	subs	r0, r3, r2
 800c962:	6963      	ldr	r3, [r4, #20]
 800c964:	b2f6      	uxtb	r6, r6
 800c966:	4283      	cmp	r3, r0
 800c968:	4637      	mov	r7, r6
 800c96a:	dc05      	bgt.n	800c978 <__swbuf_r+0x4e>
 800c96c:	4621      	mov	r1, r4
 800c96e:	4628      	mov	r0, r5
 800c970:	f002 ff06 	bl	800f780 <_fflush_r>
 800c974:	2800      	cmp	r0, #0
 800c976:	d1ed      	bne.n	800c954 <__swbuf_r+0x2a>
 800c978:	68a3      	ldr	r3, [r4, #8]
 800c97a:	3b01      	subs	r3, #1
 800c97c:	60a3      	str	r3, [r4, #8]
 800c97e:	6823      	ldr	r3, [r4, #0]
 800c980:	1c5a      	adds	r2, r3, #1
 800c982:	6022      	str	r2, [r4, #0]
 800c984:	701e      	strb	r6, [r3, #0]
 800c986:	6962      	ldr	r2, [r4, #20]
 800c988:	1c43      	adds	r3, r0, #1
 800c98a:	429a      	cmp	r2, r3
 800c98c:	d004      	beq.n	800c998 <__swbuf_r+0x6e>
 800c98e:	89a3      	ldrh	r3, [r4, #12]
 800c990:	07db      	lsls	r3, r3, #31
 800c992:	d5e1      	bpl.n	800c958 <__swbuf_r+0x2e>
 800c994:	2e0a      	cmp	r6, #10
 800c996:	d1df      	bne.n	800c958 <__swbuf_r+0x2e>
 800c998:	4621      	mov	r1, r4
 800c99a:	4628      	mov	r0, r5
 800c99c:	f002 fef0 	bl	800f780 <_fflush_r>
 800c9a0:	2800      	cmp	r0, #0
 800c9a2:	d0d9      	beq.n	800c958 <__swbuf_r+0x2e>
 800c9a4:	e7d6      	b.n	800c954 <__swbuf_r+0x2a>
	...

0800c9a8 <__swsetup_r>:
 800c9a8:	b538      	push	{r3, r4, r5, lr}
 800c9aa:	4b29      	ldr	r3, [pc, #164]	@ (800ca50 <__swsetup_r+0xa8>)
 800c9ac:	4605      	mov	r5, r0
 800c9ae:	6818      	ldr	r0, [r3, #0]
 800c9b0:	460c      	mov	r4, r1
 800c9b2:	b118      	cbz	r0, 800c9bc <__swsetup_r+0x14>
 800c9b4:	6a03      	ldr	r3, [r0, #32]
 800c9b6:	b90b      	cbnz	r3, 800c9bc <__swsetup_r+0x14>
 800c9b8:	f7ff feac 	bl	800c714 <__sinit>
 800c9bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9c0:	0719      	lsls	r1, r3, #28
 800c9c2:	d422      	bmi.n	800ca0a <__swsetup_r+0x62>
 800c9c4:	06da      	lsls	r2, r3, #27
 800c9c6:	d407      	bmi.n	800c9d8 <__swsetup_r+0x30>
 800c9c8:	2209      	movs	r2, #9
 800c9ca:	602a      	str	r2, [r5, #0]
 800c9cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9d0:	81a3      	strh	r3, [r4, #12]
 800c9d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c9d6:	e033      	b.n	800ca40 <__swsetup_r+0x98>
 800c9d8:	0758      	lsls	r0, r3, #29
 800c9da:	d512      	bpl.n	800ca02 <__swsetup_r+0x5a>
 800c9dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c9de:	b141      	cbz	r1, 800c9f2 <__swsetup_r+0x4a>
 800c9e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c9e4:	4299      	cmp	r1, r3
 800c9e6:	d002      	beq.n	800c9ee <__swsetup_r+0x46>
 800c9e8:	4628      	mov	r0, r5
 800c9ea:	f000 ff7d 	bl	800d8e8 <_free_r>
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c9f2:	89a3      	ldrh	r3, [r4, #12]
 800c9f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c9f8:	81a3      	strh	r3, [r4, #12]
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	6063      	str	r3, [r4, #4]
 800c9fe:	6923      	ldr	r3, [r4, #16]
 800ca00:	6023      	str	r3, [r4, #0]
 800ca02:	89a3      	ldrh	r3, [r4, #12]
 800ca04:	f043 0308 	orr.w	r3, r3, #8
 800ca08:	81a3      	strh	r3, [r4, #12]
 800ca0a:	6923      	ldr	r3, [r4, #16]
 800ca0c:	b94b      	cbnz	r3, 800ca22 <__swsetup_r+0x7a>
 800ca0e:	89a3      	ldrh	r3, [r4, #12]
 800ca10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ca14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca18:	d003      	beq.n	800ca22 <__swsetup_r+0x7a>
 800ca1a:	4621      	mov	r1, r4
 800ca1c:	4628      	mov	r0, r5
 800ca1e:	f002 fefd 	bl	800f81c <__smakebuf_r>
 800ca22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca26:	f013 0201 	ands.w	r2, r3, #1
 800ca2a:	d00a      	beq.n	800ca42 <__swsetup_r+0x9a>
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	60a2      	str	r2, [r4, #8]
 800ca30:	6962      	ldr	r2, [r4, #20]
 800ca32:	4252      	negs	r2, r2
 800ca34:	61a2      	str	r2, [r4, #24]
 800ca36:	6922      	ldr	r2, [r4, #16]
 800ca38:	b942      	cbnz	r2, 800ca4c <__swsetup_r+0xa4>
 800ca3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ca3e:	d1c5      	bne.n	800c9cc <__swsetup_r+0x24>
 800ca40:	bd38      	pop	{r3, r4, r5, pc}
 800ca42:	0799      	lsls	r1, r3, #30
 800ca44:	bf58      	it	pl
 800ca46:	6962      	ldrpl	r2, [r4, #20]
 800ca48:	60a2      	str	r2, [r4, #8]
 800ca4a:	e7f4      	b.n	800ca36 <__swsetup_r+0x8e>
 800ca4c:	2000      	movs	r0, #0
 800ca4e:	e7f7      	b.n	800ca40 <__swsetup_r+0x98>
 800ca50:	2000001c 	.word	0x2000001c

0800ca54 <memset>:
 800ca54:	4402      	add	r2, r0
 800ca56:	4603      	mov	r3, r0
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d100      	bne.n	800ca5e <memset+0xa>
 800ca5c:	4770      	bx	lr
 800ca5e:	f803 1b01 	strb.w	r1, [r3], #1
 800ca62:	e7f9      	b.n	800ca58 <memset+0x4>

0800ca64 <_localeconv_r>:
 800ca64:	4800      	ldr	r0, [pc, #0]	@ (800ca68 <_localeconv_r+0x4>)
 800ca66:	4770      	bx	lr
 800ca68:	2000015c 	.word	0x2000015c

0800ca6c <_close_r>:
 800ca6c:	b538      	push	{r3, r4, r5, lr}
 800ca6e:	4d06      	ldr	r5, [pc, #24]	@ (800ca88 <_close_r+0x1c>)
 800ca70:	2300      	movs	r3, #0
 800ca72:	4604      	mov	r4, r0
 800ca74:	4608      	mov	r0, r1
 800ca76:	602b      	str	r3, [r5, #0]
 800ca78:	f7f7 fa0a 	bl	8003e90 <_close>
 800ca7c:	1c43      	adds	r3, r0, #1
 800ca7e:	d102      	bne.n	800ca86 <_close_r+0x1a>
 800ca80:	682b      	ldr	r3, [r5, #0]
 800ca82:	b103      	cbz	r3, 800ca86 <_close_r+0x1a>
 800ca84:	6023      	str	r3, [r4, #0]
 800ca86:	bd38      	pop	{r3, r4, r5, pc}
 800ca88:	20006000 	.word	0x20006000

0800ca8c <_reclaim_reent>:
 800ca8c:	4b2d      	ldr	r3, [pc, #180]	@ (800cb44 <_reclaim_reent+0xb8>)
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	4283      	cmp	r3, r0
 800ca92:	b570      	push	{r4, r5, r6, lr}
 800ca94:	4604      	mov	r4, r0
 800ca96:	d053      	beq.n	800cb40 <_reclaim_reent+0xb4>
 800ca98:	69c3      	ldr	r3, [r0, #28]
 800ca9a:	b31b      	cbz	r3, 800cae4 <_reclaim_reent+0x58>
 800ca9c:	68db      	ldr	r3, [r3, #12]
 800ca9e:	b163      	cbz	r3, 800caba <_reclaim_reent+0x2e>
 800caa0:	2500      	movs	r5, #0
 800caa2:	69e3      	ldr	r3, [r4, #28]
 800caa4:	68db      	ldr	r3, [r3, #12]
 800caa6:	5959      	ldr	r1, [r3, r5]
 800caa8:	b9b1      	cbnz	r1, 800cad8 <_reclaim_reent+0x4c>
 800caaa:	3504      	adds	r5, #4
 800caac:	2d80      	cmp	r5, #128	@ 0x80
 800caae:	d1f8      	bne.n	800caa2 <_reclaim_reent+0x16>
 800cab0:	69e3      	ldr	r3, [r4, #28]
 800cab2:	4620      	mov	r0, r4
 800cab4:	68d9      	ldr	r1, [r3, #12]
 800cab6:	f000 ff17 	bl	800d8e8 <_free_r>
 800caba:	69e3      	ldr	r3, [r4, #28]
 800cabc:	6819      	ldr	r1, [r3, #0]
 800cabe:	b111      	cbz	r1, 800cac6 <_reclaim_reent+0x3a>
 800cac0:	4620      	mov	r0, r4
 800cac2:	f000 ff11 	bl	800d8e8 <_free_r>
 800cac6:	69e3      	ldr	r3, [r4, #28]
 800cac8:	689d      	ldr	r5, [r3, #8]
 800caca:	b15d      	cbz	r5, 800cae4 <_reclaim_reent+0x58>
 800cacc:	4629      	mov	r1, r5
 800cace:	4620      	mov	r0, r4
 800cad0:	682d      	ldr	r5, [r5, #0]
 800cad2:	f000 ff09 	bl	800d8e8 <_free_r>
 800cad6:	e7f8      	b.n	800caca <_reclaim_reent+0x3e>
 800cad8:	680e      	ldr	r6, [r1, #0]
 800cada:	4620      	mov	r0, r4
 800cadc:	f000 ff04 	bl	800d8e8 <_free_r>
 800cae0:	4631      	mov	r1, r6
 800cae2:	e7e1      	b.n	800caa8 <_reclaim_reent+0x1c>
 800cae4:	6961      	ldr	r1, [r4, #20]
 800cae6:	b111      	cbz	r1, 800caee <_reclaim_reent+0x62>
 800cae8:	4620      	mov	r0, r4
 800caea:	f000 fefd 	bl	800d8e8 <_free_r>
 800caee:	69e1      	ldr	r1, [r4, #28]
 800caf0:	b111      	cbz	r1, 800caf8 <_reclaim_reent+0x6c>
 800caf2:	4620      	mov	r0, r4
 800caf4:	f000 fef8 	bl	800d8e8 <_free_r>
 800caf8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cafa:	b111      	cbz	r1, 800cb02 <_reclaim_reent+0x76>
 800cafc:	4620      	mov	r0, r4
 800cafe:	f000 fef3 	bl	800d8e8 <_free_r>
 800cb02:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cb04:	b111      	cbz	r1, 800cb0c <_reclaim_reent+0x80>
 800cb06:	4620      	mov	r0, r4
 800cb08:	f000 feee 	bl	800d8e8 <_free_r>
 800cb0c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800cb0e:	b111      	cbz	r1, 800cb16 <_reclaim_reent+0x8a>
 800cb10:	4620      	mov	r0, r4
 800cb12:	f000 fee9 	bl	800d8e8 <_free_r>
 800cb16:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800cb18:	b111      	cbz	r1, 800cb20 <_reclaim_reent+0x94>
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	f000 fee4 	bl	800d8e8 <_free_r>
 800cb20:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800cb22:	b111      	cbz	r1, 800cb2a <_reclaim_reent+0x9e>
 800cb24:	4620      	mov	r0, r4
 800cb26:	f000 fedf 	bl	800d8e8 <_free_r>
 800cb2a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800cb2c:	b111      	cbz	r1, 800cb34 <_reclaim_reent+0xa8>
 800cb2e:	4620      	mov	r0, r4
 800cb30:	f000 feda 	bl	800d8e8 <_free_r>
 800cb34:	6a23      	ldr	r3, [r4, #32]
 800cb36:	b11b      	cbz	r3, 800cb40 <_reclaim_reent+0xb4>
 800cb38:	4620      	mov	r0, r4
 800cb3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cb3e:	4718      	bx	r3
 800cb40:	bd70      	pop	{r4, r5, r6, pc}
 800cb42:	bf00      	nop
 800cb44:	2000001c 	.word	0x2000001c

0800cb48 <_lseek_r>:
 800cb48:	b538      	push	{r3, r4, r5, lr}
 800cb4a:	4d07      	ldr	r5, [pc, #28]	@ (800cb68 <_lseek_r+0x20>)
 800cb4c:	4604      	mov	r4, r0
 800cb4e:	4608      	mov	r0, r1
 800cb50:	4611      	mov	r1, r2
 800cb52:	2200      	movs	r2, #0
 800cb54:	602a      	str	r2, [r5, #0]
 800cb56:	461a      	mov	r2, r3
 800cb58:	f7f7 f9c1 	bl	8003ede <_lseek>
 800cb5c:	1c43      	adds	r3, r0, #1
 800cb5e:	d102      	bne.n	800cb66 <_lseek_r+0x1e>
 800cb60:	682b      	ldr	r3, [r5, #0]
 800cb62:	b103      	cbz	r3, 800cb66 <_lseek_r+0x1e>
 800cb64:	6023      	str	r3, [r4, #0]
 800cb66:	bd38      	pop	{r3, r4, r5, pc}
 800cb68:	20006000 	.word	0x20006000

0800cb6c <_read_r>:
 800cb6c:	b538      	push	{r3, r4, r5, lr}
 800cb6e:	4d07      	ldr	r5, [pc, #28]	@ (800cb8c <_read_r+0x20>)
 800cb70:	4604      	mov	r4, r0
 800cb72:	4608      	mov	r0, r1
 800cb74:	4611      	mov	r1, r2
 800cb76:	2200      	movs	r2, #0
 800cb78:	602a      	str	r2, [r5, #0]
 800cb7a:	461a      	mov	r2, r3
 800cb7c:	f7f7 f94f 	bl	8003e1e <_read>
 800cb80:	1c43      	adds	r3, r0, #1
 800cb82:	d102      	bne.n	800cb8a <_read_r+0x1e>
 800cb84:	682b      	ldr	r3, [r5, #0]
 800cb86:	b103      	cbz	r3, 800cb8a <_read_r+0x1e>
 800cb88:	6023      	str	r3, [r4, #0]
 800cb8a:	bd38      	pop	{r3, r4, r5, pc}
 800cb8c:	20006000 	.word	0x20006000

0800cb90 <_write_r>:
 800cb90:	b538      	push	{r3, r4, r5, lr}
 800cb92:	4d07      	ldr	r5, [pc, #28]	@ (800cbb0 <_write_r+0x20>)
 800cb94:	4604      	mov	r4, r0
 800cb96:	4608      	mov	r0, r1
 800cb98:	4611      	mov	r1, r2
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	602a      	str	r2, [r5, #0]
 800cb9e:	461a      	mov	r2, r3
 800cba0:	f7f7 f95a 	bl	8003e58 <_write>
 800cba4:	1c43      	adds	r3, r0, #1
 800cba6:	d102      	bne.n	800cbae <_write_r+0x1e>
 800cba8:	682b      	ldr	r3, [r5, #0]
 800cbaa:	b103      	cbz	r3, 800cbae <_write_r+0x1e>
 800cbac:	6023      	str	r3, [r4, #0]
 800cbae:	bd38      	pop	{r3, r4, r5, pc}
 800cbb0:	20006000 	.word	0x20006000

0800cbb4 <__errno>:
 800cbb4:	4b01      	ldr	r3, [pc, #4]	@ (800cbbc <__errno+0x8>)
 800cbb6:	6818      	ldr	r0, [r3, #0]
 800cbb8:	4770      	bx	lr
 800cbba:	bf00      	nop
 800cbbc:	2000001c 	.word	0x2000001c

0800cbc0 <__libc_init_array>:
 800cbc0:	b570      	push	{r4, r5, r6, lr}
 800cbc2:	4d0d      	ldr	r5, [pc, #52]	@ (800cbf8 <__libc_init_array+0x38>)
 800cbc4:	4c0d      	ldr	r4, [pc, #52]	@ (800cbfc <__libc_init_array+0x3c>)
 800cbc6:	1b64      	subs	r4, r4, r5
 800cbc8:	10a4      	asrs	r4, r4, #2
 800cbca:	2600      	movs	r6, #0
 800cbcc:	42a6      	cmp	r6, r4
 800cbce:	d109      	bne.n	800cbe4 <__libc_init_array+0x24>
 800cbd0:	4d0b      	ldr	r5, [pc, #44]	@ (800cc00 <__libc_init_array+0x40>)
 800cbd2:	4c0c      	ldr	r4, [pc, #48]	@ (800cc04 <__libc_init_array+0x44>)
 800cbd4:	f003 fbbe 	bl	8010354 <_init>
 800cbd8:	1b64      	subs	r4, r4, r5
 800cbda:	10a4      	asrs	r4, r4, #2
 800cbdc:	2600      	movs	r6, #0
 800cbde:	42a6      	cmp	r6, r4
 800cbe0:	d105      	bne.n	800cbee <__libc_init_array+0x2e>
 800cbe2:	bd70      	pop	{r4, r5, r6, pc}
 800cbe4:	f855 3b04 	ldr.w	r3, [r5], #4
 800cbe8:	4798      	blx	r3
 800cbea:	3601      	adds	r6, #1
 800cbec:	e7ee      	b.n	800cbcc <__libc_init_array+0xc>
 800cbee:	f855 3b04 	ldr.w	r3, [r5], #4
 800cbf2:	4798      	blx	r3
 800cbf4:	3601      	adds	r6, #1
 800cbf6:	e7f2      	b.n	800cbde <__libc_init_array+0x1e>
 800cbf8:	08010a3c 	.word	0x08010a3c
 800cbfc:	08010a3c 	.word	0x08010a3c
 800cc00:	08010a3c 	.word	0x08010a3c
 800cc04:	08010a40 	.word	0x08010a40

0800cc08 <__retarget_lock_init_recursive>:
 800cc08:	4770      	bx	lr

0800cc0a <__retarget_lock_acquire_recursive>:
 800cc0a:	4770      	bx	lr

0800cc0c <__retarget_lock_release_recursive>:
 800cc0c:	4770      	bx	lr

0800cc0e <memcpy>:
 800cc0e:	440a      	add	r2, r1
 800cc10:	4291      	cmp	r1, r2
 800cc12:	f100 33ff 	add.w	r3, r0, #4294967295
 800cc16:	d100      	bne.n	800cc1a <memcpy+0xc>
 800cc18:	4770      	bx	lr
 800cc1a:	b510      	push	{r4, lr}
 800cc1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cc20:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cc24:	4291      	cmp	r1, r2
 800cc26:	d1f9      	bne.n	800cc1c <memcpy+0xe>
 800cc28:	bd10      	pop	{r4, pc}
	...

0800cc2c <nanf>:
 800cc2c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800cc34 <nanf+0x8>
 800cc30:	4770      	bx	lr
 800cc32:	bf00      	nop
 800cc34:	7fc00000 	.word	0x7fc00000

0800cc38 <quorem>:
 800cc38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc3c:	6903      	ldr	r3, [r0, #16]
 800cc3e:	690c      	ldr	r4, [r1, #16]
 800cc40:	42a3      	cmp	r3, r4
 800cc42:	4607      	mov	r7, r0
 800cc44:	db7e      	blt.n	800cd44 <quorem+0x10c>
 800cc46:	3c01      	subs	r4, #1
 800cc48:	f101 0814 	add.w	r8, r1, #20
 800cc4c:	00a3      	lsls	r3, r4, #2
 800cc4e:	f100 0514 	add.w	r5, r0, #20
 800cc52:	9300      	str	r3, [sp, #0]
 800cc54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc58:	9301      	str	r3, [sp, #4]
 800cc5a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cc5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc62:	3301      	adds	r3, #1
 800cc64:	429a      	cmp	r2, r3
 800cc66:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cc6a:	fbb2 f6f3 	udiv	r6, r2, r3
 800cc6e:	d32e      	bcc.n	800ccce <quorem+0x96>
 800cc70:	f04f 0a00 	mov.w	sl, #0
 800cc74:	46c4      	mov	ip, r8
 800cc76:	46ae      	mov	lr, r5
 800cc78:	46d3      	mov	fp, sl
 800cc7a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cc7e:	b298      	uxth	r0, r3
 800cc80:	fb06 a000 	mla	r0, r6, r0, sl
 800cc84:	0c02      	lsrs	r2, r0, #16
 800cc86:	0c1b      	lsrs	r3, r3, #16
 800cc88:	fb06 2303 	mla	r3, r6, r3, r2
 800cc8c:	f8de 2000 	ldr.w	r2, [lr]
 800cc90:	b280      	uxth	r0, r0
 800cc92:	b292      	uxth	r2, r2
 800cc94:	1a12      	subs	r2, r2, r0
 800cc96:	445a      	add	r2, fp
 800cc98:	f8de 0000 	ldr.w	r0, [lr]
 800cc9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cca0:	b29b      	uxth	r3, r3
 800cca2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cca6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ccaa:	b292      	uxth	r2, r2
 800ccac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ccb0:	45e1      	cmp	r9, ip
 800ccb2:	f84e 2b04 	str.w	r2, [lr], #4
 800ccb6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ccba:	d2de      	bcs.n	800cc7a <quorem+0x42>
 800ccbc:	9b00      	ldr	r3, [sp, #0]
 800ccbe:	58eb      	ldr	r3, [r5, r3]
 800ccc0:	b92b      	cbnz	r3, 800ccce <quorem+0x96>
 800ccc2:	9b01      	ldr	r3, [sp, #4]
 800ccc4:	3b04      	subs	r3, #4
 800ccc6:	429d      	cmp	r5, r3
 800ccc8:	461a      	mov	r2, r3
 800ccca:	d32f      	bcc.n	800cd2c <quorem+0xf4>
 800cccc:	613c      	str	r4, [r7, #16]
 800ccce:	4638      	mov	r0, r7
 800ccd0:	f001 f9c6 	bl	800e060 <__mcmp>
 800ccd4:	2800      	cmp	r0, #0
 800ccd6:	db25      	blt.n	800cd24 <quorem+0xec>
 800ccd8:	4629      	mov	r1, r5
 800ccda:	2000      	movs	r0, #0
 800ccdc:	f858 2b04 	ldr.w	r2, [r8], #4
 800cce0:	f8d1 c000 	ldr.w	ip, [r1]
 800cce4:	fa1f fe82 	uxth.w	lr, r2
 800cce8:	fa1f f38c 	uxth.w	r3, ip
 800ccec:	eba3 030e 	sub.w	r3, r3, lr
 800ccf0:	4403      	add	r3, r0
 800ccf2:	0c12      	lsrs	r2, r2, #16
 800ccf4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ccf8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ccfc:	b29b      	uxth	r3, r3
 800ccfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd02:	45c1      	cmp	r9, r8
 800cd04:	f841 3b04 	str.w	r3, [r1], #4
 800cd08:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cd0c:	d2e6      	bcs.n	800ccdc <quorem+0xa4>
 800cd0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cd12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cd16:	b922      	cbnz	r2, 800cd22 <quorem+0xea>
 800cd18:	3b04      	subs	r3, #4
 800cd1a:	429d      	cmp	r5, r3
 800cd1c:	461a      	mov	r2, r3
 800cd1e:	d30b      	bcc.n	800cd38 <quorem+0x100>
 800cd20:	613c      	str	r4, [r7, #16]
 800cd22:	3601      	adds	r6, #1
 800cd24:	4630      	mov	r0, r6
 800cd26:	b003      	add	sp, #12
 800cd28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd2c:	6812      	ldr	r2, [r2, #0]
 800cd2e:	3b04      	subs	r3, #4
 800cd30:	2a00      	cmp	r2, #0
 800cd32:	d1cb      	bne.n	800cccc <quorem+0x94>
 800cd34:	3c01      	subs	r4, #1
 800cd36:	e7c6      	b.n	800ccc6 <quorem+0x8e>
 800cd38:	6812      	ldr	r2, [r2, #0]
 800cd3a:	3b04      	subs	r3, #4
 800cd3c:	2a00      	cmp	r2, #0
 800cd3e:	d1ef      	bne.n	800cd20 <quorem+0xe8>
 800cd40:	3c01      	subs	r4, #1
 800cd42:	e7ea      	b.n	800cd1a <quorem+0xe2>
 800cd44:	2000      	movs	r0, #0
 800cd46:	e7ee      	b.n	800cd26 <quorem+0xee>

0800cd48 <_dtoa_r>:
 800cd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd4c:	69c7      	ldr	r7, [r0, #28]
 800cd4e:	b097      	sub	sp, #92	@ 0x5c
 800cd50:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cd54:	ec55 4b10 	vmov	r4, r5, d0
 800cd58:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cd5a:	9107      	str	r1, [sp, #28]
 800cd5c:	4681      	mov	r9, r0
 800cd5e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cd60:	9311      	str	r3, [sp, #68]	@ 0x44
 800cd62:	b97f      	cbnz	r7, 800cd84 <_dtoa_r+0x3c>
 800cd64:	2010      	movs	r0, #16
 800cd66:	f000 fe09 	bl	800d97c <malloc>
 800cd6a:	4602      	mov	r2, r0
 800cd6c:	f8c9 001c 	str.w	r0, [r9, #28]
 800cd70:	b920      	cbnz	r0, 800cd7c <_dtoa_r+0x34>
 800cd72:	4ba9      	ldr	r3, [pc, #676]	@ (800d018 <_dtoa_r+0x2d0>)
 800cd74:	21ef      	movs	r1, #239	@ 0xef
 800cd76:	48a9      	ldr	r0, [pc, #676]	@ (800d01c <_dtoa_r+0x2d4>)
 800cd78:	f002 fdf2 	bl	800f960 <__assert_func>
 800cd7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cd80:	6007      	str	r7, [r0, #0]
 800cd82:	60c7      	str	r7, [r0, #12]
 800cd84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cd88:	6819      	ldr	r1, [r3, #0]
 800cd8a:	b159      	cbz	r1, 800cda4 <_dtoa_r+0x5c>
 800cd8c:	685a      	ldr	r2, [r3, #4]
 800cd8e:	604a      	str	r2, [r1, #4]
 800cd90:	2301      	movs	r3, #1
 800cd92:	4093      	lsls	r3, r2
 800cd94:	608b      	str	r3, [r1, #8]
 800cd96:	4648      	mov	r0, r9
 800cd98:	f000 fee6 	bl	800db68 <_Bfree>
 800cd9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cda0:	2200      	movs	r2, #0
 800cda2:	601a      	str	r2, [r3, #0]
 800cda4:	1e2b      	subs	r3, r5, #0
 800cda6:	bfb9      	ittee	lt
 800cda8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cdac:	9305      	strlt	r3, [sp, #20]
 800cdae:	2300      	movge	r3, #0
 800cdb0:	6033      	strge	r3, [r6, #0]
 800cdb2:	9f05      	ldr	r7, [sp, #20]
 800cdb4:	4b9a      	ldr	r3, [pc, #616]	@ (800d020 <_dtoa_r+0x2d8>)
 800cdb6:	bfbc      	itt	lt
 800cdb8:	2201      	movlt	r2, #1
 800cdba:	6032      	strlt	r2, [r6, #0]
 800cdbc:	43bb      	bics	r3, r7
 800cdbe:	d112      	bne.n	800cde6 <_dtoa_r+0x9e>
 800cdc0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cdc2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cdc6:	6013      	str	r3, [r2, #0]
 800cdc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cdcc:	4323      	orrs	r3, r4
 800cdce:	f000 855a 	beq.w	800d886 <_dtoa_r+0xb3e>
 800cdd2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cdd4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d034 <_dtoa_r+0x2ec>
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	f000 855c 	beq.w	800d896 <_dtoa_r+0xb4e>
 800cdde:	f10a 0303 	add.w	r3, sl, #3
 800cde2:	f000 bd56 	b.w	800d892 <_dtoa_r+0xb4a>
 800cde6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cdea:	2200      	movs	r2, #0
 800cdec:	ec51 0b17 	vmov	r0, r1, d7
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800cdf6:	f7f3 fe8f 	bl	8000b18 <__aeabi_dcmpeq>
 800cdfa:	4680      	mov	r8, r0
 800cdfc:	b158      	cbz	r0, 800ce16 <_dtoa_r+0xce>
 800cdfe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ce00:	2301      	movs	r3, #1
 800ce02:	6013      	str	r3, [r2, #0]
 800ce04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce06:	b113      	cbz	r3, 800ce0e <_dtoa_r+0xc6>
 800ce08:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ce0a:	4b86      	ldr	r3, [pc, #536]	@ (800d024 <_dtoa_r+0x2dc>)
 800ce0c:	6013      	str	r3, [r2, #0]
 800ce0e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d038 <_dtoa_r+0x2f0>
 800ce12:	f000 bd40 	b.w	800d896 <_dtoa_r+0xb4e>
 800ce16:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ce1a:	aa14      	add	r2, sp, #80	@ 0x50
 800ce1c:	a915      	add	r1, sp, #84	@ 0x54
 800ce1e:	4648      	mov	r0, r9
 800ce20:	f001 fa3e 	bl	800e2a0 <__d2b>
 800ce24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ce28:	9002      	str	r0, [sp, #8]
 800ce2a:	2e00      	cmp	r6, #0
 800ce2c:	d078      	beq.n	800cf20 <_dtoa_r+0x1d8>
 800ce2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce30:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ce34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ce3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ce40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ce44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ce48:	4619      	mov	r1, r3
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	4b76      	ldr	r3, [pc, #472]	@ (800d028 <_dtoa_r+0x2e0>)
 800ce4e:	f7f3 fa43 	bl	80002d8 <__aeabi_dsub>
 800ce52:	a36b      	add	r3, pc, #428	@ (adr r3, 800d000 <_dtoa_r+0x2b8>)
 800ce54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce58:	f7f3 fbf6 	bl	8000648 <__aeabi_dmul>
 800ce5c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d008 <_dtoa_r+0x2c0>)
 800ce5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce62:	f7f3 fa3b 	bl	80002dc <__adddf3>
 800ce66:	4604      	mov	r4, r0
 800ce68:	4630      	mov	r0, r6
 800ce6a:	460d      	mov	r5, r1
 800ce6c:	f7f3 fb82 	bl	8000574 <__aeabi_i2d>
 800ce70:	a367      	add	r3, pc, #412	@ (adr r3, 800d010 <_dtoa_r+0x2c8>)
 800ce72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce76:	f7f3 fbe7 	bl	8000648 <__aeabi_dmul>
 800ce7a:	4602      	mov	r2, r0
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	4620      	mov	r0, r4
 800ce80:	4629      	mov	r1, r5
 800ce82:	f7f3 fa2b 	bl	80002dc <__adddf3>
 800ce86:	4604      	mov	r4, r0
 800ce88:	460d      	mov	r5, r1
 800ce8a:	f7f3 fe8d 	bl	8000ba8 <__aeabi_d2iz>
 800ce8e:	2200      	movs	r2, #0
 800ce90:	4607      	mov	r7, r0
 800ce92:	2300      	movs	r3, #0
 800ce94:	4620      	mov	r0, r4
 800ce96:	4629      	mov	r1, r5
 800ce98:	f7f3 fe48 	bl	8000b2c <__aeabi_dcmplt>
 800ce9c:	b140      	cbz	r0, 800ceb0 <_dtoa_r+0x168>
 800ce9e:	4638      	mov	r0, r7
 800cea0:	f7f3 fb68 	bl	8000574 <__aeabi_i2d>
 800cea4:	4622      	mov	r2, r4
 800cea6:	462b      	mov	r3, r5
 800cea8:	f7f3 fe36 	bl	8000b18 <__aeabi_dcmpeq>
 800ceac:	b900      	cbnz	r0, 800ceb0 <_dtoa_r+0x168>
 800ceae:	3f01      	subs	r7, #1
 800ceb0:	2f16      	cmp	r7, #22
 800ceb2:	d852      	bhi.n	800cf5a <_dtoa_r+0x212>
 800ceb4:	4b5d      	ldr	r3, [pc, #372]	@ (800d02c <_dtoa_r+0x2e4>)
 800ceb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ceba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cebe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cec2:	f7f3 fe33 	bl	8000b2c <__aeabi_dcmplt>
 800cec6:	2800      	cmp	r0, #0
 800cec8:	d049      	beq.n	800cf5e <_dtoa_r+0x216>
 800ceca:	3f01      	subs	r7, #1
 800cecc:	2300      	movs	r3, #0
 800cece:	9310      	str	r3, [sp, #64]	@ 0x40
 800ced0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ced2:	1b9b      	subs	r3, r3, r6
 800ced4:	1e5a      	subs	r2, r3, #1
 800ced6:	bf45      	ittet	mi
 800ced8:	f1c3 0301 	rsbmi	r3, r3, #1
 800cedc:	9300      	strmi	r3, [sp, #0]
 800cede:	2300      	movpl	r3, #0
 800cee0:	2300      	movmi	r3, #0
 800cee2:	9206      	str	r2, [sp, #24]
 800cee4:	bf54      	ite	pl
 800cee6:	9300      	strpl	r3, [sp, #0]
 800cee8:	9306      	strmi	r3, [sp, #24]
 800ceea:	2f00      	cmp	r7, #0
 800ceec:	db39      	blt.n	800cf62 <_dtoa_r+0x21a>
 800ceee:	9b06      	ldr	r3, [sp, #24]
 800cef0:	970d      	str	r7, [sp, #52]	@ 0x34
 800cef2:	443b      	add	r3, r7
 800cef4:	9306      	str	r3, [sp, #24]
 800cef6:	2300      	movs	r3, #0
 800cef8:	9308      	str	r3, [sp, #32]
 800cefa:	9b07      	ldr	r3, [sp, #28]
 800cefc:	2b09      	cmp	r3, #9
 800cefe:	d863      	bhi.n	800cfc8 <_dtoa_r+0x280>
 800cf00:	2b05      	cmp	r3, #5
 800cf02:	bfc4      	itt	gt
 800cf04:	3b04      	subgt	r3, #4
 800cf06:	9307      	strgt	r3, [sp, #28]
 800cf08:	9b07      	ldr	r3, [sp, #28]
 800cf0a:	f1a3 0302 	sub.w	r3, r3, #2
 800cf0e:	bfcc      	ite	gt
 800cf10:	2400      	movgt	r4, #0
 800cf12:	2401      	movle	r4, #1
 800cf14:	2b03      	cmp	r3, #3
 800cf16:	d863      	bhi.n	800cfe0 <_dtoa_r+0x298>
 800cf18:	e8df f003 	tbb	[pc, r3]
 800cf1c:	2b375452 	.word	0x2b375452
 800cf20:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cf24:	441e      	add	r6, r3
 800cf26:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cf2a:	2b20      	cmp	r3, #32
 800cf2c:	bfc1      	itttt	gt
 800cf2e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cf32:	409f      	lslgt	r7, r3
 800cf34:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cf38:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cf3c:	bfd6      	itet	le
 800cf3e:	f1c3 0320 	rsble	r3, r3, #32
 800cf42:	ea47 0003 	orrgt.w	r0, r7, r3
 800cf46:	fa04 f003 	lslle.w	r0, r4, r3
 800cf4a:	f7f3 fb03 	bl	8000554 <__aeabi_ui2d>
 800cf4e:	2201      	movs	r2, #1
 800cf50:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cf54:	3e01      	subs	r6, #1
 800cf56:	9212      	str	r2, [sp, #72]	@ 0x48
 800cf58:	e776      	b.n	800ce48 <_dtoa_r+0x100>
 800cf5a:	2301      	movs	r3, #1
 800cf5c:	e7b7      	b.n	800cece <_dtoa_r+0x186>
 800cf5e:	9010      	str	r0, [sp, #64]	@ 0x40
 800cf60:	e7b6      	b.n	800ced0 <_dtoa_r+0x188>
 800cf62:	9b00      	ldr	r3, [sp, #0]
 800cf64:	1bdb      	subs	r3, r3, r7
 800cf66:	9300      	str	r3, [sp, #0]
 800cf68:	427b      	negs	r3, r7
 800cf6a:	9308      	str	r3, [sp, #32]
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	930d      	str	r3, [sp, #52]	@ 0x34
 800cf70:	e7c3      	b.n	800cefa <_dtoa_r+0x1b2>
 800cf72:	2301      	movs	r3, #1
 800cf74:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cf78:	eb07 0b03 	add.w	fp, r7, r3
 800cf7c:	f10b 0301 	add.w	r3, fp, #1
 800cf80:	2b01      	cmp	r3, #1
 800cf82:	9303      	str	r3, [sp, #12]
 800cf84:	bfb8      	it	lt
 800cf86:	2301      	movlt	r3, #1
 800cf88:	e006      	b.n	800cf98 <_dtoa_r+0x250>
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	dd28      	ble.n	800cfe6 <_dtoa_r+0x29e>
 800cf94:	469b      	mov	fp, r3
 800cf96:	9303      	str	r3, [sp, #12]
 800cf98:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cf9c:	2100      	movs	r1, #0
 800cf9e:	2204      	movs	r2, #4
 800cfa0:	f102 0514 	add.w	r5, r2, #20
 800cfa4:	429d      	cmp	r5, r3
 800cfa6:	d926      	bls.n	800cff6 <_dtoa_r+0x2ae>
 800cfa8:	6041      	str	r1, [r0, #4]
 800cfaa:	4648      	mov	r0, r9
 800cfac:	f000 fd9c 	bl	800dae8 <_Balloc>
 800cfb0:	4682      	mov	sl, r0
 800cfb2:	2800      	cmp	r0, #0
 800cfb4:	d142      	bne.n	800d03c <_dtoa_r+0x2f4>
 800cfb6:	4b1e      	ldr	r3, [pc, #120]	@ (800d030 <_dtoa_r+0x2e8>)
 800cfb8:	4602      	mov	r2, r0
 800cfba:	f240 11af 	movw	r1, #431	@ 0x1af
 800cfbe:	e6da      	b.n	800cd76 <_dtoa_r+0x2e>
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	e7e3      	b.n	800cf8c <_dtoa_r+0x244>
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	e7d5      	b.n	800cf74 <_dtoa_r+0x22c>
 800cfc8:	2401      	movs	r4, #1
 800cfca:	2300      	movs	r3, #0
 800cfcc:	9307      	str	r3, [sp, #28]
 800cfce:	9409      	str	r4, [sp, #36]	@ 0x24
 800cfd0:	f04f 3bff 	mov.w	fp, #4294967295
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	f8cd b00c 	str.w	fp, [sp, #12]
 800cfda:	2312      	movs	r3, #18
 800cfdc:	920c      	str	r2, [sp, #48]	@ 0x30
 800cfde:	e7db      	b.n	800cf98 <_dtoa_r+0x250>
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfe4:	e7f4      	b.n	800cfd0 <_dtoa_r+0x288>
 800cfe6:	f04f 0b01 	mov.w	fp, #1
 800cfea:	f8cd b00c 	str.w	fp, [sp, #12]
 800cfee:	465b      	mov	r3, fp
 800cff0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800cff4:	e7d0      	b.n	800cf98 <_dtoa_r+0x250>
 800cff6:	3101      	adds	r1, #1
 800cff8:	0052      	lsls	r2, r2, #1
 800cffa:	e7d1      	b.n	800cfa0 <_dtoa_r+0x258>
 800cffc:	f3af 8000 	nop.w
 800d000:	636f4361 	.word	0x636f4361
 800d004:	3fd287a7 	.word	0x3fd287a7
 800d008:	8b60c8b3 	.word	0x8b60c8b3
 800d00c:	3fc68a28 	.word	0x3fc68a28
 800d010:	509f79fb 	.word	0x509f79fb
 800d014:	3fd34413 	.word	0x3fd34413
 800d018:	0801062e 	.word	0x0801062e
 800d01c:	08010645 	.word	0x08010645
 800d020:	7ff00000 	.word	0x7ff00000
 800d024:	080105f9 	.word	0x080105f9
 800d028:	3ff80000 	.word	0x3ff80000
 800d02c:	080107f8 	.word	0x080107f8
 800d030:	0801069d 	.word	0x0801069d
 800d034:	0801062a 	.word	0x0801062a
 800d038:	080105f8 	.word	0x080105f8
 800d03c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d040:	6018      	str	r0, [r3, #0]
 800d042:	9b03      	ldr	r3, [sp, #12]
 800d044:	2b0e      	cmp	r3, #14
 800d046:	f200 80a1 	bhi.w	800d18c <_dtoa_r+0x444>
 800d04a:	2c00      	cmp	r4, #0
 800d04c:	f000 809e 	beq.w	800d18c <_dtoa_r+0x444>
 800d050:	2f00      	cmp	r7, #0
 800d052:	dd33      	ble.n	800d0bc <_dtoa_r+0x374>
 800d054:	4b9c      	ldr	r3, [pc, #624]	@ (800d2c8 <_dtoa_r+0x580>)
 800d056:	f007 020f 	and.w	r2, r7, #15
 800d05a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d05e:	ed93 7b00 	vldr	d7, [r3]
 800d062:	05f8      	lsls	r0, r7, #23
 800d064:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d068:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d06c:	d516      	bpl.n	800d09c <_dtoa_r+0x354>
 800d06e:	4b97      	ldr	r3, [pc, #604]	@ (800d2cc <_dtoa_r+0x584>)
 800d070:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d074:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d078:	f7f3 fc10 	bl	800089c <__aeabi_ddiv>
 800d07c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d080:	f004 040f 	and.w	r4, r4, #15
 800d084:	2603      	movs	r6, #3
 800d086:	4d91      	ldr	r5, [pc, #580]	@ (800d2cc <_dtoa_r+0x584>)
 800d088:	b954      	cbnz	r4, 800d0a0 <_dtoa_r+0x358>
 800d08a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d08e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d092:	f7f3 fc03 	bl	800089c <__aeabi_ddiv>
 800d096:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d09a:	e028      	b.n	800d0ee <_dtoa_r+0x3a6>
 800d09c:	2602      	movs	r6, #2
 800d09e:	e7f2      	b.n	800d086 <_dtoa_r+0x33e>
 800d0a0:	07e1      	lsls	r1, r4, #31
 800d0a2:	d508      	bpl.n	800d0b6 <_dtoa_r+0x36e>
 800d0a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d0a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d0ac:	f7f3 facc 	bl	8000648 <__aeabi_dmul>
 800d0b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d0b4:	3601      	adds	r6, #1
 800d0b6:	1064      	asrs	r4, r4, #1
 800d0b8:	3508      	adds	r5, #8
 800d0ba:	e7e5      	b.n	800d088 <_dtoa_r+0x340>
 800d0bc:	f000 80af 	beq.w	800d21e <_dtoa_r+0x4d6>
 800d0c0:	427c      	negs	r4, r7
 800d0c2:	4b81      	ldr	r3, [pc, #516]	@ (800d2c8 <_dtoa_r+0x580>)
 800d0c4:	4d81      	ldr	r5, [pc, #516]	@ (800d2cc <_dtoa_r+0x584>)
 800d0c6:	f004 020f 	and.w	r2, r4, #15
 800d0ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d0d6:	f7f3 fab7 	bl	8000648 <__aeabi_dmul>
 800d0da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d0de:	1124      	asrs	r4, r4, #4
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	2602      	movs	r6, #2
 800d0e4:	2c00      	cmp	r4, #0
 800d0e6:	f040 808f 	bne.w	800d208 <_dtoa_r+0x4c0>
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d1d3      	bne.n	800d096 <_dtoa_r+0x34e>
 800d0ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d0f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	f000 8094 	beq.w	800d222 <_dtoa_r+0x4da>
 800d0fa:	4b75      	ldr	r3, [pc, #468]	@ (800d2d0 <_dtoa_r+0x588>)
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	4620      	mov	r0, r4
 800d100:	4629      	mov	r1, r5
 800d102:	f7f3 fd13 	bl	8000b2c <__aeabi_dcmplt>
 800d106:	2800      	cmp	r0, #0
 800d108:	f000 808b 	beq.w	800d222 <_dtoa_r+0x4da>
 800d10c:	9b03      	ldr	r3, [sp, #12]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	f000 8087 	beq.w	800d222 <_dtoa_r+0x4da>
 800d114:	f1bb 0f00 	cmp.w	fp, #0
 800d118:	dd34      	ble.n	800d184 <_dtoa_r+0x43c>
 800d11a:	4620      	mov	r0, r4
 800d11c:	4b6d      	ldr	r3, [pc, #436]	@ (800d2d4 <_dtoa_r+0x58c>)
 800d11e:	2200      	movs	r2, #0
 800d120:	4629      	mov	r1, r5
 800d122:	f7f3 fa91 	bl	8000648 <__aeabi_dmul>
 800d126:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d12a:	f107 38ff 	add.w	r8, r7, #4294967295
 800d12e:	3601      	adds	r6, #1
 800d130:	465c      	mov	r4, fp
 800d132:	4630      	mov	r0, r6
 800d134:	f7f3 fa1e 	bl	8000574 <__aeabi_i2d>
 800d138:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d13c:	f7f3 fa84 	bl	8000648 <__aeabi_dmul>
 800d140:	4b65      	ldr	r3, [pc, #404]	@ (800d2d8 <_dtoa_r+0x590>)
 800d142:	2200      	movs	r2, #0
 800d144:	f7f3 f8ca 	bl	80002dc <__adddf3>
 800d148:	4605      	mov	r5, r0
 800d14a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d14e:	2c00      	cmp	r4, #0
 800d150:	d16a      	bne.n	800d228 <_dtoa_r+0x4e0>
 800d152:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d156:	4b61      	ldr	r3, [pc, #388]	@ (800d2dc <_dtoa_r+0x594>)
 800d158:	2200      	movs	r2, #0
 800d15a:	f7f3 f8bd 	bl	80002d8 <__aeabi_dsub>
 800d15e:	4602      	mov	r2, r0
 800d160:	460b      	mov	r3, r1
 800d162:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d166:	462a      	mov	r2, r5
 800d168:	4633      	mov	r3, r6
 800d16a:	f7f3 fcfd 	bl	8000b68 <__aeabi_dcmpgt>
 800d16e:	2800      	cmp	r0, #0
 800d170:	f040 8298 	bne.w	800d6a4 <_dtoa_r+0x95c>
 800d174:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d178:	462a      	mov	r2, r5
 800d17a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d17e:	f7f3 fcd5 	bl	8000b2c <__aeabi_dcmplt>
 800d182:	bb38      	cbnz	r0, 800d1d4 <_dtoa_r+0x48c>
 800d184:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d188:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d18c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d18e:	2b00      	cmp	r3, #0
 800d190:	f2c0 8157 	blt.w	800d442 <_dtoa_r+0x6fa>
 800d194:	2f0e      	cmp	r7, #14
 800d196:	f300 8154 	bgt.w	800d442 <_dtoa_r+0x6fa>
 800d19a:	4b4b      	ldr	r3, [pc, #300]	@ (800d2c8 <_dtoa_r+0x580>)
 800d19c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d1a0:	ed93 7b00 	vldr	d7, [r3]
 800d1a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	ed8d 7b00 	vstr	d7, [sp]
 800d1ac:	f280 80e5 	bge.w	800d37a <_dtoa_r+0x632>
 800d1b0:	9b03      	ldr	r3, [sp, #12]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	f300 80e1 	bgt.w	800d37a <_dtoa_r+0x632>
 800d1b8:	d10c      	bne.n	800d1d4 <_dtoa_r+0x48c>
 800d1ba:	4b48      	ldr	r3, [pc, #288]	@ (800d2dc <_dtoa_r+0x594>)
 800d1bc:	2200      	movs	r2, #0
 800d1be:	ec51 0b17 	vmov	r0, r1, d7
 800d1c2:	f7f3 fa41 	bl	8000648 <__aeabi_dmul>
 800d1c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1ca:	f7f3 fcc3 	bl	8000b54 <__aeabi_dcmpge>
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	f000 8266 	beq.w	800d6a0 <_dtoa_r+0x958>
 800d1d4:	2400      	movs	r4, #0
 800d1d6:	4625      	mov	r5, r4
 800d1d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d1da:	4656      	mov	r6, sl
 800d1dc:	ea6f 0803 	mvn.w	r8, r3
 800d1e0:	2700      	movs	r7, #0
 800d1e2:	4621      	mov	r1, r4
 800d1e4:	4648      	mov	r0, r9
 800d1e6:	f000 fcbf 	bl	800db68 <_Bfree>
 800d1ea:	2d00      	cmp	r5, #0
 800d1ec:	f000 80bd 	beq.w	800d36a <_dtoa_r+0x622>
 800d1f0:	b12f      	cbz	r7, 800d1fe <_dtoa_r+0x4b6>
 800d1f2:	42af      	cmp	r7, r5
 800d1f4:	d003      	beq.n	800d1fe <_dtoa_r+0x4b6>
 800d1f6:	4639      	mov	r1, r7
 800d1f8:	4648      	mov	r0, r9
 800d1fa:	f000 fcb5 	bl	800db68 <_Bfree>
 800d1fe:	4629      	mov	r1, r5
 800d200:	4648      	mov	r0, r9
 800d202:	f000 fcb1 	bl	800db68 <_Bfree>
 800d206:	e0b0      	b.n	800d36a <_dtoa_r+0x622>
 800d208:	07e2      	lsls	r2, r4, #31
 800d20a:	d505      	bpl.n	800d218 <_dtoa_r+0x4d0>
 800d20c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d210:	f7f3 fa1a 	bl	8000648 <__aeabi_dmul>
 800d214:	3601      	adds	r6, #1
 800d216:	2301      	movs	r3, #1
 800d218:	1064      	asrs	r4, r4, #1
 800d21a:	3508      	adds	r5, #8
 800d21c:	e762      	b.n	800d0e4 <_dtoa_r+0x39c>
 800d21e:	2602      	movs	r6, #2
 800d220:	e765      	b.n	800d0ee <_dtoa_r+0x3a6>
 800d222:	9c03      	ldr	r4, [sp, #12]
 800d224:	46b8      	mov	r8, r7
 800d226:	e784      	b.n	800d132 <_dtoa_r+0x3ea>
 800d228:	4b27      	ldr	r3, [pc, #156]	@ (800d2c8 <_dtoa_r+0x580>)
 800d22a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d22c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d230:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d234:	4454      	add	r4, sl
 800d236:	2900      	cmp	r1, #0
 800d238:	d054      	beq.n	800d2e4 <_dtoa_r+0x59c>
 800d23a:	4929      	ldr	r1, [pc, #164]	@ (800d2e0 <_dtoa_r+0x598>)
 800d23c:	2000      	movs	r0, #0
 800d23e:	f7f3 fb2d 	bl	800089c <__aeabi_ddiv>
 800d242:	4633      	mov	r3, r6
 800d244:	462a      	mov	r2, r5
 800d246:	f7f3 f847 	bl	80002d8 <__aeabi_dsub>
 800d24a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d24e:	4656      	mov	r6, sl
 800d250:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d254:	f7f3 fca8 	bl	8000ba8 <__aeabi_d2iz>
 800d258:	4605      	mov	r5, r0
 800d25a:	f7f3 f98b 	bl	8000574 <__aeabi_i2d>
 800d25e:	4602      	mov	r2, r0
 800d260:	460b      	mov	r3, r1
 800d262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d266:	f7f3 f837 	bl	80002d8 <__aeabi_dsub>
 800d26a:	3530      	adds	r5, #48	@ 0x30
 800d26c:	4602      	mov	r2, r0
 800d26e:	460b      	mov	r3, r1
 800d270:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d274:	f806 5b01 	strb.w	r5, [r6], #1
 800d278:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d27c:	f7f3 fc56 	bl	8000b2c <__aeabi_dcmplt>
 800d280:	2800      	cmp	r0, #0
 800d282:	d172      	bne.n	800d36a <_dtoa_r+0x622>
 800d284:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d288:	4911      	ldr	r1, [pc, #68]	@ (800d2d0 <_dtoa_r+0x588>)
 800d28a:	2000      	movs	r0, #0
 800d28c:	f7f3 f824 	bl	80002d8 <__aeabi_dsub>
 800d290:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d294:	f7f3 fc4a 	bl	8000b2c <__aeabi_dcmplt>
 800d298:	2800      	cmp	r0, #0
 800d29a:	f040 80b4 	bne.w	800d406 <_dtoa_r+0x6be>
 800d29e:	42a6      	cmp	r6, r4
 800d2a0:	f43f af70 	beq.w	800d184 <_dtoa_r+0x43c>
 800d2a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d2a8:	4b0a      	ldr	r3, [pc, #40]	@ (800d2d4 <_dtoa_r+0x58c>)
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	f7f3 f9cc 	bl	8000648 <__aeabi_dmul>
 800d2b0:	4b08      	ldr	r3, [pc, #32]	@ (800d2d4 <_dtoa_r+0x58c>)
 800d2b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d2bc:	f7f3 f9c4 	bl	8000648 <__aeabi_dmul>
 800d2c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2c4:	e7c4      	b.n	800d250 <_dtoa_r+0x508>
 800d2c6:	bf00      	nop
 800d2c8:	080107f8 	.word	0x080107f8
 800d2cc:	080107d0 	.word	0x080107d0
 800d2d0:	3ff00000 	.word	0x3ff00000
 800d2d4:	40240000 	.word	0x40240000
 800d2d8:	401c0000 	.word	0x401c0000
 800d2dc:	40140000 	.word	0x40140000
 800d2e0:	3fe00000 	.word	0x3fe00000
 800d2e4:	4631      	mov	r1, r6
 800d2e6:	4628      	mov	r0, r5
 800d2e8:	f7f3 f9ae 	bl	8000648 <__aeabi_dmul>
 800d2ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d2f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d2f2:	4656      	mov	r6, sl
 800d2f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d2f8:	f7f3 fc56 	bl	8000ba8 <__aeabi_d2iz>
 800d2fc:	4605      	mov	r5, r0
 800d2fe:	f7f3 f939 	bl	8000574 <__aeabi_i2d>
 800d302:	4602      	mov	r2, r0
 800d304:	460b      	mov	r3, r1
 800d306:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d30a:	f7f2 ffe5 	bl	80002d8 <__aeabi_dsub>
 800d30e:	3530      	adds	r5, #48	@ 0x30
 800d310:	f806 5b01 	strb.w	r5, [r6], #1
 800d314:	4602      	mov	r2, r0
 800d316:	460b      	mov	r3, r1
 800d318:	42a6      	cmp	r6, r4
 800d31a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d31e:	f04f 0200 	mov.w	r2, #0
 800d322:	d124      	bne.n	800d36e <_dtoa_r+0x626>
 800d324:	4baf      	ldr	r3, [pc, #700]	@ (800d5e4 <_dtoa_r+0x89c>)
 800d326:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d32a:	f7f2 ffd7 	bl	80002dc <__adddf3>
 800d32e:	4602      	mov	r2, r0
 800d330:	460b      	mov	r3, r1
 800d332:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d336:	f7f3 fc17 	bl	8000b68 <__aeabi_dcmpgt>
 800d33a:	2800      	cmp	r0, #0
 800d33c:	d163      	bne.n	800d406 <_dtoa_r+0x6be>
 800d33e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d342:	49a8      	ldr	r1, [pc, #672]	@ (800d5e4 <_dtoa_r+0x89c>)
 800d344:	2000      	movs	r0, #0
 800d346:	f7f2 ffc7 	bl	80002d8 <__aeabi_dsub>
 800d34a:	4602      	mov	r2, r0
 800d34c:	460b      	mov	r3, r1
 800d34e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d352:	f7f3 fbeb 	bl	8000b2c <__aeabi_dcmplt>
 800d356:	2800      	cmp	r0, #0
 800d358:	f43f af14 	beq.w	800d184 <_dtoa_r+0x43c>
 800d35c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d35e:	1e73      	subs	r3, r6, #1
 800d360:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d362:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d366:	2b30      	cmp	r3, #48	@ 0x30
 800d368:	d0f8      	beq.n	800d35c <_dtoa_r+0x614>
 800d36a:	4647      	mov	r7, r8
 800d36c:	e03b      	b.n	800d3e6 <_dtoa_r+0x69e>
 800d36e:	4b9e      	ldr	r3, [pc, #632]	@ (800d5e8 <_dtoa_r+0x8a0>)
 800d370:	f7f3 f96a 	bl	8000648 <__aeabi_dmul>
 800d374:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d378:	e7bc      	b.n	800d2f4 <_dtoa_r+0x5ac>
 800d37a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d37e:	4656      	mov	r6, sl
 800d380:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d384:	4620      	mov	r0, r4
 800d386:	4629      	mov	r1, r5
 800d388:	f7f3 fa88 	bl	800089c <__aeabi_ddiv>
 800d38c:	f7f3 fc0c 	bl	8000ba8 <__aeabi_d2iz>
 800d390:	4680      	mov	r8, r0
 800d392:	f7f3 f8ef 	bl	8000574 <__aeabi_i2d>
 800d396:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d39a:	f7f3 f955 	bl	8000648 <__aeabi_dmul>
 800d39e:	4602      	mov	r2, r0
 800d3a0:	460b      	mov	r3, r1
 800d3a2:	4620      	mov	r0, r4
 800d3a4:	4629      	mov	r1, r5
 800d3a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d3aa:	f7f2 ff95 	bl	80002d8 <__aeabi_dsub>
 800d3ae:	f806 4b01 	strb.w	r4, [r6], #1
 800d3b2:	9d03      	ldr	r5, [sp, #12]
 800d3b4:	eba6 040a 	sub.w	r4, r6, sl
 800d3b8:	42a5      	cmp	r5, r4
 800d3ba:	4602      	mov	r2, r0
 800d3bc:	460b      	mov	r3, r1
 800d3be:	d133      	bne.n	800d428 <_dtoa_r+0x6e0>
 800d3c0:	f7f2 ff8c 	bl	80002dc <__adddf3>
 800d3c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d3c8:	4604      	mov	r4, r0
 800d3ca:	460d      	mov	r5, r1
 800d3cc:	f7f3 fbcc 	bl	8000b68 <__aeabi_dcmpgt>
 800d3d0:	b9c0      	cbnz	r0, 800d404 <_dtoa_r+0x6bc>
 800d3d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d3d6:	4620      	mov	r0, r4
 800d3d8:	4629      	mov	r1, r5
 800d3da:	f7f3 fb9d 	bl	8000b18 <__aeabi_dcmpeq>
 800d3de:	b110      	cbz	r0, 800d3e6 <_dtoa_r+0x69e>
 800d3e0:	f018 0f01 	tst.w	r8, #1
 800d3e4:	d10e      	bne.n	800d404 <_dtoa_r+0x6bc>
 800d3e6:	9902      	ldr	r1, [sp, #8]
 800d3e8:	4648      	mov	r0, r9
 800d3ea:	f000 fbbd 	bl	800db68 <_Bfree>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	7033      	strb	r3, [r6, #0]
 800d3f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d3f4:	3701      	adds	r7, #1
 800d3f6:	601f      	str	r7, [r3, #0]
 800d3f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	f000 824b 	beq.w	800d896 <_dtoa_r+0xb4e>
 800d400:	601e      	str	r6, [r3, #0]
 800d402:	e248      	b.n	800d896 <_dtoa_r+0xb4e>
 800d404:	46b8      	mov	r8, r7
 800d406:	4633      	mov	r3, r6
 800d408:	461e      	mov	r6, r3
 800d40a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d40e:	2a39      	cmp	r2, #57	@ 0x39
 800d410:	d106      	bne.n	800d420 <_dtoa_r+0x6d8>
 800d412:	459a      	cmp	sl, r3
 800d414:	d1f8      	bne.n	800d408 <_dtoa_r+0x6c0>
 800d416:	2230      	movs	r2, #48	@ 0x30
 800d418:	f108 0801 	add.w	r8, r8, #1
 800d41c:	f88a 2000 	strb.w	r2, [sl]
 800d420:	781a      	ldrb	r2, [r3, #0]
 800d422:	3201      	adds	r2, #1
 800d424:	701a      	strb	r2, [r3, #0]
 800d426:	e7a0      	b.n	800d36a <_dtoa_r+0x622>
 800d428:	4b6f      	ldr	r3, [pc, #444]	@ (800d5e8 <_dtoa_r+0x8a0>)
 800d42a:	2200      	movs	r2, #0
 800d42c:	f7f3 f90c 	bl	8000648 <__aeabi_dmul>
 800d430:	2200      	movs	r2, #0
 800d432:	2300      	movs	r3, #0
 800d434:	4604      	mov	r4, r0
 800d436:	460d      	mov	r5, r1
 800d438:	f7f3 fb6e 	bl	8000b18 <__aeabi_dcmpeq>
 800d43c:	2800      	cmp	r0, #0
 800d43e:	d09f      	beq.n	800d380 <_dtoa_r+0x638>
 800d440:	e7d1      	b.n	800d3e6 <_dtoa_r+0x69e>
 800d442:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d444:	2a00      	cmp	r2, #0
 800d446:	f000 80ea 	beq.w	800d61e <_dtoa_r+0x8d6>
 800d44a:	9a07      	ldr	r2, [sp, #28]
 800d44c:	2a01      	cmp	r2, #1
 800d44e:	f300 80cd 	bgt.w	800d5ec <_dtoa_r+0x8a4>
 800d452:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d454:	2a00      	cmp	r2, #0
 800d456:	f000 80c1 	beq.w	800d5dc <_dtoa_r+0x894>
 800d45a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d45e:	9c08      	ldr	r4, [sp, #32]
 800d460:	9e00      	ldr	r6, [sp, #0]
 800d462:	9a00      	ldr	r2, [sp, #0]
 800d464:	441a      	add	r2, r3
 800d466:	9200      	str	r2, [sp, #0]
 800d468:	9a06      	ldr	r2, [sp, #24]
 800d46a:	2101      	movs	r1, #1
 800d46c:	441a      	add	r2, r3
 800d46e:	4648      	mov	r0, r9
 800d470:	9206      	str	r2, [sp, #24]
 800d472:	f000 fc77 	bl	800dd64 <__i2b>
 800d476:	4605      	mov	r5, r0
 800d478:	b166      	cbz	r6, 800d494 <_dtoa_r+0x74c>
 800d47a:	9b06      	ldr	r3, [sp, #24]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	dd09      	ble.n	800d494 <_dtoa_r+0x74c>
 800d480:	42b3      	cmp	r3, r6
 800d482:	9a00      	ldr	r2, [sp, #0]
 800d484:	bfa8      	it	ge
 800d486:	4633      	movge	r3, r6
 800d488:	1ad2      	subs	r2, r2, r3
 800d48a:	9200      	str	r2, [sp, #0]
 800d48c:	9a06      	ldr	r2, [sp, #24]
 800d48e:	1af6      	subs	r6, r6, r3
 800d490:	1ad3      	subs	r3, r2, r3
 800d492:	9306      	str	r3, [sp, #24]
 800d494:	9b08      	ldr	r3, [sp, #32]
 800d496:	b30b      	cbz	r3, 800d4dc <_dtoa_r+0x794>
 800d498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	f000 80c6 	beq.w	800d62c <_dtoa_r+0x8e4>
 800d4a0:	2c00      	cmp	r4, #0
 800d4a2:	f000 80c0 	beq.w	800d626 <_dtoa_r+0x8de>
 800d4a6:	4629      	mov	r1, r5
 800d4a8:	4622      	mov	r2, r4
 800d4aa:	4648      	mov	r0, r9
 800d4ac:	f000 fd12 	bl	800ded4 <__pow5mult>
 800d4b0:	9a02      	ldr	r2, [sp, #8]
 800d4b2:	4601      	mov	r1, r0
 800d4b4:	4605      	mov	r5, r0
 800d4b6:	4648      	mov	r0, r9
 800d4b8:	f000 fc6a 	bl	800dd90 <__multiply>
 800d4bc:	9902      	ldr	r1, [sp, #8]
 800d4be:	4680      	mov	r8, r0
 800d4c0:	4648      	mov	r0, r9
 800d4c2:	f000 fb51 	bl	800db68 <_Bfree>
 800d4c6:	9b08      	ldr	r3, [sp, #32]
 800d4c8:	1b1b      	subs	r3, r3, r4
 800d4ca:	9308      	str	r3, [sp, #32]
 800d4cc:	f000 80b1 	beq.w	800d632 <_dtoa_r+0x8ea>
 800d4d0:	9a08      	ldr	r2, [sp, #32]
 800d4d2:	4641      	mov	r1, r8
 800d4d4:	4648      	mov	r0, r9
 800d4d6:	f000 fcfd 	bl	800ded4 <__pow5mult>
 800d4da:	9002      	str	r0, [sp, #8]
 800d4dc:	2101      	movs	r1, #1
 800d4de:	4648      	mov	r0, r9
 800d4e0:	f000 fc40 	bl	800dd64 <__i2b>
 800d4e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d4e6:	4604      	mov	r4, r0
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	f000 81d8 	beq.w	800d89e <_dtoa_r+0xb56>
 800d4ee:	461a      	mov	r2, r3
 800d4f0:	4601      	mov	r1, r0
 800d4f2:	4648      	mov	r0, r9
 800d4f4:	f000 fcee 	bl	800ded4 <__pow5mult>
 800d4f8:	9b07      	ldr	r3, [sp, #28]
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	4604      	mov	r4, r0
 800d4fe:	f300 809f 	bgt.w	800d640 <_dtoa_r+0x8f8>
 800d502:	9b04      	ldr	r3, [sp, #16]
 800d504:	2b00      	cmp	r3, #0
 800d506:	f040 8097 	bne.w	800d638 <_dtoa_r+0x8f0>
 800d50a:	9b05      	ldr	r3, [sp, #20]
 800d50c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d510:	2b00      	cmp	r3, #0
 800d512:	f040 8093 	bne.w	800d63c <_dtoa_r+0x8f4>
 800d516:	9b05      	ldr	r3, [sp, #20]
 800d518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d51c:	0d1b      	lsrs	r3, r3, #20
 800d51e:	051b      	lsls	r3, r3, #20
 800d520:	b133      	cbz	r3, 800d530 <_dtoa_r+0x7e8>
 800d522:	9b00      	ldr	r3, [sp, #0]
 800d524:	3301      	adds	r3, #1
 800d526:	9300      	str	r3, [sp, #0]
 800d528:	9b06      	ldr	r3, [sp, #24]
 800d52a:	3301      	adds	r3, #1
 800d52c:	9306      	str	r3, [sp, #24]
 800d52e:	2301      	movs	r3, #1
 800d530:	9308      	str	r3, [sp, #32]
 800d532:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d534:	2b00      	cmp	r3, #0
 800d536:	f000 81b8 	beq.w	800d8aa <_dtoa_r+0xb62>
 800d53a:	6923      	ldr	r3, [r4, #16]
 800d53c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d540:	6918      	ldr	r0, [r3, #16]
 800d542:	f000 fbc3 	bl	800dccc <__hi0bits>
 800d546:	f1c0 0020 	rsb	r0, r0, #32
 800d54a:	9b06      	ldr	r3, [sp, #24]
 800d54c:	4418      	add	r0, r3
 800d54e:	f010 001f 	ands.w	r0, r0, #31
 800d552:	f000 8082 	beq.w	800d65a <_dtoa_r+0x912>
 800d556:	f1c0 0320 	rsb	r3, r0, #32
 800d55a:	2b04      	cmp	r3, #4
 800d55c:	dd73      	ble.n	800d646 <_dtoa_r+0x8fe>
 800d55e:	9b00      	ldr	r3, [sp, #0]
 800d560:	f1c0 001c 	rsb	r0, r0, #28
 800d564:	4403      	add	r3, r0
 800d566:	9300      	str	r3, [sp, #0]
 800d568:	9b06      	ldr	r3, [sp, #24]
 800d56a:	4403      	add	r3, r0
 800d56c:	4406      	add	r6, r0
 800d56e:	9306      	str	r3, [sp, #24]
 800d570:	9b00      	ldr	r3, [sp, #0]
 800d572:	2b00      	cmp	r3, #0
 800d574:	dd05      	ble.n	800d582 <_dtoa_r+0x83a>
 800d576:	9902      	ldr	r1, [sp, #8]
 800d578:	461a      	mov	r2, r3
 800d57a:	4648      	mov	r0, r9
 800d57c:	f000 fd04 	bl	800df88 <__lshift>
 800d580:	9002      	str	r0, [sp, #8]
 800d582:	9b06      	ldr	r3, [sp, #24]
 800d584:	2b00      	cmp	r3, #0
 800d586:	dd05      	ble.n	800d594 <_dtoa_r+0x84c>
 800d588:	4621      	mov	r1, r4
 800d58a:	461a      	mov	r2, r3
 800d58c:	4648      	mov	r0, r9
 800d58e:	f000 fcfb 	bl	800df88 <__lshift>
 800d592:	4604      	mov	r4, r0
 800d594:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d596:	2b00      	cmp	r3, #0
 800d598:	d061      	beq.n	800d65e <_dtoa_r+0x916>
 800d59a:	9802      	ldr	r0, [sp, #8]
 800d59c:	4621      	mov	r1, r4
 800d59e:	f000 fd5f 	bl	800e060 <__mcmp>
 800d5a2:	2800      	cmp	r0, #0
 800d5a4:	da5b      	bge.n	800d65e <_dtoa_r+0x916>
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	9902      	ldr	r1, [sp, #8]
 800d5aa:	220a      	movs	r2, #10
 800d5ac:	4648      	mov	r0, r9
 800d5ae:	f000 fafd 	bl	800dbac <__multadd>
 800d5b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5b4:	9002      	str	r0, [sp, #8]
 800d5b6:	f107 38ff 	add.w	r8, r7, #4294967295
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	f000 8177 	beq.w	800d8ae <_dtoa_r+0xb66>
 800d5c0:	4629      	mov	r1, r5
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	220a      	movs	r2, #10
 800d5c6:	4648      	mov	r0, r9
 800d5c8:	f000 faf0 	bl	800dbac <__multadd>
 800d5cc:	f1bb 0f00 	cmp.w	fp, #0
 800d5d0:	4605      	mov	r5, r0
 800d5d2:	dc6f      	bgt.n	800d6b4 <_dtoa_r+0x96c>
 800d5d4:	9b07      	ldr	r3, [sp, #28]
 800d5d6:	2b02      	cmp	r3, #2
 800d5d8:	dc49      	bgt.n	800d66e <_dtoa_r+0x926>
 800d5da:	e06b      	b.n	800d6b4 <_dtoa_r+0x96c>
 800d5dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d5de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d5e2:	e73c      	b.n	800d45e <_dtoa_r+0x716>
 800d5e4:	3fe00000 	.word	0x3fe00000
 800d5e8:	40240000 	.word	0x40240000
 800d5ec:	9b03      	ldr	r3, [sp, #12]
 800d5ee:	1e5c      	subs	r4, r3, #1
 800d5f0:	9b08      	ldr	r3, [sp, #32]
 800d5f2:	42a3      	cmp	r3, r4
 800d5f4:	db09      	blt.n	800d60a <_dtoa_r+0x8c2>
 800d5f6:	1b1c      	subs	r4, r3, r4
 800d5f8:	9b03      	ldr	r3, [sp, #12]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	f6bf af30 	bge.w	800d460 <_dtoa_r+0x718>
 800d600:	9b00      	ldr	r3, [sp, #0]
 800d602:	9a03      	ldr	r2, [sp, #12]
 800d604:	1a9e      	subs	r6, r3, r2
 800d606:	2300      	movs	r3, #0
 800d608:	e72b      	b.n	800d462 <_dtoa_r+0x71a>
 800d60a:	9b08      	ldr	r3, [sp, #32]
 800d60c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d60e:	9408      	str	r4, [sp, #32]
 800d610:	1ae3      	subs	r3, r4, r3
 800d612:	441a      	add	r2, r3
 800d614:	9e00      	ldr	r6, [sp, #0]
 800d616:	9b03      	ldr	r3, [sp, #12]
 800d618:	920d      	str	r2, [sp, #52]	@ 0x34
 800d61a:	2400      	movs	r4, #0
 800d61c:	e721      	b.n	800d462 <_dtoa_r+0x71a>
 800d61e:	9c08      	ldr	r4, [sp, #32]
 800d620:	9e00      	ldr	r6, [sp, #0]
 800d622:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d624:	e728      	b.n	800d478 <_dtoa_r+0x730>
 800d626:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d62a:	e751      	b.n	800d4d0 <_dtoa_r+0x788>
 800d62c:	9a08      	ldr	r2, [sp, #32]
 800d62e:	9902      	ldr	r1, [sp, #8]
 800d630:	e750      	b.n	800d4d4 <_dtoa_r+0x78c>
 800d632:	f8cd 8008 	str.w	r8, [sp, #8]
 800d636:	e751      	b.n	800d4dc <_dtoa_r+0x794>
 800d638:	2300      	movs	r3, #0
 800d63a:	e779      	b.n	800d530 <_dtoa_r+0x7e8>
 800d63c:	9b04      	ldr	r3, [sp, #16]
 800d63e:	e777      	b.n	800d530 <_dtoa_r+0x7e8>
 800d640:	2300      	movs	r3, #0
 800d642:	9308      	str	r3, [sp, #32]
 800d644:	e779      	b.n	800d53a <_dtoa_r+0x7f2>
 800d646:	d093      	beq.n	800d570 <_dtoa_r+0x828>
 800d648:	9a00      	ldr	r2, [sp, #0]
 800d64a:	331c      	adds	r3, #28
 800d64c:	441a      	add	r2, r3
 800d64e:	9200      	str	r2, [sp, #0]
 800d650:	9a06      	ldr	r2, [sp, #24]
 800d652:	441a      	add	r2, r3
 800d654:	441e      	add	r6, r3
 800d656:	9206      	str	r2, [sp, #24]
 800d658:	e78a      	b.n	800d570 <_dtoa_r+0x828>
 800d65a:	4603      	mov	r3, r0
 800d65c:	e7f4      	b.n	800d648 <_dtoa_r+0x900>
 800d65e:	9b03      	ldr	r3, [sp, #12]
 800d660:	2b00      	cmp	r3, #0
 800d662:	46b8      	mov	r8, r7
 800d664:	dc20      	bgt.n	800d6a8 <_dtoa_r+0x960>
 800d666:	469b      	mov	fp, r3
 800d668:	9b07      	ldr	r3, [sp, #28]
 800d66a:	2b02      	cmp	r3, #2
 800d66c:	dd1e      	ble.n	800d6ac <_dtoa_r+0x964>
 800d66e:	f1bb 0f00 	cmp.w	fp, #0
 800d672:	f47f adb1 	bne.w	800d1d8 <_dtoa_r+0x490>
 800d676:	4621      	mov	r1, r4
 800d678:	465b      	mov	r3, fp
 800d67a:	2205      	movs	r2, #5
 800d67c:	4648      	mov	r0, r9
 800d67e:	f000 fa95 	bl	800dbac <__multadd>
 800d682:	4601      	mov	r1, r0
 800d684:	4604      	mov	r4, r0
 800d686:	9802      	ldr	r0, [sp, #8]
 800d688:	f000 fcea 	bl	800e060 <__mcmp>
 800d68c:	2800      	cmp	r0, #0
 800d68e:	f77f ada3 	ble.w	800d1d8 <_dtoa_r+0x490>
 800d692:	4656      	mov	r6, sl
 800d694:	2331      	movs	r3, #49	@ 0x31
 800d696:	f806 3b01 	strb.w	r3, [r6], #1
 800d69a:	f108 0801 	add.w	r8, r8, #1
 800d69e:	e59f      	b.n	800d1e0 <_dtoa_r+0x498>
 800d6a0:	9c03      	ldr	r4, [sp, #12]
 800d6a2:	46b8      	mov	r8, r7
 800d6a4:	4625      	mov	r5, r4
 800d6a6:	e7f4      	b.n	800d692 <_dtoa_r+0x94a>
 800d6a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d6ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	f000 8101 	beq.w	800d8b6 <_dtoa_r+0xb6e>
 800d6b4:	2e00      	cmp	r6, #0
 800d6b6:	dd05      	ble.n	800d6c4 <_dtoa_r+0x97c>
 800d6b8:	4629      	mov	r1, r5
 800d6ba:	4632      	mov	r2, r6
 800d6bc:	4648      	mov	r0, r9
 800d6be:	f000 fc63 	bl	800df88 <__lshift>
 800d6c2:	4605      	mov	r5, r0
 800d6c4:	9b08      	ldr	r3, [sp, #32]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d05c      	beq.n	800d784 <_dtoa_r+0xa3c>
 800d6ca:	6869      	ldr	r1, [r5, #4]
 800d6cc:	4648      	mov	r0, r9
 800d6ce:	f000 fa0b 	bl	800dae8 <_Balloc>
 800d6d2:	4606      	mov	r6, r0
 800d6d4:	b928      	cbnz	r0, 800d6e2 <_dtoa_r+0x99a>
 800d6d6:	4b82      	ldr	r3, [pc, #520]	@ (800d8e0 <_dtoa_r+0xb98>)
 800d6d8:	4602      	mov	r2, r0
 800d6da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d6de:	f7ff bb4a 	b.w	800cd76 <_dtoa_r+0x2e>
 800d6e2:	692a      	ldr	r2, [r5, #16]
 800d6e4:	3202      	adds	r2, #2
 800d6e6:	0092      	lsls	r2, r2, #2
 800d6e8:	f105 010c 	add.w	r1, r5, #12
 800d6ec:	300c      	adds	r0, #12
 800d6ee:	f7ff fa8e 	bl	800cc0e <memcpy>
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	4631      	mov	r1, r6
 800d6f6:	4648      	mov	r0, r9
 800d6f8:	f000 fc46 	bl	800df88 <__lshift>
 800d6fc:	f10a 0301 	add.w	r3, sl, #1
 800d700:	9300      	str	r3, [sp, #0]
 800d702:	eb0a 030b 	add.w	r3, sl, fp
 800d706:	9308      	str	r3, [sp, #32]
 800d708:	9b04      	ldr	r3, [sp, #16]
 800d70a:	f003 0301 	and.w	r3, r3, #1
 800d70e:	462f      	mov	r7, r5
 800d710:	9306      	str	r3, [sp, #24]
 800d712:	4605      	mov	r5, r0
 800d714:	9b00      	ldr	r3, [sp, #0]
 800d716:	9802      	ldr	r0, [sp, #8]
 800d718:	4621      	mov	r1, r4
 800d71a:	f103 3bff 	add.w	fp, r3, #4294967295
 800d71e:	f7ff fa8b 	bl	800cc38 <quorem>
 800d722:	4603      	mov	r3, r0
 800d724:	3330      	adds	r3, #48	@ 0x30
 800d726:	9003      	str	r0, [sp, #12]
 800d728:	4639      	mov	r1, r7
 800d72a:	9802      	ldr	r0, [sp, #8]
 800d72c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d72e:	f000 fc97 	bl	800e060 <__mcmp>
 800d732:	462a      	mov	r2, r5
 800d734:	9004      	str	r0, [sp, #16]
 800d736:	4621      	mov	r1, r4
 800d738:	4648      	mov	r0, r9
 800d73a:	f000 fcad 	bl	800e098 <__mdiff>
 800d73e:	68c2      	ldr	r2, [r0, #12]
 800d740:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d742:	4606      	mov	r6, r0
 800d744:	bb02      	cbnz	r2, 800d788 <_dtoa_r+0xa40>
 800d746:	4601      	mov	r1, r0
 800d748:	9802      	ldr	r0, [sp, #8]
 800d74a:	f000 fc89 	bl	800e060 <__mcmp>
 800d74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d750:	4602      	mov	r2, r0
 800d752:	4631      	mov	r1, r6
 800d754:	4648      	mov	r0, r9
 800d756:	920c      	str	r2, [sp, #48]	@ 0x30
 800d758:	9309      	str	r3, [sp, #36]	@ 0x24
 800d75a:	f000 fa05 	bl	800db68 <_Bfree>
 800d75e:	9b07      	ldr	r3, [sp, #28]
 800d760:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d762:	9e00      	ldr	r6, [sp, #0]
 800d764:	ea42 0103 	orr.w	r1, r2, r3
 800d768:	9b06      	ldr	r3, [sp, #24]
 800d76a:	4319      	orrs	r1, r3
 800d76c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d76e:	d10d      	bne.n	800d78c <_dtoa_r+0xa44>
 800d770:	2b39      	cmp	r3, #57	@ 0x39
 800d772:	d027      	beq.n	800d7c4 <_dtoa_r+0xa7c>
 800d774:	9a04      	ldr	r2, [sp, #16]
 800d776:	2a00      	cmp	r2, #0
 800d778:	dd01      	ble.n	800d77e <_dtoa_r+0xa36>
 800d77a:	9b03      	ldr	r3, [sp, #12]
 800d77c:	3331      	adds	r3, #49	@ 0x31
 800d77e:	f88b 3000 	strb.w	r3, [fp]
 800d782:	e52e      	b.n	800d1e2 <_dtoa_r+0x49a>
 800d784:	4628      	mov	r0, r5
 800d786:	e7b9      	b.n	800d6fc <_dtoa_r+0x9b4>
 800d788:	2201      	movs	r2, #1
 800d78a:	e7e2      	b.n	800d752 <_dtoa_r+0xa0a>
 800d78c:	9904      	ldr	r1, [sp, #16]
 800d78e:	2900      	cmp	r1, #0
 800d790:	db04      	blt.n	800d79c <_dtoa_r+0xa54>
 800d792:	9807      	ldr	r0, [sp, #28]
 800d794:	4301      	orrs	r1, r0
 800d796:	9806      	ldr	r0, [sp, #24]
 800d798:	4301      	orrs	r1, r0
 800d79a:	d120      	bne.n	800d7de <_dtoa_r+0xa96>
 800d79c:	2a00      	cmp	r2, #0
 800d79e:	ddee      	ble.n	800d77e <_dtoa_r+0xa36>
 800d7a0:	9902      	ldr	r1, [sp, #8]
 800d7a2:	9300      	str	r3, [sp, #0]
 800d7a4:	2201      	movs	r2, #1
 800d7a6:	4648      	mov	r0, r9
 800d7a8:	f000 fbee 	bl	800df88 <__lshift>
 800d7ac:	4621      	mov	r1, r4
 800d7ae:	9002      	str	r0, [sp, #8]
 800d7b0:	f000 fc56 	bl	800e060 <__mcmp>
 800d7b4:	2800      	cmp	r0, #0
 800d7b6:	9b00      	ldr	r3, [sp, #0]
 800d7b8:	dc02      	bgt.n	800d7c0 <_dtoa_r+0xa78>
 800d7ba:	d1e0      	bne.n	800d77e <_dtoa_r+0xa36>
 800d7bc:	07da      	lsls	r2, r3, #31
 800d7be:	d5de      	bpl.n	800d77e <_dtoa_r+0xa36>
 800d7c0:	2b39      	cmp	r3, #57	@ 0x39
 800d7c2:	d1da      	bne.n	800d77a <_dtoa_r+0xa32>
 800d7c4:	2339      	movs	r3, #57	@ 0x39
 800d7c6:	f88b 3000 	strb.w	r3, [fp]
 800d7ca:	4633      	mov	r3, r6
 800d7cc:	461e      	mov	r6, r3
 800d7ce:	3b01      	subs	r3, #1
 800d7d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d7d4:	2a39      	cmp	r2, #57	@ 0x39
 800d7d6:	d04e      	beq.n	800d876 <_dtoa_r+0xb2e>
 800d7d8:	3201      	adds	r2, #1
 800d7da:	701a      	strb	r2, [r3, #0]
 800d7dc:	e501      	b.n	800d1e2 <_dtoa_r+0x49a>
 800d7de:	2a00      	cmp	r2, #0
 800d7e0:	dd03      	ble.n	800d7ea <_dtoa_r+0xaa2>
 800d7e2:	2b39      	cmp	r3, #57	@ 0x39
 800d7e4:	d0ee      	beq.n	800d7c4 <_dtoa_r+0xa7c>
 800d7e6:	3301      	adds	r3, #1
 800d7e8:	e7c9      	b.n	800d77e <_dtoa_r+0xa36>
 800d7ea:	9a00      	ldr	r2, [sp, #0]
 800d7ec:	9908      	ldr	r1, [sp, #32]
 800d7ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d7f2:	428a      	cmp	r2, r1
 800d7f4:	d028      	beq.n	800d848 <_dtoa_r+0xb00>
 800d7f6:	9902      	ldr	r1, [sp, #8]
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	220a      	movs	r2, #10
 800d7fc:	4648      	mov	r0, r9
 800d7fe:	f000 f9d5 	bl	800dbac <__multadd>
 800d802:	42af      	cmp	r7, r5
 800d804:	9002      	str	r0, [sp, #8]
 800d806:	f04f 0300 	mov.w	r3, #0
 800d80a:	f04f 020a 	mov.w	r2, #10
 800d80e:	4639      	mov	r1, r7
 800d810:	4648      	mov	r0, r9
 800d812:	d107      	bne.n	800d824 <_dtoa_r+0xadc>
 800d814:	f000 f9ca 	bl	800dbac <__multadd>
 800d818:	4607      	mov	r7, r0
 800d81a:	4605      	mov	r5, r0
 800d81c:	9b00      	ldr	r3, [sp, #0]
 800d81e:	3301      	adds	r3, #1
 800d820:	9300      	str	r3, [sp, #0]
 800d822:	e777      	b.n	800d714 <_dtoa_r+0x9cc>
 800d824:	f000 f9c2 	bl	800dbac <__multadd>
 800d828:	4629      	mov	r1, r5
 800d82a:	4607      	mov	r7, r0
 800d82c:	2300      	movs	r3, #0
 800d82e:	220a      	movs	r2, #10
 800d830:	4648      	mov	r0, r9
 800d832:	f000 f9bb 	bl	800dbac <__multadd>
 800d836:	4605      	mov	r5, r0
 800d838:	e7f0      	b.n	800d81c <_dtoa_r+0xad4>
 800d83a:	f1bb 0f00 	cmp.w	fp, #0
 800d83e:	bfcc      	ite	gt
 800d840:	465e      	movgt	r6, fp
 800d842:	2601      	movle	r6, #1
 800d844:	4456      	add	r6, sl
 800d846:	2700      	movs	r7, #0
 800d848:	9902      	ldr	r1, [sp, #8]
 800d84a:	9300      	str	r3, [sp, #0]
 800d84c:	2201      	movs	r2, #1
 800d84e:	4648      	mov	r0, r9
 800d850:	f000 fb9a 	bl	800df88 <__lshift>
 800d854:	4621      	mov	r1, r4
 800d856:	9002      	str	r0, [sp, #8]
 800d858:	f000 fc02 	bl	800e060 <__mcmp>
 800d85c:	2800      	cmp	r0, #0
 800d85e:	dcb4      	bgt.n	800d7ca <_dtoa_r+0xa82>
 800d860:	d102      	bne.n	800d868 <_dtoa_r+0xb20>
 800d862:	9b00      	ldr	r3, [sp, #0]
 800d864:	07db      	lsls	r3, r3, #31
 800d866:	d4b0      	bmi.n	800d7ca <_dtoa_r+0xa82>
 800d868:	4633      	mov	r3, r6
 800d86a:	461e      	mov	r6, r3
 800d86c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d870:	2a30      	cmp	r2, #48	@ 0x30
 800d872:	d0fa      	beq.n	800d86a <_dtoa_r+0xb22>
 800d874:	e4b5      	b.n	800d1e2 <_dtoa_r+0x49a>
 800d876:	459a      	cmp	sl, r3
 800d878:	d1a8      	bne.n	800d7cc <_dtoa_r+0xa84>
 800d87a:	2331      	movs	r3, #49	@ 0x31
 800d87c:	f108 0801 	add.w	r8, r8, #1
 800d880:	f88a 3000 	strb.w	r3, [sl]
 800d884:	e4ad      	b.n	800d1e2 <_dtoa_r+0x49a>
 800d886:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d888:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d8e4 <_dtoa_r+0xb9c>
 800d88c:	b11b      	cbz	r3, 800d896 <_dtoa_r+0xb4e>
 800d88e:	f10a 0308 	add.w	r3, sl, #8
 800d892:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d894:	6013      	str	r3, [r2, #0]
 800d896:	4650      	mov	r0, sl
 800d898:	b017      	add	sp, #92	@ 0x5c
 800d89a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d89e:	9b07      	ldr	r3, [sp, #28]
 800d8a0:	2b01      	cmp	r3, #1
 800d8a2:	f77f ae2e 	ble.w	800d502 <_dtoa_r+0x7ba>
 800d8a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d8a8:	9308      	str	r3, [sp, #32]
 800d8aa:	2001      	movs	r0, #1
 800d8ac:	e64d      	b.n	800d54a <_dtoa_r+0x802>
 800d8ae:	f1bb 0f00 	cmp.w	fp, #0
 800d8b2:	f77f aed9 	ble.w	800d668 <_dtoa_r+0x920>
 800d8b6:	4656      	mov	r6, sl
 800d8b8:	9802      	ldr	r0, [sp, #8]
 800d8ba:	4621      	mov	r1, r4
 800d8bc:	f7ff f9bc 	bl	800cc38 <quorem>
 800d8c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d8c4:	f806 3b01 	strb.w	r3, [r6], #1
 800d8c8:	eba6 020a 	sub.w	r2, r6, sl
 800d8cc:	4593      	cmp	fp, r2
 800d8ce:	ddb4      	ble.n	800d83a <_dtoa_r+0xaf2>
 800d8d0:	9902      	ldr	r1, [sp, #8]
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	220a      	movs	r2, #10
 800d8d6:	4648      	mov	r0, r9
 800d8d8:	f000 f968 	bl	800dbac <__multadd>
 800d8dc:	9002      	str	r0, [sp, #8]
 800d8de:	e7eb      	b.n	800d8b8 <_dtoa_r+0xb70>
 800d8e0:	0801069d 	.word	0x0801069d
 800d8e4:	08010621 	.word	0x08010621

0800d8e8 <_free_r>:
 800d8e8:	b538      	push	{r3, r4, r5, lr}
 800d8ea:	4605      	mov	r5, r0
 800d8ec:	2900      	cmp	r1, #0
 800d8ee:	d041      	beq.n	800d974 <_free_r+0x8c>
 800d8f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8f4:	1f0c      	subs	r4, r1, #4
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	bfb8      	it	lt
 800d8fa:	18e4      	addlt	r4, r4, r3
 800d8fc:	f000 f8e8 	bl	800dad0 <__malloc_lock>
 800d900:	4a1d      	ldr	r2, [pc, #116]	@ (800d978 <_free_r+0x90>)
 800d902:	6813      	ldr	r3, [r2, #0]
 800d904:	b933      	cbnz	r3, 800d914 <_free_r+0x2c>
 800d906:	6063      	str	r3, [r4, #4]
 800d908:	6014      	str	r4, [r2, #0]
 800d90a:	4628      	mov	r0, r5
 800d90c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d910:	f000 b8e4 	b.w	800dadc <__malloc_unlock>
 800d914:	42a3      	cmp	r3, r4
 800d916:	d908      	bls.n	800d92a <_free_r+0x42>
 800d918:	6820      	ldr	r0, [r4, #0]
 800d91a:	1821      	adds	r1, r4, r0
 800d91c:	428b      	cmp	r3, r1
 800d91e:	bf01      	itttt	eq
 800d920:	6819      	ldreq	r1, [r3, #0]
 800d922:	685b      	ldreq	r3, [r3, #4]
 800d924:	1809      	addeq	r1, r1, r0
 800d926:	6021      	streq	r1, [r4, #0]
 800d928:	e7ed      	b.n	800d906 <_free_r+0x1e>
 800d92a:	461a      	mov	r2, r3
 800d92c:	685b      	ldr	r3, [r3, #4]
 800d92e:	b10b      	cbz	r3, 800d934 <_free_r+0x4c>
 800d930:	42a3      	cmp	r3, r4
 800d932:	d9fa      	bls.n	800d92a <_free_r+0x42>
 800d934:	6811      	ldr	r1, [r2, #0]
 800d936:	1850      	adds	r0, r2, r1
 800d938:	42a0      	cmp	r0, r4
 800d93a:	d10b      	bne.n	800d954 <_free_r+0x6c>
 800d93c:	6820      	ldr	r0, [r4, #0]
 800d93e:	4401      	add	r1, r0
 800d940:	1850      	adds	r0, r2, r1
 800d942:	4283      	cmp	r3, r0
 800d944:	6011      	str	r1, [r2, #0]
 800d946:	d1e0      	bne.n	800d90a <_free_r+0x22>
 800d948:	6818      	ldr	r0, [r3, #0]
 800d94a:	685b      	ldr	r3, [r3, #4]
 800d94c:	6053      	str	r3, [r2, #4]
 800d94e:	4408      	add	r0, r1
 800d950:	6010      	str	r0, [r2, #0]
 800d952:	e7da      	b.n	800d90a <_free_r+0x22>
 800d954:	d902      	bls.n	800d95c <_free_r+0x74>
 800d956:	230c      	movs	r3, #12
 800d958:	602b      	str	r3, [r5, #0]
 800d95a:	e7d6      	b.n	800d90a <_free_r+0x22>
 800d95c:	6820      	ldr	r0, [r4, #0]
 800d95e:	1821      	adds	r1, r4, r0
 800d960:	428b      	cmp	r3, r1
 800d962:	bf04      	itt	eq
 800d964:	6819      	ldreq	r1, [r3, #0]
 800d966:	685b      	ldreq	r3, [r3, #4]
 800d968:	6063      	str	r3, [r4, #4]
 800d96a:	bf04      	itt	eq
 800d96c:	1809      	addeq	r1, r1, r0
 800d96e:	6021      	streq	r1, [r4, #0]
 800d970:	6054      	str	r4, [r2, #4]
 800d972:	e7ca      	b.n	800d90a <_free_r+0x22>
 800d974:	bd38      	pop	{r3, r4, r5, pc}
 800d976:	bf00      	nop
 800d978:	2000600c 	.word	0x2000600c

0800d97c <malloc>:
 800d97c:	4b02      	ldr	r3, [pc, #8]	@ (800d988 <malloc+0xc>)
 800d97e:	4601      	mov	r1, r0
 800d980:	6818      	ldr	r0, [r3, #0]
 800d982:	f000 b825 	b.w	800d9d0 <_malloc_r>
 800d986:	bf00      	nop
 800d988:	2000001c 	.word	0x2000001c

0800d98c <sbrk_aligned>:
 800d98c:	b570      	push	{r4, r5, r6, lr}
 800d98e:	4e0f      	ldr	r6, [pc, #60]	@ (800d9cc <sbrk_aligned+0x40>)
 800d990:	460c      	mov	r4, r1
 800d992:	6831      	ldr	r1, [r6, #0]
 800d994:	4605      	mov	r5, r0
 800d996:	b911      	cbnz	r1, 800d99e <sbrk_aligned+0x12>
 800d998:	f001 ffca 	bl	800f930 <_sbrk_r>
 800d99c:	6030      	str	r0, [r6, #0]
 800d99e:	4621      	mov	r1, r4
 800d9a0:	4628      	mov	r0, r5
 800d9a2:	f001 ffc5 	bl	800f930 <_sbrk_r>
 800d9a6:	1c43      	adds	r3, r0, #1
 800d9a8:	d103      	bne.n	800d9b2 <sbrk_aligned+0x26>
 800d9aa:	f04f 34ff 	mov.w	r4, #4294967295
 800d9ae:	4620      	mov	r0, r4
 800d9b0:	bd70      	pop	{r4, r5, r6, pc}
 800d9b2:	1cc4      	adds	r4, r0, #3
 800d9b4:	f024 0403 	bic.w	r4, r4, #3
 800d9b8:	42a0      	cmp	r0, r4
 800d9ba:	d0f8      	beq.n	800d9ae <sbrk_aligned+0x22>
 800d9bc:	1a21      	subs	r1, r4, r0
 800d9be:	4628      	mov	r0, r5
 800d9c0:	f001 ffb6 	bl	800f930 <_sbrk_r>
 800d9c4:	3001      	adds	r0, #1
 800d9c6:	d1f2      	bne.n	800d9ae <sbrk_aligned+0x22>
 800d9c8:	e7ef      	b.n	800d9aa <sbrk_aligned+0x1e>
 800d9ca:	bf00      	nop
 800d9cc:	20006008 	.word	0x20006008

0800d9d0 <_malloc_r>:
 800d9d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9d4:	1ccd      	adds	r5, r1, #3
 800d9d6:	f025 0503 	bic.w	r5, r5, #3
 800d9da:	3508      	adds	r5, #8
 800d9dc:	2d0c      	cmp	r5, #12
 800d9de:	bf38      	it	cc
 800d9e0:	250c      	movcc	r5, #12
 800d9e2:	2d00      	cmp	r5, #0
 800d9e4:	4606      	mov	r6, r0
 800d9e6:	db01      	blt.n	800d9ec <_malloc_r+0x1c>
 800d9e8:	42a9      	cmp	r1, r5
 800d9ea:	d904      	bls.n	800d9f6 <_malloc_r+0x26>
 800d9ec:	230c      	movs	r3, #12
 800d9ee:	6033      	str	r3, [r6, #0]
 800d9f0:	2000      	movs	r0, #0
 800d9f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dacc <_malloc_r+0xfc>
 800d9fa:	f000 f869 	bl	800dad0 <__malloc_lock>
 800d9fe:	f8d8 3000 	ldr.w	r3, [r8]
 800da02:	461c      	mov	r4, r3
 800da04:	bb44      	cbnz	r4, 800da58 <_malloc_r+0x88>
 800da06:	4629      	mov	r1, r5
 800da08:	4630      	mov	r0, r6
 800da0a:	f7ff ffbf 	bl	800d98c <sbrk_aligned>
 800da0e:	1c43      	adds	r3, r0, #1
 800da10:	4604      	mov	r4, r0
 800da12:	d158      	bne.n	800dac6 <_malloc_r+0xf6>
 800da14:	f8d8 4000 	ldr.w	r4, [r8]
 800da18:	4627      	mov	r7, r4
 800da1a:	2f00      	cmp	r7, #0
 800da1c:	d143      	bne.n	800daa6 <_malloc_r+0xd6>
 800da1e:	2c00      	cmp	r4, #0
 800da20:	d04b      	beq.n	800daba <_malloc_r+0xea>
 800da22:	6823      	ldr	r3, [r4, #0]
 800da24:	4639      	mov	r1, r7
 800da26:	4630      	mov	r0, r6
 800da28:	eb04 0903 	add.w	r9, r4, r3
 800da2c:	f001 ff80 	bl	800f930 <_sbrk_r>
 800da30:	4581      	cmp	r9, r0
 800da32:	d142      	bne.n	800daba <_malloc_r+0xea>
 800da34:	6821      	ldr	r1, [r4, #0]
 800da36:	1a6d      	subs	r5, r5, r1
 800da38:	4629      	mov	r1, r5
 800da3a:	4630      	mov	r0, r6
 800da3c:	f7ff ffa6 	bl	800d98c <sbrk_aligned>
 800da40:	3001      	adds	r0, #1
 800da42:	d03a      	beq.n	800daba <_malloc_r+0xea>
 800da44:	6823      	ldr	r3, [r4, #0]
 800da46:	442b      	add	r3, r5
 800da48:	6023      	str	r3, [r4, #0]
 800da4a:	f8d8 3000 	ldr.w	r3, [r8]
 800da4e:	685a      	ldr	r2, [r3, #4]
 800da50:	bb62      	cbnz	r2, 800daac <_malloc_r+0xdc>
 800da52:	f8c8 7000 	str.w	r7, [r8]
 800da56:	e00f      	b.n	800da78 <_malloc_r+0xa8>
 800da58:	6822      	ldr	r2, [r4, #0]
 800da5a:	1b52      	subs	r2, r2, r5
 800da5c:	d420      	bmi.n	800daa0 <_malloc_r+0xd0>
 800da5e:	2a0b      	cmp	r2, #11
 800da60:	d917      	bls.n	800da92 <_malloc_r+0xc2>
 800da62:	1961      	adds	r1, r4, r5
 800da64:	42a3      	cmp	r3, r4
 800da66:	6025      	str	r5, [r4, #0]
 800da68:	bf18      	it	ne
 800da6a:	6059      	strne	r1, [r3, #4]
 800da6c:	6863      	ldr	r3, [r4, #4]
 800da6e:	bf08      	it	eq
 800da70:	f8c8 1000 	streq.w	r1, [r8]
 800da74:	5162      	str	r2, [r4, r5]
 800da76:	604b      	str	r3, [r1, #4]
 800da78:	4630      	mov	r0, r6
 800da7a:	f000 f82f 	bl	800dadc <__malloc_unlock>
 800da7e:	f104 000b 	add.w	r0, r4, #11
 800da82:	1d23      	adds	r3, r4, #4
 800da84:	f020 0007 	bic.w	r0, r0, #7
 800da88:	1ac2      	subs	r2, r0, r3
 800da8a:	bf1c      	itt	ne
 800da8c:	1a1b      	subne	r3, r3, r0
 800da8e:	50a3      	strne	r3, [r4, r2]
 800da90:	e7af      	b.n	800d9f2 <_malloc_r+0x22>
 800da92:	6862      	ldr	r2, [r4, #4]
 800da94:	42a3      	cmp	r3, r4
 800da96:	bf0c      	ite	eq
 800da98:	f8c8 2000 	streq.w	r2, [r8]
 800da9c:	605a      	strne	r2, [r3, #4]
 800da9e:	e7eb      	b.n	800da78 <_malloc_r+0xa8>
 800daa0:	4623      	mov	r3, r4
 800daa2:	6864      	ldr	r4, [r4, #4]
 800daa4:	e7ae      	b.n	800da04 <_malloc_r+0x34>
 800daa6:	463c      	mov	r4, r7
 800daa8:	687f      	ldr	r7, [r7, #4]
 800daaa:	e7b6      	b.n	800da1a <_malloc_r+0x4a>
 800daac:	461a      	mov	r2, r3
 800daae:	685b      	ldr	r3, [r3, #4]
 800dab0:	42a3      	cmp	r3, r4
 800dab2:	d1fb      	bne.n	800daac <_malloc_r+0xdc>
 800dab4:	2300      	movs	r3, #0
 800dab6:	6053      	str	r3, [r2, #4]
 800dab8:	e7de      	b.n	800da78 <_malloc_r+0xa8>
 800daba:	230c      	movs	r3, #12
 800dabc:	6033      	str	r3, [r6, #0]
 800dabe:	4630      	mov	r0, r6
 800dac0:	f000 f80c 	bl	800dadc <__malloc_unlock>
 800dac4:	e794      	b.n	800d9f0 <_malloc_r+0x20>
 800dac6:	6005      	str	r5, [r0, #0]
 800dac8:	e7d6      	b.n	800da78 <_malloc_r+0xa8>
 800daca:	bf00      	nop
 800dacc:	2000600c 	.word	0x2000600c

0800dad0 <__malloc_lock>:
 800dad0:	4801      	ldr	r0, [pc, #4]	@ (800dad8 <__malloc_lock+0x8>)
 800dad2:	f7ff b89a 	b.w	800cc0a <__retarget_lock_acquire_recursive>
 800dad6:	bf00      	nop
 800dad8:	20006004 	.word	0x20006004

0800dadc <__malloc_unlock>:
 800dadc:	4801      	ldr	r0, [pc, #4]	@ (800dae4 <__malloc_unlock+0x8>)
 800dade:	f7ff b895 	b.w	800cc0c <__retarget_lock_release_recursive>
 800dae2:	bf00      	nop
 800dae4:	20006004 	.word	0x20006004

0800dae8 <_Balloc>:
 800dae8:	b570      	push	{r4, r5, r6, lr}
 800daea:	69c6      	ldr	r6, [r0, #28]
 800daec:	4604      	mov	r4, r0
 800daee:	460d      	mov	r5, r1
 800daf0:	b976      	cbnz	r6, 800db10 <_Balloc+0x28>
 800daf2:	2010      	movs	r0, #16
 800daf4:	f7ff ff42 	bl	800d97c <malloc>
 800daf8:	4602      	mov	r2, r0
 800dafa:	61e0      	str	r0, [r4, #28]
 800dafc:	b920      	cbnz	r0, 800db08 <_Balloc+0x20>
 800dafe:	4b18      	ldr	r3, [pc, #96]	@ (800db60 <_Balloc+0x78>)
 800db00:	4818      	ldr	r0, [pc, #96]	@ (800db64 <_Balloc+0x7c>)
 800db02:	216b      	movs	r1, #107	@ 0x6b
 800db04:	f001 ff2c 	bl	800f960 <__assert_func>
 800db08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db0c:	6006      	str	r6, [r0, #0]
 800db0e:	60c6      	str	r6, [r0, #12]
 800db10:	69e6      	ldr	r6, [r4, #28]
 800db12:	68f3      	ldr	r3, [r6, #12]
 800db14:	b183      	cbz	r3, 800db38 <_Balloc+0x50>
 800db16:	69e3      	ldr	r3, [r4, #28]
 800db18:	68db      	ldr	r3, [r3, #12]
 800db1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800db1e:	b9b8      	cbnz	r0, 800db50 <_Balloc+0x68>
 800db20:	2101      	movs	r1, #1
 800db22:	fa01 f605 	lsl.w	r6, r1, r5
 800db26:	1d72      	adds	r2, r6, #5
 800db28:	0092      	lsls	r2, r2, #2
 800db2a:	4620      	mov	r0, r4
 800db2c:	f001 ff36 	bl	800f99c <_calloc_r>
 800db30:	b160      	cbz	r0, 800db4c <_Balloc+0x64>
 800db32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800db36:	e00e      	b.n	800db56 <_Balloc+0x6e>
 800db38:	2221      	movs	r2, #33	@ 0x21
 800db3a:	2104      	movs	r1, #4
 800db3c:	4620      	mov	r0, r4
 800db3e:	f001 ff2d 	bl	800f99c <_calloc_r>
 800db42:	69e3      	ldr	r3, [r4, #28]
 800db44:	60f0      	str	r0, [r6, #12]
 800db46:	68db      	ldr	r3, [r3, #12]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d1e4      	bne.n	800db16 <_Balloc+0x2e>
 800db4c:	2000      	movs	r0, #0
 800db4e:	bd70      	pop	{r4, r5, r6, pc}
 800db50:	6802      	ldr	r2, [r0, #0]
 800db52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800db56:	2300      	movs	r3, #0
 800db58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800db5c:	e7f7      	b.n	800db4e <_Balloc+0x66>
 800db5e:	bf00      	nop
 800db60:	0801062e 	.word	0x0801062e
 800db64:	080106ae 	.word	0x080106ae

0800db68 <_Bfree>:
 800db68:	b570      	push	{r4, r5, r6, lr}
 800db6a:	69c6      	ldr	r6, [r0, #28]
 800db6c:	4605      	mov	r5, r0
 800db6e:	460c      	mov	r4, r1
 800db70:	b976      	cbnz	r6, 800db90 <_Bfree+0x28>
 800db72:	2010      	movs	r0, #16
 800db74:	f7ff ff02 	bl	800d97c <malloc>
 800db78:	4602      	mov	r2, r0
 800db7a:	61e8      	str	r0, [r5, #28]
 800db7c:	b920      	cbnz	r0, 800db88 <_Bfree+0x20>
 800db7e:	4b09      	ldr	r3, [pc, #36]	@ (800dba4 <_Bfree+0x3c>)
 800db80:	4809      	ldr	r0, [pc, #36]	@ (800dba8 <_Bfree+0x40>)
 800db82:	218f      	movs	r1, #143	@ 0x8f
 800db84:	f001 feec 	bl	800f960 <__assert_func>
 800db88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db8c:	6006      	str	r6, [r0, #0]
 800db8e:	60c6      	str	r6, [r0, #12]
 800db90:	b13c      	cbz	r4, 800dba2 <_Bfree+0x3a>
 800db92:	69eb      	ldr	r3, [r5, #28]
 800db94:	6862      	ldr	r2, [r4, #4]
 800db96:	68db      	ldr	r3, [r3, #12]
 800db98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800db9c:	6021      	str	r1, [r4, #0]
 800db9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dba2:	bd70      	pop	{r4, r5, r6, pc}
 800dba4:	0801062e 	.word	0x0801062e
 800dba8:	080106ae 	.word	0x080106ae

0800dbac <__multadd>:
 800dbac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbb0:	690d      	ldr	r5, [r1, #16]
 800dbb2:	4607      	mov	r7, r0
 800dbb4:	460c      	mov	r4, r1
 800dbb6:	461e      	mov	r6, r3
 800dbb8:	f101 0c14 	add.w	ip, r1, #20
 800dbbc:	2000      	movs	r0, #0
 800dbbe:	f8dc 3000 	ldr.w	r3, [ip]
 800dbc2:	b299      	uxth	r1, r3
 800dbc4:	fb02 6101 	mla	r1, r2, r1, r6
 800dbc8:	0c1e      	lsrs	r6, r3, #16
 800dbca:	0c0b      	lsrs	r3, r1, #16
 800dbcc:	fb02 3306 	mla	r3, r2, r6, r3
 800dbd0:	b289      	uxth	r1, r1
 800dbd2:	3001      	adds	r0, #1
 800dbd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dbd8:	4285      	cmp	r5, r0
 800dbda:	f84c 1b04 	str.w	r1, [ip], #4
 800dbde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dbe2:	dcec      	bgt.n	800dbbe <__multadd+0x12>
 800dbe4:	b30e      	cbz	r6, 800dc2a <__multadd+0x7e>
 800dbe6:	68a3      	ldr	r3, [r4, #8]
 800dbe8:	42ab      	cmp	r3, r5
 800dbea:	dc19      	bgt.n	800dc20 <__multadd+0x74>
 800dbec:	6861      	ldr	r1, [r4, #4]
 800dbee:	4638      	mov	r0, r7
 800dbf0:	3101      	adds	r1, #1
 800dbf2:	f7ff ff79 	bl	800dae8 <_Balloc>
 800dbf6:	4680      	mov	r8, r0
 800dbf8:	b928      	cbnz	r0, 800dc06 <__multadd+0x5a>
 800dbfa:	4602      	mov	r2, r0
 800dbfc:	4b0c      	ldr	r3, [pc, #48]	@ (800dc30 <__multadd+0x84>)
 800dbfe:	480d      	ldr	r0, [pc, #52]	@ (800dc34 <__multadd+0x88>)
 800dc00:	21ba      	movs	r1, #186	@ 0xba
 800dc02:	f001 fead 	bl	800f960 <__assert_func>
 800dc06:	6922      	ldr	r2, [r4, #16]
 800dc08:	3202      	adds	r2, #2
 800dc0a:	f104 010c 	add.w	r1, r4, #12
 800dc0e:	0092      	lsls	r2, r2, #2
 800dc10:	300c      	adds	r0, #12
 800dc12:	f7fe fffc 	bl	800cc0e <memcpy>
 800dc16:	4621      	mov	r1, r4
 800dc18:	4638      	mov	r0, r7
 800dc1a:	f7ff ffa5 	bl	800db68 <_Bfree>
 800dc1e:	4644      	mov	r4, r8
 800dc20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dc24:	3501      	adds	r5, #1
 800dc26:	615e      	str	r6, [r3, #20]
 800dc28:	6125      	str	r5, [r4, #16]
 800dc2a:	4620      	mov	r0, r4
 800dc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc30:	0801069d 	.word	0x0801069d
 800dc34:	080106ae 	.word	0x080106ae

0800dc38 <__s2b>:
 800dc38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc3c:	460c      	mov	r4, r1
 800dc3e:	4615      	mov	r5, r2
 800dc40:	461f      	mov	r7, r3
 800dc42:	2209      	movs	r2, #9
 800dc44:	3308      	adds	r3, #8
 800dc46:	4606      	mov	r6, r0
 800dc48:	fb93 f3f2 	sdiv	r3, r3, r2
 800dc4c:	2100      	movs	r1, #0
 800dc4e:	2201      	movs	r2, #1
 800dc50:	429a      	cmp	r2, r3
 800dc52:	db09      	blt.n	800dc68 <__s2b+0x30>
 800dc54:	4630      	mov	r0, r6
 800dc56:	f7ff ff47 	bl	800dae8 <_Balloc>
 800dc5a:	b940      	cbnz	r0, 800dc6e <__s2b+0x36>
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	4b19      	ldr	r3, [pc, #100]	@ (800dcc4 <__s2b+0x8c>)
 800dc60:	4819      	ldr	r0, [pc, #100]	@ (800dcc8 <__s2b+0x90>)
 800dc62:	21d3      	movs	r1, #211	@ 0xd3
 800dc64:	f001 fe7c 	bl	800f960 <__assert_func>
 800dc68:	0052      	lsls	r2, r2, #1
 800dc6a:	3101      	adds	r1, #1
 800dc6c:	e7f0      	b.n	800dc50 <__s2b+0x18>
 800dc6e:	9b08      	ldr	r3, [sp, #32]
 800dc70:	6143      	str	r3, [r0, #20]
 800dc72:	2d09      	cmp	r5, #9
 800dc74:	f04f 0301 	mov.w	r3, #1
 800dc78:	6103      	str	r3, [r0, #16]
 800dc7a:	dd16      	ble.n	800dcaa <__s2b+0x72>
 800dc7c:	f104 0909 	add.w	r9, r4, #9
 800dc80:	46c8      	mov	r8, r9
 800dc82:	442c      	add	r4, r5
 800dc84:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dc88:	4601      	mov	r1, r0
 800dc8a:	3b30      	subs	r3, #48	@ 0x30
 800dc8c:	220a      	movs	r2, #10
 800dc8e:	4630      	mov	r0, r6
 800dc90:	f7ff ff8c 	bl	800dbac <__multadd>
 800dc94:	45a0      	cmp	r8, r4
 800dc96:	d1f5      	bne.n	800dc84 <__s2b+0x4c>
 800dc98:	f1a5 0408 	sub.w	r4, r5, #8
 800dc9c:	444c      	add	r4, r9
 800dc9e:	1b2d      	subs	r5, r5, r4
 800dca0:	1963      	adds	r3, r4, r5
 800dca2:	42bb      	cmp	r3, r7
 800dca4:	db04      	blt.n	800dcb0 <__s2b+0x78>
 800dca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcaa:	340a      	adds	r4, #10
 800dcac:	2509      	movs	r5, #9
 800dcae:	e7f6      	b.n	800dc9e <__s2b+0x66>
 800dcb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dcb4:	4601      	mov	r1, r0
 800dcb6:	3b30      	subs	r3, #48	@ 0x30
 800dcb8:	220a      	movs	r2, #10
 800dcba:	4630      	mov	r0, r6
 800dcbc:	f7ff ff76 	bl	800dbac <__multadd>
 800dcc0:	e7ee      	b.n	800dca0 <__s2b+0x68>
 800dcc2:	bf00      	nop
 800dcc4:	0801069d 	.word	0x0801069d
 800dcc8:	080106ae 	.word	0x080106ae

0800dccc <__hi0bits>:
 800dccc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dcd0:	4603      	mov	r3, r0
 800dcd2:	bf36      	itet	cc
 800dcd4:	0403      	lslcc	r3, r0, #16
 800dcd6:	2000      	movcs	r0, #0
 800dcd8:	2010      	movcc	r0, #16
 800dcda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dcde:	bf3c      	itt	cc
 800dce0:	021b      	lslcc	r3, r3, #8
 800dce2:	3008      	addcc	r0, #8
 800dce4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dce8:	bf3c      	itt	cc
 800dcea:	011b      	lslcc	r3, r3, #4
 800dcec:	3004      	addcc	r0, #4
 800dcee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dcf2:	bf3c      	itt	cc
 800dcf4:	009b      	lslcc	r3, r3, #2
 800dcf6:	3002      	addcc	r0, #2
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	db05      	blt.n	800dd08 <__hi0bits+0x3c>
 800dcfc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dd00:	f100 0001 	add.w	r0, r0, #1
 800dd04:	bf08      	it	eq
 800dd06:	2020      	moveq	r0, #32
 800dd08:	4770      	bx	lr

0800dd0a <__lo0bits>:
 800dd0a:	6803      	ldr	r3, [r0, #0]
 800dd0c:	4602      	mov	r2, r0
 800dd0e:	f013 0007 	ands.w	r0, r3, #7
 800dd12:	d00b      	beq.n	800dd2c <__lo0bits+0x22>
 800dd14:	07d9      	lsls	r1, r3, #31
 800dd16:	d421      	bmi.n	800dd5c <__lo0bits+0x52>
 800dd18:	0798      	lsls	r0, r3, #30
 800dd1a:	bf49      	itett	mi
 800dd1c:	085b      	lsrmi	r3, r3, #1
 800dd1e:	089b      	lsrpl	r3, r3, #2
 800dd20:	2001      	movmi	r0, #1
 800dd22:	6013      	strmi	r3, [r2, #0]
 800dd24:	bf5c      	itt	pl
 800dd26:	6013      	strpl	r3, [r2, #0]
 800dd28:	2002      	movpl	r0, #2
 800dd2a:	4770      	bx	lr
 800dd2c:	b299      	uxth	r1, r3
 800dd2e:	b909      	cbnz	r1, 800dd34 <__lo0bits+0x2a>
 800dd30:	0c1b      	lsrs	r3, r3, #16
 800dd32:	2010      	movs	r0, #16
 800dd34:	b2d9      	uxtb	r1, r3
 800dd36:	b909      	cbnz	r1, 800dd3c <__lo0bits+0x32>
 800dd38:	3008      	adds	r0, #8
 800dd3a:	0a1b      	lsrs	r3, r3, #8
 800dd3c:	0719      	lsls	r1, r3, #28
 800dd3e:	bf04      	itt	eq
 800dd40:	091b      	lsreq	r3, r3, #4
 800dd42:	3004      	addeq	r0, #4
 800dd44:	0799      	lsls	r1, r3, #30
 800dd46:	bf04      	itt	eq
 800dd48:	089b      	lsreq	r3, r3, #2
 800dd4a:	3002      	addeq	r0, #2
 800dd4c:	07d9      	lsls	r1, r3, #31
 800dd4e:	d403      	bmi.n	800dd58 <__lo0bits+0x4e>
 800dd50:	085b      	lsrs	r3, r3, #1
 800dd52:	f100 0001 	add.w	r0, r0, #1
 800dd56:	d003      	beq.n	800dd60 <__lo0bits+0x56>
 800dd58:	6013      	str	r3, [r2, #0]
 800dd5a:	4770      	bx	lr
 800dd5c:	2000      	movs	r0, #0
 800dd5e:	4770      	bx	lr
 800dd60:	2020      	movs	r0, #32
 800dd62:	4770      	bx	lr

0800dd64 <__i2b>:
 800dd64:	b510      	push	{r4, lr}
 800dd66:	460c      	mov	r4, r1
 800dd68:	2101      	movs	r1, #1
 800dd6a:	f7ff febd 	bl	800dae8 <_Balloc>
 800dd6e:	4602      	mov	r2, r0
 800dd70:	b928      	cbnz	r0, 800dd7e <__i2b+0x1a>
 800dd72:	4b05      	ldr	r3, [pc, #20]	@ (800dd88 <__i2b+0x24>)
 800dd74:	4805      	ldr	r0, [pc, #20]	@ (800dd8c <__i2b+0x28>)
 800dd76:	f240 1145 	movw	r1, #325	@ 0x145
 800dd7a:	f001 fdf1 	bl	800f960 <__assert_func>
 800dd7e:	2301      	movs	r3, #1
 800dd80:	6144      	str	r4, [r0, #20]
 800dd82:	6103      	str	r3, [r0, #16]
 800dd84:	bd10      	pop	{r4, pc}
 800dd86:	bf00      	nop
 800dd88:	0801069d 	.word	0x0801069d
 800dd8c:	080106ae 	.word	0x080106ae

0800dd90 <__multiply>:
 800dd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd94:	4617      	mov	r7, r2
 800dd96:	690a      	ldr	r2, [r1, #16]
 800dd98:	693b      	ldr	r3, [r7, #16]
 800dd9a:	429a      	cmp	r2, r3
 800dd9c:	bfa8      	it	ge
 800dd9e:	463b      	movge	r3, r7
 800dda0:	4689      	mov	r9, r1
 800dda2:	bfa4      	itt	ge
 800dda4:	460f      	movge	r7, r1
 800dda6:	4699      	movge	r9, r3
 800dda8:	693d      	ldr	r5, [r7, #16]
 800ddaa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ddae:	68bb      	ldr	r3, [r7, #8]
 800ddb0:	6879      	ldr	r1, [r7, #4]
 800ddb2:	eb05 060a 	add.w	r6, r5, sl
 800ddb6:	42b3      	cmp	r3, r6
 800ddb8:	b085      	sub	sp, #20
 800ddba:	bfb8      	it	lt
 800ddbc:	3101      	addlt	r1, #1
 800ddbe:	f7ff fe93 	bl	800dae8 <_Balloc>
 800ddc2:	b930      	cbnz	r0, 800ddd2 <__multiply+0x42>
 800ddc4:	4602      	mov	r2, r0
 800ddc6:	4b41      	ldr	r3, [pc, #260]	@ (800decc <__multiply+0x13c>)
 800ddc8:	4841      	ldr	r0, [pc, #260]	@ (800ded0 <__multiply+0x140>)
 800ddca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ddce:	f001 fdc7 	bl	800f960 <__assert_func>
 800ddd2:	f100 0414 	add.w	r4, r0, #20
 800ddd6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ddda:	4623      	mov	r3, r4
 800dddc:	2200      	movs	r2, #0
 800ddde:	4573      	cmp	r3, lr
 800dde0:	d320      	bcc.n	800de24 <__multiply+0x94>
 800dde2:	f107 0814 	add.w	r8, r7, #20
 800dde6:	f109 0114 	add.w	r1, r9, #20
 800ddea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ddee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ddf2:	9302      	str	r3, [sp, #8]
 800ddf4:	1beb      	subs	r3, r5, r7
 800ddf6:	3b15      	subs	r3, #21
 800ddf8:	f023 0303 	bic.w	r3, r3, #3
 800ddfc:	3304      	adds	r3, #4
 800ddfe:	3715      	adds	r7, #21
 800de00:	42bd      	cmp	r5, r7
 800de02:	bf38      	it	cc
 800de04:	2304      	movcc	r3, #4
 800de06:	9301      	str	r3, [sp, #4]
 800de08:	9b02      	ldr	r3, [sp, #8]
 800de0a:	9103      	str	r1, [sp, #12]
 800de0c:	428b      	cmp	r3, r1
 800de0e:	d80c      	bhi.n	800de2a <__multiply+0x9a>
 800de10:	2e00      	cmp	r6, #0
 800de12:	dd03      	ble.n	800de1c <__multiply+0x8c>
 800de14:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d055      	beq.n	800dec8 <__multiply+0x138>
 800de1c:	6106      	str	r6, [r0, #16]
 800de1e:	b005      	add	sp, #20
 800de20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de24:	f843 2b04 	str.w	r2, [r3], #4
 800de28:	e7d9      	b.n	800ddde <__multiply+0x4e>
 800de2a:	f8b1 a000 	ldrh.w	sl, [r1]
 800de2e:	f1ba 0f00 	cmp.w	sl, #0
 800de32:	d01f      	beq.n	800de74 <__multiply+0xe4>
 800de34:	46c4      	mov	ip, r8
 800de36:	46a1      	mov	r9, r4
 800de38:	2700      	movs	r7, #0
 800de3a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800de3e:	f8d9 3000 	ldr.w	r3, [r9]
 800de42:	fa1f fb82 	uxth.w	fp, r2
 800de46:	b29b      	uxth	r3, r3
 800de48:	fb0a 330b 	mla	r3, sl, fp, r3
 800de4c:	443b      	add	r3, r7
 800de4e:	f8d9 7000 	ldr.w	r7, [r9]
 800de52:	0c12      	lsrs	r2, r2, #16
 800de54:	0c3f      	lsrs	r7, r7, #16
 800de56:	fb0a 7202 	mla	r2, sl, r2, r7
 800de5a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800de5e:	b29b      	uxth	r3, r3
 800de60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de64:	4565      	cmp	r5, ip
 800de66:	f849 3b04 	str.w	r3, [r9], #4
 800de6a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800de6e:	d8e4      	bhi.n	800de3a <__multiply+0xaa>
 800de70:	9b01      	ldr	r3, [sp, #4]
 800de72:	50e7      	str	r7, [r4, r3]
 800de74:	9b03      	ldr	r3, [sp, #12]
 800de76:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800de7a:	3104      	adds	r1, #4
 800de7c:	f1b9 0f00 	cmp.w	r9, #0
 800de80:	d020      	beq.n	800dec4 <__multiply+0x134>
 800de82:	6823      	ldr	r3, [r4, #0]
 800de84:	4647      	mov	r7, r8
 800de86:	46a4      	mov	ip, r4
 800de88:	f04f 0a00 	mov.w	sl, #0
 800de8c:	f8b7 b000 	ldrh.w	fp, [r7]
 800de90:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800de94:	fb09 220b 	mla	r2, r9, fp, r2
 800de98:	4452      	add	r2, sl
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dea0:	f84c 3b04 	str.w	r3, [ip], #4
 800dea4:	f857 3b04 	ldr.w	r3, [r7], #4
 800dea8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800deac:	f8bc 3000 	ldrh.w	r3, [ip]
 800deb0:	fb09 330a 	mla	r3, r9, sl, r3
 800deb4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800deb8:	42bd      	cmp	r5, r7
 800deba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800debe:	d8e5      	bhi.n	800de8c <__multiply+0xfc>
 800dec0:	9a01      	ldr	r2, [sp, #4]
 800dec2:	50a3      	str	r3, [r4, r2]
 800dec4:	3404      	adds	r4, #4
 800dec6:	e79f      	b.n	800de08 <__multiply+0x78>
 800dec8:	3e01      	subs	r6, #1
 800deca:	e7a1      	b.n	800de10 <__multiply+0x80>
 800decc:	0801069d 	.word	0x0801069d
 800ded0:	080106ae 	.word	0x080106ae

0800ded4 <__pow5mult>:
 800ded4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ded8:	4615      	mov	r5, r2
 800deda:	f012 0203 	ands.w	r2, r2, #3
 800dede:	4607      	mov	r7, r0
 800dee0:	460e      	mov	r6, r1
 800dee2:	d007      	beq.n	800def4 <__pow5mult+0x20>
 800dee4:	4c25      	ldr	r4, [pc, #148]	@ (800df7c <__pow5mult+0xa8>)
 800dee6:	3a01      	subs	r2, #1
 800dee8:	2300      	movs	r3, #0
 800deea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800deee:	f7ff fe5d 	bl	800dbac <__multadd>
 800def2:	4606      	mov	r6, r0
 800def4:	10ad      	asrs	r5, r5, #2
 800def6:	d03d      	beq.n	800df74 <__pow5mult+0xa0>
 800def8:	69fc      	ldr	r4, [r7, #28]
 800defa:	b97c      	cbnz	r4, 800df1c <__pow5mult+0x48>
 800defc:	2010      	movs	r0, #16
 800defe:	f7ff fd3d 	bl	800d97c <malloc>
 800df02:	4602      	mov	r2, r0
 800df04:	61f8      	str	r0, [r7, #28]
 800df06:	b928      	cbnz	r0, 800df14 <__pow5mult+0x40>
 800df08:	4b1d      	ldr	r3, [pc, #116]	@ (800df80 <__pow5mult+0xac>)
 800df0a:	481e      	ldr	r0, [pc, #120]	@ (800df84 <__pow5mult+0xb0>)
 800df0c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800df10:	f001 fd26 	bl	800f960 <__assert_func>
 800df14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800df18:	6004      	str	r4, [r0, #0]
 800df1a:	60c4      	str	r4, [r0, #12]
 800df1c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800df20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800df24:	b94c      	cbnz	r4, 800df3a <__pow5mult+0x66>
 800df26:	f240 2171 	movw	r1, #625	@ 0x271
 800df2a:	4638      	mov	r0, r7
 800df2c:	f7ff ff1a 	bl	800dd64 <__i2b>
 800df30:	2300      	movs	r3, #0
 800df32:	f8c8 0008 	str.w	r0, [r8, #8]
 800df36:	4604      	mov	r4, r0
 800df38:	6003      	str	r3, [r0, #0]
 800df3a:	f04f 0900 	mov.w	r9, #0
 800df3e:	07eb      	lsls	r3, r5, #31
 800df40:	d50a      	bpl.n	800df58 <__pow5mult+0x84>
 800df42:	4631      	mov	r1, r6
 800df44:	4622      	mov	r2, r4
 800df46:	4638      	mov	r0, r7
 800df48:	f7ff ff22 	bl	800dd90 <__multiply>
 800df4c:	4631      	mov	r1, r6
 800df4e:	4680      	mov	r8, r0
 800df50:	4638      	mov	r0, r7
 800df52:	f7ff fe09 	bl	800db68 <_Bfree>
 800df56:	4646      	mov	r6, r8
 800df58:	106d      	asrs	r5, r5, #1
 800df5a:	d00b      	beq.n	800df74 <__pow5mult+0xa0>
 800df5c:	6820      	ldr	r0, [r4, #0]
 800df5e:	b938      	cbnz	r0, 800df70 <__pow5mult+0x9c>
 800df60:	4622      	mov	r2, r4
 800df62:	4621      	mov	r1, r4
 800df64:	4638      	mov	r0, r7
 800df66:	f7ff ff13 	bl	800dd90 <__multiply>
 800df6a:	6020      	str	r0, [r4, #0]
 800df6c:	f8c0 9000 	str.w	r9, [r0]
 800df70:	4604      	mov	r4, r0
 800df72:	e7e4      	b.n	800df3e <__pow5mult+0x6a>
 800df74:	4630      	mov	r0, r6
 800df76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df7a:	bf00      	nop
 800df7c:	080107c0 	.word	0x080107c0
 800df80:	0801062e 	.word	0x0801062e
 800df84:	080106ae 	.word	0x080106ae

0800df88 <__lshift>:
 800df88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df8c:	460c      	mov	r4, r1
 800df8e:	6849      	ldr	r1, [r1, #4]
 800df90:	6923      	ldr	r3, [r4, #16]
 800df92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800df96:	68a3      	ldr	r3, [r4, #8]
 800df98:	4607      	mov	r7, r0
 800df9a:	4691      	mov	r9, r2
 800df9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dfa0:	f108 0601 	add.w	r6, r8, #1
 800dfa4:	42b3      	cmp	r3, r6
 800dfa6:	db0b      	blt.n	800dfc0 <__lshift+0x38>
 800dfa8:	4638      	mov	r0, r7
 800dfaa:	f7ff fd9d 	bl	800dae8 <_Balloc>
 800dfae:	4605      	mov	r5, r0
 800dfb0:	b948      	cbnz	r0, 800dfc6 <__lshift+0x3e>
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	4b28      	ldr	r3, [pc, #160]	@ (800e058 <__lshift+0xd0>)
 800dfb6:	4829      	ldr	r0, [pc, #164]	@ (800e05c <__lshift+0xd4>)
 800dfb8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dfbc:	f001 fcd0 	bl	800f960 <__assert_func>
 800dfc0:	3101      	adds	r1, #1
 800dfc2:	005b      	lsls	r3, r3, #1
 800dfc4:	e7ee      	b.n	800dfa4 <__lshift+0x1c>
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	f100 0114 	add.w	r1, r0, #20
 800dfcc:	f100 0210 	add.w	r2, r0, #16
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	4553      	cmp	r3, sl
 800dfd4:	db33      	blt.n	800e03e <__lshift+0xb6>
 800dfd6:	6920      	ldr	r0, [r4, #16]
 800dfd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dfdc:	f104 0314 	add.w	r3, r4, #20
 800dfe0:	f019 091f 	ands.w	r9, r9, #31
 800dfe4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dfe8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dfec:	d02b      	beq.n	800e046 <__lshift+0xbe>
 800dfee:	f1c9 0e20 	rsb	lr, r9, #32
 800dff2:	468a      	mov	sl, r1
 800dff4:	2200      	movs	r2, #0
 800dff6:	6818      	ldr	r0, [r3, #0]
 800dff8:	fa00 f009 	lsl.w	r0, r0, r9
 800dffc:	4310      	orrs	r0, r2
 800dffe:	f84a 0b04 	str.w	r0, [sl], #4
 800e002:	f853 2b04 	ldr.w	r2, [r3], #4
 800e006:	459c      	cmp	ip, r3
 800e008:	fa22 f20e 	lsr.w	r2, r2, lr
 800e00c:	d8f3      	bhi.n	800dff6 <__lshift+0x6e>
 800e00e:	ebac 0304 	sub.w	r3, ip, r4
 800e012:	3b15      	subs	r3, #21
 800e014:	f023 0303 	bic.w	r3, r3, #3
 800e018:	3304      	adds	r3, #4
 800e01a:	f104 0015 	add.w	r0, r4, #21
 800e01e:	4560      	cmp	r0, ip
 800e020:	bf88      	it	hi
 800e022:	2304      	movhi	r3, #4
 800e024:	50ca      	str	r2, [r1, r3]
 800e026:	b10a      	cbz	r2, 800e02c <__lshift+0xa4>
 800e028:	f108 0602 	add.w	r6, r8, #2
 800e02c:	3e01      	subs	r6, #1
 800e02e:	4638      	mov	r0, r7
 800e030:	612e      	str	r6, [r5, #16]
 800e032:	4621      	mov	r1, r4
 800e034:	f7ff fd98 	bl	800db68 <_Bfree>
 800e038:	4628      	mov	r0, r5
 800e03a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e03e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e042:	3301      	adds	r3, #1
 800e044:	e7c5      	b.n	800dfd2 <__lshift+0x4a>
 800e046:	3904      	subs	r1, #4
 800e048:	f853 2b04 	ldr.w	r2, [r3], #4
 800e04c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e050:	459c      	cmp	ip, r3
 800e052:	d8f9      	bhi.n	800e048 <__lshift+0xc0>
 800e054:	e7ea      	b.n	800e02c <__lshift+0xa4>
 800e056:	bf00      	nop
 800e058:	0801069d 	.word	0x0801069d
 800e05c:	080106ae 	.word	0x080106ae

0800e060 <__mcmp>:
 800e060:	690a      	ldr	r2, [r1, #16]
 800e062:	4603      	mov	r3, r0
 800e064:	6900      	ldr	r0, [r0, #16]
 800e066:	1a80      	subs	r0, r0, r2
 800e068:	b530      	push	{r4, r5, lr}
 800e06a:	d10e      	bne.n	800e08a <__mcmp+0x2a>
 800e06c:	3314      	adds	r3, #20
 800e06e:	3114      	adds	r1, #20
 800e070:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e074:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e078:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e07c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e080:	4295      	cmp	r5, r2
 800e082:	d003      	beq.n	800e08c <__mcmp+0x2c>
 800e084:	d205      	bcs.n	800e092 <__mcmp+0x32>
 800e086:	f04f 30ff 	mov.w	r0, #4294967295
 800e08a:	bd30      	pop	{r4, r5, pc}
 800e08c:	42a3      	cmp	r3, r4
 800e08e:	d3f3      	bcc.n	800e078 <__mcmp+0x18>
 800e090:	e7fb      	b.n	800e08a <__mcmp+0x2a>
 800e092:	2001      	movs	r0, #1
 800e094:	e7f9      	b.n	800e08a <__mcmp+0x2a>
	...

0800e098 <__mdiff>:
 800e098:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e09c:	4689      	mov	r9, r1
 800e09e:	4606      	mov	r6, r0
 800e0a0:	4611      	mov	r1, r2
 800e0a2:	4648      	mov	r0, r9
 800e0a4:	4614      	mov	r4, r2
 800e0a6:	f7ff ffdb 	bl	800e060 <__mcmp>
 800e0aa:	1e05      	subs	r5, r0, #0
 800e0ac:	d112      	bne.n	800e0d4 <__mdiff+0x3c>
 800e0ae:	4629      	mov	r1, r5
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	f7ff fd19 	bl	800dae8 <_Balloc>
 800e0b6:	4602      	mov	r2, r0
 800e0b8:	b928      	cbnz	r0, 800e0c6 <__mdiff+0x2e>
 800e0ba:	4b3f      	ldr	r3, [pc, #252]	@ (800e1b8 <__mdiff+0x120>)
 800e0bc:	f240 2137 	movw	r1, #567	@ 0x237
 800e0c0:	483e      	ldr	r0, [pc, #248]	@ (800e1bc <__mdiff+0x124>)
 800e0c2:	f001 fc4d 	bl	800f960 <__assert_func>
 800e0c6:	2301      	movs	r3, #1
 800e0c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e0cc:	4610      	mov	r0, r2
 800e0ce:	b003      	add	sp, #12
 800e0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0d4:	bfbc      	itt	lt
 800e0d6:	464b      	movlt	r3, r9
 800e0d8:	46a1      	movlt	r9, r4
 800e0da:	4630      	mov	r0, r6
 800e0dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e0e0:	bfba      	itte	lt
 800e0e2:	461c      	movlt	r4, r3
 800e0e4:	2501      	movlt	r5, #1
 800e0e6:	2500      	movge	r5, #0
 800e0e8:	f7ff fcfe 	bl	800dae8 <_Balloc>
 800e0ec:	4602      	mov	r2, r0
 800e0ee:	b918      	cbnz	r0, 800e0f8 <__mdiff+0x60>
 800e0f0:	4b31      	ldr	r3, [pc, #196]	@ (800e1b8 <__mdiff+0x120>)
 800e0f2:	f240 2145 	movw	r1, #581	@ 0x245
 800e0f6:	e7e3      	b.n	800e0c0 <__mdiff+0x28>
 800e0f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e0fc:	6926      	ldr	r6, [r4, #16]
 800e0fe:	60c5      	str	r5, [r0, #12]
 800e100:	f109 0310 	add.w	r3, r9, #16
 800e104:	f109 0514 	add.w	r5, r9, #20
 800e108:	f104 0e14 	add.w	lr, r4, #20
 800e10c:	f100 0b14 	add.w	fp, r0, #20
 800e110:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e114:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e118:	9301      	str	r3, [sp, #4]
 800e11a:	46d9      	mov	r9, fp
 800e11c:	f04f 0c00 	mov.w	ip, #0
 800e120:	9b01      	ldr	r3, [sp, #4]
 800e122:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e126:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e12a:	9301      	str	r3, [sp, #4]
 800e12c:	fa1f f38a 	uxth.w	r3, sl
 800e130:	4619      	mov	r1, r3
 800e132:	b283      	uxth	r3, r0
 800e134:	1acb      	subs	r3, r1, r3
 800e136:	0c00      	lsrs	r0, r0, #16
 800e138:	4463      	add	r3, ip
 800e13a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e13e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e142:	b29b      	uxth	r3, r3
 800e144:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e148:	4576      	cmp	r6, lr
 800e14a:	f849 3b04 	str.w	r3, [r9], #4
 800e14e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e152:	d8e5      	bhi.n	800e120 <__mdiff+0x88>
 800e154:	1b33      	subs	r3, r6, r4
 800e156:	3b15      	subs	r3, #21
 800e158:	f023 0303 	bic.w	r3, r3, #3
 800e15c:	3415      	adds	r4, #21
 800e15e:	3304      	adds	r3, #4
 800e160:	42a6      	cmp	r6, r4
 800e162:	bf38      	it	cc
 800e164:	2304      	movcc	r3, #4
 800e166:	441d      	add	r5, r3
 800e168:	445b      	add	r3, fp
 800e16a:	461e      	mov	r6, r3
 800e16c:	462c      	mov	r4, r5
 800e16e:	4544      	cmp	r4, r8
 800e170:	d30e      	bcc.n	800e190 <__mdiff+0xf8>
 800e172:	f108 0103 	add.w	r1, r8, #3
 800e176:	1b49      	subs	r1, r1, r5
 800e178:	f021 0103 	bic.w	r1, r1, #3
 800e17c:	3d03      	subs	r5, #3
 800e17e:	45a8      	cmp	r8, r5
 800e180:	bf38      	it	cc
 800e182:	2100      	movcc	r1, #0
 800e184:	440b      	add	r3, r1
 800e186:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e18a:	b191      	cbz	r1, 800e1b2 <__mdiff+0x11a>
 800e18c:	6117      	str	r7, [r2, #16]
 800e18e:	e79d      	b.n	800e0cc <__mdiff+0x34>
 800e190:	f854 1b04 	ldr.w	r1, [r4], #4
 800e194:	46e6      	mov	lr, ip
 800e196:	0c08      	lsrs	r0, r1, #16
 800e198:	fa1c fc81 	uxtah	ip, ip, r1
 800e19c:	4471      	add	r1, lr
 800e19e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e1a2:	b289      	uxth	r1, r1
 800e1a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e1a8:	f846 1b04 	str.w	r1, [r6], #4
 800e1ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e1b0:	e7dd      	b.n	800e16e <__mdiff+0xd6>
 800e1b2:	3f01      	subs	r7, #1
 800e1b4:	e7e7      	b.n	800e186 <__mdiff+0xee>
 800e1b6:	bf00      	nop
 800e1b8:	0801069d 	.word	0x0801069d
 800e1bc:	080106ae 	.word	0x080106ae

0800e1c0 <__ulp>:
 800e1c0:	b082      	sub	sp, #8
 800e1c2:	ed8d 0b00 	vstr	d0, [sp]
 800e1c6:	9a01      	ldr	r2, [sp, #4]
 800e1c8:	4b0f      	ldr	r3, [pc, #60]	@ (800e208 <__ulp+0x48>)
 800e1ca:	4013      	ands	r3, r2
 800e1cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	dc08      	bgt.n	800e1e6 <__ulp+0x26>
 800e1d4:	425b      	negs	r3, r3
 800e1d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e1da:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e1de:	da04      	bge.n	800e1ea <__ulp+0x2a>
 800e1e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e1e4:	4113      	asrs	r3, r2
 800e1e6:	2200      	movs	r2, #0
 800e1e8:	e008      	b.n	800e1fc <__ulp+0x3c>
 800e1ea:	f1a2 0314 	sub.w	r3, r2, #20
 800e1ee:	2b1e      	cmp	r3, #30
 800e1f0:	bfda      	itte	le
 800e1f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e1f6:	40da      	lsrle	r2, r3
 800e1f8:	2201      	movgt	r2, #1
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	4619      	mov	r1, r3
 800e1fe:	4610      	mov	r0, r2
 800e200:	ec41 0b10 	vmov	d0, r0, r1
 800e204:	b002      	add	sp, #8
 800e206:	4770      	bx	lr
 800e208:	7ff00000 	.word	0x7ff00000

0800e20c <__b2d>:
 800e20c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e210:	6906      	ldr	r6, [r0, #16]
 800e212:	f100 0814 	add.w	r8, r0, #20
 800e216:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e21a:	1f37      	subs	r7, r6, #4
 800e21c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e220:	4610      	mov	r0, r2
 800e222:	f7ff fd53 	bl	800dccc <__hi0bits>
 800e226:	f1c0 0320 	rsb	r3, r0, #32
 800e22a:	280a      	cmp	r0, #10
 800e22c:	600b      	str	r3, [r1, #0]
 800e22e:	491b      	ldr	r1, [pc, #108]	@ (800e29c <__b2d+0x90>)
 800e230:	dc15      	bgt.n	800e25e <__b2d+0x52>
 800e232:	f1c0 0c0b 	rsb	ip, r0, #11
 800e236:	fa22 f30c 	lsr.w	r3, r2, ip
 800e23a:	45b8      	cmp	r8, r7
 800e23c:	ea43 0501 	orr.w	r5, r3, r1
 800e240:	bf34      	ite	cc
 800e242:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e246:	2300      	movcs	r3, #0
 800e248:	3015      	adds	r0, #21
 800e24a:	fa02 f000 	lsl.w	r0, r2, r0
 800e24e:	fa23 f30c 	lsr.w	r3, r3, ip
 800e252:	4303      	orrs	r3, r0
 800e254:	461c      	mov	r4, r3
 800e256:	ec45 4b10 	vmov	d0, r4, r5
 800e25a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e25e:	45b8      	cmp	r8, r7
 800e260:	bf3a      	itte	cc
 800e262:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e266:	f1a6 0708 	subcc.w	r7, r6, #8
 800e26a:	2300      	movcs	r3, #0
 800e26c:	380b      	subs	r0, #11
 800e26e:	d012      	beq.n	800e296 <__b2d+0x8a>
 800e270:	f1c0 0120 	rsb	r1, r0, #32
 800e274:	fa23 f401 	lsr.w	r4, r3, r1
 800e278:	4082      	lsls	r2, r0
 800e27a:	4322      	orrs	r2, r4
 800e27c:	4547      	cmp	r7, r8
 800e27e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e282:	bf8c      	ite	hi
 800e284:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e288:	2200      	movls	r2, #0
 800e28a:	4083      	lsls	r3, r0
 800e28c:	40ca      	lsrs	r2, r1
 800e28e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e292:	4313      	orrs	r3, r2
 800e294:	e7de      	b.n	800e254 <__b2d+0x48>
 800e296:	ea42 0501 	orr.w	r5, r2, r1
 800e29a:	e7db      	b.n	800e254 <__b2d+0x48>
 800e29c:	3ff00000 	.word	0x3ff00000

0800e2a0 <__d2b>:
 800e2a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e2a4:	460f      	mov	r7, r1
 800e2a6:	2101      	movs	r1, #1
 800e2a8:	ec59 8b10 	vmov	r8, r9, d0
 800e2ac:	4616      	mov	r6, r2
 800e2ae:	f7ff fc1b 	bl	800dae8 <_Balloc>
 800e2b2:	4604      	mov	r4, r0
 800e2b4:	b930      	cbnz	r0, 800e2c4 <__d2b+0x24>
 800e2b6:	4602      	mov	r2, r0
 800e2b8:	4b23      	ldr	r3, [pc, #140]	@ (800e348 <__d2b+0xa8>)
 800e2ba:	4824      	ldr	r0, [pc, #144]	@ (800e34c <__d2b+0xac>)
 800e2bc:	f240 310f 	movw	r1, #783	@ 0x30f
 800e2c0:	f001 fb4e 	bl	800f960 <__assert_func>
 800e2c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e2c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e2cc:	b10d      	cbz	r5, 800e2d2 <__d2b+0x32>
 800e2ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2d2:	9301      	str	r3, [sp, #4]
 800e2d4:	f1b8 0300 	subs.w	r3, r8, #0
 800e2d8:	d023      	beq.n	800e322 <__d2b+0x82>
 800e2da:	4668      	mov	r0, sp
 800e2dc:	9300      	str	r3, [sp, #0]
 800e2de:	f7ff fd14 	bl	800dd0a <__lo0bits>
 800e2e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e2e6:	b1d0      	cbz	r0, 800e31e <__d2b+0x7e>
 800e2e8:	f1c0 0320 	rsb	r3, r0, #32
 800e2ec:	fa02 f303 	lsl.w	r3, r2, r3
 800e2f0:	430b      	orrs	r3, r1
 800e2f2:	40c2      	lsrs	r2, r0
 800e2f4:	6163      	str	r3, [r4, #20]
 800e2f6:	9201      	str	r2, [sp, #4]
 800e2f8:	9b01      	ldr	r3, [sp, #4]
 800e2fa:	61a3      	str	r3, [r4, #24]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	bf0c      	ite	eq
 800e300:	2201      	moveq	r2, #1
 800e302:	2202      	movne	r2, #2
 800e304:	6122      	str	r2, [r4, #16]
 800e306:	b1a5      	cbz	r5, 800e332 <__d2b+0x92>
 800e308:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e30c:	4405      	add	r5, r0
 800e30e:	603d      	str	r5, [r7, #0]
 800e310:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e314:	6030      	str	r0, [r6, #0]
 800e316:	4620      	mov	r0, r4
 800e318:	b003      	add	sp, #12
 800e31a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e31e:	6161      	str	r1, [r4, #20]
 800e320:	e7ea      	b.n	800e2f8 <__d2b+0x58>
 800e322:	a801      	add	r0, sp, #4
 800e324:	f7ff fcf1 	bl	800dd0a <__lo0bits>
 800e328:	9b01      	ldr	r3, [sp, #4]
 800e32a:	6163      	str	r3, [r4, #20]
 800e32c:	3020      	adds	r0, #32
 800e32e:	2201      	movs	r2, #1
 800e330:	e7e8      	b.n	800e304 <__d2b+0x64>
 800e332:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e336:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e33a:	6038      	str	r0, [r7, #0]
 800e33c:	6918      	ldr	r0, [r3, #16]
 800e33e:	f7ff fcc5 	bl	800dccc <__hi0bits>
 800e342:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e346:	e7e5      	b.n	800e314 <__d2b+0x74>
 800e348:	0801069d 	.word	0x0801069d
 800e34c:	080106ae 	.word	0x080106ae

0800e350 <__ratio>:
 800e350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e354:	b085      	sub	sp, #20
 800e356:	e9cd 1000 	strd	r1, r0, [sp]
 800e35a:	a902      	add	r1, sp, #8
 800e35c:	f7ff ff56 	bl	800e20c <__b2d>
 800e360:	9800      	ldr	r0, [sp, #0]
 800e362:	a903      	add	r1, sp, #12
 800e364:	ec55 4b10 	vmov	r4, r5, d0
 800e368:	f7ff ff50 	bl	800e20c <__b2d>
 800e36c:	9b01      	ldr	r3, [sp, #4]
 800e36e:	6919      	ldr	r1, [r3, #16]
 800e370:	9b00      	ldr	r3, [sp, #0]
 800e372:	691b      	ldr	r3, [r3, #16]
 800e374:	1ac9      	subs	r1, r1, r3
 800e376:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e37a:	1a9b      	subs	r3, r3, r2
 800e37c:	ec5b ab10 	vmov	sl, fp, d0
 800e380:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e384:	2b00      	cmp	r3, #0
 800e386:	bfce      	itee	gt
 800e388:	462a      	movgt	r2, r5
 800e38a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e38e:	465a      	movle	r2, fp
 800e390:	462f      	mov	r7, r5
 800e392:	46d9      	mov	r9, fp
 800e394:	bfcc      	ite	gt
 800e396:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e39a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e39e:	464b      	mov	r3, r9
 800e3a0:	4652      	mov	r2, sl
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	4639      	mov	r1, r7
 800e3a6:	f7f2 fa79 	bl	800089c <__aeabi_ddiv>
 800e3aa:	ec41 0b10 	vmov	d0, r0, r1
 800e3ae:	b005      	add	sp, #20
 800e3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e3b4 <__copybits>:
 800e3b4:	3901      	subs	r1, #1
 800e3b6:	b570      	push	{r4, r5, r6, lr}
 800e3b8:	1149      	asrs	r1, r1, #5
 800e3ba:	6914      	ldr	r4, [r2, #16]
 800e3bc:	3101      	adds	r1, #1
 800e3be:	f102 0314 	add.w	r3, r2, #20
 800e3c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e3c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e3ca:	1f05      	subs	r5, r0, #4
 800e3cc:	42a3      	cmp	r3, r4
 800e3ce:	d30c      	bcc.n	800e3ea <__copybits+0x36>
 800e3d0:	1aa3      	subs	r3, r4, r2
 800e3d2:	3b11      	subs	r3, #17
 800e3d4:	f023 0303 	bic.w	r3, r3, #3
 800e3d8:	3211      	adds	r2, #17
 800e3da:	42a2      	cmp	r2, r4
 800e3dc:	bf88      	it	hi
 800e3de:	2300      	movhi	r3, #0
 800e3e0:	4418      	add	r0, r3
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	4288      	cmp	r0, r1
 800e3e6:	d305      	bcc.n	800e3f4 <__copybits+0x40>
 800e3e8:	bd70      	pop	{r4, r5, r6, pc}
 800e3ea:	f853 6b04 	ldr.w	r6, [r3], #4
 800e3ee:	f845 6f04 	str.w	r6, [r5, #4]!
 800e3f2:	e7eb      	b.n	800e3cc <__copybits+0x18>
 800e3f4:	f840 3b04 	str.w	r3, [r0], #4
 800e3f8:	e7f4      	b.n	800e3e4 <__copybits+0x30>

0800e3fa <__any_on>:
 800e3fa:	f100 0214 	add.w	r2, r0, #20
 800e3fe:	6900      	ldr	r0, [r0, #16]
 800e400:	114b      	asrs	r3, r1, #5
 800e402:	4298      	cmp	r0, r3
 800e404:	b510      	push	{r4, lr}
 800e406:	db11      	blt.n	800e42c <__any_on+0x32>
 800e408:	dd0a      	ble.n	800e420 <__any_on+0x26>
 800e40a:	f011 011f 	ands.w	r1, r1, #31
 800e40e:	d007      	beq.n	800e420 <__any_on+0x26>
 800e410:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e414:	fa24 f001 	lsr.w	r0, r4, r1
 800e418:	fa00 f101 	lsl.w	r1, r0, r1
 800e41c:	428c      	cmp	r4, r1
 800e41e:	d10b      	bne.n	800e438 <__any_on+0x3e>
 800e420:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e424:	4293      	cmp	r3, r2
 800e426:	d803      	bhi.n	800e430 <__any_on+0x36>
 800e428:	2000      	movs	r0, #0
 800e42a:	bd10      	pop	{r4, pc}
 800e42c:	4603      	mov	r3, r0
 800e42e:	e7f7      	b.n	800e420 <__any_on+0x26>
 800e430:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e434:	2900      	cmp	r1, #0
 800e436:	d0f5      	beq.n	800e424 <__any_on+0x2a>
 800e438:	2001      	movs	r0, #1
 800e43a:	e7f6      	b.n	800e42a <__any_on+0x30>

0800e43c <sulp>:
 800e43c:	b570      	push	{r4, r5, r6, lr}
 800e43e:	4604      	mov	r4, r0
 800e440:	460d      	mov	r5, r1
 800e442:	ec45 4b10 	vmov	d0, r4, r5
 800e446:	4616      	mov	r6, r2
 800e448:	f7ff feba 	bl	800e1c0 <__ulp>
 800e44c:	ec51 0b10 	vmov	r0, r1, d0
 800e450:	b17e      	cbz	r6, 800e472 <sulp+0x36>
 800e452:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e456:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	dd09      	ble.n	800e472 <sulp+0x36>
 800e45e:	051b      	lsls	r3, r3, #20
 800e460:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e464:	2400      	movs	r4, #0
 800e466:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e46a:	4622      	mov	r2, r4
 800e46c:	462b      	mov	r3, r5
 800e46e:	f7f2 f8eb 	bl	8000648 <__aeabi_dmul>
 800e472:	ec41 0b10 	vmov	d0, r0, r1
 800e476:	bd70      	pop	{r4, r5, r6, pc}

0800e478 <_strtod_l>:
 800e478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e47c:	b09f      	sub	sp, #124	@ 0x7c
 800e47e:	460c      	mov	r4, r1
 800e480:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e482:	2200      	movs	r2, #0
 800e484:	921a      	str	r2, [sp, #104]	@ 0x68
 800e486:	9005      	str	r0, [sp, #20]
 800e488:	f04f 0a00 	mov.w	sl, #0
 800e48c:	f04f 0b00 	mov.w	fp, #0
 800e490:	460a      	mov	r2, r1
 800e492:	9219      	str	r2, [sp, #100]	@ 0x64
 800e494:	7811      	ldrb	r1, [r2, #0]
 800e496:	292b      	cmp	r1, #43	@ 0x2b
 800e498:	d04a      	beq.n	800e530 <_strtod_l+0xb8>
 800e49a:	d838      	bhi.n	800e50e <_strtod_l+0x96>
 800e49c:	290d      	cmp	r1, #13
 800e49e:	d832      	bhi.n	800e506 <_strtod_l+0x8e>
 800e4a0:	2908      	cmp	r1, #8
 800e4a2:	d832      	bhi.n	800e50a <_strtod_l+0x92>
 800e4a4:	2900      	cmp	r1, #0
 800e4a6:	d03b      	beq.n	800e520 <_strtod_l+0xa8>
 800e4a8:	2200      	movs	r2, #0
 800e4aa:	920e      	str	r2, [sp, #56]	@ 0x38
 800e4ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e4ae:	782a      	ldrb	r2, [r5, #0]
 800e4b0:	2a30      	cmp	r2, #48	@ 0x30
 800e4b2:	f040 80b2 	bne.w	800e61a <_strtod_l+0x1a2>
 800e4b6:	786a      	ldrb	r2, [r5, #1]
 800e4b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e4bc:	2a58      	cmp	r2, #88	@ 0x58
 800e4be:	d16e      	bne.n	800e59e <_strtod_l+0x126>
 800e4c0:	9302      	str	r3, [sp, #8]
 800e4c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e4c4:	9301      	str	r3, [sp, #4]
 800e4c6:	ab1a      	add	r3, sp, #104	@ 0x68
 800e4c8:	9300      	str	r3, [sp, #0]
 800e4ca:	4a8f      	ldr	r2, [pc, #572]	@ (800e708 <_strtod_l+0x290>)
 800e4cc:	9805      	ldr	r0, [sp, #20]
 800e4ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e4d0:	a919      	add	r1, sp, #100	@ 0x64
 800e4d2:	f001 fadf 	bl	800fa94 <__gethex>
 800e4d6:	f010 060f 	ands.w	r6, r0, #15
 800e4da:	4604      	mov	r4, r0
 800e4dc:	d005      	beq.n	800e4ea <_strtod_l+0x72>
 800e4de:	2e06      	cmp	r6, #6
 800e4e0:	d128      	bne.n	800e534 <_strtod_l+0xbc>
 800e4e2:	3501      	adds	r5, #1
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	9519      	str	r5, [sp, #100]	@ 0x64
 800e4e8:	930e      	str	r3, [sp, #56]	@ 0x38
 800e4ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	f040 858e 	bne.w	800f00e <_strtod_l+0xb96>
 800e4f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e4f4:	b1cb      	cbz	r3, 800e52a <_strtod_l+0xb2>
 800e4f6:	4652      	mov	r2, sl
 800e4f8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e4fc:	ec43 2b10 	vmov	d0, r2, r3
 800e500:	b01f      	add	sp, #124	@ 0x7c
 800e502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e506:	2920      	cmp	r1, #32
 800e508:	d1ce      	bne.n	800e4a8 <_strtod_l+0x30>
 800e50a:	3201      	adds	r2, #1
 800e50c:	e7c1      	b.n	800e492 <_strtod_l+0x1a>
 800e50e:	292d      	cmp	r1, #45	@ 0x2d
 800e510:	d1ca      	bne.n	800e4a8 <_strtod_l+0x30>
 800e512:	2101      	movs	r1, #1
 800e514:	910e      	str	r1, [sp, #56]	@ 0x38
 800e516:	1c51      	adds	r1, r2, #1
 800e518:	9119      	str	r1, [sp, #100]	@ 0x64
 800e51a:	7852      	ldrb	r2, [r2, #1]
 800e51c:	2a00      	cmp	r2, #0
 800e51e:	d1c5      	bne.n	800e4ac <_strtod_l+0x34>
 800e520:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e522:	9419      	str	r4, [sp, #100]	@ 0x64
 800e524:	2b00      	cmp	r3, #0
 800e526:	f040 8570 	bne.w	800f00a <_strtod_l+0xb92>
 800e52a:	4652      	mov	r2, sl
 800e52c:	465b      	mov	r3, fp
 800e52e:	e7e5      	b.n	800e4fc <_strtod_l+0x84>
 800e530:	2100      	movs	r1, #0
 800e532:	e7ef      	b.n	800e514 <_strtod_l+0x9c>
 800e534:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e536:	b13a      	cbz	r2, 800e548 <_strtod_l+0xd0>
 800e538:	2135      	movs	r1, #53	@ 0x35
 800e53a:	a81c      	add	r0, sp, #112	@ 0x70
 800e53c:	f7ff ff3a 	bl	800e3b4 <__copybits>
 800e540:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e542:	9805      	ldr	r0, [sp, #20]
 800e544:	f7ff fb10 	bl	800db68 <_Bfree>
 800e548:	3e01      	subs	r6, #1
 800e54a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e54c:	2e04      	cmp	r6, #4
 800e54e:	d806      	bhi.n	800e55e <_strtod_l+0xe6>
 800e550:	e8df f006 	tbb	[pc, r6]
 800e554:	201d0314 	.word	0x201d0314
 800e558:	14          	.byte	0x14
 800e559:	00          	.byte	0x00
 800e55a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e55e:	05e1      	lsls	r1, r4, #23
 800e560:	bf48      	it	mi
 800e562:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e566:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e56a:	0d1b      	lsrs	r3, r3, #20
 800e56c:	051b      	lsls	r3, r3, #20
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d1bb      	bne.n	800e4ea <_strtod_l+0x72>
 800e572:	f7fe fb1f 	bl	800cbb4 <__errno>
 800e576:	2322      	movs	r3, #34	@ 0x22
 800e578:	6003      	str	r3, [r0, #0]
 800e57a:	e7b6      	b.n	800e4ea <_strtod_l+0x72>
 800e57c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e580:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e584:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e588:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e58c:	e7e7      	b.n	800e55e <_strtod_l+0xe6>
 800e58e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e710 <_strtod_l+0x298>
 800e592:	e7e4      	b.n	800e55e <_strtod_l+0xe6>
 800e594:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e598:	f04f 3aff 	mov.w	sl, #4294967295
 800e59c:	e7df      	b.n	800e55e <_strtod_l+0xe6>
 800e59e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e5a0:	1c5a      	adds	r2, r3, #1
 800e5a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800e5a4:	785b      	ldrb	r3, [r3, #1]
 800e5a6:	2b30      	cmp	r3, #48	@ 0x30
 800e5a8:	d0f9      	beq.n	800e59e <_strtod_l+0x126>
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d09d      	beq.n	800e4ea <_strtod_l+0x72>
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	2700      	movs	r7, #0
 800e5b2:	9308      	str	r3, [sp, #32]
 800e5b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e5b6:	930c      	str	r3, [sp, #48]	@ 0x30
 800e5b8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e5ba:	46b9      	mov	r9, r7
 800e5bc:	220a      	movs	r2, #10
 800e5be:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e5c0:	7805      	ldrb	r5, [r0, #0]
 800e5c2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e5c6:	b2d9      	uxtb	r1, r3
 800e5c8:	2909      	cmp	r1, #9
 800e5ca:	d928      	bls.n	800e61e <_strtod_l+0x1a6>
 800e5cc:	494f      	ldr	r1, [pc, #316]	@ (800e70c <_strtod_l+0x294>)
 800e5ce:	2201      	movs	r2, #1
 800e5d0:	f001 f97a 	bl	800f8c8 <strncmp>
 800e5d4:	2800      	cmp	r0, #0
 800e5d6:	d032      	beq.n	800e63e <_strtod_l+0x1c6>
 800e5d8:	2000      	movs	r0, #0
 800e5da:	462a      	mov	r2, r5
 800e5dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800e5de:	464d      	mov	r5, r9
 800e5e0:	4603      	mov	r3, r0
 800e5e2:	2a65      	cmp	r2, #101	@ 0x65
 800e5e4:	d001      	beq.n	800e5ea <_strtod_l+0x172>
 800e5e6:	2a45      	cmp	r2, #69	@ 0x45
 800e5e8:	d114      	bne.n	800e614 <_strtod_l+0x19c>
 800e5ea:	b91d      	cbnz	r5, 800e5f4 <_strtod_l+0x17c>
 800e5ec:	9a08      	ldr	r2, [sp, #32]
 800e5ee:	4302      	orrs	r2, r0
 800e5f0:	d096      	beq.n	800e520 <_strtod_l+0xa8>
 800e5f2:	2500      	movs	r5, #0
 800e5f4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e5f6:	1c62      	adds	r2, r4, #1
 800e5f8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e5fa:	7862      	ldrb	r2, [r4, #1]
 800e5fc:	2a2b      	cmp	r2, #43	@ 0x2b
 800e5fe:	d07a      	beq.n	800e6f6 <_strtod_l+0x27e>
 800e600:	2a2d      	cmp	r2, #45	@ 0x2d
 800e602:	d07e      	beq.n	800e702 <_strtod_l+0x28a>
 800e604:	f04f 0c00 	mov.w	ip, #0
 800e608:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e60c:	2909      	cmp	r1, #9
 800e60e:	f240 8085 	bls.w	800e71c <_strtod_l+0x2a4>
 800e612:	9419      	str	r4, [sp, #100]	@ 0x64
 800e614:	f04f 0800 	mov.w	r8, #0
 800e618:	e0a5      	b.n	800e766 <_strtod_l+0x2ee>
 800e61a:	2300      	movs	r3, #0
 800e61c:	e7c8      	b.n	800e5b0 <_strtod_l+0x138>
 800e61e:	f1b9 0f08 	cmp.w	r9, #8
 800e622:	bfd8      	it	le
 800e624:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e626:	f100 0001 	add.w	r0, r0, #1
 800e62a:	bfda      	itte	le
 800e62c:	fb02 3301 	mlale	r3, r2, r1, r3
 800e630:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e632:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e636:	f109 0901 	add.w	r9, r9, #1
 800e63a:	9019      	str	r0, [sp, #100]	@ 0x64
 800e63c:	e7bf      	b.n	800e5be <_strtod_l+0x146>
 800e63e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e640:	1c5a      	adds	r2, r3, #1
 800e642:	9219      	str	r2, [sp, #100]	@ 0x64
 800e644:	785a      	ldrb	r2, [r3, #1]
 800e646:	f1b9 0f00 	cmp.w	r9, #0
 800e64a:	d03b      	beq.n	800e6c4 <_strtod_l+0x24c>
 800e64c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e64e:	464d      	mov	r5, r9
 800e650:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e654:	2b09      	cmp	r3, #9
 800e656:	d912      	bls.n	800e67e <_strtod_l+0x206>
 800e658:	2301      	movs	r3, #1
 800e65a:	e7c2      	b.n	800e5e2 <_strtod_l+0x16a>
 800e65c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e65e:	1c5a      	adds	r2, r3, #1
 800e660:	9219      	str	r2, [sp, #100]	@ 0x64
 800e662:	785a      	ldrb	r2, [r3, #1]
 800e664:	3001      	adds	r0, #1
 800e666:	2a30      	cmp	r2, #48	@ 0x30
 800e668:	d0f8      	beq.n	800e65c <_strtod_l+0x1e4>
 800e66a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e66e:	2b08      	cmp	r3, #8
 800e670:	f200 84d2 	bhi.w	800f018 <_strtod_l+0xba0>
 800e674:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e676:	900a      	str	r0, [sp, #40]	@ 0x28
 800e678:	2000      	movs	r0, #0
 800e67a:	930c      	str	r3, [sp, #48]	@ 0x30
 800e67c:	4605      	mov	r5, r0
 800e67e:	3a30      	subs	r2, #48	@ 0x30
 800e680:	f100 0301 	add.w	r3, r0, #1
 800e684:	d018      	beq.n	800e6b8 <_strtod_l+0x240>
 800e686:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e688:	4419      	add	r1, r3
 800e68a:	910a      	str	r1, [sp, #40]	@ 0x28
 800e68c:	462e      	mov	r6, r5
 800e68e:	f04f 0e0a 	mov.w	lr, #10
 800e692:	1c71      	adds	r1, r6, #1
 800e694:	eba1 0c05 	sub.w	ip, r1, r5
 800e698:	4563      	cmp	r3, ip
 800e69a:	dc15      	bgt.n	800e6c8 <_strtod_l+0x250>
 800e69c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e6a0:	182b      	adds	r3, r5, r0
 800e6a2:	2b08      	cmp	r3, #8
 800e6a4:	f105 0501 	add.w	r5, r5, #1
 800e6a8:	4405      	add	r5, r0
 800e6aa:	dc1a      	bgt.n	800e6e2 <_strtod_l+0x26a>
 800e6ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6ae:	230a      	movs	r3, #10
 800e6b0:	fb03 2301 	mla	r3, r3, r1, r2
 800e6b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e6ba:	1c51      	adds	r1, r2, #1
 800e6bc:	9119      	str	r1, [sp, #100]	@ 0x64
 800e6be:	7852      	ldrb	r2, [r2, #1]
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	e7c5      	b.n	800e650 <_strtod_l+0x1d8>
 800e6c4:	4648      	mov	r0, r9
 800e6c6:	e7ce      	b.n	800e666 <_strtod_l+0x1ee>
 800e6c8:	2e08      	cmp	r6, #8
 800e6ca:	dc05      	bgt.n	800e6d8 <_strtod_l+0x260>
 800e6cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e6ce:	fb0e f606 	mul.w	r6, lr, r6
 800e6d2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e6d4:	460e      	mov	r6, r1
 800e6d6:	e7dc      	b.n	800e692 <_strtod_l+0x21a>
 800e6d8:	2910      	cmp	r1, #16
 800e6da:	bfd8      	it	le
 800e6dc:	fb0e f707 	mulle.w	r7, lr, r7
 800e6e0:	e7f8      	b.n	800e6d4 <_strtod_l+0x25c>
 800e6e2:	2b0f      	cmp	r3, #15
 800e6e4:	bfdc      	itt	le
 800e6e6:	230a      	movle	r3, #10
 800e6e8:	fb03 2707 	mlale	r7, r3, r7, r2
 800e6ec:	e7e3      	b.n	800e6b6 <_strtod_l+0x23e>
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e6f2:	2301      	movs	r3, #1
 800e6f4:	e77a      	b.n	800e5ec <_strtod_l+0x174>
 800e6f6:	f04f 0c00 	mov.w	ip, #0
 800e6fa:	1ca2      	adds	r2, r4, #2
 800e6fc:	9219      	str	r2, [sp, #100]	@ 0x64
 800e6fe:	78a2      	ldrb	r2, [r4, #2]
 800e700:	e782      	b.n	800e608 <_strtod_l+0x190>
 800e702:	f04f 0c01 	mov.w	ip, #1
 800e706:	e7f8      	b.n	800e6fa <_strtod_l+0x282>
 800e708:	080108d4 	.word	0x080108d4
 800e70c:	08010707 	.word	0x08010707
 800e710:	7ff00000 	.word	0x7ff00000
 800e714:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e716:	1c51      	adds	r1, r2, #1
 800e718:	9119      	str	r1, [sp, #100]	@ 0x64
 800e71a:	7852      	ldrb	r2, [r2, #1]
 800e71c:	2a30      	cmp	r2, #48	@ 0x30
 800e71e:	d0f9      	beq.n	800e714 <_strtod_l+0x29c>
 800e720:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e724:	2908      	cmp	r1, #8
 800e726:	f63f af75 	bhi.w	800e614 <_strtod_l+0x19c>
 800e72a:	3a30      	subs	r2, #48	@ 0x30
 800e72c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e72e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e730:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e732:	f04f 080a 	mov.w	r8, #10
 800e736:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e738:	1c56      	adds	r6, r2, #1
 800e73a:	9619      	str	r6, [sp, #100]	@ 0x64
 800e73c:	7852      	ldrb	r2, [r2, #1]
 800e73e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e742:	f1be 0f09 	cmp.w	lr, #9
 800e746:	d939      	bls.n	800e7bc <_strtod_l+0x344>
 800e748:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e74a:	1a76      	subs	r6, r6, r1
 800e74c:	2e08      	cmp	r6, #8
 800e74e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e752:	dc03      	bgt.n	800e75c <_strtod_l+0x2e4>
 800e754:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e756:	4588      	cmp	r8, r1
 800e758:	bfa8      	it	ge
 800e75a:	4688      	movge	r8, r1
 800e75c:	f1bc 0f00 	cmp.w	ip, #0
 800e760:	d001      	beq.n	800e766 <_strtod_l+0x2ee>
 800e762:	f1c8 0800 	rsb	r8, r8, #0
 800e766:	2d00      	cmp	r5, #0
 800e768:	d14e      	bne.n	800e808 <_strtod_l+0x390>
 800e76a:	9908      	ldr	r1, [sp, #32]
 800e76c:	4308      	orrs	r0, r1
 800e76e:	f47f aebc 	bne.w	800e4ea <_strtod_l+0x72>
 800e772:	2b00      	cmp	r3, #0
 800e774:	f47f aed4 	bne.w	800e520 <_strtod_l+0xa8>
 800e778:	2a69      	cmp	r2, #105	@ 0x69
 800e77a:	d028      	beq.n	800e7ce <_strtod_l+0x356>
 800e77c:	dc25      	bgt.n	800e7ca <_strtod_l+0x352>
 800e77e:	2a49      	cmp	r2, #73	@ 0x49
 800e780:	d025      	beq.n	800e7ce <_strtod_l+0x356>
 800e782:	2a4e      	cmp	r2, #78	@ 0x4e
 800e784:	f47f aecc 	bne.w	800e520 <_strtod_l+0xa8>
 800e788:	499a      	ldr	r1, [pc, #616]	@ (800e9f4 <_strtod_l+0x57c>)
 800e78a:	a819      	add	r0, sp, #100	@ 0x64
 800e78c:	f001 fba4 	bl	800fed8 <__match>
 800e790:	2800      	cmp	r0, #0
 800e792:	f43f aec5 	beq.w	800e520 <_strtod_l+0xa8>
 800e796:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e798:	781b      	ldrb	r3, [r3, #0]
 800e79a:	2b28      	cmp	r3, #40	@ 0x28
 800e79c:	d12e      	bne.n	800e7fc <_strtod_l+0x384>
 800e79e:	4996      	ldr	r1, [pc, #600]	@ (800e9f8 <_strtod_l+0x580>)
 800e7a0:	aa1c      	add	r2, sp, #112	@ 0x70
 800e7a2:	a819      	add	r0, sp, #100	@ 0x64
 800e7a4:	f001 fbac 	bl	800ff00 <__hexnan>
 800e7a8:	2805      	cmp	r0, #5
 800e7aa:	d127      	bne.n	800e7fc <_strtod_l+0x384>
 800e7ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e7ae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e7b2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e7b6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e7ba:	e696      	b.n	800e4ea <_strtod_l+0x72>
 800e7bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e7be:	fb08 2101 	mla	r1, r8, r1, r2
 800e7c2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e7c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7c8:	e7b5      	b.n	800e736 <_strtod_l+0x2be>
 800e7ca:	2a6e      	cmp	r2, #110	@ 0x6e
 800e7cc:	e7da      	b.n	800e784 <_strtod_l+0x30c>
 800e7ce:	498b      	ldr	r1, [pc, #556]	@ (800e9fc <_strtod_l+0x584>)
 800e7d0:	a819      	add	r0, sp, #100	@ 0x64
 800e7d2:	f001 fb81 	bl	800fed8 <__match>
 800e7d6:	2800      	cmp	r0, #0
 800e7d8:	f43f aea2 	beq.w	800e520 <_strtod_l+0xa8>
 800e7dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e7de:	4988      	ldr	r1, [pc, #544]	@ (800ea00 <_strtod_l+0x588>)
 800e7e0:	3b01      	subs	r3, #1
 800e7e2:	a819      	add	r0, sp, #100	@ 0x64
 800e7e4:	9319      	str	r3, [sp, #100]	@ 0x64
 800e7e6:	f001 fb77 	bl	800fed8 <__match>
 800e7ea:	b910      	cbnz	r0, 800e7f2 <_strtod_l+0x37a>
 800e7ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e7ee:	3301      	adds	r3, #1
 800e7f0:	9319      	str	r3, [sp, #100]	@ 0x64
 800e7f2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ea10 <_strtod_l+0x598>
 800e7f6:	f04f 0a00 	mov.w	sl, #0
 800e7fa:	e676      	b.n	800e4ea <_strtod_l+0x72>
 800e7fc:	4881      	ldr	r0, [pc, #516]	@ (800ea04 <_strtod_l+0x58c>)
 800e7fe:	f001 f8a7 	bl	800f950 <nan>
 800e802:	ec5b ab10 	vmov	sl, fp, d0
 800e806:	e670      	b.n	800e4ea <_strtod_l+0x72>
 800e808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e80a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e80c:	eba8 0303 	sub.w	r3, r8, r3
 800e810:	f1b9 0f00 	cmp.w	r9, #0
 800e814:	bf08      	it	eq
 800e816:	46a9      	moveq	r9, r5
 800e818:	2d10      	cmp	r5, #16
 800e81a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e81c:	462c      	mov	r4, r5
 800e81e:	bfa8      	it	ge
 800e820:	2410      	movge	r4, #16
 800e822:	f7f1 fe97 	bl	8000554 <__aeabi_ui2d>
 800e826:	2d09      	cmp	r5, #9
 800e828:	4682      	mov	sl, r0
 800e82a:	468b      	mov	fp, r1
 800e82c:	dc13      	bgt.n	800e856 <_strtod_l+0x3de>
 800e82e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e830:	2b00      	cmp	r3, #0
 800e832:	f43f ae5a 	beq.w	800e4ea <_strtod_l+0x72>
 800e836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e838:	dd78      	ble.n	800e92c <_strtod_l+0x4b4>
 800e83a:	2b16      	cmp	r3, #22
 800e83c:	dc5f      	bgt.n	800e8fe <_strtod_l+0x486>
 800e83e:	4972      	ldr	r1, [pc, #456]	@ (800ea08 <_strtod_l+0x590>)
 800e840:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e844:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e848:	4652      	mov	r2, sl
 800e84a:	465b      	mov	r3, fp
 800e84c:	f7f1 fefc 	bl	8000648 <__aeabi_dmul>
 800e850:	4682      	mov	sl, r0
 800e852:	468b      	mov	fp, r1
 800e854:	e649      	b.n	800e4ea <_strtod_l+0x72>
 800e856:	4b6c      	ldr	r3, [pc, #432]	@ (800ea08 <_strtod_l+0x590>)
 800e858:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e85c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e860:	f7f1 fef2 	bl	8000648 <__aeabi_dmul>
 800e864:	4682      	mov	sl, r0
 800e866:	4638      	mov	r0, r7
 800e868:	468b      	mov	fp, r1
 800e86a:	f7f1 fe73 	bl	8000554 <__aeabi_ui2d>
 800e86e:	4602      	mov	r2, r0
 800e870:	460b      	mov	r3, r1
 800e872:	4650      	mov	r0, sl
 800e874:	4659      	mov	r1, fp
 800e876:	f7f1 fd31 	bl	80002dc <__adddf3>
 800e87a:	2d0f      	cmp	r5, #15
 800e87c:	4682      	mov	sl, r0
 800e87e:	468b      	mov	fp, r1
 800e880:	ddd5      	ble.n	800e82e <_strtod_l+0x3b6>
 800e882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e884:	1b2c      	subs	r4, r5, r4
 800e886:	441c      	add	r4, r3
 800e888:	2c00      	cmp	r4, #0
 800e88a:	f340 8093 	ble.w	800e9b4 <_strtod_l+0x53c>
 800e88e:	f014 030f 	ands.w	r3, r4, #15
 800e892:	d00a      	beq.n	800e8aa <_strtod_l+0x432>
 800e894:	495c      	ldr	r1, [pc, #368]	@ (800ea08 <_strtod_l+0x590>)
 800e896:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e89a:	4652      	mov	r2, sl
 800e89c:	465b      	mov	r3, fp
 800e89e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e8a2:	f7f1 fed1 	bl	8000648 <__aeabi_dmul>
 800e8a6:	4682      	mov	sl, r0
 800e8a8:	468b      	mov	fp, r1
 800e8aa:	f034 040f 	bics.w	r4, r4, #15
 800e8ae:	d073      	beq.n	800e998 <_strtod_l+0x520>
 800e8b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e8b4:	dd49      	ble.n	800e94a <_strtod_l+0x4d2>
 800e8b6:	2400      	movs	r4, #0
 800e8b8:	46a0      	mov	r8, r4
 800e8ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e8bc:	46a1      	mov	r9, r4
 800e8be:	9a05      	ldr	r2, [sp, #20]
 800e8c0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ea10 <_strtod_l+0x598>
 800e8c4:	2322      	movs	r3, #34	@ 0x22
 800e8c6:	6013      	str	r3, [r2, #0]
 800e8c8:	f04f 0a00 	mov.w	sl, #0
 800e8cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	f43f ae0b 	beq.w	800e4ea <_strtod_l+0x72>
 800e8d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e8d6:	9805      	ldr	r0, [sp, #20]
 800e8d8:	f7ff f946 	bl	800db68 <_Bfree>
 800e8dc:	9805      	ldr	r0, [sp, #20]
 800e8de:	4649      	mov	r1, r9
 800e8e0:	f7ff f942 	bl	800db68 <_Bfree>
 800e8e4:	9805      	ldr	r0, [sp, #20]
 800e8e6:	4641      	mov	r1, r8
 800e8e8:	f7ff f93e 	bl	800db68 <_Bfree>
 800e8ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e8ee:	9805      	ldr	r0, [sp, #20]
 800e8f0:	f7ff f93a 	bl	800db68 <_Bfree>
 800e8f4:	9805      	ldr	r0, [sp, #20]
 800e8f6:	4621      	mov	r1, r4
 800e8f8:	f7ff f936 	bl	800db68 <_Bfree>
 800e8fc:	e5f5      	b.n	800e4ea <_strtod_l+0x72>
 800e8fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e900:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e904:	4293      	cmp	r3, r2
 800e906:	dbbc      	blt.n	800e882 <_strtod_l+0x40a>
 800e908:	4c3f      	ldr	r4, [pc, #252]	@ (800ea08 <_strtod_l+0x590>)
 800e90a:	f1c5 050f 	rsb	r5, r5, #15
 800e90e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e912:	4652      	mov	r2, sl
 800e914:	465b      	mov	r3, fp
 800e916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e91a:	f7f1 fe95 	bl	8000648 <__aeabi_dmul>
 800e91e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e920:	1b5d      	subs	r5, r3, r5
 800e922:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e926:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e92a:	e78f      	b.n	800e84c <_strtod_l+0x3d4>
 800e92c:	3316      	adds	r3, #22
 800e92e:	dba8      	blt.n	800e882 <_strtod_l+0x40a>
 800e930:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e932:	eba3 0808 	sub.w	r8, r3, r8
 800e936:	4b34      	ldr	r3, [pc, #208]	@ (800ea08 <_strtod_l+0x590>)
 800e938:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e93c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e940:	4650      	mov	r0, sl
 800e942:	4659      	mov	r1, fp
 800e944:	f7f1 ffaa 	bl	800089c <__aeabi_ddiv>
 800e948:	e782      	b.n	800e850 <_strtod_l+0x3d8>
 800e94a:	2300      	movs	r3, #0
 800e94c:	4f2f      	ldr	r7, [pc, #188]	@ (800ea0c <_strtod_l+0x594>)
 800e94e:	1124      	asrs	r4, r4, #4
 800e950:	4650      	mov	r0, sl
 800e952:	4659      	mov	r1, fp
 800e954:	461e      	mov	r6, r3
 800e956:	2c01      	cmp	r4, #1
 800e958:	dc21      	bgt.n	800e99e <_strtod_l+0x526>
 800e95a:	b10b      	cbz	r3, 800e960 <_strtod_l+0x4e8>
 800e95c:	4682      	mov	sl, r0
 800e95e:	468b      	mov	fp, r1
 800e960:	492a      	ldr	r1, [pc, #168]	@ (800ea0c <_strtod_l+0x594>)
 800e962:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e966:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e96a:	4652      	mov	r2, sl
 800e96c:	465b      	mov	r3, fp
 800e96e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e972:	f7f1 fe69 	bl	8000648 <__aeabi_dmul>
 800e976:	4b26      	ldr	r3, [pc, #152]	@ (800ea10 <_strtod_l+0x598>)
 800e978:	460a      	mov	r2, r1
 800e97a:	400b      	ands	r3, r1
 800e97c:	4925      	ldr	r1, [pc, #148]	@ (800ea14 <_strtod_l+0x59c>)
 800e97e:	428b      	cmp	r3, r1
 800e980:	4682      	mov	sl, r0
 800e982:	d898      	bhi.n	800e8b6 <_strtod_l+0x43e>
 800e984:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e988:	428b      	cmp	r3, r1
 800e98a:	bf86      	itte	hi
 800e98c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ea18 <_strtod_l+0x5a0>
 800e990:	f04f 3aff 	movhi.w	sl, #4294967295
 800e994:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e998:	2300      	movs	r3, #0
 800e99a:	9308      	str	r3, [sp, #32]
 800e99c:	e076      	b.n	800ea8c <_strtod_l+0x614>
 800e99e:	07e2      	lsls	r2, r4, #31
 800e9a0:	d504      	bpl.n	800e9ac <_strtod_l+0x534>
 800e9a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9a6:	f7f1 fe4f 	bl	8000648 <__aeabi_dmul>
 800e9aa:	2301      	movs	r3, #1
 800e9ac:	3601      	adds	r6, #1
 800e9ae:	1064      	asrs	r4, r4, #1
 800e9b0:	3708      	adds	r7, #8
 800e9b2:	e7d0      	b.n	800e956 <_strtod_l+0x4de>
 800e9b4:	d0f0      	beq.n	800e998 <_strtod_l+0x520>
 800e9b6:	4264      	negs	r4, r4
 800e9b8:	f014 020f 	ands.w	r2, r4, #15
 800e9bc:	d00a      	beq.n	800e9d4 <_strtod_l+0x55c>
 800e9be:	4b12      	ldr	r3, [pc, #72]	@ (800ea08 <_strtod_l+0x590>)
 800e9c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e9c4:	4650      	mov	r0, sl
 800e9c6:	4659      	mov	r1, fp
 800e9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9cc:	f7f1 ff66 	bl	800089c <__aeabi_ddiv>
 800e9d0:	4682      	mov	sl, r0
 800e9d2:	468b      	mov	fp, r1
 800e9d4:	1124      	asrs	r4, r4, #4
 800e9d6:	d0df      	beq.n	800e998 <_strtod_l+0x520>
 800e9d8:	2c1f      	cmp	r4, #31
 800e9da:	dd1f      	ble.n	800ea1c <_strtod_l+0x5a4>
 800e9dc:	2400      	movs	r4, #0
 800e9de:	46a0      	mov	r8, r4
 800e9e0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e9e2:	46a1      	mov	r9, r4
 800e9e4:	9a05      	ldr	r2, [sp, #20]
 800e9e6:	2322      	movs	r3, #34	@ 0x22
 800e9e8:	f04f 0a00 	mov.w	sl, #0
 800e9ec:	f04f 0b00 	mov.w	fp, #0
 800e9f0:	6013      	str	r3, [r2, #0]
 800e9f2:	e76b      	b.n	800e8cc <_strtod_l+0x454>
 800e9f4:	080105f5 	.word	0x080105f5
 800e9f8:	080108c0 	.word	0x080108c0
 800e9fc:	080105ed 	.word	0x080105ed
 800ea00:	08010624 	.word	0x08010624
 800ea04:	0801075d 	.word	0x0801075d
 800ea08:	080107f8 	.word	0x080107f8
 800ea0c:	080107d0 	.word	0x080107d0
 800ea10:	7ff00000 	.word	0x7ff00000
 800ea14:	7ca00000 	.word	0x7ca00000
 800ea18:	7fefffff 	.word	0x7fefffff
 800ea1c:	f014 0310 	ands.w	r3, r4, #16
 800ea20:	bf18      	it	ne
 800ea22:	236a      	movne	r3, #106	@ 0x6a
 800ea24:	4ea9      	ldr	r6, [pc, #676]	@ (800eccc <_strtod_l+0x854>)
 800ea26:	9308      	str	r3, [sp, #32]
 800ea28:	4650      	mov	r0, sl
 800ea2a:	4659      	mov	r1, fp
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	07e7      	lsls	r7, r4, #31
 800ea30:	d504      	bpl.n	800ea3c <_strtod_l+0x5c4>
 800ea32:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ea36:	f7f1 fe07 	bl	8000648 <__aeabi_dmul>
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	1064      	asrs	r4, r4, #1
 800ea3e:	f106 0608 	add.w	r6, r6, #8
 800ea42:	d1f4      	bne.n	800ea2e <_strtod_l+0x5b6>
 800ea44:	b10b      	cbz	r3, 800ea4a <_strtod_l+0x5d2>
 800ea46:	4682      	mov	sl, r0
 800ea48:	468b      	mov	fp, r1
 800ea4a:	9b08      	ldr	r3, [sp, #32]
 800ea4c:	b1b3      	cbz	r3, 800ea7c <_strtod_l+0x604>
 800ea4e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ea52:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	4659      	mov	r1, fp
 800ea5a:	dd0f      	ble.n	800ea7c <_strtod_l+0x604>
 800ea5c:	2b1f      	cmp	r3, #31
 800ea5e:	dd56      	ble.n	800eb0e <_strtod_l+0x696>
 800ea60:	2b34      	cmp	r3, #52	@ 0x34
 800ea62:	bfde      	ittt	le
 800ea64:	f04f 33ff 	movle.w	r3, #4294967295
 800ea68:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ea6c:	4093      	lslle	r3, r2
 800ea6e:	f04f 0a00 	mov.w	sl, #0
 800ea72:	bfcc      	ite	gt
 800ea74:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ea78:	ea03 0b01 	andle.w	fp, r3, r1
 800ea7c:	2200      	movs	r2, #0
 800ea7e:	2300      	movs	r3, #0
 800ea80:	4650      	mov	r0, sl
 800ea82:	4659      	mov	r1, fp
 800ea84:	f7f2 f848 	bl	8000b18 <__aeabi_dcmpeq>
 800ea88:	2800      	cmp	r0, #0
 800ea8a:	d1a7      	bne.n	800e9dc <_strtod_l+0x564>
 800ea8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea8e:	9300      	str	r3, [sp, #0]
 800ea90:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ea92:	9805      	ldr	r0, [sp, #20]
 800ea94:	462b      	mov	r3, r5
 800ea96:	464a      	mov	r2, r9
 800ea98:	f7ff f8ce 	bl	800dc38 <__s2b>
 800ea9c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ea9e:	2800      	cmp	r0, #0
 800eaa0:	f43f af09 	beq.w	800e8b6 <_strtod_l+0x43e>
 800eaa4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eaa6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eaa8:	2a00      	cmp	r2, #0
 800eaaa:	eba3 0308 	sub.w	r3, r3, r8
 800eaae:	bfa8      	it	ge
 800eab0:	2300      	movge	r3, #0
 800eab2:	9312      	str	r3, [sp, #72]	@ 0x48
 800eab4:	2400      	movs	r4, #0
 800eab6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800eaba:	9316      	str	r3, [sp, #88]	@ 0x58
 800eabc:	46a0      	mov	r8, r4
 800eabe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eac0:	9805      	ldr	r0, [sp, #20]
 800eac2:	6859      	ldr	r1, [r3, #4]
 800eac4:	f7ff f810 	bl	800dae8 <_Balloc>
 800eac8:	4681      	mov	r9, r0
 800eaca:	2800      	cmp	r0, #0
 800eacc:	f43f aef7 	beq.w	800e8be <_strtod_l+0x446>
 800ead0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ead2:	691a      	ldr	r2, [r3, #16]
 800ead4:	3202      	adds	r2, #2
 800ead6:	f103 010c 	add.w	r1, r3, #12
 800eada:	0092      	lsls	r2, r2, #2
 800eadc:	300c      	adds	r0, #12
 800eade:	f7fe f896 	bl	800cc0e <memcpy>
 800eae2:	ec4b ab10 	vmov	d0, sl, fp
 800eae6:	9805      	ldr	r0, [sp, #20]
 800eae8:	aa1c      	add	r2, sp, #112	@ 0x70
 800eaea:	a91b      	add	r1, sp, #108	@ 0x6c
 800eaec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800eaf0:	f7ff fbd6 	bl	800e2a0 <__d2b>
 800eaf4:	901a      	str	r0, [sp, #104]	@ 0x68
 800eaf6:	2800      	cmp	r0, #0
 800eaf8:	f43f aee1 	beq.w	800e8be <_strtod_l+0x446>
 800eafc:	9805      	ldr	r0, [sp, #20]
 800eafe:	2101      	movs	r1, #1
 800eb00:	f7ff f930 	bl	800dd64 <__i2b>
 800eb04:	4680      	mov	r8, r0
 800eb06:	b948      	cbnz	r0, 800eb1c <_strtod_l+0x6a4>
 800eb08:	f04f 0800 	mov.w	r8, #0
 800eb0c:	e6d7      	b.n	800e8be <_strtod_l+0x446>
 800eb0e:	f04f 32ff 	mov.w	r2, #4294967295
 800eb12:	fa02 f303 	lsl.w	r3, r2, r3
 800eb16:	ea03 0a0a 	and.w	sl, r3, sl
 800eb1a:	e7af      	b.n	800ea7c <_strtod_l+0x604>
 800eb1c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800eb1e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800eb20:	2d00      	cmp	r5, #0
 800eb22:	bfab      	itete	ge
 800eb24:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800eb26:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800eb28:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800eb2a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800eb2c:	bfac      	ite	ge
 800eb2e:	18ef      	addge	r7, r5, r3
 800eb30:	1b5e      	sublt	r6, r3, r5
 800eb32:	9b08      	ldr	r3, [sp, #32]
 800eb34:	1aed      	subs	r5, r5, r3
 800eb36:	4415      	add	r5, r2
 800eb38:	4b65      	ldr	r3, [pc, #404]	@ (800ecd0 <_strtod_l+0x858>)
 800eb3a:	3d01      	subs	r5, #1
 800eb3c:	429d      	cmp	r5, r3
 800eb3e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800eb42:	da50      	bge.n	800ebe6 <_strtod_l+0x76e>
 800eb44:	1b5b      	subs	r3, r3, r5
 800eb46:	2b1f      	cmp	r3, #31
 800eb48:	eba2 0203 	sub.w	r2, r2, r3
 800eb4c:	f04f 0101 	mov.w	r1, #1
 800eb50:	dc3d      	bgt.n	800ebce <_strtod_l+0x756>
 800eb52:	fa01 f303 	lsl.w	r3, r1, r3
 800eb56:	9313      	str	r3, [sp, #76]	@ 0x4c
 800eb58:	2300      	movs	r3, #0
 800eb5a:	9310      	str	r3, [sp, #64]	@ 0x40
 800eb5c:	18bd      	adds	r5, r7, r2
 800eb5e:	9b08      	ldr	r3, [sp, #32]
 800eb60:	42af      	cmp	r7, r5
 800eb62:	4416      	add	r6, r2
 800eb64:	441e      	add	r6, r3
 800eb66:	463b      	mov	r3, r7
 800eb68:	bfa8      	it	ge
 800eb6a:	462b      	movge	r3, r5
 800eb6c:	42b3      	cmp	r3, r6
 800eb6e:	bfa8      	it	ge
 800eb70:	4633      	movge	r3, r6
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	bfc2      	ittt	gt
 800eb76:	1aed      	subgt	r5, r5, r3
 800eb78:	1af6      	subgt	r6, r6, r3
 800eb7a:	1aff      	subgt	r7, r7, r3
 800eb7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	dd16      	ble.n	800ebb0 <_strtod_l+0x738>
 800eb82:	4641      	mov	r1, r8
 800eb84:	9805      	ldr	r0, [sp, #20]
 800eb86:	461a      	mov	r2, r3
 800eb88:	f7ff f9a4 	bl	800ded4 <__pow5mult>
 800eb8c:	4680      	mov	r8, r0
 800eb8e:	2800      	cmp	r0, #0
 800eb90:	d0ba      	beq.n	800eb08 <_strtod_l+0x690>
 800eb92:	4601      	mov	r1, r0
 800eb94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800eb96:	9805      	ldr	r0, [sp, #20]
 800eb98:	f7ff f8fa 	bl	800dd90 <__multiply>
 800eb9c:	900a      	str	r0, [sp, #40]	@ 0x28
 800eb9e:	2800      	cmp	r0, #0
 800eba0:	f43f ae8d 	beq.w	800e8be <_strtod_l+0x446>
 800eba4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eba6:	9805      	ldr	r0, [sp, #20]
 800eba8:	f7fe ffde 	bl	800db68 <_Bfree>
 800ebac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebae:	931a      	str	r3, [sp, #104]	@ 0x68
 800ebb0:	2d00      	cmp	r5, #0
 800ebb2:	dc1d      	bgt.n	800ebf0 <_strtod_l+0x778>
 800ebb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	dd23      	ble.n	800ec02 <_strtod_l+0x78a>
 800ebba:	4649      	mov	r1, r9
 800ebbc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ebbe:	9805      	ldr	r0, [sp, #20]
 800ebc0:	f7ff f988 	bl	800ded4 <__pow5mult>
 800ebc4:	4681      	mov	r9, r0
 800ebc6:	b9e0      	cbnz	r0, 800ec02 <_strtod_l+0x78a>
 800ebc8:	f04f 0900 	mov.w	r9, #0
 800ebcc:	e677      	b.n	800e8be <_strtod_l+0x446>
 800ebce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ebd2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ebd6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ebda:	35e2      	adds	r5, #226	@ 0xe2
 800ebdc:	fa01 f305 	lsl.w	r3, r1, r5
 800ebe0:	9310      	str	r3, [sp, #64]	@ 0x40
 800ebe2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ebe4:	e7ba      	b.n	800eb5c <_strtod_l+0x6e4>
 800ebe6:	2300      	movs	r3, #0
 800ebe8:	9310      	str	r3, [sp, #64]	@ 0x40
 800ebea:	2301      	movs	r3, #1
 800ebec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ebee:	e7b5      	b.n	800eb5c <_strtod_l+0x6e4>
 800ebf0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ebf2:	9805      	ldr	r0, [sp, #20]
 800ebf4:	462a      	mov	r2, r5
 800ebf6:	f7ff f9c7 	bl	800df88 <__lshift>
 800ebfa:	901a      	str	r0, [sp, #104]	@ 0x68
 800ebfc:	2800      	cmp	r0, #0
 800ebfe:	d1d9      	bne.n	800ebb4 <_strtod_l+0x73c>
 800ec00:	e65d      	b.n	800e8be <_strtod_l+0x446>
 800ec02:	2e00      	cmp	r6, #0
 800ec04:	dd07      	ble.n	800ec16 <_strtod_l+0x79e>
 800ec06:	4649      	mov	r1, r9
 800ec08:	9805      	ldr	r0, [sp, #20]
 800ec0a:	4632      	mov	r2, r6
 800ec0c:	f7ff f9bc 	bl	800df88 <__lshift>
 800ec10:	4681      	mov	r9, r0
 800ec12:	2800      	cmp	r0, #0
 800ec14:	d0d8      	beq.n	800ebc8 <_strtod_l+0x750>
 800ec16:	2f00      	cmp	r7, #0
 800ec18:	dd08      	ble.n	800ec2c <_strtod_l+0x7b4>
 800ec1a:	4641      	mov	r1, r8
 800ec1c:	9805      	ldr	r0, [sp, #20]
 800ec1e:	463a      	mov	r2, r7
 800ec20:	f7ff f9b2 	bl	800df88 <__lshift>
 800ec24:	4680      	mov	r8, r0
 800ec26:	2800      	cmp	r0, #0
 800ec28:	f43f ae49 	beq.w	800e8be <_strtod_l+0x446>
 800ec2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ec2e:	9805      	ldr	r0, [sp, #20]
 800ec30:	464a      	mov	r2, r9
 800ec32:	f7ff fa31 	bl	800e098 <__mdiff>
 800ec36:	4604      	mov	r4, r0
 800ec38:	2800      	cmp	r0, #0
 800ec3a:	f43f ae40 	beq.w	800e8be <_strtod_l+0x446>
 800ec3e:	68c3      	ldr	r3, [r0, #12]
 800ec40:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ec42:	2300      	movs	r3, #0
 800ec44:	60c3      	str	r3, [r0, #12]
 800ec46:	4641      	mov	r1, r8
 800ec48:	f7ff fa0a 	bl	800e060 <__mcmp>
 800ec4c:	2800      	cmp	r0, #0
 800ec4e:	da45      	bge.n	800ecdc <_strtod_l+0x864>
 800ec50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec52:	ea53 030a 	orrs.w	r3, r3, sl
 800ec56:	d16b      	bne.n	800ed30 <_strtod_l+0x8b8>
 800ec58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d167      	bne.n	800ed30 <_strtod_l+0x8b8>
 800ec60:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ec64:	0d1b      	lsrs	r3, r3, #20
 800ec66:	051b      	lsls	r3, r3, #20
 800ec68:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ec6c:	d960      	bls.n	800ed30 <_strtod_l+0x8b8>
 800ec6e:	6963      	ldr	r3, [r4, #20]
 800ec70:	b913      	cbnz	r3, 800ec78 <_strtod_l+0x800>
 800ec72:	6923      	ldr	r3, [r4, #16]
 800ec74:	2b01      	cmp	r3, #1
 800ec76:	dd5b      	ble.n	800ed30 <_strtod_l+0x8b8>
 800ec78:	4621      	mov	r1, r4
 800ec7a:	2201      	movs	r2, #1
 800ec7c:	9805      	ldr	r0, [sp, #20]
 800ec7e:	f7ff f983 	bl	800df88 <__lshift>
 800ec82:	4641      	mov	r1, r8
 800ec84:	4604      	mov	r4, r0
 800ec86:	f7ff f9eb 	bl	800e060 <__mcmp>
 800ec8a:	2800      	cmp	r0, #0
 800ec8c:	dd50      	ble.n	800ed30 <_strtod_l+0x8b8>
 800ec8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ec92:	9a08      	ldr	r2, [sp, #32]
 800ec94:	0d1b      	lsrs	r3, r3, #20
 800ec96:	051b      	lsls	r3, r3, #20
 800ec98:	2a00      	cmp	r2, #0
 800ec9a:	d06a      	beq.n	800ed72 <_strtod_l+0x8fa>
 800ec9c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800eca0:	d867      	bhi.n	800ed72 <_strtod_l+0x8fa>
 800eca2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800eca6:	f67f ae9d 	bls.w	800e9e4 <_strtod_l+0x56c>
 800ecaa:	4b0a      	ldr	r3, [pc, #40]	@ (800ecd4 <_strtod_l+0x85c>)
 800ecac:	4650      	mov	r0, sl
 800ecae:	4659      	mov	r1, fp
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	f7f1 fcc9 	bl	8000648 <__aeabi_dmul>
 800ecb6:	4b08      	ldr	r3, [pc, #32]	@ (800ecd8 <_strtod_l+0x860>)
 800ecb8:	400b      	ands	r3, r1
 800ecba:	4682      	mov	sl, r0
 800ecbc:	468b      	mov	fp, r1
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	f47f ae08 	bne.w	800e8d4 <_strtod_l+0x45c>
 800ecc4:	9a05      	ldr	r2, [sp, #20]
 800ecc6:	2322      	movs	r3, #34	@ 0x22
 800ecc8:	6013      	str	r3, [r2, #0]
 800ecca:	e603      	b.n	800e8d4 <_strtod_l+0x45c>
 800eccc:	080108e8 	.word	0x080108e8
 800ecd0:	fffffc02 	.word	0xfffffc02
 800ecd4:	39500000 	.word	0x39500000
 800ecd8:	7ff00000 	.word	0x7ff00000
 800ecdc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ece0:	d165      	bne.n	800edae <_strtod_l+0x936>
 800ece2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ece4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ece8:	b35a      	cbz	r2, 800ed42 <_strtod_l+0x8ca>
 800ecea:	4a9f      	ldr	r2, [pc, #636]	@ (800ef68 <_strtod_l+0xaf0>)
 800ecec:	4293      	cmp	r3, r2
 800ecee:	d12b      	bne.n	800ed48 <_strtod_l+0x8d0>
 800ecf0:	9b08      	ldr	r3, [sp, #32]
 800ecf2:	4651      	mov	r1, sl
 800ecf4:	b303      	cbz	r3, 800ed38 <_strtod_l+0x8c0>
 800ecf6:	4b9d      	ldr	r3, [pc, #628]	@ (800ef6c <_strtod_l+0xaf4>)
 800ecf8:	465a      	mov	r2, fp
 800ecfa:	4013      	ands	r3, r2
 800ecfc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ed00:	f04f 32ff 	mov.w	r2, #4294967295
 800ed04:	d81b      	bhi.n	800ed3e <_strtod_l+0x8c6>
 800ed06:	0d1b      	lsrs	r3, r3, #20
 800ed08:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ed0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ed10:	4299      	cmp	r1, r3
 800ed12:	d119      	bne.n	800ed48 <_strtod_l+0x8d0>
 800ed14:	4b96      	ldr	r3, [pc, #600]	@ (800ef70 <_strtod_l+0xaf8>)
 800ed16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed18:	429a      	cmp	r2, r3
 800ed1a:	d102      	bne.n	800ed22 <_strtod_l+0x8aa>
 800ed1c:	3101      	adds	r1, #1
 800ed1e:	f43f adce 	beq.w	800e8be <_strtod_l+0x446>
 800ed22:	4b92      	ldr	r3, [pc, #584]	@ (800ef6c <_strtod_l+0xaf4>)
 800ed24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed26:	401a      	ands	r2, r3
 800ed28:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ed2c:	f04f 0a00 	mov.w	sl, #0
 800ed30:	9b08      	ldr	r3, [sp, #32]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d1b9      	bne.n	800ecaa <_strtod_l+0x832>
 800ed36:	e5cd      	b.n	800e8d4 <_strtod_l+0x45c>
 800ed38:	f04f 33ff 	mov.w	r3, #4294967295
 800ed3c:	e7e8      	b.n	800ed10 <_strtod_l+0x898>
 800ed3e:	4613      	mov	r3, r2
 800ed40:	e7e6      	b.n	800ed10 <_strtod_l+0x898>
 800ed42:	ea53 030a 	orrs.w	r3, r3, sl
 800ed46:	d0a2      	beq.n	800ec8e <_strtod_l+0x816>
 800ed48:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ed4a:	b1db      	cbz	r3, 800ed84 <_strtod_l+0x90c>
 800ed4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed4e:	4213      	tst	r3, r2
 800ed50:	d0ee      	beq.n	800ed30 <_strtod_l+0x8b8>
 800ed52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed54:	9a08      	ldr	r2, [sp, #32]
 800ed56:	4650      	mov	r0, sl
 800ed58:	4659      	mov	r1, fp
 800ed5a:	b1bb      	cbz	r3, 800ed8c <_strtod_l+0x914>
 800ed5c:	f7ff fb6e 	bl	800e43c <sulp>
 800ed60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed64:	ec53 2b10 	vmov	r2, r3, d0
 800ed68:	f7f1 fab8 	bl	80002dc <__adddf3>
 800ed6c:	4682      	mov	sl, r0
 800ed6e:	468b      	mov	fp, r1
 800ed70:	e7de      	b.n	800ed30 <_strtod_l+0x8b8>
 800ed72:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ed76:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ed7a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ed7e:	f04f 3aff 	mov.w	sl, #4294967295
 800ed82:	e7d5      	b.n	800ed30 <_strtod_l+0x8b8>
 800ed84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ed86:	ea13 0f0a 	tst.w	r3, sl
 800ed8a:	e7e1      	b.n	800ed50 <_strtod_l+0x8d8>
 800ed8c:	f7ff fb56 	bl	800e43c <sulp>
 800ed90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed94:	ec53 2b10 	vmov	r2, r3, d0
 800ed98:	f7f1 fa9e 	bl	80002d8 <__aeabi_dsub>
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	2300      	movs	r3, #0
 800eda0:	4682      	mov	sl, r0
 800eda2:	468b      	mov	fp, r1
 800eda4:	f7f1 feb8 	bl	8000b18 <__aeabi_dcmpeq>
 800eda8:	2800      	cmp	r0, #0
 800edaa:	d0c1      	beq.n	800ed30 <_strtod_l+0x8b8>
 800edac:	e61a      	b.n	800e9e4 <_strtod_l+0x56c>
 800edae:	4641      	mov	r1, r8
 800edb0:	4620      	mov	r0, r4
 800edb2:	f7ff facd 	bl	800e350 <__ratio>
 800edb6:	ec57 6b10 	vmov	r6, r7, d0
 800edba:	2200      	movs	r2, #0
 800edbc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800edc0:	4630      	mov	r0, r6
 800edc2:	4639      	mov	r1, r7
 800edc4:	f7f1 febc 	bl	8000b40 <__aeabi_dcmple>
 800edc8:	2800      	cmp	r0, #0
 800edca:	d06f      	beq.n	800eeac <_strtod_l+0xa34>
 800edcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d17a      	bne.n	800eec8 <_strtod_l+0xa50>
 800edd2:	f1ba 0f00 	cmp.w	sl, #0
 800edd6:	d158      	bne.n	800ee8a <_strtod_l+0xa12>
 800edd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800edda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d15a      	bne.n	800ee98 <_strtod_l+0xa20>
 800ede2:	4b64      	ldr	r3, [pc, #400]	@ (800ef74 <_strtod_l+0xafc>)
 800ede4:	2200      	movs	r2, #0
 800ede6:	4630      	mov	r0, r6
 800ede8:	4639      	mov	r1, r7
 800edea:	f7f1 fe9f 	bl	8000b2c <__aeabi_dcmplt>
 800edee:	2800      	cmp	r0, #0
 800edf0:	d159      	bne.n	800eea6 <_strtod_l+0xa2e>
 800edf2:	4630      	mov	r0, r6
 800edf4:	4639      	mov	r1, r7
 800edf6:	4b60      	ldr	r3, [pc, #384]	@ (800ef78 <_strtod_l+0xb00>)
 800edf8:	2200      	movs	r2, #0
 800edfa:	f7f1 fc25 	bl	8000648 <__aeabi_dmul>
 800edfe:	4606      	mov	r6, r0
 800ee00:	460f      	mov	r7, r1
 800ee02:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ee06:	9606      	str	r6, [sp, #24]
 800ee08:	9307      	str	r3, [sp, #28]
 800ee0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ee0e:	4d57      	ldr	r5, [pc, #348]	@ (800ef6c <_strtod_l+0xaf4>)
 800ee10:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ee14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee16:	401d      	ands	r5, r3
 800ee18:	4b58      	ldr	r3, [pc, #352]	@ (800ef7c <_strtod_l+0xb04>)
 800ee1a:	429d      	cmp	r5, r3
 800ee1c:	f040 80b2 	bne.w	800ef84 <_strtod_l+0xb0c>
 800ee20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee22:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ee26:	ec4b ab10 	vmov	d0, sl, fp
 800ee2a:	f7ff f9c9 	bl	800e1c0 <__ulp>
 800ee2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ee32:	ec51 0b10 	vmov	r0, r1, d0
 800ee36:	f7f1 fc07 	bl	8000648 <__aeabi_dmul>
 800ee3a:	4652      	mov	r2, sl
 800ee3c:	465b      	mov	r3, fp
 800ee3e:	f7f1 fa4d 	bl	80002dc <__adddf3>
 800ee42:	460b      	mov	r3, r1
 800ee44:	4949      	ldr	r1, [pc, #292]	@ (800ef6c <_strtod_l+0xaf4>)
 800ee46:	4a4e      	ldr	r2, [pc, #312]	@ (800ef80 <_strtod_l+0xb08>)
 800ee48:	4019      	ands	r1, r3
 800ee4a:	4291      	cmp	r1, r2
 800ee4c:	4682      	mov	sl, r0
 800ee4e:	d942      	bls.n	800eed6 <_strtod_l+0xa5e>
 800ee50:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ee52:	4b47      	ldr	r3, [pc, #284]	@ (800ef70 <_strtod_l+0xaf8>)
 800ee54:	429a      	cmp	r2, r3
 800ee56:	d103      	bne.n	800ee60 <_strtod_l+0x9e8>
 800ee58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee5a:	3301      	adds	r3, #1
 800ee5c:	f43f ad2f 	beq.w	800e8be <_strtod_l+0x446>
 800ee60:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ef70 <_strtod_l+0xaf8>
 800ee64:	f04f 3aff 	mov.w	sl, #4294967295
 800ee68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ee6a:	9805      	ldr	r0, [sp, #20]
 800ee6c:	f7fe fe7c 	bl	800db68 <_Bfree>
 800ee70:	9805      	ldr	r0, [sp, #20]
 800ee72:	4649      	mov	r1, r9
 800ee74:	f7fe fe78 	bl	800db68 <_Bfree>
 800ee78:	9805      	ldr	r0, [sp, #20]
 800ee7a:	4641      	mov	r1, r8
 800ee7c:	f7fe fe74 	bl	800db68 <_Bfree>
 800ee80:	9805      	ldr	r0, [sp, #20]
 800ee82:	4621      	mov	r1, r4
 800ee84:	f7fe fe70 	bl	800db68 <_Bfree>
 800ee88:	e619      	b.n	800eabe <_strtod_l+0x646>
 800ee8a:	f1ba 0f01 	cmp.w	sl, #1
 800ee8e:	d103      	bne.n	800ee98 <_strtod_l+0xa20>
 800ee90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	f43f ada6 	beq.w	800e9e4 <_strtod_l+0x56c>
 800ee98:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ef48 <_strtod_l+0xad0>
 800ee9c:	4f35      	ldr	r7, [pc, #212]	@ (800ef74 <_strtod_l+0xafc>)
 800ee9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800eea2:	2600      	movs	r6, #0
 800eea4:	e7b1      	b.n	800ee0a <_strtod_l+0x992>
 800eea6:	4f34      	ldr	r7, [pc, #208]	@ (800ef78 <_strtod_l+0xb00>)
 800eea8:	2600      	movs	r6, #0
 800eeaa:	e7aa      	b.n	800ee02 <_strtod_l+0x98a>
 800eeac:	4b32      	ldr	r3, [pc, #200]	@ (800ef78 <_strtod_l+0xb00>)
 800eeae:	4630      	mov	r0, r6
 800eeb0:	4639      	mov	r1, r7
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	f7f1 fbc8 	bl	8000648 <__aeabi_dmul>
 800eeb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eeba:	4606      	mov	r6, r0
 800eebc:	460f      	mov	r7, r1
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d09f      	beq.n	800ee02 <_strtod_l+0x98a>
 800eec2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800eec6:	e7a0      	b.n	800ee0a <_strtod_l+0x992>
 800eec8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ef50 <_strtod_l+0xad8>
 800eecc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800eed0:	ec57 6b17 	vmov	r6, r7, d7
 800eed4:	e799      	b.n	800ee0a <_strtod_l+0x992>
 800eed6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800eeda:	9b08      	ldr	r3, [sp, #32]
 800eedc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d1c1      	bne.n	800ee68 <_strtod_l+0x9f0>
 800eee4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eee8:	0d1b      	lsrs	r3, r3, #20
 800eeea:	051b      	lsls	r3, r3, #20
 800eeec:	429d      	cmp	r5, r3
 800eeee:	d1bb      	bne.n	800ee68 <_strtod_l+0x9f0>
 800eef0:	4630      	mov	r0, r6
 800eef2:	4639      	mov	r1, r7
 800eef4:	f7f1 ff08 	bl	8000d08 <__aeabi_d2lz>
 800eef8:	f7f1 fb78 	bl	80005ec <__aeabi_l2d>
 800eefc:	4602      	mov	r2, r0
 800eefe:	460b      	mov	r3, r1
 800ef00:	4630      	mov	r0, r6
 800ef02:	4639      	mov	r1, r7
 800ef04:	f7f1 f9e8 	bl	80002d8 <__aeabi_dsub>
 800ef08:	460b      	mov	r3, r1
 800ef0a:	4602      	mov	r2, r0
 800ef0c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ef10:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ef14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef16:	ea46 060a 	orr.w	r6, r6, sl
 800ef1a:	431e      	orrs	r6, r3
 800ef1c:	d06f      	beq.n	800effe <_strtod_l+0xb86>
 800ef1e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ef58 <_strtod_l+0xae0>)
 800ef20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef24:	f7f1 fe02 	bl	8000b2c <__aeabi_dcmplt>
 800ef28:	2800      	cmp	r0, #0
 800ef2a:	f47f acd3 	bne.w	800e8d4 <_strtod_l+0x45c>
 800ef2e:	a30c      	add	r3, pc, #48	@ (adr r3, 800ef60 <_strtod_l+0xae8>)
 800ef30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ef38:	f7f1 fe16 	bl	8000b68 <__aeabi_dcmpgt>
 800ef3c:	2800      	cmp	r0, #0
 800ef3e:	d093      	beq.n	800ee68 <_strtod_l+0x9f0>
 800ef40:	e4c8      	b.n	800e8d4 <_strtod_l+0x45c>
 800ef42:	bf00      	nop
 800ef44:	f3af 8000 	nop.w
 800ef48:	00000000 	.word	0x00000000
 800ef4c:	bff00000 	.word	0xbff00000
 800ef50:	00000000 	.word	0x00000000
 800ef54:	3ff00000 	.word	0x3ff00000
 800ef58:	94a03595 	.word	0x94a03595
 800ef5c:	3fdfffff 	.word	0x3fdfffff
 800ef60:	35afe535 	.word	0x35afe535
 800ef64:	3fe00000 	.word	0x3fe00000
 800ef68:	000fffff 	.word	0x000fffff
 800ef6c:	7ff00000 	.word	0x7ff00000
 800ef70:	7fefffff 	.word	0x7fefffff
 800ef74:	3ff00000 	.word	0x3ff00000
 800ef78:	3fe00000 	.word	0x3fe00000
 800ef7c:	7fe00000 	.word	0x7fe00000
 800ef80:	7c9fffff 	.word	0x7c9fffff
 800ef84:	9b08      	ldr	r3, [sp, #32]
 800ef86:	b323      	cbz	r3, 800efd2 <_strtod_l+0xb5a>
 800ef88:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ef8c:	d821      	bhi.n	800efd2 <_strtod_l+0xb5a>
 800ef8e:	a328      	add	r3, pc, #160	@ (adr r3, 800f030 <_strtod_l+0xbb8>)
 800ef90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef94:	4630      	mov	r0, r6
 800ef96:	4639      	mov	r1, r7
 800ef98:	f7f1 fdd2 	bl	8000b40 <__aeabi_dcmple>
 800ef9c:	b1a0      	cbz	r0, 800efc8 <_strtod_l+0xb50>
 800ef9e:	4639      	mov	r1, r7
 800efa0:	4630      	mov	r0, r6
 800efa2:	f7f1 fe29 	bl	8000bf8 <__aeabi_d2uiz>
 800efa6:	2801      	cmp	r0, #1
 800efa8:	bf38      	it	cc
 800efaa:	2001      	movcc	r0, #1
 800efac:	f7f1 fad2 	bl	8000554 <__aeabi_ui2d>
 800efb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efb2:	4606      	mov	r6, r0
 800efb4:	460f      	mov	r7, r1
 800efb6:	b9fb      	cbnz	r3, 800eff8 <_strtod_l+0xb80>
 800efb8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800efbc:	9014      	str	r0, [sp, #80]	@ 0x50
 800efbe:	9315      	str	r3, [sp, #84]	@ 0x54
 800efc0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800efc4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800efc8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800efca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800efce:	1b5b      	subs	r3, r3, r5
 800efd0:	9311      	str	r3, [sp, #68]	@ 0x44
 800efd2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800efd6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800efda:	f7ff f8f1 	bl	800e1c0 <__ulp>
 800efde:	4650      	mov	r0, sl
 800efe0:	ec53 2b10 	vmov	r2, r3, d0
 800efe4:	4659      	mov	r1, fp
 800efe6:	f7f1 fb2f 	bl	8000648 <__aeabi_dmul>
 800efea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800efee:	f7f1 f975 	bl	80002dc <__adddf3>
 800eff2:	4682      	mov	sl, r0
 800eff4:	468b      	mov	fp, r1
 800eff6:	e770      	b.n	800eeda <_strtod_l+0xa62>
 800eff8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800effc:	e7e0      	b.n	800efc0 <_strtod_l+0xb48>
 800effe:	a30e      	add	r3, pc, #56	@ (adr r3, 800f038 <_strtod_l+0xbc0>)
 800f000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f004:	f7f1 fd92 	bl	8000b2c <__aeabi_dcmplt>
 800f008:	e798      	b.n	800ef3c <_strtod_l+0xac4>
 800f00a:	2300      	movs	r3, #0
 800f00c:	930e      	str	r3, [sp, #56]	@ 0x38
 800f00e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f010:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f012:	6013      	str	r3, [r2, #0]
 800f014:	f7ff ba6d 	b.w	800e4f2 <_strtod_l+0x7a>
 800f018:	2a65      	cmp	r2, #101	@ 0x65
 800f01a:	f43f ab68 	beq.w	800e6ee <_strtod_l+0x276>
 800f01e:	2a45      	cmp	r2, #69	@ 0x45
 800f020:	f43f ab65 	beq.w	800e6ee <_strtod_l+0x276>
 800f024:	2301      	movs	r3, #1
 800f026:	f7ff bba0 	b.w	800e76a <_strtod_l+0x2f2>
 800f02a:	bf00      	nop
 800f02c:	f3af 8000 	nop.w
 800f030:	ffc00000 	.word	0xffc00000
 800f034:	41dfffff 	.word	0x41dfffff
 800f038:	94a03595 	.word	0x94a03595
 800f03c:	3fcfffff 	.word	0x3fcfffff

0800f040 <_strtod_r>:
 800f040:	4b01      	ldr	r3, [pc, #4]	@ (800f048 <_strtod_r+0x8>)
 800f042:	f7ff ba19 	b.w	800e478 <_strtod_l>
 800f046:	bf00      	nop
 800f048:	2000006c 	.word	0x2000006c

0800f04c <_strtol_l.isra.0>:
 800f04c:	2b24      	cmp	r3, #36	@ 0x24
 800f04e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f052:	4686      	mov	lr, r0
 800f054:	4690      	mov	r8, r2
 800f056:	d801      	bhi.n	800f05c <_strtol_l.isra.0+0x10>
 800f058:	2b01      	cmp	r3, #1
 800f05a:	d106      	bne.n	800f06a <_strtol_l.isra.0+0x1e>
 800f05c:	f7fd fdaa 	bl	800cbb4 <__errno>
 800f060:	2316      	movs	r3, #22
 800f062:	6003      	str	r3, [r0, #0]
 800f064:	2000      	movs	r0, #0
 800f066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f06a:	4834      	ldr	r0, [pc, #208]	@ (800f13c <_strtol_l.isra.0+0xf0>)
 800f06c:	460d      	mov	r5, r1
 800f06e:	462a      	mov	r2, r5
 800f070:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f074:	5d06      	ldrb	r6, [r0, r4]
 800f076:	f016 0608 	ands.w	r6, r6, #8
 800f07a:	d1f8      	bne.n	800f06e <_strtol_l.isra.0+0x22>
 800f07c:	2c2d      	cmp	r4, #45	@ 0x2d
 800f07e:	d110      	bne.n	800f0a2 <_strtol_l.isra.0+0x56>
 800f080:	782c      	ldrb	r4, [r5, #0]
 800f082:	2601      	movs	r6, #1
 800f084:	1c95      	adds	r5, r2, #2
 800f086:	f033 0210 	bics.w	r2, r3, #16
 800f08a:	d115      	bne.n	800f0b8 <_strtol_l.isra.0+0x6c>
 800f08c:	2c30      	cmp	r4, #48	@ 0x30
 800f08e:	d10d      	bne.n	800f0ac <_strtol_l.isra.0+0x60>
 800f090:	782a      	ldrb	r2, [r5, #0]
 800f092:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f096:	2a58      	cmp	r2, #88	@ 0x58
 800f098:	d108      	bne.n	800f0ac <_strtol_l.isra.0+0x60>
 800f09a:	786c      	ldrb	r4, [r5, #1]
 800f09c:	3502      	adds	r5, #2
 800f09e:	2310      	movs	r3, #16
 800f0a0:	e00a      	b.n	800f0b8 <_strtol_l.isra.0+0x6c>
 800f0a2:	2c2b      	cmp	r4, #43	@ 0x2b
 800f0a4:	bf04      	itt	eq
 800f0a6:	782c      	ldrbeq	r4, [r5, #0]
 800f0a8:	1c95      	addeq	r5, r2, #2
 800f0aa:	e7ec      	b.n	800f086 <_strtol_l.isra.0+0x3a>
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d1f6      	bne.n	800f09e <_strtol_l.isra.0+0x52>
 800f0b0:	2c30      	cmp	r4, #48	@ 0x30
 800f0b2:	bf14      	ite	ne
 800f0b4:	230a      	movne	r3, #10
 800f0b6:	2308      	moveq	r3, #8
 800f0b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f0bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	fbbc f9f3 	udiv	r9, ip, r3
 800f0c6:	4610      	mov	r0, r2
 800f0c8:	fb03 ca19 	mls	sl, r3, r9, ip
 800f0cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f0d0:	2f09      	cmp	r7, #9
 800f0d2:	d80f      	bhi.n	800f0f4 <_strtol_l.isra.0+0xa8>
 800f0d4:	463c      	mov	r4, r7
 800f0d6:	42a3      	cmp	r3, r4
 800f0d8:	dd1b      	ble.n	800f112 <_strtol_l.isra.0+0xc6>
 800f0da:	1c57      	adds	r7, r2, #1
 800f0dc:	d007      	beq.n	800f0ee <_strtol_l.isra.0+0xa2>
 800f0de:	4581      	cmp	r9, r0
 800f0e0:	d314      	bcc.n	800f10c <_strtol_l.isra.0+0xc0>
 800f0e2:	d101      	bne.n	800f0e8 <_strtol_l.isra.0+0x9c>
 800f0e4:	45a2      	cmp	sl, r4
 800f0e6:	db11      	blt.n	800f10c <_strtol_l.isra.0+0xc0>
 800f0e8:	fb00 4003 	mla	r0, r0, r3, r4
 800f0ec:	2201      	movs	r2, #1
 800f0ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f0f2:	e7eb      	b.n	800f0cc <_strtol_l.isra.0+0x80>
 800f0f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f0f8:	2f19      	cmp	r7, #25
 800f0fa:	d801      	bhi.n	800f100 <_strtol_l.isra.0+0xb4>
 800f0fc:	3c37      	subs	r4, #55	@ 0x37
 800f0fe:	e7ea      	b.n	800f0d6 <_strtol_l.isra.0+0x8a>
 800f100:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f104:	2f19      	cmp	r7, #25
 800f106:	d804      	bhi.n	800f112 <_strtol_l.isra.0+0xc6>
 800f108:	3c57      	subs	r4, #87	@ 0x57
 800f10a:	e7e4      	b.n	800f0d6 <_strtol_l.isra.0+0x8a>
 800f10c:	f04f 32ff 	mov.w	r2, #4294967295
 800f110:	e7ed      	b.n	800f0ee <_strtol_l.isra.0+0xa2>
 800f112:	1c53      	adds	r3, r2, #1
 800f114:	d108      	bne.n	800f128 <_strtol_l.isra.0+0xdc>
 800f116:	2322      	movs	r3, #34	@ 0x22
 800f118:	f8ce 3000 	str.w	r3, [lr]
 800f11c:	4660      	mov	r0, ip
 800f11e:	f1b8 0f00 	cmp.w	r8, #0
 800f122:	d0a0      	beq.n	800f066 <_strtol_l.isra.0+0x1a>
 800f124:	1e69      	subs	r1, r5, #1
 800f126:	e006      	b.n	800f136 <_strtol_l.isra.0+0xea>
 800f128:	b106      	cbz	r6, 800f12c <_strtol_l.isra.0+0xe0>
 800f12a:	4240      	negs	r0, r0
 800f12c:	f1b8 0f00 	cmp.w	r8, #0
 800f130:	d099      	beq.n	800f066 <_strtol_l.isra.0+0x1a>
 800f132:	2a00      	cmp	r2, #0
 800f134:	d1f6      	bne.n	800f124 <_strtol_l.isra.0+0xd8>
 800f136:	f8c8 1000 	str.w	r1, [r8]
 800f13a:	e794      	b.n	800f066 <_strtol_l.isra.0+0x1a>
 800f13c:	08010911 	.word	0x08010911

0800f140 <_strtol_r>:
 800f140:	f7ff bf84 	b.w	800f04c <_strtol_l.isra.0>

0800f144 <__ssputs_r>:
 800f144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f148:	688e      	ldr	r6, [r1, #8]
 800f14a:	461f      	mov	r7, r3
 800f14c:	42be      	cmp	r6, r7
 800f14e:	680b      	ldr	r3, [r1, #0]
 800f150:	4682      	mov	sl, r0
 800f152:	460c      	mov	r4, r1
 800f154:	4690      	mov	r8, r2
 800f156:	d82d      	bhi.n	800f1b4 <__ssputs_r+0x70>
 800f158:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f15c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f160:	d026      	beq.n	800f1b0 <__ssputs_r+0x6c>
 800f162:	6965      	ldr	r5, [r4, #20]
 800f164:	6909      	ldr	r1, [r1, #16]
 800f166:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f16a:	eba3 0901 	sub.w	r9, r3, r1
 800f16e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f172:	1c7b      	adds	r3, r7, #1
 800f174:	444b      	add	r3, r9
 800f176:	106d      	asrs	r5, r5, #1
 800f178:	429d      	cmp	r5, r3
 800f17a:	bf38      	it	cc
 800f17c:	461d      	movcc	r5, r3
 800f17e:	0553      	lsls	r3, r2, #21
 800f180:	d527      	bpl.n	800f1d2 <__ssputs_r+0x8e>
 800f182:	4629      	mov	r1, r5
 800f184:	f7fe fc24 	bl	800d9d0 <_malloc_r>
 800f188:	4606      	mov	r6, r0
 800f18a:	b360      	cbz	r0, 800f1e6 <__ssputs_r+0xa2>
 800f18c:	6921      	ldr	r1, [r4, #16]
 800f18e:	464a      	mov	r2, r9
 800f190:	f7fd fd3d 	bl	800cc0e <memcpy>
 800f194:	89a3      	ldrh	r3, [r4, #12]
 800f196:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f19a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f19e:	81a3      	strh	r3, [r4, #12]
 800f1a0:	6126      	str	r6, [r4, #16]
 800f1a2:	6165      	str	r5, [r4, #20]
 800f1a4:	444e      	add	r6, r9
 800f1a6:	eba5 0509 	sub.w	r5, r5, r9
 800f1aa:	6026      	str	r6, [r4, #0]
 800f1ac:	60a5      	str	r5, [r4, #8]
 800f1ae:	463e      	mov	r6, r7
 800f1b0:	42be      	cmp	r6, r7
 800f1b2:	d900      	bls.n	800f1b6 <__ssputs_r+0x72>
 800f1b4:	463e      	mov	r6, r7
 800f1b6:	6820      	ldr	r0, [r4, #0]
 800f1b8:	4632      	mov	r2, r6
 800f1ba:	4641      	mov	r1, r8
 800f1bc:	f000 fb6a 	bl	800f894 <memmove>
 800f1c0:	68a3      	ldr	r3, [r4, #8]
 800f1c2:	1b9b      	subs	r3, r3, r6
 800f1c4:	60a3      	str	r3, [r4, #8]
 800f1c6:	6823      	ldr	r3, [r4, #0]
 800f1c8:	4433      	add	r3, r6
 800f1ca:	6023      	str	r3, [r4, #0]
 800f1cc:	2000      	movs	r0, #0
 800f1ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1d2:	462a      	mov	r2, r5
 800f1d4:	f000 ff41 	bl	801005a <_realloc_r>
 800f1d8:	4606      	mov	r6, r0
 800f1da:	2800      	cmp	r0, #0
 800f1dc:	d1e0      	bne.n	800f1a0 <__ssputs_r+0x5c>
 800f1de:	6921      	ldr	r1, [r4, #16]
 800f1e0:	4650      	mov	r0, sl
 800f1e2:	f7fe fb81 	bl	800d8e8 <_free_r>
 800f1e6:	230c      	movs	r3, #12
 800f1e8:	f8ca 3000 	str.w	r3, [sl]
 800f1ec:	89a3      	ldrh	r3, [r4, #12]
 800f1ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f1f2:	81a3      	strh	r3, [r4, #12]
 800f1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f1f8:	e7e9      	b.n	800f1ce <__ssputs_r+0x8a>
	...

0800f1fc <_svfiprintf_r>:
 800f1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f200:	4698      	mov	r8, r3
 800f202:	898b      	ldrh	r3, [r1, #12]
 800f204:	061b      	lsls	r3, r3, #24
 800f206:	b09d      	sub	sp, #116	@ 0x74
 800f208:	4607      	mov	r7, r0
 800f20a:	460d      	mov	r5, r1
 800f20c:	4614      	mov	r4, r2
 800f20e:	d510      	bpl.n	800f232 <_svfiprintf_r+0x36>
 800f210:	690b      	ldr	r3, [r1, #16]
 800f212:	b973      	cbnz	r3, 800f232 <_svfiprintf_r+0x36>
 800f214:	2140      	movs	r1, #64	@ 0x40
 800f216:	f7fe fbdb 	bl	800d9d0 <_malloc_r>
 800f21a:	6028      	str	r0, [r5, #0]
 800f21c:	6128      	str	r0, [r5, #16]
 800f21e:	b930      	cbnz	r0, 800f22e <_svfiprintf_r+0x32>
 800f220:	230c      	movs	r3, #12
 800f222:	603b      	str	r3, [r7, #0]
 800f224:	f04f 30ff 	mov.w	r0, #4294967295
 800f228:	b01d      	add	sp, #116	@ 0x74
 800f22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f22e:	2340      	movs	r3, #64	@ 0x40
 800f230:	616b      	str	r3, [r5, #20]
 800f232:	2300      	movs	r3, #0
 800f234:	9309      	str	r3, [sp, #36]	@ 0x24
 800f236:	2320      	movs	r3, #32
 800f238:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f23c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f240:	2330      	movs	r3, #48	@ 0x30
 800f242:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f3e0 <_svfiprintf_r+0x1e4>
 800f246:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f24a:	f04f 0901 	mov.w	r9, #1
 800f24e:	4623      	mov	r3, r4
 800f250:	469a      	mov	sl, r3
 800f252:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f256:	b10a      	cbz	r2, 800f25c <_svfiprintf_r+0x60>
 800f258:	2a25      	cmp	r2, #37	@ 0x25
 800f25a:	d1f9      	bne.n	800f250 <_svfiprintf_r+0x54>
 800f25c:	ebba 0b04 	subs.w	fp, sl, r4
 800f260:	d00b      	beq.n	800f27a <_svfiprintf_r+0x7e>
 800f262:	465b      	mov	r3, fp
 800f264:	4622      	mov	r2, r4
 800f266:	4629      	mov	r1, r5
 800f268:	4638      	mov	r0, r7
 800f26a:	f7ff ff6b 	bl	800f144 <__ssputs_r>
 800f26e:	3001      	adds	r0, #1
 800f270:	f000 80a7 	beq.w	800f3c2 <_svfiprintf_r+0x1c6>
 800f274:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f276:	445a      	add	r2, fp
 800f278:	9209      	str	r2, [sp, #36]	@ 0x24
 800f27a:	f89a 3000 	ldrb.w	r3, [sl]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	f000 809f 	beq.w	800f3c2 <_svfiprintf_r+0x1c6>
 800f284:	2300      	movs	r3, #0
 800f286:	f04f 32ff 	mov.w	r2, #4294967295
 800f28a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f28e:	f10a 0a01 	add.w	sl, sl, #1
 800f292:	9304      	str	r3, [sp, #16]
 800f294:	9307      	str	r3, [sp, #28]
 800f296:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f29a:	931a      	str	r3, [sp, #104]	@ 0x68
 800f29c:	4654      	mov	r4, sl
 800f29e:	2205      	movs	r2, #5
 800f2a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2a4:	484e      	ldr	r0, [pc, #312]	@ (800f3e0 <_svfiprintf_r+0x1e4>)
 800f2a6:	f7f0 ffbb 	bl	8000220 <memchr>
 800f2aa:	9a04      	ldr	r2, [sp, #16]
 800f2ac:	b9d8      	cbnz	r0, 800f2e6 <_svfiprintf_r+0xea>
 800f2ae:	06d0      	lsls	r0, r2, #27
 800f2b0:	bf44      	itt	mi
 800f2b2:	2320      	movmi	r3, #32
 800f2b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f2b8:	0711      	lsls	r1, r2, #28
 800f2ba:	bf44      	itt	mi
 800f2bc:	232b      	movmi	r3, #43	@ 0x2b
 800f2be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f2c2:	f89a 3000 	ldrb.w	r3, [sl]
 800f2c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2c8:	d015      	beq.n	800f2f6 <_svfiprintf_r+0xfa>
 800f2ca:	9a07      	ldr	r2, [sp, #28]
 800f2cc:	4654      	mov	r4, sl
 800f2ce:	2000      	movs	r0, #0
 800f2d0:	f04f 0c0a 	mov.w	ip, #10
 800f2d4:	4621      	mov	r1, r4
 800f2d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f2da:	3b30      	subs	r3, #48	@ 0x30
 800f2dc:	2b09      	cmp	r3, #9
 800f2de:	d94b      	bls.n	800f378 <_svfiprintf_r+0x17c>
 800f2e0:	b1b0      	cbz	r0, 800f310 <_svfiprintf_r+0x114>
 800f2e2:	9207      	str	r2, [sp, #28]
 800f2e4:	e014      	b.n	800f310 <_svfiprintf_r+0x114>
 800f2e6:	eba0 0308 	sub.w	r3, r0, r8
 800f2ea:	fa09 f303 	lsl.w	r3, r9, r3
 800f2ee:	4313      	orrs	r3, r2
 800f2f0:	9304      	str	r3, [sp, #16]
 800f2f2:	46a2      	mov	sl, r4
 800f2f4:	e7d2      	b.n	800f29c <_svfiprintf_r+0xa0>
 800f2f6:	9b03      	ldr	r3, [sp, #12]
 800f2f8:	1d19      	adds	r1, r3, #4
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	9103      	str	r1, [sp, #12]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	bfbb      	ittet	lt
 800f302:	425b      	neglt	r3, r3
 800f304:	f042 0202 	orrlt.w	r2, r2, #2
 800f308:	9307      	strge	r3, [sp, #28]
 800f30a:	9307      	strlt	r3, [sp, #28]
 800f30c:	bfb8      	it	lt
 800f30e:	9204      	strlt	r2, [sp, #16]
 800f310:	7823      	ldrb	r3, [r4, #0]
 800f312:	2b2e      	cmp	r3, #46	@ 0x2e
 800f314:	d10a      	bne.n	800f32c <_svfiprintf_r+0x130>
 800f316:	7863      	ldrb	r3, [r4, #1]
 800f318:	2b2a      	cmp	r3, #42	@ 0x2a
 800f31a:	d132      	bne.n	800f382 <_svfiprintf_r+0x186>
 800f31c:	9b03      	ldr	r3, [sp, #12]
 800f31e:	1d1a      	adds	r2, r3, #4
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	9203      	str	r2, [sp, #12]
 800f324:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f328:	3402      	adds	r4, #2
 800f32a:	9305      	str	r3, [sp, #20]
 800f32c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f3f0 <_svfiprintf_r+0x1f4>
 800f330:	7821      	ldrb	r1, [r4, #0]
 800f332:	2203      	movs	r2, #3
 800f334:	4650      	mov	r0, sl
 800f336:	f7f0 ff73 	bl	8000220 <memchr>
 800f33a:	b138      	cbz	r0, 800f34c <_svfiprintf_r+0x150>
 800f33c:	9b04      	ldr	r3, [sp, #16]
 800f33e:	eba0 000a 	sub.w	r0, r0, sl
 800f342:	2240      	movs	r2, #64	@ 0x40
 800f344:	4082      	lsls	r2, r0
 800f346:	4313      	orrs	r3, r2
 800f348:	3401      	adds	r4, #1
 800f34a:	9304      	str	r3, [sp, #16]
 800f34c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f350:	4824      	ldr	r0, [pc, #144]	@ (800f3e4 <_svfiprintf_r+0x1e8>)
 800f352:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f356:	2206      	movs	r2, #6
 800f358:	f7f0 ff62 	bl	8000220 <memchr>
 800f35c:	2800      	cmp	r0, #0
 800f35e:	d036      	beq.n	800f3ce <_svfiprintf_r+0x1d2>
 800f360:	4b21      	ldr	r3, [pc, #132]	@ (800f3e8 <_svfiprintf_r+0x1ec>)
 800f362:	bb1b      	cbnz	r3, 800f3ac <_svfiprintf_r+0x1b0>
 800f364:	9b03      	ldr	r3, [sp, #12]
 800f366:	3307      	adds	r3, #7
 800f368:	f023 0307 	bic.w	r3, r3, #7
 800f36c:	3308      	adds	r3, #8
 800f36e:	9303      	str	r3, [sp, #12]
 800f370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f372:	4433      	add	r3, r6
 800f374:	9309      	str	r3, [sp, #36]	@ 0x24
 800f376:	e76a      	b.n	800f24e <_svfiprintf_r+0x52>
 800f378:	fb0c 3202 	mla	r2, ip, r2, r3
 800f37c:	460c      	mov	r4, r1
 800f37e:	2001      	movs	r0, #1
 800f380:	e7a8      	b.n	800f2d4 <_svfiprintf_r+0xd8>
 800f382:	2300      	movs	r3, #0
 800f384:	3401      	adds	r4, #1
 800f386:	9305      	str	r3, [sp, #20]
 800f388:	4619      	mov	r1, r3
 800f38a:	f04f 0c0a 	mov.w	ip, #10
 800f38e:	4620      	mov	r0, r4
 800f390:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f394:	3a30      	subs	r2, #48	@ 0x30
 800f396:	2a09      	cmp	r2, #9
 800f398:	d903      	bls.n	800f3a2 <_svfiprintf_r+0x1a6>
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d0c6      	beq.n	800f32c <_svfiprintf_r+0x130>
 800f39e:	9105      	str	r1, [sp, #20]
 800f3a0:	e7c4      	b.n	800f32c <_svfiprintf_r+0x130>
 800f3a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800f3a6:	4604      	mov	r4, r0
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	e7f0      	b.n	800f38e <_svfiprintf_r+0x192>
 800f3ac:	ab03      	add	r3, sp, #12
 800f3ae:	9300      	str	r3, [sp, #0]
 800f3b0:	462a      	mov	r2, r5
 800f3b2:	4b0e      	ldr	r3, [pc, #56]	@ (800f3ec <_svfiprintf_r+0x1f0>)
 800f3b4:	a904      	add	r1, sp, #16
 800f3b6:	4638      	mov	r0, r7
 800f3b8:	f7fc fb5c 	bl	800ba74 <_printf_float>
 800f3bc:	1c42      	adds	r2, r0, #1
 800f3be:	4606      	mov	r6, r0
 800f3c0:	d1d6      	bne.n	800f370 <_svfiprintf_r+0x174>
 800f3c2:	89ab      	ldrh	r3, [r5, #12]
 800f3c4:	065b      	lsls	r3, r3, #25
 800f3c6:	f53f af2d 	bmi.w	800f224 <_svfiprintf_r+0x28>
 800f3ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f3cc:	e72c      	b.n	800f228 <_svfiprintf_r+0x2c>
 800f3ce:	ab03      	add	r3, sp, #12
 800f3d0:	9300      	str	r3, [sp, #0]
 800f3d2:	462a      	mov	r2, r5
 800f3d4:	4b05      	ldr	r3, [pc, #20]	@ (800f3ec <_svfiprintf_r+0x1f0>)
 800f3d6:	a904      	add	r1, sp, #16
 800f3d8:	4638      	mov	r0, r7
 800f3da:	f7fc fde3 	bl	800bfa4 <_printf_i>
 800f3de:	e7ed      	b.n	800f3bc <_svfiprintf_r+0x1c0>
 800f3e0:	08010709 	.word	0x08010709
 800f3e4:	08010713 	.word	0x08010713
 800f3e8:	0800ba75 	.word	0x0800ba75
 800f3ec:	0800f145 	.word	0x0800f145
 800f3f0:	0801070f 	.word	0x0801070f

0800f3f4 <__sfputc_r>:
 800f3f4:	6893      	ldr	r3, [r2, #8]
 800f3f6:	3b01      	subs	r3, #1
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	b410      	push	{r4}
 800f3fc:	6093      	str	r3, [r2, #8]
 800f3fe:	da08      	bge.n	800f412 <__sfputc_r+0x1e>
 800f400:	6994      	ldr	r4, [r2, #24]
 800f402:	42a3      	cmp	r3, r4
 800f404:	db01      	blt.n	800f40a <__sfputc_r+0x16>
 800f406:	290a      	cmp	r1, #10
 800f408:	d103      	bne.n	800f412 <__sfputc_r+0x1e>
 800f40a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f40e:	f7fd ba8c 	b.w	800c92a <__swbuf_r>
 800f412:	6813      	ldr	r3, [r2, #0]
 800f414:	1c58      	adds	r0, r3, #1
 800f416:	6010      	str	r0, [r2, #0]
 800f418:	7019      	strb	r1, [r3, #0]
 800f41a:	4608      	mov	r0, r1
 800f41c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f420:	4770      	bx	lr

0800f422 <__sfputs_r>:
 800f422:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f424:	4606      	mov	r6, r0
 800f426:	460f      	mov	r7, r1
 800f428:	4614      	mov	r4, r2
 800f42a:	18d5      	adds	r5, r2, r3
 800f42c:	42ac      	cmp	r4, r5
 800f42e:	d101      	bne.n	800f434 <__sfputs_r+0x12>
 800f430:	2000      	movs	r0, #0
 800f432:	e007      	b.n	800f444 <__sfputs_r+0x22>
 800f434:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f438:	463a      	mov	r2, r7
 800f43a:	4630      	mov	r0, r6
 800f43c:	f7ff ffda 	bl	800f3f4 <__sfputc_r>
 800f440:	1c43      	adds	r3, r0, #1
 800f442:	d1f3      	bne.n	800f42c <__sfputs_r+0xa>
 800f444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f448 <_vfiprintf_r>:
 800f448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f44c:	460d      	mov	r5, r1
 800f44e:	b09d      	sub	sp, #116	@ 0x74
 800f450:	4614      	mov	r4, r2
 800f452:	4698      	mov	r8, r3
 800f454:	4606      	mov	r6, r0
 800f456:	b118      	cbz	r0, 800f460 <_vfiprintf_r+0x18>
 800f458:	6a03      	ldr	r3, [r0, #32]
 800f45a:	b90b      	cbnz	r3, 800f460 <_vfiprintf_r+0x18>
 800f45c:	f7fd f95a 	bl	800c714 <__sinit>
 800f460:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f462:	07d9      	lsls	r1, r3, #31
 800f464:	d405      	bmi.n	800f472 <_vfiprintf_r+0x2a>
 800f466:	89ab      	ldrh	r3, [r5, #12]
 800f468:	059a      	lsls	r2, r3, #22
 800f46a:	d402      	bmi.n	800f472 <_vfiprintf_r+0x2a>
 800f46c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f46e:	f7fd fbcc 	bl	800cc0a <__retarget_lock_acquire_recursive>
 800f472:	89ab      	ldrh	r3, [r5, #12]
 800f474:	071b      	lsls	r3, r3, #28
 800f476:	d501      	bpl.n	800f47c <_vfiprintf_r+0x34>
 800f478:	692b      	ldr	r3, [r5, #16]
 800f47a:	b99b      	cbnz	r3, 800f4a4 <_vfiprintf_r+0x5c>
 800f47c:	4629      	mov	r1, r5
 800f47e:	4630      	mov	r0, r6
 800f480:	f7fd fa92 	bl	800c9a8 <__swsetup_r>
 800f484:	b170      	cbz	r0, 800f4a4 <_vfiprintf_r+0x5c>
 800f486:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f488:	07dc      	lsls	r4, r3, #31
 800f48a:	d504      	bpl.n	800f496 <_vfiprintf_r+0x4e>
 800f48c:	f04f 30ff 	mov.w	r0, #4294967295
 800f490:	b01d      	add	sp, #116	@ 0x74
 800f492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f496:	89ab      	ldrh	r3, [r5, #12]
 800f498:	0598      	lsls	r0, r3, #22
 800f49a:	d4f7      	bmi.n	800f48c <_vfiprintf_r+0x44>
 800f49c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f49e:	f7fd fbb5 	bl	800cc0c <__retarget_lock_release_recursive>
 800f4a2:	e7f3      	b.n	800f48c <_vfiprintf_r+0x44>
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f4a8:	2320      	movs	r3, #32
 800f4aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f4ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800f4b2:	2330      	movs	r3, #48	@ 0x30
 800f4b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f664 <_vfiprintf_r+0x21c>
 800f4b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f4bc:	f04f 0901 	mov.w	r9, #1
 800f4c0:	4623      	mov	r3, r4
 800f4c2:	469a      	mov	sl, r3
 800f4c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f4c8:	b10a      	cbz	r2, 800f4ce <_vfiprintf_r+0x86>
 800f4ca:	2a25      	cmp	r2, #37	@ 0x25
 800f4cc:	d1f9      	bne.n	800f4c2 <_vfiprintf_r+0x7a>
 800f4ce:	ebba 0b04 	subs.w	fp, sl, r4
 800f4d2:	d00b      	beq.n	800f4ec <_vfiprintf_r+0xa4>
 800f4d4:	465b      	mov	r3, fp
 800f4d6:	4622      	mov	r2, r4
 800f4d8:	4629      	mov	r1, r5
 800f4da:	4630      	mov	r0, r6
 800f4dc:	f7ff ffa1 	bl	800f422 <__sfputs_r>
 800f4e0:	3001      	adds	r0, #1
 800f4e2:	f000 80a7 	beq.w	800f634 <_vfiprintf_r+0x1ec>
 800f4e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4e8:	445a      	add	r2, fp
 800f4ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800f4ec:	f89a 3000 	ldrb.w	r3, [sl]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	f000 809f 	beq.w	800f634 <_vfiprintf_r+0x1ec>
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	f04f 32ff 	mov.w	r2, #4294967295
 800f4fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f500:	f10a 0a01 	add.w	sl, sl, #1
 800f504:	9304      	str	r3, [sp, #16]
 800f506:	9307      	str	r3, [sp, #28]
 800f508:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f50c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f50e:	4654      	mov	r4, sl
 800f510:	2205      	movs	r2, #5
 800f512:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f516:	4853      	ldr	r0, [pc, #332]	@ (800f664 <_vfiprintf_r+0x21c>)
 800f518:	f7f0 fe82 	bl	8000220 <memchr>
 800f51c:	9a04      	ldr	r2, [sp, #16]
 800f51e:	b9d8      	cbnz	r0, 800f558 <_vfiprintf_r+0x110>
 800f520:	06d1      	lsls	r1, r2, #27
 800f522:	bf44      	itt	mi
 800f524:	2320      	movmi	r3, #32
 800f526:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f52a:	0713      	lsls	r3, r2, #28
 800f52c:	bf44      	itt	mi
 800f52e:	232b      	movmi	r3, #43	@ 0x2b
 800f530:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f534:	f89a 3000 	ldrb.w	r3, [sl]
 800f538:	2b2a      	cmp	r3, #42	@ 0x2a
 800f53a:	d015      	beq.n	800f568 <_vfiprintf_r+0x120>
 800f53c:	9a07      	ldr	r2, [sp, #28]
 800f53e:	4654      	mov	r4, sl
 800f540:	2000      	movs	r0, #0
 800f542:	f04f 0c0a 	mov.w	ip, #10
 800f546:	4621      	mov	r1, r4
 800f548:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f54c:	3b30      	subs	r3, #48	@ 0x30
 800f54e:	2b09      	cmp	r3, #9
 800f550:	d94b      	bls.n	800f5ea <_vfiprintf_r+0x1a2>
 800f552:	b1b0      	cbz	r0, 800f582 <_vfiprintf_r+0x13a>
 800f554:	9207      	str	r2, [sp, #28]
 800f556:	e014      	b.n	800f582 <_vfiprintf_r+0x13a>
 800f558:	eba0 0308 	sub.w	r3, r0, r8
 800f55c:	fa09 f303 	lsl.w	r3, r9, r3
 800f560:	4313      	orrs	r3, r2
 800f562:	9304      	str	r3, [sp, #16]
 800f564:	46a2      	mov	sl, r4
 800f566:	e7d2      	b.n	800f50e <_vfiprintf_r+0xc6>
 800f568:	9b03      	ldr	r3, [sp, #12]
 800f56a:	1d19      	adds	r1, r3, #4
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	9103      	str	r1, [sp, #12]
 800f570:	2b00      	cmp	r3, #0
 800f572:	bfbb      	ittet	lt
 800f574:	425b      	neglt	r3, r3
 800f576:	f042 0202 	orrlt.w	r2, r2, #2
 800f57a:	9307      	strge	r3, [sp, #28]
 800f57c:	9307      	strlt	r3, [sp, #28]
 800f57e:	bfb8      	it	lt
 800f580:	9204      	strlt	r2, [sp, #16]
 800f582:	7823      	ldrb	r3, [r4, #0]
 800f584:	2b2e      	cmp	r3, #46	@ 0x2e
 800f586:	d10a      	bne.n	800f59e <_vfiprintf_r+0x156>
 800f588:	7863      	ldrb	r3, [r4, #1]
 800f58a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f58c:	d132      	bne.n	800f5f4 <_vfiprintf_r+0x1ac>
 800f58e:	9b03      	ldr	r3, [sp, #12]
 800f590:	1d1a      	adds	r2, r3, #4
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	9203      	str	r2, [sp, #12]
 800f596:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f59a:	3402      	adds	r4, #2
 800f59c:	9305      	str	r3, [sp, #20]
 800f59e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f674 <_vfiprintf_r+0x22c>
 800f5a2:	7821      	ldrb	r1, [r4, #0]
 800f5a4:	2203      	movs	r2, #3
 800f5a6:	4650      	mov	r0, sl
 800f5a8:	f7f0 fe3a 	bl	8000220 <memchr>
 800f5ac:	b138      	cbz	r0, 800f5be <_vfiprintf_r+0x176>
 800f5ae:	9b04      	ldr	r3, [sp, #16]
 800f5b0:	eba0 000a 	sub.w	r0, r0, sl
 800f5b4:	2240      	movs	r2, #64	@ 0x40
 800f5b6:	4082      	lsls	r2, r0
 800f5b8:	4313      	orrs	r3, r2
 800f5ba:	3401      	adds	r4, #1
 800f5bc:	9304      	str	r3, [sp, #16]
 800f5be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5c2:	4829      	ldr	r0, [pc, #164]	@ (800f668 <_vfiprintf_r+0x220>)
 800f5c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f5c8:	2206      	movs	r2, #6
 800f5ca:	f7f0 fe29 	bl	8000220 <memchr>
 800f5ce:	2800      	cmp	r0, #0
 800f5d0:	d03f      	beq.n	800f652 <_vfiprintf_r+0x20a>
 800f5d2:	4b26      	ldr	r3, [pc, #152]	@ (800f66c <_vfiprintf_r+0x224>)
 800f5d4:	bb1b      	cbnz	r3, 800f61e <_vfiprintf_r+0x1d6>
 800f5d6:	9b03      	ldr	r3, [sp, #12]
 800f5d8:	3307      	adds	r3, #7
 800f5da:	f023 0307 	bic.w	r3, r3, #7
 800f5de:	3308      	adds	r3, #8
 800f5e0:	9303      	str	r3, [sp, #12]
 800f5e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5e4:	443b      	add	r3, r7
 800f5e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5e8:	e76a      	b.n	800f4c0 <_vfiprintf_r+0x78>
 800f5ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800f5ee:	460c      	mov	r4, r1
 800f5f0:	2001      	movs	r0, #1
 800f5f2:	e7a8      	b.n	800f546 <_vfiprintf_r+0xfe>
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	3401      	adds	r4, #1
 800f5f8:	9305      	str	r3, [sp, #20]
 800f5fa:	4619      	mov	r1, r3
 800f5fc:	f04f 0c0a 	mov.w	ip, #10
 800f600:	4620      	mov	r0, r4
 800f602:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f606:	3a30      	subs	r2, #48	@ 0x30
 800f608:	2a09      	cmp	r2, #9
 800f60a:	d903      	bls.n	800f614 <_vfiprintf_r+0x1cc>
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d0c6      	beq.n	800f59e <_vfiprintf_r+0x156>
 800f610:	9105      	str	r1, [sp, #20]
 800f612:	e7c4      	b.n	800f59e <_vfiprintf_r+0x156>
 800f614:	fb0c 2101 	mla	r1, ip, r1, r2
 800f618:	4604      	mov	r4, r0
 800f61a:	2301      	movs	r3, #1
 800f61c:	e7f0      	b.n	800f600 <_vfiprintf_r+0x1b8>
 800f61e:	ab03      	add	r3, sp, #12
 800f620:	9300      	str	r3, [sp, #0]
 800f622:	462a      	mov	r2, r5
 800f624:	4b12      	ldr	r3, [pc, #72]	@ (800f670 <_vfiprintf_r+0x228>)
 800f626:	a904      	add	r1, sp, #16
 800f628:	4630      	mov	r0, r6
 800f62a:	f7fc fa23 	bl	800ba74 <_printf_float>
 800f62e:	4607      	mov	r7, r0
 800f630:	1c78      	adds	r0, r7, #1
 800f632:	d1d6      	bne.n	800f5e2 <_vfiprintf_r+0x19a>
 800f634:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f636:	07d9      	lsls	r1, r3, #31
 800f638:	d405      	bmi.n	800f646 <_vfiprintf_r+0x1fe>
 800f63a:	89ab      	ldrh	r3, [r5, #12]
 800f63c:	059a      	lsls	r2, r3, #22
 800f63e:	d402      	bmi.n	800f646 <_vfiprintf_r+0x1fe>
 800f640:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f642:	f7fd fae3 	bl	800cc0c <__retarget_lock_release_recursive>
 800f646:	89ab      	ldrh	r3, [r5, #12]
 800f648:	065b      	lsls	r3, r3, #25
 800f64a:	f53f af1f 	bmi.w	800f48c <_vfiprintf_r+0x44>
 800f64e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f650:	e71e      	b.n	800f490 <_vfiprintf_r+0x48>
 800f652:	ab03      	add	r3, sp, #12
 800f654:	9300      	str	r3, [sp, #0]
 800f656:	462a      	mov	r2, r5
 800f658:	4b05      	ldr	r3, [pc, #20]	@ (800f670 <_vfiprintf_r+0x228>)
 800f65a:	a904      	add	r1, sp, #16
 800f65c:	4630      	mov	r0, r6
 800f65e:	f7fc fca1 	bl	800bfa4 <_printf_i>
 800f662:	e7e4      	b.n	800f62e <_vfiprintf_r+0x1e6>
 800f664:	08010709 	.word	0x08010709
 800f668:	08010713 	.word	0x08010713
 800f66c:	0800ba75 	.word	0x0800ba75
 800f670:	0800f423 	.word	0x0800f423
 800f674:	0801070f 	.word	0x0801070f

0800f678 <__sflush_r>:
 800f678:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f680:	0716      	lsls	r6, r2, #28
 800f682:	4605      	mov	r5, r0
 800f684:	460c      	mov	r4, r1
 800f686:	d454      	bmi.n	800f732 <__sflush_r+0xba>
 800f688:	684b      	ldr	r3, [r1, #4]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	dc02      	bgt.n	800f694 <__sflush_r+0x1c>
 800f68e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f690:	2b00      	cmp	r3, #0
 800f692:	dd48      	ble.n	800f726 <__sflush_r+0xae>
 800f694:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f696:	2e00      	cmp	r6, #0
 800f698:	d045      	beq.n	800f726 <__sflush_r+0xae>
 800f69a:	2300      	movs	r3, #0
 800f69c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f6a0:	682f      	ldr	r7, [r5, #0]
 800f6a2:	6a21      	ldr	r1, [r4, #32]
 800f6a4:	602b      	str	r3, [r5, #0]
 800f6a6:	d030      	beq.n	800f70a <__sflush_r+0x92>
 800f6a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f6aa:	89a3      	ldrh	r3, [r4, #12]
 800f6ac:	0759      	lsls	r1, r3, #29
 800f6ae:	d505      	bpl.n	800f6bc <__sflush_r+0x44>
 800f6b0:	6863      	ldr	r3, [r4, #4]
 800f6b2:	1ad2      	subs	r2, r2, r3
 800f6b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f6b6:	b10b      	cbz	r3, 800f6bc <__sflush_r+0x44>
 800f6b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f6ba:	1ad2      	subs	r2, r2, r3
 800f6bc:	2300      	movs	r3, #0
 800f6be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f6c0:	6a21      	ldr	r1, [r4, #32]
 800f6c2:	4628      	mov	r0, r5
 800f6c4:	47b0      	blx	r6
 800f6c6:	1c43      	adds	r3, r0, #1
 800f6c8:	89a3      	ldrh	r3, [r4, #12]
 800f6ca:	d106      	bne.n	800f6da <__sflush_r+0x62>
 800f6cc:	6829      	ldr	r1, [r5, #0]
 800f6ce:	291d      	cmp	r1, #29
 800f6d0:	d82b      	bhi.n	800f72a <__sflush_r+0xb2>
 800f6d2:	4a2a      	ldr	r2, [pc, #168]	@ (800f77c <__sflush_r+0x104>)
 800f6d4:	40ca      	lsrs	r2, r1
 800f6d6:	07d6      	lsls	r6, r2, #31
 800f6d8:	d527      	bpl.n	800f72a <__sflush_r+0xb2>
 800f6da:	2200      	movs	r2, #0
 800f6dc:	6062      	str	r2, [r4, #4]
 800f6de:	04d9      	lsls	r1, r3, #19
 800f6e0:	6922      	ldr	r2, [r4, #16]
 800f6e2:	6022      	str	r2, [r4, #0]
 800f6e4:	d504      	bpl.n	800f6f0 <__sflush_r+0x78>
 800f6e6:	1c42      	adds	r2, r0, #1
 800f6e8:	d101      	bne.n	800f6ee <__sflush_r+0x76>
 800f6ea:	682b      	ldr	r3, [r5, #0]
 800f6ec:	b903      	cbnz	r3, 800f6f0 <__sflush_r+0x78>
 800f6ee:	6560      	str	r0, [r4, #84]	@ 0x54
 800f6f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f6f2:	602f      	str	r7, [r5, #0]
 800f6f4:	b1b9      	cbz	r1, 800f726 <__sflush_r+0xae>
 800f6f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f6fa:	4299      	cmp	r1, r3
 800f6fc:	d002      	beq.n	800f704 <__sflush_r+0x8c>
 800f6fe:	4628      	mov	r0, r5
 800f700:	f7fe f8f2 	bl	800d8e8 <_free_r>
 800f704:	2300      	movs	r3, #0
 800f706:	6363      	str	r3, [r4, #52]	@ 0x34
 800f708:	e00d      	b.n	800f726 <__sflush_r+0xae>
 800f70a:	2301      	movs	r3, #1
 800f70c:	4628      	mov	r0, r5
 800f70e:	47b0      	blx	r6
 800f710:	4602      	mov	r2, r0
 800f712:	1c50      	adds	r0, r2, #1
 800f714:	d1c9      	bne.n	800f6aa <__sflush_r+0x32>
 800f716:	682b      	ldr	r3, [r5, #0]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d0c6      	beq.n	800f6aa <__sflush_r+0x32>
 800f71c:	2b1d      	cmp	r3, #29
 800f71e:	d001      	beq.n	800f724 <__sflush_r+0xac>
 800f720:	2b16      	cmp	r3, #22
 800f722:	d11e      	bne.n	800f762 <__sflush_r+0xea>
 800f724:	602f      	str	r7, [r5, #0]
 800f726:	2000      	movs	r0, #0
 800f728:	e022      	b.n	800f770 <__sflush_r+0xf8>
 800f72a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f72e:	b21b      	sxth	r3, r3
 800f730:	e01b      	b.n	800f76a <__sflush_r+0xf2>
 800f732:	690f      	ldr	r7, [r1, #16]
 800f734:	2f00      	cmp	r7, #0
 800f736:	d0f6      	beq.n	800f726 <__sflush_r+0xae>
 800f738:	0793      	lsls	r3, r2, #30
 800f73a:	680e      	ldr	r6, [r1, #0]
 800f73c:	bf08      	it	eq
 800f73e:	694b      	ldreq	r3, [r1, #20]
 800f740:	600f      	str	r7, [r1, #0]
 800f742:	bf18      	it	ne
 800f744:	2300      	movne	r3, #0
 800f746:	eba6 0807 	sub.w	r8, r6, r7
 800f74a:	608b      	str	r3, [r1, #8]
 800f74c:	f1b8 0f00 	cmp.w	r8, #0
 800f750:	dde9      	ble.n	800f726 <__sflush_r+0xae>
 800f752:	6a21      	ldr	r1, [r4, #32]
 800f754:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f756:	4643      	mov	r3, r8
 800f758:	463a      	mov	r2, r7
 800f75a:	4628      	mov	r0, r5
 800f75c:	47b0      	blx	r6
 800f75e:	2800      	cmp	r0, #0
 800f760:	dc08      	bgt.n	800f774 <__sflush_r+0xfc>
 800f762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f766:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f76a:	81a3      	strh	r3, [r4, #12]
 800f76c:	f04f 30ff 	mov.w	r0, #4294967295
 800f770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f774:	4407      	add	r7, r0
 800f776:	eba8 0800 	sub.w	r8, r8, r0
 800f77a:	e7e7      	b.n	800f74c <__sflush_r+0xd4>
 800f77c:	20400001 	.word	0x20400001

0800f780 <_fflush_r>:
 800f780:	b538      	push	{r3, r4, r5, lr}
 800f782:	690b      	ldr	r3, [r1, #16]
 800f784:	4605      	mov	r5, r0
 800f786:	460c      	mov	r4, r1
 800f788:	b913      	cbnz	r3, 800f790 <_fflush_r+0x10>
 800f78a:	2500      	movs	r5, #0
 800f78c:	4628      	mov	r0, r5
 800f78e:	bd38      	pop	{r3, r4, r5, pc}
 800f790:	b118      	cbz	r0, 800f79a <_fflush_r+0x1a>
 800f792:	6a03      	ldr	r3, [r0, #32]
 800f794:	b90b      	cbnz	r3, 800f79a <_fflush_r+0x1a>
 800f796:	f7fc ffbd 	bl	800c714 <__sinit>
 800f79a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d0f3      	beq.n	800f78a <_fflush_r+0xa>
 800f7a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f7a4:	07d0      	lsls	r0, r2, #31
 800f7a6:	d404      	bmi.n	800f7b2 <_fflush_r+0x32>
 800f7a8:	0599      	lsls	r1, r3, #22
 800f7aa:	d402      	bmi.n	800f7b2 <_fflush_r+0x32>
 800f7ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f7ae:	f7fd fa2c 	bl	800cc0a <__retarget_lock_acquire_recursive>
 800f7b2:	4628      	mov	r0, r5
 800f7b4:	4621      	mov	r1, r4
 800f7b6:	f7ff ff5f 	bl	800f678 <__sflush_r>
 800f7ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f7bc:	07da      	lsls	r2, r3, #31
 800f7be:	4605      	mov	r5, r0
 800f7c0:	d4e4      	bmi.n	800f78c <_fflush_r+0xc>
 800f7c2:	89a3      	ldrh	r3, [r4, #12]
 800f7c4:	059b      	lsls	r3, r3, #22
 800f7c6:	d4e1      	bmi.n	800f78c <_fflush_r+0xc>
 800f7c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f7ca:	f7fd fa1f 	bl	800cc0c <__retarget_lock_release_recursive>
 800f7ce:	e7dd      	b.n	800f78c <_fflush_r+0xc>

0800f7d0 <__swhatbuf_r>:
 800f7d0:	b570      	push	{r4, r5, r6, lr}
 800f7d2:	460c      	mov	r4, r1
 800f7d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7d8:	2900      	cmp	r1, #0
 800f7da:	b096      	sub	sp, #88	@ 0x58
 800f7dc:	4615      	mov	r5, r2
 800f7de:	461e      	mov	r6, r3
 800f7e0:	da0d      	bge.n	800f7fe <__swhatbuf_r+0x2e>
 800f7e2:	89a3      	ldrh	r3, [r4, #12]
 800f7e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f7e8:	f04f 0100 	mov.w	r1, #0
 800f7ec:	bf14      	ite	ne
 800f7ee:	2340      	movne	r3, #64	@ 0x40
 800f7f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f7f4:	2000      	movs	r0, #0
 800f7f6:	6031      	str	r1, [r6, #0]
 800f7f8:	602b      	str	r3, [r5, #0]
 800f7fa:	b016      	add	sp, #88	@ 0x58
 800f7fc:	bd70      	pop	{r4, r5, r6, pc}
 800f7fe:	466a      	mov	r2, sp
 800f800:	f000 f874 	bl	800f8ec <_fstat_r>
 800f804:	2800      	cmp	r0, #0
 800f806:	dbec      	blt.n	800f7e2 <__swhatbuf_r+0x12>
 800f808:	9901      	ldr	r1, [sp, #4]
 800f80a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f80e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f812:	4259      	negs	r1, r3
 800f814:	4159      	adcs	r1, r3
 800f816:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f81a:	e7eb      	b.n	800f7f4 <__swhatbuf_r+0x24>

0800f81c <__smakebuf_r>:
 800f81c:	898b      	ldrh	r3, [r1, #12]
 800f81e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f820:	079d      	lsls	r5, r3, #30
 800f822:	4606      	mov	r6, r0
 800f824:	460c      	mov	r4, r1
 800f826:	d507      	bpl.n	800f838 <__smakebuf_r+0x1c>
 800f828:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f82c:	6023      	str	r3, [r4, #0]
 800f82e:	6123      	str	r3, [r4, #16]
 800f830:	2301      	movs	r3, #1
 800f832:	6163      	str	r3, [r4, #20]
 800f834:	b003      	add	sp, #12
 800f836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f838:	ab01      	add	r3, sp, #4
 800f83a:	466a      	mov	r2, sp
 800f83c:	f7ff ffc8 	bl	800f7d0 <__swhatbuf_r>
 800f840:	9f00      	ldr	r7, [sp, #0]
 800f842:	4605      	mov	r5, r0
 800f844:	4639      	mov	r1, r7
 800f846:	4630      	mov	r0, r6
 800f848:	f7fe f8c2 	bl	800d9d0 <_malloc_r>
 800f84c:	b948      	cbnz	r0, 800f862 <__smakebuf_r+0x46>
 800f84e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f852:	059a      	lsls	r2, r3, #22
 800f854:	d4ee      	bmi.n	800f834 <__smakebuf_r+0x18>
 800f856:	f023 0303 	bic.w	r3, r3, #3
 800f85a:	f043 0302 	orr.w	r3, r3, #2
 800f85e:	81a3      	strh	r3, [r4, #12]
 800f860:	e7e2      	b.n	800f828 <__smakebuf_r+0xc>
 800f862:	89a3      	ldrh	r3, [r4, #12]
 800f864:	6020      	str	r0, [r4, #0]
 800f866:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f86a:	81a3      	strh	r3, [r4, #12]
 800f86c:	9b01      	ldr	r3, [sp, #4]
 800f86e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f872:	b15b      	cbz	r3, 800f88c <__smakebuf_r+0x70>
 800f874:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f878:	4630      	mov	r0, r6
 800f87a:	f000 f849 	bl	800f910 <_isatty_r>
 800f87e:	b128      	cbz	r0, 800f88c <__smakebuf_r+0x70>
 800f880:	89a3      	ldrh	r3, [r4, #12]
 800f882:	f023 0303 	bic.w	r3, r3, #3
 800f886:	f043 0301 	orr.w	r3, r3, #1
 800f88a:	81a3      	strh	r3, [r4, #12]
 800f88c:	89a3      	ldrh	r3, [r4, #12]
 800f88e:	431d      	orrs	r5, r3
 800f890:	81a5      	strh	r5, [r4, #12]
 800f892:	e7cf      	b.n	800f834 <__smakebuf_r+0x18>

0800f894 <memmove>:
 800f894:	4288      	cmp	r0, r1
 800f896:	b510      	push	{r4, lr}
 800f898:	eb01 0402 	add.w	r4, r1, r2
 800f89c:	d902      	bls.n	800f8a4 <memmove+0x10>
 800f89e:	4284      	cmp	r4, r0
 800f8a0:	4623      	mov	r3, r4
 800f8a2:	d807      	bhi.n	800f8b4 <memmove+0x20>
 800f8a4:	1e43      	subs	r3, r0, #1
 800f8a6:	42a1      	cmp	r1, r4
 800f8a8:	d008      	beq.n	800f8bc <memmove+0x28>
 800f8aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f8ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f8b2:	e7f8      	b.n	800f8a6 <memmove+0x12>
 800f8b4:	4402      	add	r2, r0
 800f8b6:	4601      	mov	r1, r0
 800f8b8:	428a      	cmp	r2, r1
 800f8ba:	d100      	bne.n	800f8be <memmove+0x2a>
 800f8bc:	bd10      	pop	{r4, pc}
 800f8be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f8c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f8c6:	e7f7      	b.n	800f8b8 <memmove+0x24>

0800f8c8 <strncmp>:
 800f8c8:	b510      	push	{r4, lr}
 800f8ca:	b16a      	cbz	r2, 800f8e8 <strncmp+0x20>
 800f8cc:	3901      	subs	r1, #1
 800f8ce:	1884      	adds	r4, r0, r2
 800f8d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f8d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d103      	bne.n	800f8e4 <strncmp+0x1c>
 800f8dc:	42a0      	cmp	r0, r4
 800f8de:	d001      	beq.n	800f8e4 <strncmp+0x1c>
 800f8e0:	2a00      	cmp	r2, #0
 800f8e2:	d1f5      	bne.n	800f8d0 <strncmp+0x8>
 800f8e4:	1ad0      	subs	r0, r2, r3
 800f8e6:	bd10      	pop	{r4, pc}
 800f8e8:	4610      	mov	r0, r2
 800f8ea:	e7fc      	b.n	800f8e6 <strncmp+0x1e>

0800f8ec <_fstat_r>:
 800f8ec:	b538      	push	{r3, r4, r5, lr}
 800f8ee:	4d07      	ldr	r5, [pc, #28]	@ (800f90c <_fstat_r+0x20>)
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	4604      	mov	r4, r0
 800f8f4:	4608      	mov	r0, r1
 800f8f6:	4611      	mov	r1, r2
 800f8f8:	602b      	str	r3, [r5, #0]
 800f8fa:	f7f4 fad5 	bl	8003ea8 <_fstat>
 800f8fe:	1c43      	adds	r3, r0, #1
 800f900:	d102      	bne.n	800f908 <_fstat_r+0x1c>
 800f902:	682b      	ldr	r3, [r5, #0]
 800f904:	b103      	cbz	r3, 800f908 <_fstat_r+0x1c>
 800f906:	6023      	str	r3, [r4, #0]
 800f908:	bd38      	pop	{r3, r4, r5, pc}
 800f90a:	bf00      	nop
 800f90c:	20006000 	.word	0x20006000

0800f910 <_isatty_r>:
 800f910:	b538      	push	{r3, r4, r5, lr}
 800f912:	4d06      	ldr	r5, [pc, #24]	@ (800f92c <_isatty_r+0x1c>)
 800f914:	2300      	movs	r3, #0
 800f916:	4604      	mov	r4, r0
 800f918:	4608      	mov	r0, r1
 800f91a:	602b      	str	r3, [r5, #0]
 800f91c:	f7f4 fad4 	bl	8003ec8 <_isatty>
 800f920:	1c43      	adds	r3, r0, #1
 800f922:	d102      	bne.n	800f92a <_isatty_r+0x1a>
 800f924:	682b      	ldr	r3, [r5, #0]
 800f926:	b103      	cbz	r3, 800f92a <_isatty_r+0x1a>
 800f928:	6023      	str	r3, [r4, #0]
 800f92a:	bd38      	pop	{r3, r4, r5, pc}
 800f92c:	20006000 	.word	0x20006000

0800f930 <_sbrk_r>:
 800f930:	b538      	push	{r3, r4, r5, lr}
 800f932:	4d06      	ldr	r5, [pc, #24]	@ (800f94c <_sbrk_r+0x1c>)
 800f934:	2300      	movs	r3, #0
 800f936:	4604      	mov	r4, r0
 800f938:	4608      	mov	r0, r1
 800f93a:	602b      	str	r3, [r5, #0]
 800f93c:	f7f4 fadc 	bl	8003ef8 <_sbrk>
 800f940:	1c43      	adds	r3, r0, #1
 800f942:	d102      	bne.n	800f94a <_sbrk_r+0x1a>
 800f944:	682b      	ldr	r3, [r5, #0]
 800f946:	b103      	cbz	r3, 800f94a <_sbrk_r+0x1a>
 800f948:	6023      	str	r3, [r4, #0]
 800f94a:	bd38      	pop	{r3, r4, r5, pc}
 800f94c:	20006000 	.word	0x20006000

0800f950 <nan>:
 800f950:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f958 <nan+0x8>
 800f954:	4770      	bx	lr
 800f956:	bf00      	nop
 800f958:	00000000 	.word	0x00000000
 800f95c:	7ff80000 	.word	0x7ff80000

0800f960 <__assert_func>:
 800f960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f962:	4614      	mov	r4, r2
 800f964:	461a      	mov	r2, r3
 800f966:	4b09      	ldr	r3, [pc, #36]	@ (800f98c <__assert_func+0x2c>)
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	4605      	mov	r5, r0
 800f96c:	68d8      	ldr	r0, [r3, #12]
 800f96e:	b14c      	cbz	r4, 800f984 <__assert_func+0x24>
 800f970:	4b07      	ldr	r3, [pc, #28]	@ (800f990 <__assert_func+0x30>)
 800f972:	9100      	str	r1, [sp, #0]
 800f974:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f978:	4906      	ldr	r1, [pc, #24]	@ (800f994 <__assert_func+0x34>)
 800f97a:	462b      	mov	r3, r5
 800f97c:	f000 fba8 	bl	80100d0 <fiprintf>
 800f980:	f000 fbb8 	bl	80100f4 <abort>
 800f984:	4b04      	ldr	r3, [pc, #16]	@ (800f998 <__assert_func+0x38>)
 800f986:	461c      	mov	r4, r3
 800f988:	e7f3      	b.n	800f972 <__assert_func+0x12>
 800f98a:	bf00      	nop
 800f98c:	2000001c 	.word	0x2000001c
 800f990:	08010722 	.word	0x08010722
 800f994:	0801072f 	.word	0x0801072f
 800f998:	0801075d 	.word	0x0801075d

0800f99c <_calloc_r>:
 800f99c:	b570      	push	{r4, r5, r6, lr}
 800f99e:	fba1 5402 	umull	r5, r4, r1, r2
 800f9a2:	b934      	cbnz	r4, 800f9b2 <_calloc_r+0x16>
 800f9a4:	4629      	mov	r1, r5
 800f9a6:	f7fe f813 	bl	800d9d0 <_malloc_r>
 800f9aa:	4606      	mov	r6, r0
 800f9ac:	b928      	cbnz	r0, 800f9ba <_calloc_r+0x1e>
 800f9ae:	4630      	mov	r0, r6
 800f9b0:	bd70      	pop	{r4, r5, r6, pc}
 800f9b2:	220c      	movs	r2, #12
 800f9b4:	6002      	str	r2, [r0, #0]
 800f9b6:	2600      	movs	r6, #0
 800f9b8:	e7f9      	b.n	800f9ae <_calloc_r+0x12>
 800f9ba:	462a      	mov	r2, r5
 800f9bc:	4621      	mov	r1, r4
 800f9be:	f7fd f849 	bl	800ca54 <memset>
 800f9c2:	e7f4      	b.n	800f9ae <_calloc_r+0x12>

0800f9c4 <rshift>:
 800f9c4:	6903      	ldr	r3, [r0, #16]
 800f9c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f9ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f9ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f9d2:	f100 0414 	add.w	r4, r0, #20
 800f9d6:	dd45      	ble.n	800fa64 <rshift+0xa0>
 800f9d8:	f011 011f 	ands.w	r1, r1, #31
 800f9dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f9e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f9e4:	d10c      	bne.n	800fa00 <rshift+0x3c>
 800f9e6:	f100 0710 	add.w	r7, r0, #16
 800f9ea:	4629      	mov	r1, r5
 800f9ec:	42b1      	cmp	r1, r6
 800f9ee:	d334      	bcc.n	800fa5a <rshift+0x96>
 800f9f0:	1a9b      	subs	r3, r3, r2
 800f9f2:	009b      	lsls	r3, r3, #2
 800f9f4:	1eea      	subs	r2, r5, #3
 800f9f6:	4296      	cmp	r6, r2
 800f9f8:	bf38      	it	cc
 800f9fa:	2300      	movcc	r3, #0
 800f9fc:	4423      	add	r3, r4
 800f9fe:	e015      	b.n	800fa2c <rshift+0x68>
 800fa00:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fa04:	f1c1 0820 	rsb	r8, r1, #32
 800fa08:	40cf      	lsrs	r7, r1
 800fa0a:	f105 0e04 	add.w	lr, r5, #4
 800fa0e:	46a1      	mov	r9, r4
 800fa10:	4576      	cmp	r6, lr
 800fa12:	46f4      	mov	ip, lr
 800fa14:	d815      	bhi.n	800fa42 <rshift+0x7e>
 800fa16:	1a9a      	subs	r2, r3, r2
 800fa18:	0092      	lsls	r2, r2, #2
 800fa1a:	3a04      	subs	r2, #4
 800fa1c:	3501      	adds	r5, #1
 800fa1e:	42ae      	cmp	r6, r5
 800fa20:	bf38      	it	cc
 800fa22:	2200      	movcc	r2, #0
 800fa24:	18a3      	adds	r3, r4, r2
 800fa26:	50a7      	str	r7, [r4, r2]
 800fa28:	b107      	cbz	r7, 800fa2c <rshift+0x68>
 800fa2a:	3304      	adds	r3, #4
 800fa2c:	1b1a      	subs	r2, r3, r4
 800fa2e:	42a3      	cmp	r3, r4
 800fa30:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fa34:	bf08      	it	eq
 800fa36:	2300      	moveq	r3, #0
 800fa38:	6102      	str	r2, [r0, #16]
 800fa3a:	bf08      	it	eq
 800fa3c:	6143      	streq	r3, [r0, #20]
 800fa3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa42:	f8dc c000 	ldr.w	ip, [ip]
 800fa46:	fa0c fc08 	lsl.w	ip, ip, r8
 800fa4a:	ea4c 0707 	orr.w	r7, ip, r7
 800fa4e:	f849 7b04 	str.w	r7, [r9], #4
 800fa52:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fa56:	40cf      	lsrs	r7, r1
 800fa58:	e7da      	b.n	800fa10 <rshift+0x4c>
 800fa5a:	f851 cb04 	ldr.w	ip, [r1], #4
 800fa5e:	f847 cf04 	str.w	ip, [r7, #4]!
 800fa62:	e7c3      	b.n	800f9ec <rshift+0x28>
 800fa64:	4623      	mov	r3, r4
 800fa66:	e7e1      	b.n	800fa2c <rshift+0x68>

0800fa68 <__hexdig_fun>:
 800fa68:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fa6c:	2b09      	cmp	r3, #9
 800fa6e:	d802      	bhi.n	800fa76 <__hexdig_fun+0xe>
 800fa70:	3820      	subs	r0, #32
 800fa72:	b2c0      	uxtb	r0, r0
 800fa74:	4770      	bx	lr
 800fa76:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fa7a:	2b05      	cmp	r3, #5
 800fa7c:	d801      	bhi.n	800fa82 <__hexdig_fun+0x1a>
 800fa7e:	3847      	subs	r0, #71	@ 0x47
 800fa80:	e7f7      	b.n	800fa72 <__hexdig_fun+0xa>
 800fa82:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fa86:	2b05      	cmp	r3, #5
 800fa88:	d801      	bhi.n	800fa8e <__hexdig_fun+0x26>
 800fa8a:	3827      	subs	r0, #39	@ 0x27
 800fa8c:	e7f1      	b.n	800fa72 <__hexdig_fun+0xa>
 800fa8e:	2000      	movs	r0, #0
 800fa90:	4770      	bx	lr
	...

0800fa94 <__gethex>:
 800fa94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa98:	b085      	sub	sp, #20
 800fa9a:	468a      	mov	sl, r1
 800fa9c:	9302      	str	r3, [sp, #8]
 800fa9e:	680b      	ldr	r3, [r1, #0]
 800faa0:	9001      	str	r0, [sp, #4]
 800faa2:	4690      	mov	r8, r2
 800faa4:	1c9c      	adds	r4, r3, #2
 800faa6:	46a1      	mov	r9, r4
 800faa8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800faac:	2830      	cmp	r0, #48	@ 0x30
 800faae:	d0fa      	beq.n	800faa6 <__gethex+0x12>
 800fab0:	eba9 0303 	sub.w	r3, r9, r3
 800fab4:	f1a3 0b02 	sub.w	fp, r3, #2
 800fab8:	f7ff ffd6 	bl	800fa68 <__hexdig_fun>
 800fabc:	4605      	mov	r5, r0
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d168      	bne.n	800fb94 <__gethex+0x100>
 800fac2:	49a0      	ldr	r1, [pc, #640]	@ (800fd44 <__gethex+0x2b0>)
 800fac4:	2201      	movs	r2, #1
 800fac6:	4648      	mov	r0, r9
 800fac8:	f7ff fefe 	bl	800f8c8 <strncmp>
 800facc:	4607      	mov	r7, r0
 800face:	2800      	cmp	r0, #0
 800fad0:	d167      	bne.n	800fba2 <__gethex+0x10e>
 800fad2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fad6:	4626      	mov	r6, r4
 800fad8:	f7ff ffc6 	bl	800fa68 <__hexdig_fun>
 800fadc:	2800      	cmp	r0, #0
 800fade:	d062      	beq.n	800fba6 <__gethex+0x112>
 800fae0:	4623      	mov	r3, r4
 800fae2:	7818      	ldrb	r0, [r3, #0]
 800fae4:	2830      	cmp	r0, #48	@ 0x30
 800fae6:	4699      	mov	r9, r3
 800fae8:	f103 0301 	add.w	r3, r3, #1
 800faec:	d0f9      	beq.n	800fae2 <__gethex+0x4e>
 800faee:	f7ff ffbb 	bl	800fa68 <__hexdig_fun>
 800faf2:	fab0 f580 	clz	r5, r0
 800faf6:	096d      	lsrs	r5, r5, #5
 800faf8:	f04f 0b01 	mov.w	fp, #1
 800fafc:	464a      	mov	r2, r9
 800fafe:	4616      	mov	r6, r2
 800fb00:	3201      	adds	r2, #1
 800fb02:	7830      	ldrb	r0, [r6, #0]
 800fb04:	f7ff ffb0 	bl	800fa68 <__hexdig_fun>
 800fb08:	2800      	cmp	r0, #0
 800fb0a:	d1f8      	bne.n	800fafe <__gethex+0x6a>
 800fb0c:	498d      	ldr	r1, [pc, #564]	@ (800fd44 <__gethex+0x2b0>)
 800fb0e:	2201      	movs	r2, #1
 800fb10:	4630      	mov	r0, r6
 800fb12:	f7ff fed9 	bl	800f8c8 <strncmp>
 800fb16:	2800      	cmp	r0, #0
 800fb18:	d13f      	bne.n	800fb9a <__gethex+0x106>
 800fb1a:	b944      	cbnz	r4, 800fb2e <__gethex+0x9a>
 800fb1c:	1c74      	adds	r4, r6, #1
 800fb1e:	4622      	mov	r2, r4
 800fb20:	4616      	mov	r6, r2
 800fb22:	3201      	adds	r2, #1
 800fb24:	7830      	ldrb	r0, [r6, #0]
 800fb26:	f7ff ff9f 	bl	800fa68 <__hexdig_fun>
 800fb2a:	2800      	cmp	r0, #0
 800fb2c:	d1f8      	bne.n	800fb20 <__gethex+0x8c>
 800fb2e:	1ba4      	subs	r4, r4, r6
 800fb30:	00a7      	lsls	r7, r4, #2
 800fb32:	7833      	ldrb	r3, [r6, #0]
 800fb34:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fb38:	2b50      	cmp	r3, #80	@ 0x50
 800fb3a:	d13e      	bne.n	800fbba <__gethex+0x126>
 800fb3c:	7873      	ldrb	r3, [r6, #1]
 800fb3e:	2b2b      	cmp	r3, #43	@ 0x2b
 800fb40:	d033      	beq.n	800fbaa <__gethex+0x116>
 800fb42:	2b2d      	cmp	r3, #45	@ 0x2d
 800fb44:	d034      	beq.n	800fbb0 <__gethex+0x11c>
 800fb46:	1c71      	adds	r1, r6, #1
 800fb48:	2400      	movs	r4, #0
 800fb4a:	7808      	ldrb	r0, [r1, #0]
 800fb4c:	f7ff ff8c 	bl	800fa68 <__hexdig_fun>
 800fb50:	1e43      	subs	r3, r0, #1
 800fb52:	b2db      	uxtb	r3, r3
 800fb54:	2b18      	cmp	r3, #24
 800fb56:	d830      	bhi.n	800fbba <__gethex+0x126>
 800fb58:	f1a0 0210 	sub.w	r2, r0, #16
 800fb5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fb60:	f7ff ff82 	bl	800fa68 <__hexdig_fun>
 800fb64:	f100 3cff 	add.w	ip, r0, #4294967295
 800fb68:	fa5f fc8c 	uxtb.w	ip, ip
 800fb6c:	f1bc 0f18 	cmp.w	ip, #24
 800fb70:	f04f 030a 	mov.w	r3, #10
 800fb74:	d91e      	bls.n	800fbb4 <__gethex+0x120>
 800fb76:	b104      	cbz	r4, 800fb7a <__gethex+0xe6>
 800fb78:	4252      	negs	r2, r2
 800fb7a:	4417      	add	r7, r2
 800fb7c:	f8ca 1000 	str.w	r1, [sl]
 800fb80:	b1ed      	cbz	r5, 800fbbe <__gethex+0x12a>
 800fb82:	f1bb 0f00 	cmp.w	fp, #0
 800fb86:	bf0c      	ite	eq
 800fb88:	2506      	moveq	r5, #6
 800fb8a:	2500      	movne	r5, #0
 800fb8c:	4628      	mov	r0, r5
 800fb8e:	b005      	add	sp, #20
 800fb90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb94:	2500      	movs	r5, #0
 800fb96:	462c      	mov	r4, r5
 800fb98:	e7b0      	b.n	800fafc <__gethex+0x68>
 800fb9a:	2c00      	cmp	r4, #0
 800fb9c:	d1c7      	bne.n	800fb2e <__gethex+0x9a>
 800fb9e:	4627      	mov	r7, r4
 800fba0:	e7c7      	b.n	800fb32 <__gethex+0x9e>
 800fba2:	464e      	mov	r6, r9
 800fba4:	462f      	mov	r7, r5
 800fba6:	2501      	movs	r5, #1
 800fba8:	e7c3      	b.n	800fb32 <__gethex+0x9e>
 800fbaa:	2400      	movs	r4, #0
 800fbac:	1cb1      	adds	r1, r6, #2
 800fbae:	e7cc      	b.n	800fb4a <__gethex+0xb6>
 800fbb0:	2401      	movs	r4, #1
 800fbb2:	e7fb      	b.n	800fbac <__gethex+0x118>
 800fbb4:	fb03 0002 	mla	r0, r3, r2, r0
 800fbb8:	e7ce      	b.n	800fb58 <__gethex+0xc4>
 800fbba:	4631      	mov	r1, r6
 800fbbc:	e7de      	b.n	800fb7c <__gethex+0xe8>
 800fbbe:	eba6 0309 	sub.w	r3, r6, r9
 800fbc2:	3b01      	subs	r3, #1
 800fbc4:	4629      	mov	r1, r5
 800fbc6:	2b07      	cmp	r3, #7
 800fbc8:	dc0a      	bgt.n	800fbe0 <__gethex+0x14c>
 800fbca:	9801      	ldr	r0, [sp, #4]
 800fbcc:	f7fd ff8c 	bl	800dae8 <_Balloc>
 800fbd0:	4604      	mov	r4, r0
 800fbd2:	b940      	cbnz	r0, 800fbe6 <__gethex+0x152>
 800fbd4:	4b5c      	ldr	r3, [pc, #368]	@ (800fd48 <__gethex+0x2b4>)
 800fbd6:	4602      	mov	r2, r0
 800fbd8:	21e4      	movs	r1, #228	@ 0xe4
 800fbda:	485c      	ldr	r0, [pc, #368]	@ (800fd4c <__gethex+0x2b8>)
 800fbdc:	f7ff fec0 	bl	800f960 <__assert_func>
 800fbe0:	3101      	adds	r1, #1
 800fbe2:	105b      	asrs	r3, r3, #1
 800fbe4:	e7ef      	b.n	800fbc6 <__gethex+0x132>
 800fbe6:	f100 0a14 	add.w	sl, r0, #20
 800fbea:	2300      	movs	r3, #0
 800fbec:	4655      	mov	r5, sl
 800fbee:	469b      	mov	fp, r3
 800fbf0:	45b1      	cmp	r9, r6
 800fbf2:	d337      	bcc.n	800fc64 <__gethex+0x1d0>
 800fbf4:	f845 bb04 	str.w	fp, [r5], #4
 800fbf8:	eba5 050a 	sub.w	r5, r5, sl
 800fbfc:	10ad      	asrs	r5, r5, #2
 800fbfe:	6125      	str	r5, [r4, #16]
 800fc00:	4658      	mov	r0, fp
 800fc02:	f7fe f863 	bl	800dccc <__hi0bits>
 800fc06:	016d      	lsls	r5, r5, #5
 800fc08:	f8d8 6000 	ldr.w	r6, [r8]
 800fc0c:	1a2d      	subs	r5, r5, r0
 800fc0e:	42b5      	cmp	r5, r6
 800fc10:	dd54      	ble.n	800fcbc <__gethex+0x228>
 800fc12:	1bad      	subs	r5, r5, r6
 800fc14:	4629      	mov	r1, r5
 800fc16:	4620      	mov	r0, r4
 800fc18:	f7fe fbef 	bl	800e3fa <__any_on>
 800fc1c:	4681      	mov	r9, r0
 800fc1e:	b178      	cbz	r0, 800fc40 <__gethex+0x1ac>
 800fc20:	1e6b      	subs	r3, r5, #1
 800fc22:	1159      	asrs	r1, r3, #5
 800fc24:	f003 021f 	and.w	r2, r3, #31
 800fc28:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fc2c:	f04f 0901 	mov.w	r9, #1
 800fc30:	fa09 f202 	lsl.w	r2, r9, r2
 800fc34:	420a      	tst	r2, r1
 800fc36:	d003      	beq.n	800fc40 <__gethex+0x1ac>
 800fc38:	454b      	cmp	r3, r9
 800fc3a:	dc36      	bgt.n	800fcaa <__gethex+0x216>
 800fc3c:	f04f 0902 	mov.w	r9, #2
 800fc40:	4629      	mov	r1, r5
 800fc42:	4620      	mov	r0, r4
 800fc44:	f7ff febe 	bl	800f9c4 <rshift>
 800fc48:	442f      	add	r7, r5
 800fc4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fc4e:	42bb      	cmp	r3, r7
 800fc50:	da42      	bge.n	800fcd8 <__gethex+0x244>
 800fc52:	9801      	ldr	r0, [sp, #4]
 800fc54:	4621      	mov	r1, r4
 800fc56:	f7fd ff87 	bl	800db68 <_Bfree>
 800fc5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	6013      	str	r3, [r2, #0]
 800fc60:	25a3      	movs	r5, #163	@ 0xa3
 800fc62:	e793      	b.n	800fb8c <__gethex+0xf8>
 800fc64:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fc68:	2a2e      	cmp	r2, #46	@ 0x2e
 800fc6a:	d012      	beq.n	800fc92 <__gethex+0x1fe>
 800fc6c:	2b20      	cmp	r3, #32
 800fc6e:	d104      	bne.n	800fc7a <__gethex+0x1e6>
 800fc70:	f845 bb04 	str.w	fp, [r5], #4
 800fc74:	f04f 0b00 	mov.w	fp, #0
 800fc78:	465b      	mov	r3, fp
 800fc7a:	7830      	ldrb	r0, [r6, #0]
 800fc7c:	9303      	str	r3, [sp, #12]
 800fc7e:	f7ff fef3 	bl	800fa68 <__hexdig_fun>
 800fc82:	9b03      	ldr	r3, [sp, #12]
 800fc84:	f000 000f 	and.w	r0, r0, #15
 800fc88:	4098      	lsls	r0, r3
 800fc8a:	ea4b 0b00 	orr.w	fp, fp, r0
 800fc8e:	3304      	adds	r3, #4
 800fc90:	e7ae      	b.n	800fbf0 <__gethex+0x15c>
 800fc92:	45b1      	cmp	r9, r6
 800fc94:	d8ea      	bhi.n	800fc6c <__gethex+0x1d8>
 800fc96:	492b      	ldr	r1, [pc, #172]	@ (800fd44 <__gethex+0x2b0>)
 800fc98:	9303      	str	r3, [sp, #12]
 800fc9a:	2201      	movs	r2, #1
 800fc9c:	4630      	mov	r0, r6
 800fc9e:	f7ff fe13 	bl	800f8c8 <strncmp>
 800fca2:	9b03      	ldr	r3, [sp, #12]
 800fca4:	2800      	cmp	r0, #0
 800fca6:	d1e1      	bne.n	800fc6c <__gethex+0x1d8>
 800fca8:	e7a2      	b.n	800fbf0 <__gethex+0x15c>
 800fcaa:	1ea9      	subs	r1, r5, #2
 800fcac:	4620      	mov	r0, r4
 800fcae:	f7fe fba4 	bl	800e3fa <__any_on>
 800fcb2:	2800      	cmp	r0, #0
 800fcb4:	d0c2      	beq.n	800fc3c <__gethex+0x1a8>
 800fcb6:	f04f 0903 	mov.w	r9, #3
 800fcba:	e7c1      	b.n	800fc40 <__gethex+0x1ac>
 800fcbc:	da09      	bge.n	800fcd2 <__gethex+0x23e>
 800fcbe:	1b75      	subs	r5, r6, r5
 800fcc0:	4621      	mov	r1, r4
 800fcc2:	9801      	ldr	r0, [sp, #4]
 800fcc4:	462a      	mov	r2, r5
 800fcc6:	f7fe f95f 	bl	800df88 <__lshift>
 800fcca:	1b7f      	subs	r7, r7, r5
 800fccc:	4604      	mov	r4, r0
 800fcce:	f100 0a14 	add.w	sl, r0, #20
 800fcd2:	f04f 0900 	mov.w	r9, #0
 800fcd6:	e7b8      	b.n	800fc4a <__gethex+0x1b6>
 800fcd8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fcdc:	42bd      	cmp	r5, r7
 800fcde:	dd6f      	ble.n	800fdc0 <__gethex+0x32c>
 800fce0:	1bed      	subs	r5, r5, r7
 800fce2:	42ae      	cmp	r6, r5
 800fce4:	dc34      	bgt.n	800fd50 <__gethex+0x2bc>
 800fce6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fcea:	2b02      	cmp	r3, #2
 800fcec:	d022      	beq.n	800fd34 <__gethex+0x2a0>
 800fcee:	2b03      	cmp	r3, #3
 800fcf0:	d024      	beq.n	800fd3c <__gethex+0x2a8>
 800fcf2:	2b01      	cmp	r3, #1
 800fcf4:	d115      	bne.n	800fd22 <__gethex+0x28e>
 800fcf6:	42ae      	cmp	r6, r5
 800fcf8:	d113      	bne.n	800fd22 <__gethex+0x28e>
 800fcfa:	2e01      	cmp	r6, #1
 800fcfc:	d10b      	bne.n	800fd16 <__gethex+0x282>
 800fcfe:	9a02      	ldr	r2, [sp, #8]
 800fd00:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fd04:	6013      	str	r3, [r2, #0]
 800fd06:	2301      	movs	r3, #1
 800fd08:	6123      	str	r3, [r4, #16]
 800fd0a:	f8ca 3000 	str.w	r3, [sl]
 800fd0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fd10:	2562      	movs	r5, #98	@ 0x62
 800fd12:	601c      	str	r4, [r3, #0]
 800fd14:	e73a      	b.n	800fb8c <__gethex+0xf8>
 800fd16:	1e71      	subs	r1, r6, #1
 800fd18:	4620      	mov	r0, r4
 800fd1a:	f7fe fb6e 	bl	800e3fa <__any_on>
 800fd1e:	2800      	cmp	r0, #0
 800fd20:	d1ed      	bne.n	800fcfe <__gethex+0x26a>
 800fd22:	9801      	ldr	r0, [sp, #4]
 800fd24:	4621      	mov	r1, r4
 800fd26:	f7fd ff1f 	bl	800db68 <_Bfree>
 800fd2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd2c:	2300      	movs	r3, #0
 800fd2e:	6013      	str	r3, [r2, #0]
 800fd30:	2550      	movs	r5, #80	@ 0x50
 800fd32:	e72b      	b.n	800fb8c <__gethex+0xf8>
 800fd34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d1f3      	bne.n	800fd22 <__gethex+0x28e>
 800fd3a:	e7e0      	b.n	800fcfe <__gethex+0x26a>
 800fd3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d1dd      	bne.n	800fcfe <__gethex+0x26a>
 800fd42:	e7ee      	b.n	800fd22 <__gethex+0x28e>
 800fd44:	08010707 	.word	0x08010707
 800fd48:	0801069d 	.word	0x0801069d
 800fd4c:	0801075e 	.word	0x0801075e
 800fd50:	1e6f      	subs	r7, r5, #1
 800fd52:	f1b9 0f00 	cmp.w	r9, #0
 800fd56:	d130      	bne.n	800fdba <__gethex+0x326>
 800fd58:	b127      	cbz	r7, 800fd64 <__gethex+0x2d0>
 800fd5a:	4639      	mov	r1, r7
 800fd5c:	4620      	mov	r0, r4
 800fd5e:	f7fe fb4c 	bl	800e3fa <__any_on>
 800fd62:	4681      	mov	r9, r0
 800fd64:	117a      	asrs	r2, r7, #5
 800fd66:	2301      	movs	r3, #1
 800fd68:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fd6c:	f007 071f 	and.w	r7, r7, #31
 800fd70:	40bb      	lsls	r3, r7
 800fd72:	4213      	tst	r3, r2
 800fd74:	4629      	mov	r1, r5
 800fd76:	4620      	mov	r0, r4
 800fd78:	bf18      	it	ne
 800fd7a:	f049 0902 	orrne.w	r9, r9, #2
 800fd7e:	f7ff fe21 	bl	800f9c4 <rshift>
 800fd82:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fd86:	1b76      	subs	r6, r6, r5
 800fd88:	2502      	movs	r5, #2
 800fd8a:	f1b9 0f00 	cmp.w	r9, #0
 800fd8e:	d047      	beq.n	800fe20 <__gethex+0x38c>
 800fd90:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fd94:	2b02      	cmp	r3, #2
 800fd96:	d015      	beq.n	800fdc4 <__gethex+0x330>
 800fd98:	2b03      	cmp	r3, #3
 800fd9a:	d017      	beq.n	800fdcc <__gethex+0x338>
 800fd9c:	2b01      	cmp	r3, #1
 800fd9e:	d109      	bne.n	800fdb4 <__gethex+0x320>
 800fda0:	f019 0f02 	tst.w	r9, #2
 800fda4:	d006      	beq.n	800fdb4 <__gethex+0x320>
 800fda6:	f8da 3000 	ldr.w	r3, [sl]
 800fdaa:	ea49 0903 	orr.w	r9, r9, r3
 800fdae:	f019 0f01 	tst.w	r9, #1
 800fdb2:	d10e      	bne.n	800fdd2 <__gethex+0x33e>
 800fdb4:	f045 0510 	orr.w	r5, r5, #16
 800fdb8:	e032      	b.n	800fe20 <__gethex+0x38c>
 800fdba:	f04f 0901 	mov.w	r9, #1
 800fdbe:	e7d1      	b.n	800fd64 <__gethex+0x2d0>
 800fdc0:	2501      	movs	r5, #1
 800fdc2:	e7e2      	b.n	800fd8a <__gethex+0x2f6>
 800fdc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdc6:	f1c3 0301 	rsb	r3, r3, #1
 800fdca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fdcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d0f0      	beq.n	800fdb4 <__gethex+0x320>
 800fdd2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fdd6:	f104 0314 	add.w	r3, r4, #20
 800fdda:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fdde:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fde2:	f04f 0c00 	mov.w	ip, #0
 800fde6:	4618      	mov	r0, r3
 800fde8:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdec:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fdf0:	d01b      	beq.n	800fe2a <__gethex+0x396>
 800fdf2:	3201      	adds	r2, #1
 800fdf4:	6002      	str	r2, [r0, #0]
 800fdf6:	2d02      	cmp	r5, #2
 800fdf8:	f104 0314 	add.w	r3, r4, #20
 800fdfc:	d13c      	bne.n	800fe78 <__gethex+0x3e4>
 800fdfe:	f8d8 2000 	ldr.w	r2, [r8]
 800fe02:	3a01      	subs	r2, #1
 800fe04:	42b2      	cmp	r2, r6
 800fe06:	d109      	bne.n	800fe1c <__gethex+0x388>
 800fe08:	1171      	asrs	r1, r6, #5
 800fe0a:	2201      	movs	r2, #1
 800fe0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fe10:	f006 061f 	and.w	r6, r6, #31
 800fe14:	fa02 f606 	lsl.w	r6, r2, r6
 800fe18:	421e      	tst	r6, r3
 800fe1a:	d13a      	bne.n	800fe92 <__gethex+0x3fe>
 800fe1c:	f045 0520 	orr.w	r5, r5, #32
 800fe20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fe22:	601c      	str	r4, [r3, #0]
 800fe24:	9b02      	ldr	r3, [sp, #8]
 800fe26:	601f      	str	r7, [r3, #0]
 800fe28:	e6b0      	b.n	800fb8c <__gethex+0xf8>
 800fe2a:	4299      	cmp	r1, r3
 800fe2c:	f843 cc04 	str.w	ip, [r3, #-4]
 800fe30:	d8d9      	bhi.n	800fde6 <__gethex+0x352>
 800fe32:	68a3      	ldr	r3, [r4, #8]
 800fe34:	459b      	cmp	fp, r3
 800fe36:	db17      	blt.n	800fe68 <__gethex+0x3d4>
 800fe38:	6861      	ldr	r1, [r4, #4]
 800fe3a:	9801      	ldr	r0, [sp, #4]
 800fe3c:	3101      	adds	r1, #1
 800fe3e:	f7fd fe53 	bl	800dae8 <_Balloc>
 800fe42:	4681      	mov	r9, r0
 800fe44:	b918      	cbnz	r0, 800fe4e <__gethex+0x3ba>
 800fe46:	4b1a      	ldr	r3, [pc, #104]	@ (800feb0 <__gethex+0x41c>)
 800fe48:	4602      	mov	r2, r0
 800fe4a:	2184      	movs	r1, #132	@ 0x84
 800fe4c:	e6c5      	b.n	800fbda <__gethex+0x146>
 800fe4e:	6922      	ldr	r2, [r4, #16]
 800fe50:	3202      	adds	r2, #2
 800fe52:	f104 010c 	add.w	r1, r4, #12
 800fe56:	0092      	lsls	r2, r2, #2
 800fe58:	300c      	adds	r0, #12
 800fe5a:	f7fc fed8 	bl	800cc0e <memcpy>
 800fe5e:	4621      	mov	r1, r4
 800fe60:	9801      	ldr	r0, [sp, #4]
 800fe62:	f7fd fe81 	bl	800db68 <_Bfree>
 800fe66:	464c      	mov	r4, r9
 800fe68:	6923      	ldr	r3, [r4, #16]
 800fe6a:	1c5a      	adds	r2, r3, #1
 800fe6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fe70:	6122      	str	r2, [r4, #16]
 800fe72:	2201      	movs	r2, #1
 800fe74:	615a      	str	r2, [r3, #20]
 800fe76:	e7be      	b.n	800fdf6 <__gethex+0x362>
 800fe78:	6922      	ldr	r2, [r4, #16]
 800fe7a:	455a      	cmp	r2, fp
 800fe7c:	dd0b      	ble.n	800fe96 <__gethex+0x402>
 800fe7e:	2101      	movs	r1, #1
 800fe80:	4620      	mov	r0, r4
 800fe82:	f7ff fd9f 	bl	800f9c4 <rshift>
 800fe86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fe8a:	3701      	adds	r7, #1
 800fe8c:	42bb      	cmp	r3, r7
 800fe8e:	f6ff aee0 	blt.w	800fc52 <__gethex+0x1be>
 800fe92:	2501      	movs	r5, #1
 800fe94:	e7c2      	b.n	800fe1c <__gethex+0x388>
 800fe96:	f016 061f 	ands.w	r6, r6, #31
 800fe9a:	d0fa      	beq.n	800fe92 <__gethex+0x3fe>
 800fe9c:	4453      	add	r3, sl
 800fe9e:	f1c6 0620 	rsb	r6, r6, #32
 800fea2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fea6:	f7fd ff11 	bl	800dccc <__hi0bits>
 800feaa:	42b0      	cmp	r0, r6
 800feac:	dbe7      	blt.n	800fe7e <__gethex+0x3ea>
 800feae:	e7f0      	b.n	800fe92 <__gethex+0x3fe>
 800feb0:	0801069d 	.word	0x0801069d

0800feb4 <L_shift>:
 800feb4:	f1c2 0208 	rsb	r2, r2, #8
 800feb8:	0092      	lsls	r2, r2, #2
 800feba:	b570      	push	{r4, r5, r6, lr}
 800febc:	f1c2 0620 	rsb	r6, r2, #32
 800fec0:	6843      	ldr	r3, [r0, #4]
 800fec2:	6804      	ldr	r4, [r0, #0]
 800fec4:	fa03 f506 	lsl.w	r5, r3, r6
 800fec8:	432c      	orrs	r4, r5
 800feca:	40d3      	lsrs	r3, r2
 800fecc:	6004      	str	r4, [r0, #0]
 800fece:	f840 3f04 	str.w	r3, [r0, #4]!
 800fed2:	4288      	cmp	r0, r1
 800fed4:	d3f4      	bcc.n	800fec0 <L_shift+0xc>
 800fed6:	bd70      	pop	{r4, r5, r6, pc}

0800fed8 <__match>:
 800fed8:	b530      	push	{r4, r5, lr}
 800feda:	6803      	ldr	r3, [r0, #0]
 800fedc:	3301      	adds	r3, #1
 800fede:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fee2:	b914      	cbnz	r4, 800feea <__match+0x12>
 800fee4:	6003      	str	r3, [r0, #0]
 800fee6:	2001      	movs	r0, #1
 800fee8:	bd30      	pop	{r4, r5, pc}
 800feea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800feee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fef2:	2d19      	cmp	r5, #25
 800fef4:	bf98      	it	ls
 800fef6:	3220      	addls	r2, #32
 800fef8:	42a2      	cmp	r2, r4
 800fefa:	d0f0      	beq.n	800fede <__match+0x6>
 800fefc:	2000      	movs	r0, #0
 800fefe:	e7f3      	b.n	800fee8 <__match+0x10>

0800ff00 <__hexnan>:
 800ff00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff04:	680b      	ldr	r3, [r1, #0]
 800ff06:	6801      	ldr	r1, [r0, #0]
 800ff08:	115e      	asrs	r6, r3, #5
 800ff0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ff0e:	f013 031f 	ands.w	r3, r3, #31
 800ff12:	b087      	sub	sp, #28
 800ff14:	bf18      	it	ne
 800ff16:	3604      	addne	r6, #4
 800ff18:	2500      	movs	r5, #0
 800ff1a:	1f37      	subs	r7, r6, #4
 800ff1c:	4682      	mov	sl, r0
 800ff1e:	4690      	mov	r8, r2
 800ff20:	9301      	str	r3, [sp, #4]
 800ff22:	f846 5c04 	str.w	r5, [r6, #-4]
 800ff26:	46b9      	mov	r9, r7
 800ff28:	463c      	mov	r4, r7
 800ff2a:	9502      	str	r5, [sp, #8]
 800ff2c:	46ab      	mov	fp, r5
 800ff2e:	784a      	ldrb	r2, [r1, #1]
 800ff30:	1c4b      	adds	r3, r1, #1
 800ff32:	9303      	str	r3, [sp, #12]
 800ff34:	b342      	cbz	r2, 800ff88 <__hexnan+0x88>
 800ff36:	4610      	mov	r0, r2
 800ff38:	9105      	str	r1, [sp, #20]
 800ff3a:	9204      	str	r2, [sp, #16]
 800ff3c:	f7ff fd94 	bl	800fa68 <__hexdig_fun>
 800ff40:	2800      	cmp	r0, #0
 800ff42:	d151      	bne.n	800ffe8 <__hexnan+0xe8>
 800ff44:	9a04      	ldr	r2, [sp, #16]
 800ff46:	9905      	ldr	r1, [sp, #20]
 800ff48:	2a20      	cmp	r2, #32
 800ff4a:	d818      	bhi.n	800ff7e <__hexnan+0x7e>
 800ff4c:	9b02      	ldr	r3, [sp, #8]
 800ff4e:	459b      	cmp	fp, r3
 800ff50:	dd13      	ble.n	800ff7a <__hexnan+0x7a>
 800ff52:	454c      	cmp	r4, r9
 800ff54:	d206      	bcs.n	800ff64 <__hexnan+0x64>
 800ff56:	2d07      	cmp	r5, #7
 800ff58:	dc04      	bgt.n	800ff64 <__hexnan+0x64>
 800ff5a:	462a      	mov	r2, r5
 800ff5c:	4649      	mov	r1, r9
 800ff5e:	4620      	mov	r0, r4
 800ff60:	f7ff ffa8 	bl	800feb4 <L_shift>
 800ff64:	4544      	cmp	r4, r8
 800ff66:	d952      	bls.n	801000e <__hexnan+0x10e>
 800ff68:	2300      	movs	r3, #0
 800ff6a:	f1a4 0904 	sub.w	r9, r4, #4
 800ff6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ff72:	f8cd b008 	str.w	fp, [sp, #8]
 800ff76:	464c      	mov	r4, r9
 800ff78:	461d      	mov	r5, r3
 800ff7a:	9903      	ldr	r1, [sp, #12]
 800ff7c:	e7d7      	b.n	800ff2e <__hexnan+0x2e>
 800ff7e:	2a29      	cmp	r2, #41	@ 0x29
 800ff80:	d157      	bne.n	8010032 <__hexnan+0x132>
 800ff82:	3102      	adds	r1, #2
 800ff84:	f8ca 1000 	str.w	r1, [sl]
 800ff88:	f1bb 0f00 	cmp.w	fp, #0
 800ff8c:	d051      	beq.n	8010032 <__hexnan+0x132>
 800ff8e:	454c      	cmp	r4, r9
 800ff90:	d206      	bcs.n	800ffa0 <__hexnan+0xa0>
 800ff92:	2d07      	cmp	r5, #7
 800ff94:	dc04      	bgt.n	800ffa0 <__hexnan+0xa0>
 800ff96:	462a      	mov	r2, r5
 800ff98:	4649      	mov	r1, r9
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	f7ff ff8a 	bl	800feb4 <L_shift>
 800ffa0:	4544      	cmp	r4, r8
 800ffa2:	d936      	bls.n	8010012 <__hexnan+0x112>
 800ffa4:	f1a8 0204 	sub.w	r2, r8, #4
 800ffa8:	4623      	mov	r3, r4
 800ffaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800ffae:	f842 1f04 	str.w	r1, [r2, #4]!
 800ffb2:	429f      	cmp	r7, r3
 800ffb4:	d2f9      	bcs.n	800ffaa <__hexnan+0xaa>
 800ffb6:	1b3b      	subs	r3, r7, r4
 800ffb8:	f023 0303 	bic.w	r3, r3, #3
 800ffbc:	3304      	adds	r3, #4
 800ffbe:	3401      	adds	r4, #1
 800ffc0:	3e03      	subs	r6, #3
 800ffc2:	42b4      	cmp	r4, r6
 800ffc4:	bf88      	it	hi
 800ffc6:	2304      	movhi	r3, #4
 800ffc8:	4443      	add	r3, r8
 800ffca:	2200      	movs	r2, #0
 800ffcc:	f843 2b04 	str.w	r2, [r3], #4
 800ffd0:	429f      	cmp	r7, r3
 800ffd2:	d2fb      	bcs.n	800ffcc <__hexnan+0xcc>
 800ffd4:	683b      	ldr	r3, [r7, #0]
 800ffd6:	b91b      	cbnz	r3, 800ffe0 <__hexnan+0xe0>
 800ffd8:	4547      	cmp	r7, r8
 800ffda:	d128      	bne.n	801002e <__hexnan+0x12e>
 800ffdc:	2301      	movs	r3, #1
 800ffde:	603b      	str	r3, [r7, #0]
 800ffe0:	2005      	movs	r0, #5
 800ffe2:	b007      	add	sp, #28
 800ffe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffe8:	3501      	adds	r5, #1
 800ffea:	2d08      	cmp	r5, #8
 800ffec:	f10b 0b01 	add.w	fp, fp, #1
 800fff0:	dd06      	ble.n	8010000 <__hexnan+0x100>
 800fff2:	4544      	cmp	r4, r8
 800fff4:	d9c1      	bls.n	800ff7a <__hexnan+0x7a>
 800fff6:	2300      	movs	r3, #0
 800fff8:	f844 3c04 	str.w	r3, [r4, #-4]
 800fffc:	2501      	movs	r5, #1
 800fffe:	3c04      	subs	r4, #4
 8010000:	6822      	ldr	r2, [r4, #0]
 8010002:	f000 000f 	and.w	r0, r0, #15
 8010006:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801000a:	6020      	str	r0, [r4, #0]
 801000c:	e7b5      	b.n	800ff7a <__hexnan+0x7a>
 801000e:	2508      	movs	r5, #8
 8010010:	e7b3      	b.n	800ff7a <__hexnan+0x7a>
 8010012:	9b01      	ldr	r3, [sp, #4]
 8010014:	2b00      	cmp	r3, #0
 8010016:	d0dd      	beq.n	800ffd4 <__hexnan+0xd4>
 8010018:	f1c3 0320 	rsb	r3, r3, #32
 801001c:	f04f 32ff 	mov.w	r2, #4294967295
 8010020:	40da      	lsrs	r2, r3
 8010022:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010026:	4013      	ands	r3, r2
 8010028:	f846 3c04 	str.w	r3, [r6, #-4]
 801002c:	e7d2      	b.n	800ffd4 <__hexnan+0xd4>
 801002e:	3f04      	subs	r7, #4
 8010030:	e7d0      	b.n	800ffd4 <__hexnan+0xd4>
 8010032:	2004      	movs	r0, #4
 8010034:	e7d5      	b.n	800ffe2 <__hexnan+0xe2>

08010036 <__ascii_mbtowc>:
 8010036:	b082      	sub	sp, #8
 8010038:	b901      	cbnz	r1, 801003c <__ascii_mbtowc+0x6>
 801003a:	a901      	add	r1, sp, #4
 801003c:	b142      	cbz	r2, 8010050 <__ascii_mbtowc+0x1a>
 801003e:	b14b      	cbz	r3, 8010054 <__ascii_mbtowc+0x1e>
 8010040:	7813      	ldrb	r3, [r2, #0]
 8010042:	600b      	str	r3, [r1, #0]
 8010044:	7812      	ldrb	r2, [r2, #0]
 8010046:	1e10      	subs	r0, r2, #0
 8010048:	bf18      	it	ne
 801004a:	2001      	movne	r0, #1
 801004c:	b002      	add	sp, #8
 801004e:	4770      	bx	lr
 8010050:	4610      	mov	r0, r2
 8010052:	e7fb      	b.n	801004c <__ascii_mbtowc+0x16>
 8010054:	f06f 0001 	mvn.w	r0, #1
 8010058:	e7f8      	b.n	801004c <__ascii_mbtowc+0x16>

0801005a <_realloc_r>:
 801005a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801005e:	4607      	mov	r7, r0
 8010060:	4614      	mov	r4, r2
 8010062:	460d      	mov	r5, r1
 8010064:	b921      	cbnz	r1, 8010070 <_realloc_r+0x16>
 8010066:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801006a:	4611      	mov	r1, r2
 801006c:	f7fd bcb0 	b.w	800d9d0 <_malloc_r>
 8010070:	b92a      	cbnz	r2, 801007e <_realloc_r+0x24>
 8010072:	f7fd fc39 	bl	800d8e8 <_free_r>
 8010076:	4625      	mov	r5, r4
 8010078:	4628      	mov	r0, r5
 801007a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801007e:	f000 f840 	bl	8010102 <_malloc_usable_size_r>
 8010082:	4284      	cmp	r4, r0
 8010084:	4606      	mov	r6, r0
 8010086:	d802      	bhi.n	801008e <_realloc_r+0x34>
 8010088:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801008c:	d8f4      	bhi.n	8010078 <_realloc_r+0x1e>
 801008e:	4621      	mov	r1, r4
 8010090:	4638      	mov	r0, r7
 8010092:	f7fd fc9d 	bl	800d9d0 <_malloc_r>
 8010096:	4680      	mov	r8, r0
 8010098:	b908      	cbnz	r0, 801009e <_realloc_r+0x44>
 801009a:	4645      	mov	r5, r8
 801009c:	e7ec      	b.n	8010078 <_realloc_r+0x1e>
 801009e:	42b4      	cmp	r4, r6
 80100a0:	4622      	mov	r2, r4
 80100a2:	4629      	mov	r1, r5
 80100a4:	bf28      	it	cs
 80100a6:	4632      	movcs	r2, r6
 80100a8:	f7fc fdb1 	bl	800cc0e <memcpy>
 80100ac:	4629      	mov	r1, r5
 80100ae:	4638      	mov	r0, r7
 80100b0:	f7fd fc1a 	bl	800d8e8 <_free_r>
 80100b4:	e7f1      	b.n	801009a <_realloc_r+0x40>

080100b6 <__ascii_wctomb>:
 80100b6:	4603      	mov	r3, r0
 80100b8:	4608      	mov	r0, r1
 80100ba:	b141      	cbz	r1, 80100ce <__ascii_wctomb+0x18>
 80100bc:	2aff      	cmp	r2, #255	@ 0xff
 80100be:	d904      	bls.n	80100ca <__ascii_wctomb+0x14>
 80100c0:	228a      	movs	r2, #138	@ 0x8a
 80100c2:	601a      	str	r2, [r3, #0]
 80100c4:	f04f 30ff 	mov.w	r0, #4294967295
 80100c8:	4770      	bx	lr
 80100ca:	700a      	strb	r2, [r1, #0]
 80100cc:	2001      	movs	r0, #1
 80100ce:	4770      	bx	lr

080100d0 <fiprintf>:
 80100d0:	b40e      	push	{r1, r2, r3}
 80100d2:	b503      	push	{r0, r1, lr}
 80100d4:	4601      	mov	r1, r0
 80100d6:	ab03      	add	r3, sp, #12
 80100d8:	4805      	ldr	r0, [pc, #20]	@ (80100f0 <fiprintf+0x20>)
 80100da:	f853 2b04 	ldr.w	r2, [r3], #4
 80100de:	6800      	ldr	r0, [r0, #0]
 80100e0:	9301      	str	r3, [sp, #4]
 80100e2:	f7ff f9b1 	bl	800f448 <_vfiprintf_r>
 80100e6:	b002      	add	sp, #8
 80100e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80100ec:	b003      	add	sp, #12
 80100ee:	4770      	bx	lr
 80100f0:	2000001c 	.word	0x2000001c

080100f4 <abort>:
 80100f4:	b508      	push	{r3, lr}
 80100f6:	2006      	movs	r0, #6
 80100f8:	f000 f834 	bl	8010164 <raise>
 80100fc:	2001      	movs	r0, #1
 80100fe:	f7f3 fe83 	bl	8003e08 <_exit>

08010102 <_malloc_usable_size_r>:
 8010102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010106:	1f18      	subs	r0, r3, #4
 8010108:	2b00      	cmp	r3, #0
 801010a:	bfbc      	itt	lt
 801010c:	580b      	ldrlt	r3, [r1, r0]
 801010e:	18c0      	addlt	r0, r0, r3
 8010110:	4770      	bx	lr

08010112 <_raise_r>:
 8010112:	291f      	cmp	r1, #31
 8010114:	b538      	push	{r3, r4, r5, lr}
 8010116:	4605      	mov	r5, r0
 8010118:	460c      	mov	r4, r1
 801011a:	d904      	bls.n	8010126 <_raise_r+0x14>
 801011c:	2316      	movs	r3, #22
 801011e:	6003      	str	r3, [r0, #0]
 8010120:	f04f 30ff 	mov.w	r0, #4294967295
 8010124:	bd38      	pop	{r3, r4, r5, pc}
 8010126:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010128:	b112      	cbz	r2, 8010130 <_raise_r+0x1e>
 801012a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801012e:	b94b      	cbnz	r3, 8010144 <_raise_r+0x32>
 8010130:	4628      	mov	r0, r5
 8010132:	f000 f831 	bl	8010198 <_getpid_r>
 8010136:	4622      	mov	r2, r4
 8010138:	4601      	mov	r1, r0
 801013a:	4628      	mov	r0, r5
 801013c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010140:	f000 b818 	b.w	8010174 <_kill_r>
 8010144:	2b01      	cmp	r3, #1
 8010146:	d00a      	beq.n	801015e <_raise_r+0x4c>
 8010148:	1c59      	adds	r1, r3, #1
 801014a:	d103      	bne.n	8010154 <_raise_r+0x42>
 801014c:	2316      	movs	r3, #22
 801014e:	6003      	str	r3, [r0, #0]
 8010150:	2001      	movs	r0, #1
 8010152:	e7e7      	b.n	8010124 <_raise_r+0x12>
 8010154:	2100      	movs	r1, #0
 8010156:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801015a:	4620      	mov	r0, r4
 801015c:	4798      	blx	r3
 801015e:	2000      	movs	r0, #0
 8010160:	e7e0      	b.n	8010124 <_raise_r+0x12>
	...

08010164 <raise>:
 8010164:	4b02      	ldr	r3, [pc, #8]	@ (8010170 <raise+0xc>)
 8010166:	4601      	mov	r1, r0
 8010168:	6818      	ldr	r0, [r3, #0]
 801016a:	f7ff bfd2 	b.w	8010112 <_raise_r>
 801016e:	bf00      	nop
 8010170:	2000001c 	.word	0x2000001c

08010174 <_kill_r>:
 8010174:	b538      	push	{r3, r4, r5, lr}
 8010176:	4d07      	ldr	r5, [pc, #28]	@ (8010194 <_kill_r+0x20>)
 8010178:	2300      	movs	r3, #0
 801017a:	4604      	mov	r4, r0
 801017c:	4608      	mov	r0, r1
 801017e:	4611      	mov	r1, r2
 8010180:	602b      	str	r3, [r5, #0]
 8010182:	f7f3 fe31 	bl	8003de8 <_kill>
 8010186:	1c43      	adds	r3, r0, #1
 8010188:	d102      	bne.n	8010190 <_kill_r+0x1c>
 801018a:	682b      	ldr	r3, [r5, #0]
 801018c:	b103      	cbz	r3, 8010190 <_kill_r+0x1c>
 801018e:	6023      	str	r3, [r4, #0]
 8010190:	bd38      	pop	{r3, r4, r5, pc}
 8010192:	bf00      	nop
 8010194:	20006000 	.word	0x20006000

08010198 <_getpid_r>:
 8010198:	f7f3 be1e 	b.w	8003dd8 <_getpid>

0801019c <atanf>:
 801019c:	b538      	push	{r3, r4, r5, lr}
 801019e:	ee10 5a10 	vmov	r5, s0
 80101a2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80101a6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80101aa:	eef0 7a40 	vmov.f32	s15, s0
 80101ae:	d310      	bcc.n	80101d2 <atanf+0x36>
 80101b0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80101b4:	d904      	bls.n	80101c0 <atanf+0x24>
 80101b6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80101ba:	eeb0 0a67 	vmov.f32	s0, s15
 80101be:	bd38      	pop	{r3, r4, r5, pc}
 80101c0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80102f8 <atanf+0x15c>
 80101c4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80102fc <atanf+0x160>
 80101c8:	2d00      	cmp	r5, #0
 80101ca:	bfc8      	it	gt
 80101cc:	eef0 7a47 	vmovgt.f32	s15, s14
 80101d0:	e7f3      	b.n	80101ba <atanf+0x1e>
 80101d2:	4b4b      	ldr	r3, [pc, #300]	@ (8010300 <atanf+0x164>)
 80101d4:	429c      	cmp	r4, r3
 80101d6:	d810      	bhi.n	80101fa <atanf+0x5e>
 80101d8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80101dc:	d20a      	bcs.n	80101f4 <atanf+0x58>
 80101de:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010304 <atanf+0x168>
 80101e2:	ee30 7a07 	vadd.f32	s14, s0, s14
 80101e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80101ea:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80101ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101f2:	dce2      	bgt.n	80101ba <atanf+0x1e>
 80101f4:	f04f 33ff 	mov.w	r3, #4294967295
 80101f8:	e013      	b.n	8010222 <atanf+0x86>
 80101fa:	f000 f8a3 	bl	8010344 <fabsf>
 80101fe:	4b42      	ldr	r3, [pc, #264]	@ (8010308 <atanf+0x16c>)
 8010200:	429c      	cmp	r4, r3
 8010202:	d84f      	bhi.n	80102a4 <atanf+0x108>
 8010204:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8010208:	429c      	cmp	r4, r3
 801020a:	d841      	bhi.n	8010290 <atanf+0xf4>
 801020c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8010210:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010214:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010218:	2300      	movs	r3, #0
 801021a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801021e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010222:	1c5a      	adds	r2, r3, #1
 8010224:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010228:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801030c <atanf+0x170>
 801022c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8010310 <atanf+0x174>
 8010230:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8010314 <atanf+0x178>
 8010234:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010238:	eee6 5a87 	vfma.f32	s11, s13, s14
 801023c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8010318 <atanf+0x17c>
 8010240:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010244:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801031c <atanf+0x180>
 8010248:	eee7 5a26 	vfma.f32	s11, s14, s13
 801024c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010320 <atanf+0x184>
 8010250:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010254:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010324 <atanf+0x188>
 8010258:	eee7 5a26 	vfma.f32	s11, s14, s13
 801025c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010328 <atanf+0x18c>
 8010260:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010264:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801032c <atanf+0x190>
 8010268:	eea5 7a26 	vfma.f32	s14, s10, s13
 801026c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010330 <atanf+0x194>
 8010270:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010274:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010334 <atanf+0x198>
 8010278:	eea5 7a26 	vfma.f32	s14, s10, s13
 801027c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010280:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010284:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010288:	d121      	bne.n	80102ce <atanf+0x132>
 801028a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801028e:	e794      	b.n	80101ba <atanf+0x1e>
 8010290:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010294:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010298:	ee30 0a27 	vadd.f32	s0, s0, s15
 801029c:	2301      	movs	r3, #1
 801029e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80102a2:	e7be      	b.n	8010222 <atanf+0x86>
 80102a4:	4b24      	ldr	r3, [pc, #144]	@ (8010338 <atanf+0x19c>)
 80102a6:	429c      	cmp	r4, r3
 80102a8:	d80b      	bhi.n	80102c2 <atanf+0x126>
 80102aa:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80102ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80102b2:	eea0 7a27 	vfma.f32	s14, s0, s15
 80102b6:	2302      	movs	r3, #2
 80102b8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80102bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80102c0:	e7af      	b.n	8010222 <atanf+0x86>
 80102c2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80102c6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80102ca:	2303      	movs	r3, #3
 80102cc:	e7a9      	b.n	8010222 <atanf+0x86>
 80102ce:	4a1b      	ldr	r2, [pc, #108]	@ (801033c <atanf+0x1a0>)
 80102d0:	491b      	ldr	r1, [pc, #108]	@ (8010340 <atanf+0x1a4>)
 80102d2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80102d6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80102da:	edd3 6a00 	vldr	s13, [r3]
 80102de:	ee37 7a66 	vsub.f32	s14, s14, s13
 80102e2:	2d00      	cmp	r5, #0
 80102e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80102e8:	edd2 7a00 	vldr	s15, [r2]
 80102ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80102f0:	bfb8      	it	lt
 80102f2:	eef1 7a67 	vneglt.f32	s15, s15
 80102f6:	e760      	b.n	80101ba <atanf+0x1e>
 80102f8:	bfc90fdb 	.word	0xbfc90fdb
 80102fc:	3fc90fdb 	.word	0x3fc90fdb
 8010300:	3edfffff 	.word	0x3edfffff
 8010304:	7149f2ca 	.word	0x7149f2ca
 8010308:	3f97ffff 	.word	0x3f97ffff
 801030c:	3c8569d7 	.word	0x3c8569d7
 8010310:	3d4bda59 	.word	0x3d4bda59
 8010314:	bd6ef16b 	.word	0xbd6ef16b
 8010318:	3d886b35 	.word	0x3d886b35
 801031c:	3dba2e6e 	.word	0x3dba2e6e
 8010320:	3e124925 	.word	0x3e124925
 8010324:	3eaaaaab 	.word	0x3eaaaaab
 8010328:	bd15a221 	.word	0xbd15a221
 801032c:	bd9d8795 	.word	0xbd9d8795
 8010330:	bde38e38 	.word	0xbde38e38
 8010334:	be4ccccd 	.word	0xbe4ccccd
 8010338:	401bffff 	.word	0x401bffff
 801033c:	08010a24 	.word	0x08010a24
 8010340:	08010a14 	.word	0x08010a14

08010344 <fabsf>:
 8010344:	ee10 3a10 	vmov	r3, s0
 8010348:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801034c:	ee00 3a10 	vmov	s0, r3
 8010350:	4770      	bx	lr
	...

08010354 <_init>:
 8010354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010356:	bf00      	nop
 8010358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801035a:	bc08      	pop	{r3}
 801035c:	469e      	mov	lr, r3
 801035e:	4770      	bx	lr

08010360 <_fini>:
 8010360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010362:	bf00      	nop
 8010364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010366:	bc08      	pop	{r3}
 8010368:	469e      	mov	lr, r3
 801036a:	4770      	bx	lr
