<!--
/*************************************************************************
*
* Copyright © Microsoft Corporation. All rights reserved.
* Copyright © Broadcom Inc. All rights reserved.
* Licensed under the MIT License.
*
*************************************************************************/


!-->
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html lang="en">
<head>
  <meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
  <meta name="generator" content="Adobe GoLive 5">
  <title>CR_PREFIX</title>
</head>

<body>

<p>Generated on Wed Aug 15 06:10:33 2018</p>
<H1><a ID="Regs_Registers">CR_PREFIX Regs Registers</a></H1>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="10%">Offset<br>(byte space)</th><th align="center" width="8%">Flags</th><th align="center" width="22%">Register Name </th><th align="center" width="60%">Description</th></tr>
  <tr><td align="center">0x0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_revision_config" >CR_PREFIX_revision_config</A></td><td>&nbsp;Revision read only register<br></td></tr>
  <tr><td align="center">0x4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_spare_config" >CR_PREFIX_spare_config</A></td><td>&nbsp;Spare configuration register<br></td></tr>
  <tr><td align="center">0x8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_regs_rec_us_ctrl" >CR_PREFIX_regs_rec_us_ctrl</A></td><td>&nbsp;Recognizer uSequencer Control<br></td></tr>
  <tr><td align="center">0xc</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_regs_rec_debug_control" >CR_PREFIX_regs_rec_debug_control</A></td><td>&nbsp;Recognizer uSequencer Debug Control<br></td></tr>
  <tr><td align="center">0x10</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_regs_breakpoint_addr" >CR_PREFIX_regs_breakpoint_addr</A></td><td>&nbsp;Recognizer uSequencer Breakpoint addr<br></td></tr>
  <tr><td align="center">0x14</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_regs_breakpoint_cont" >CR_PREFIX_regs_breakpoint_cont</A></td><td>&nbsp;Recognizer uSequencer Breakpoint cont<br></td></tr>
  <tr><td align="center">0x18</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_regs_breakpoint_step" >CR_PREFIX_regs_breakpoint_step</A></td><td>&nbsp;Recognizer uSequencer Breakpoint step<br></td></tr>
  <tr><td align="center">0x1c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_rec_debug_status" >CR_PREFIX_rec_debug_status</A></td><td>&nbsp;Recognizer uSequencer Debug Status<br></td></tr>
  <tr><td align="center">0x20</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_regs_error_control" >CR_PREFIX_regs_error_control</A></td><td>&nbsp;Prefix Error Control<br></td></tr>
  <tr><td align="center">0x28</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_REGS_TLV_Parse_Action_0" >CR_PREFIX_REGS_TLV_Parse_Action_0</A></td><td>&nbsp;TLV Parse Action 0<br></td></tr>
  <tr><td align="center">0x2c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_REGS_TLV_Parse_Action_1" >CR_PREFIX_REGS_TLV_Parse_Action_1</A></td><td>&nbsp;TLV Parse Action 1<br></td></tr>
  <tr><td align="center">0x30</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ia_capability" >CR_PREFIX_feature_ia_capability</A></td><td>&nbsp;FEATURE Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x34</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ia_status" >CR_PREFIX_feature_ia_status</A></td><td>&nbsp;FEATURE Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x38</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ia_wdata_part0" >CR_PREFIX_feature_ia_wdata_part0</A></td><td>&nbsp;FEATURE Indirect Access Write Data Register (FEATURE_Part0_t)<br></td></tr>
  <tr><td align="center">0x3c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ia_wdata_part1" >CR_PREFIX_feature_ia_wdata_part1</A></td><td>&nbsp;FEATURE Indirect Access Write Data Register (FEATURE_Part1_t)<br></td></tr>
  <tr><td align="center">0x40</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ia_config" >CR_PREFIX_feature_ia_config</A></td><td>&nbsp;FEATURE Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x44</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ia_rdata_part0" >CR_PREFIX_feature_ia_rdata_part0</A></td><td>&nbsp;FEATURE Indirect Access Read Data Register (FEATURE_Part0_t)<br></td></tr>
  <tr><td align="center">0x48</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ia_rdata_part1" >CR_PREFIX_feature_ia_rdata_part1</A></td><td>&nbsp;FEATURE Indirect Access Read Data Register (FEATURE_Part1_t)<br></td></tr>
  <tr><td align="center">0x4c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ctr_ia_capability" >CR_PREFIX_feature_ctr_ia_capability</A></td><td>&nbsp;FEATURE_CTR Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x50</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ctr_ia_status" >CR_PREFIX_feature_ctr_ia_status</A></td><td>&nbsp;FEATURE_CTR Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x54</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ctr_ia_wdata_part0" >CR_PREFIX_feature_ctr_ia_wdata_part0</A></td><td>&nbsp;FEATURE_CTR Indirect Access Write Data Register (FEATURE_CTR_t)<br></td></tr>
  <tr><td align="center">0x58</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ctr_ia_config" >CR_PREFIX_feature_ctr_ia_config</A></td><td>&nbsp;FEATURE_CTR Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x5c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_feature_ctr_ia_rdata_part0" >CR_PREFIX_feature_ctr_ia_rdata_part0</A></td><td>&nbsp;FEATURE_CTR Indirect Access Read Data Register (FEATURE_CTR_t)<br></td></tr>
  <tr><td align="center">0x60</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recim_ia_capability" >CR_PREFIX_recim_ia_capability</A></td><td>&nbsp;RECIM Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x64</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recim_ia_status" >CR_PREFIX_recim_ia_status</A></td><td>&nbsp;RECIM Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x68</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recim_ia_wdata_part0" >CR_PREFIX_recim_ia_wdata_part0</A></td><td>&nbsp;RECIM Indirect Access Write Data Register (REC_Inst_t)<br></td></tr>
  <tr><td align="center">0x6c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recim_ia_config" >CR_PREFIX_recim_ia_config</A></td><td>&nbsp;RECIM Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x70</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recim_ia_rdata_part0" >CR_PREFIX_recim_ia_rdata_part0</A></td><td>&nbsp;RECIM Indirect Access Read Data Register (REC_Inst_t)<br></td></tr>
  <tr><td align="center">0x74</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_capability" >CR_PREFIX_recsat_ia_capability</A></td><td>&nbsp;RECSAT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x78</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_status" >CR_PREFIX_recsat_ia_status</A></td><td>&nbsp;RECSAT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x7c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part0" >CR_PREFIX_recsat_ia_wdata_part0</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part0_t)<br></td></tr>
  <tr><td align="center">0x80</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part1" >CR_PREFIX_recsat_ia_wdata_part1</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part1_t)<br></td></tr>
  <tr><td align="center">0x84</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part2" >CR_PREFIX_recsat_ia_wdata_part2</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part2_t)<br></td></tr>
  <tr><td align="center">0x88</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part3" >CR_PREFIX_recsat_ia_wdata_part3</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part3_t)<br></td></tr>
  <tr><td align="center">0x8c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part4" >CR_PREFIX_recsat_ia_wdata_part4</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part4_t)<br></td></tr>
  <tr><td align="center">0x90</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part5" >CR_PREFIX_recsat_ia_wdata_part5</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part5_t)<br></td></tr>
  <tr><td align="center">0x94</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part6" >CR_PREFIX_recsat_ia_wdata_part6</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part6_t)<br></td></tr>
  <tr><td align="center">0x98</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part7" >CR_PREFIX_recsat_ia_wdata_part7</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part7_t)<br></td></tr>
  <tr><td align="center">0x9c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part8" >CR_PREFIX_recsat_ia_wdata_part8</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part8_t)<br></td></tr>
  <tr><td align="center">0xa0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part9" >CR_PREFIX_recsat_ia_wdata_part9</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part9_t)<br></td></tr>
  <tr><td align="center">0xa4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part10" >CR_PREFIX_recsat_ia_wdata_part10</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part10_t)<br></td></tr>
  <tr><td align="center">0xa8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part11" >CR_PREFIX_recsat_ia_wdata_part11</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part11_t)<br></td></tr>
  <tr><td align="center">0xac</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part12" >CR_PREFIX_recsat_ia_wdata_part12</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part12_t)<br></td></tr>
  <tr><td align="center">0xb0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part13" >CR_PREFIX_recsat_ia_wdata_part13</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part13_t)<br></td></tr>
  <tr><td align="center">0xb4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part14" >CR_PREFIX_recsat_ia_wdata_part14</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part14_t)<br></td></tr>
  <tr><td align="center">0xb8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part15" >CR_PREFIX_recsat_ia_wdata_part15</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part15_t)<br></td></tr>
  <tr><td align="center">0xbc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part16" >CR_PREFIX_recsat_ia_wdata_part16</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part16_t)<br></td></tr>
  <tr><td align="center">0xc0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part17" >CR_PREFIX_recsat_ia_wdata_part17</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part17_t)<br></td></tr>
  <tr><td align="center">0xc4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part18" >CR_PREFIX_recsat_ia_wdata_part18</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part18_t)<br></td></tr>
  <tr><td align="center">0xc8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part19" >CR_PREFIX_recsat_ia_wdata_part19</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part19_t)<br></td></tr>
  <tr><td align="center">0xcc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part20" >CR_PREFIX_recsat_ia_wdata_part20</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part20_t)<br></td></tr>
  <tr><td align="center">0xd0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part21" >CR_PREFIX_recsat_ia_wdata_part21</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part21_t)<br></td></tr>
  <tr><td align="center">0xd4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part22" >CR_PREFIX_recsat_ia_wdata_part22</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part22_t)<br></td></tr>
  <tr><td align="center">0xd8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part23" >CR_PREFIX_recsat_ia_wdata_part23</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part23_t)<br></td></tr>
  <tr><td align="center">0xdc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part24" >CR_PREFIX_recsat_ia_wdata_part24</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part24_t)<br></td></tr>
  <tr><td align="center">0xe0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part25" >CR_PREFIX_recsat_ia_wdata_part25</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part25_t)<br></td></tr>
  <tr><td align="center">0xe4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part26" >CR_PREFIX_recsat_ia_wdata_part26</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part26_t)<br></td></tr>
  <tr><td align="center">0xe8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part27" >CR_PREFIX_recsat_ia_wdata_part27</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part27_t)<br></td></tr>
  <tr><td align="center">0xec</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part28" >CR_PREFIX_recsat_ia_wdata_part28</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part28_t)<br></td></tr>
  <tr><td align="center">0xf0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part29" >CR_PREFIX_recsat_ia_wdata_part29</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part29_t)<br></td></tr>
  <tr><td align="center">0xf4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part30" >CR_PREFIX_recsat_ia_wdata_part30</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part30_t)<br></td></tr>
  <tr><td align="center">0xf8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_wdata_part31" >CR_PREFIX_recsat_ia_wdata_part31</A></td><td>&nbsp;RECSAT Indirect Access Write Data Register (REC_Sat_Part31_t)<br></td></tr>
  <tr><td align="center">0xfc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_config" >CR_PREFIX_recsat_ia_config</A></td><td>&nbsp;RECSAT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x100</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part0" >CR_PREFIX_recsat_ia_rdata_part0</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part0_t)<br></td></tr>
  <tr><td align="center">0x104</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part1" >CR_PREFIX_recsat_ia_rdata_part1</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part1_t)<br></td></tr>
  <tr><td align="center">0x108</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part2" >CR_PREFIX_recsat_ia_rdata_part2</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part2_t)<br></td></tr>
  <tr><td align="center">0x10c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part3" >CR_PREFIX_recsat_ia_rdata_part3</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part3_t)<br></td></tr>
  <tr><td align="center">0x110</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part4" >CR_PREFIX_recsat_ia_rdata_part4</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part4_t)<br></td></tr>
  <tr><td align="center">0x114</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part5" >CR_PREFIX_recsat_ia_rdata_part5</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part5_t)<br></td></tr>
  <tr><td align="center">0x118</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part6" >CR_PREFIX_recsat_ia_rdata_part6</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part6_t)<br></td></tr>
  <tr><td align="center">0x11c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part7" >CR_PREFIX_recsat_ia_rdata_part7</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part7_t)<br></td></tr>
  <tr><td align="center">0x120</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part8" >CR_PREFIX_recsat_ia_rdata_part8</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part8_t)<br></td></tr>
  <tr><td align="center">0x124</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part9" >CR_PREFIX_recsat_ia_rdata_part9</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part9_t)<br></td></tr>
  <tr><td align="center">0x128</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part10" >CR_PREFIX_recsat_ia_rdata_part10</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part10_t)<br></td></tr>
  <tr><td align="center">0x12c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part11" >CR_PREFIX_recsat_ia_rdata_part11</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part11_t)<br></td></tr>
  <tr><td align="center">0x130</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part12" >CR_PREFIX_recsat_ia_rdata_part12</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part12_t)<br></td></tr>
  <tr><td align="center">0x134</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part13" >CR_PREFIX_recsat_ia_rdata_part13</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part13_t)<br></td></tr>
  <tr><td align="center">0x138</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part14" >CR_PREFIX_recsat_ia_rdata_part14</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part14_t)<br></td></tr>
  <tr><td align="center">0x13c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part15" >CR_PREFIX_recsat_ia_rdata_part15</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part15_t)<br></td></tr>
  <tr><td align="center">0x140</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part16" >CR_PREFIX_recsat_ia_rdata_part16</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part16_t)<br></td></tr>
  <tr><td align="center">0x144</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part17" >CR_PREFIX_recsat_ia_rdata_part17</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part17_t)<br></td></tr>
  <tr><td align="center">0x148</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part18" >CR_PREFIX_recsat_ia_rdata_part18</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part18_t)<br></td></tr>
  <tr><td align="center">0x14c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part19" >CR_PREFIX_recsat_ia_rdata_part19</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part19_t)<br></td></tr>
  <tr><td align="center">0x150</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part20" >CR_PREFIX_recsat_ia_rdata_part20</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part20_t)<br></td></tr>
  <tr><td align="center">0x154</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part21" >CR_PREFIX_recsat_ia_rdata_part21</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part21_t)<br></td></tr>
  <tr><td align="center">0x158</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part22" >CR_PREFIX_recsat_ia_rdata_part22</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part22_t)<br></td></tr>
  <tr><td align="center">0x15c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part23" >CR_PREFIX_recsat_ia_rdata_part23</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part23_t)<br></td></tr>
  <tr><td align="center">0x160</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part24" >CR_PREFIX_recsat_ia_rdata_part24</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part24_t)<br></td></tr>
  <tr><td align="center">0x164</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part25" >CR_PREFIX_recsat_ia_rdata_part25</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part25_t)<br></td></tr>
  <tr><td align="center">0x168</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part26" >CR_PREFIX_recsat_ia_rdata_part26</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part26_t)<br></td></tr>
  <tr><td align="center">0x16c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part27" >CR_PREFIX_recsat_ia_rdata_part27</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part27_t)<br></td></tr>
  <tr><td align="center">0x170</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part28" >CR_PREFIX_recsat_ia_rdata_part28</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part28_t)<br></td></tr>
  <tr><td align="center">0x174</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part29" >CR_PREFIX_recsat_ia_rdata_part29</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part29_t)<br></td></tr>
  <tr><td align="center">0x178</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part30" >CR_PREFIX_recsat_ia_rdata_part30</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part30_t)<br></td></tr>
  <tr><td align="center">0x17c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recsat_ia_rdata_part31" >CR_PREFIX_recsat_ia_rdata_part31</A></td><td>&nbsp;RECSAT Indirect Access Read Data Register (REC_Sat_Part31_t)<br></td></tr>
  <tr><td align="center">0x180</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_capability" >CR_PREFIX_recct_ia_capability</A></td><td>&nbsp;RECCT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x184</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_status" >CR_PREFIX_recct_ia_status</A></td><td>&nbsp;RECCT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x188</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part0" >CR_PREFIX_recct_ia_wdata_part0</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part0_t)<br></td></tr>
  <tr><td align="center">0x18c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part1" >CR_PREFIX_recct_ia_wdata_part1</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part1_t)<br></td></tr>
  <tr><td align="center">0x190</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part2" >CR_PREFIX_recct_ia_wdata_part2</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part2_t)<br></td></tr>
  <tr><td align="center">0x194</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part3" >CR_PREFIX_recct_ia_wdata_part3</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part3_t)<br></td></tr>
  <tr><td align="center">0x198</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part4" >CR_PREFIX_recct_ia_wdata_part4</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part4_t)<br></td></tr>
  <tr><td align="center">0x19c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part5" >CR_PREFIX_recct_ia_wdata_part5</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part5_t)<br></td></tr>
  <tr><td align="center">0x1a0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part6" >CR_PREFIX_recct_ia_wdata_part6</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part6_t)<br></td></tr>
  <tr><td align="center">0x1a4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part7" >CR_PREFIX_recct_ia_wdata_part7</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part7_t)<br></td></tr>
  <tr><td align="center">0x1a8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part8" >CR_PREFIX_recct_ia_wdata_part8</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part8_t)<br></td></tr>
  <tr><td align="center">0x1ac</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part9" >CR_PREFIX_recct_ia_wdata_part9</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part9_t)<br></td></tr>
  <tr><td align="center">0x1b0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part10" >CR_PREFIX_recct_ia_wdata_part10</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part10_t)<br></td></tr>
  <tr><td align="center">0x1b4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part11" >CR_PREFIX_recct_ia_wdata_part11</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part11_t)<br></td></tr>
  <tr><td align="center">0x1b8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part12" >CR_PREFIX_recct_ia_wdata_part12</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part12_t)<br></td></tr>
  <tr><td align="center">0x1bc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part13" >CR_PREFIX_recct_ia_wdata_part13</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part13_t)<br></td></tr>
  <tr><td align="center">0x1c0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part14" >CR_PREFIX_recct_ia_wdata_part14</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part14_t)<br></td></tr>
  <tr><td align="center">0x1c4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part15" >CR_PREFIX_recct_ia_wdata_part15</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part15_t)<br></td></tr>
  <tr><td align="center">0x1c8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part16" >CR_PREFIX_recct_ia_wdata_part16</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part16_t)<br></td></tr>
  <tr><td align="center">0x1cc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part17" >CR_PREFIX_recct_ia_wdata_part17</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part17_t)<br></td></tr>
  <tr><td align="center">0x1d0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part18" >CR_PREFIX_recct_ia_wdata_part18</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part18_t)<br></td></tr>
  <tr><td align="center">0x1d4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part19" >CR_PREFIX_recct_ia_wdata_part19</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part19_t)<br></td></tr>
  <tr><td align="center">0x1d8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part20" >CR_PREFIX_recct_ia_wdata_part20</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part20_t)<br></td></tr>
  <tr><td align="center">0x1dc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part21" >CR_PREFIX_recct_ia_wdata_part21</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part21_t)<br></td></tr>
  <tr><td align="center">0x1e0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part22" >CR_PREFIX_recct_ia_wdata_part22</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part22_t)<br></td></tr>
  <tr><td align="center">0x1e4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part23" >CR_PREFIX_recct_ia_wdata_part23</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part23_t)<br></td></tr>
  <tr><td align="center">0x1e8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part24" >CR_PREFIX_recct_ia_wdata_part24</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part24_t)<br></td></tr>
  <tr><td align="center">0x1ec</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part25" >CR_PREFIX_recct_ia_wdata_part25</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part25_t)<br></td></tr>
  <tr><td align="center">0x1f0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part26" >CR_PREFIX_recct_ia_wdata_part26</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part26_t)<br></td></tr>
  <tr><td align="center">0x1f4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part27" >CR_PREFIX_recct_ia_wdata_part27</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part27_t)<br></td></tr>
  <tr><td align="center">0x1f8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part28" >CR_PREFIX_recct_ia_wdata_part28</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part28_t)<br></td></tr>
  <tr><td align="center">0x1fc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part29" >CR_PREFIX_recct_ia_wdata_part29</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part29_t)<br></td></tr>
  <tr><td align="center">0x200</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part30" >CR_PREFIX_recct_ia_wdata_part30</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part30_t)<br></td></tr>
  <tr><td align="center">0x204</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_wdata_part31" >CR_PREFIX_recct_ia_wdata_part31</A></td><td>&nbsp;RECCT Indirect Access Write Data Register (REC_Ct_Part31_t)<br></td></tr>
  <tr><td align="center">0x208</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_config" >CR_PREFIX_recct_ia_config</A></td><td>&nbsp;RECCT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x20c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part0" >CR_PREFIX_recct_ia_rdata_part0</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part0_t)<br></td></tr>
  <tr><td align="center">0x210</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part1" >CR_PREFIX_recct_ia_rdata_part1</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part1_t)<br></td></tr>
  <tr><td align="center">0x214</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part2" >CR_PREFIX_recct_ia_rdata_part2</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part2_t)<br></td></tr>
  <tr><td align="center">0x218</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part3" >CR_PREFIX_recct_ia_rdata_part3</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part3_t)<br></td></tr>
  <tr><td align="center">0x21c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part4" >CR_PREFIX_recct_ia_rdata_part4</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part4_t)<br></td></tr>
  <tr><td align="center">0x220</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part5" >CR_PREFIX_recct_ia_rdata_part5</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part5_t)<br></td></tr>
  <tr><td align="center">0x224</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part6" >CR_PREFIX_recct_ia_rdata_part6</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part6_t)<br></td></tr>
  <tr><td align="center">0x228</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part7" >CR_PREFIX_recct_ia_rdata_part7</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part7_t)<br></td></tr>
  <tr><td align="center">0x22c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part8" >CR_PREFIX_recct_ia_rdata_part8</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part8_t)<br></td></tr>
  <tr><td align="center">0x230</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part9" >CR_PREFIX_recct_ia_rdata_part9</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part9_t)<br></td></tr>
  <tr><td align="center">0x234</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part10" >CR_PREFIX_recct_ia_rdata_part10</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part10_t)<br></td></tr>
  <tr><td align="center">0x238</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part11" >CR_PREFIX_recct_ia_rdata_part11</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part11_t)<br></td></tr>
  <tr><td align="center">0x23c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part12" >CR_PREFIX_recct_ia_rdata_part12</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part12_t)<br></td></tr>
  <tr><td align="center">0x240</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part13" >CR_PREFIX_recct_ia_rdata_part13</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part13_t)<br></td></tr>
  <tr><td align="center">0x244</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part14" >CR_PREFIX_recct_ia_rdata_part14</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part14_t)<br></td></tr>
  <tr><td align="center">0x248</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part15" >CR_PREFIX_recct_ia_rdata_part15</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part15_t)<br></td></tr>
  <tr><td align="center">0x24c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part16" >CR_PREFIX_recct_ia_rdata_part16</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part16_t)<br></td></tr>
  <tr><td align="center">0x250</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part17" >CR_PREFIX_recct_ia_rdata_part17</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part17_t)<br></td></tr>
  <tr><td align="center">0x254</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part18" >CR_PREFIX_recct_ia_rdata_part18</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part18_t)<br></td></tr>
  <tr><td align="center">0x258</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part19" >CR_PREFIX_recct_ia_rdata_part19</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part19_t)<br></td></tr>
  <tr><td align="center">0x25c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part20" >CR_PREFIX_recct_ia_rdata_part20</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part20_t)<br></td></tr>
  <tr><td align="center">0x260</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part21" >CR_PREFIX_recct_ia_rdata_part21</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part21_t)<br></td></tr>
  <tr><td align="center">0x264</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part22" >CR_PREFIX_recct_ia_rdata_part22</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part22_t)<br></td></tr>
  <tr><td align="center">0x268</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part23" >CR_PREFIX_recct_ia_rdata_part23</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part23_t)<br></td></tr>
  <tr><td align="center">0x26c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part24" >CR_PREFIX_recct_ia_rdata_part24</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part24_t)<br></td></tr>
  <tr><td align="center">0x270</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part25" >CR_PREFIX_recct_ia_rdata_part25</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part25_t)<br></td></tr>
  <tr><td align="center">0x274</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part26" >CR_PREFIX_recct_ia_rdata_part26</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part26_t)<br></td></tr>
  <tr><td align="center">0x278</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part27" >CR_PREFIX_recct_ia_rdata_part27</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part27_t)<br></td></tr>
  <tr><td align="center">0x27c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part28" >CR_PREFIX_recct_ia_rdata_part28</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part28_t)<br></td></tr>
  <tr><td align="center">0x280</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part29" >CR_PREFIX_recct_ia_rdata_part29</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part29_t)<br></td></tr>
  <tr><td align="center">0x284</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part30" >CR_PREFIX_recct_ia_rdata_part30</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part30_t)<br></td></tr>
  <tr><td align="center">0x288</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_recct_ia_rdata_part31" >CR_PREFIX_recct_ia_rdata_part31</A></td><td>&nbsp;RECCT Indirect Access Read Data Register (REC_Ct_Part31_t)<br></td></tr>
  <tr><td align="center">0x28c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_psr_ia_capability" >CR_PREFIX_psr_ia_capability</A></td><td>&nbsp;PSR Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x290</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_psr_ia_status" >CR_PREFIX_psr_ia_status</A></td><td>&nbsp;PSR Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x294</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_psr_ia_wdata_part0" >CR_PREFIX_psr_ia_wdata_part0</A></td><td>&nbsp;PSR Indirect Access Write Data Register (PSR_t)<br></td></tr>
  <tr><td align="center">0x298</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_psr_ia_config" >CR_PREFIX_psr_ia_config</A></td><td>&nbsp;PSR Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x29c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_psr_ia_rdata_part0" >CR_PREFIX_psr_ia_rdata_part0</A></td><td>&nbsp;PSR Indirect Access Read Data Register (PSR_t)<br></td></tr>
  <tr><td align="center">0x2a4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_MONITOR" >CR_PREFIX_BIMC_MONITOR</A></td><td>&nbsp;Interrupt Event Register<br></td></tr>
  <tr><td align="center">0x2a8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_MONITOR_MASK" >CR_PREFIX_BIMC_MONITOR_MASK</A></td><td>&nbsp;BIMC Interrupt Mask Register<br></td></tr>
  <tr><td align="center">0x2ac</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_ECC_UNCORRECTABLE_ERROR_CNT" >CR_PREFIX_BIMC_ECC_UNCORRECTABLE_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting an uncorrectable ECC error.<br></td></tr>
  <tr><td align="center">0x2b0</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_ECC_CORRECTABLE_ERROR_CNT" >CR_PREFIX_BIMC_ECC_CORRECTABLE_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting a correctable ECC error.<br></td></tr>
  <tr><td align="center">0x2b4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_PARITY_ERROR_CNT" >CR_PREFIX_BIMC_PARITY_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting a parity error.<br></td></tr>
  <tr><td align="center">0x2b8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_GLOBAL_CONFIG" >CR_PREFIX_BIMC_GLOBAL_CONFIG</A></td><td>&nbsp;Main configuration register for BIMC Master. Reset, ECC polling, Timer, and mem init<br></td></tr>
  <tr><td align="center">0x2bc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_MEMID" >CR_PREFIX_BIMC_MEMID</A></td><td>&nbsp;Reports the last/max memid on the BIMC memory chain. Value is typically equivalent to the number of memories.<br></td></tr>
  <tr><td align="center">0x2c0</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_ECCPAR_DEBUG" >CR_PREFIX_BIMC_ECCPAR_DEBUG</A></td><td>&nbsp;Control data integrity errors<br></td></tr>
  <tr><td align="center">0x2c4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_CMD2" >CR_PREFIX_BIMC_CMD2</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2c8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_CMD1" >CR_PREFIX_BIMC_CMD1</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2cc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_CMD0" >CR_PREFIX_BIMC_CMD0</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2d0</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_RXCMD2" >CR_PREFIX_BIMC_RXCMD2</A></td><td>&nbsp;Command received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2d4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_RXCMD1" >CR_PREFIX_BIMC_RXCMD1</A></td><td>&nbsp;Command received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2d8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_RXCMD0" >CR_PREFIX_BIMC_RXCMD0</A></td><td>&nbsp;Command received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2dc</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_RXRSP2" >CR_PREFIX_BIMC_RXRSP2</A></td><td>&nbsp;Response [71:64] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2e0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_RXRSP1" >CR_PREFIX_BIMC_RXRSP1</A></td><td>&nbsp;Response [63:32] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2e4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_RXRSP0" >CR_PREFIX_BIMC_RXRSP0</A></td><td>&nbsp;Response [31:0] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2e8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_POLLRSP2" >CR_PREFIX_BIMC_POLLRSP2</A></td><td>&nbsp;ECC/parity error polling response [71:64] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2ec</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_POLLRSP1" >CR_PREFIX_BIMC_POLLRSP1</A></td><td>&nbsp;ECC/parity error polling response [63:32] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2f0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_POLLRSP0" >CR_PREFIX_BIMC_POLLRSP0</A></td><td>&nbsp;ECC/parity polling response [31:0] received from the BIMC memory chain.<br></td></tr>
  <tr><td align="center">0x2f4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_DBGCMD2" >CR_PREFIX_BIMC_DBGCMD2</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll<br></td></tr>
  <tr><td align="center">0x2f8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_DBGCMD1" >CR_PREFIX_BIMC_DBGCMD1</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll<br></td></tr>
  <tr><td align="center">0x2fc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_PREFIX_BIMC_DBGCMD0" >CR_PREFIX_BIMC_DBGCMD0</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll<br></td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p>
  <b><a ID="CR_PREFIX_revision_config">CR_PREFIX_revision_config - Revision read only register</a></b><br>
  Offset (byte space) = 32'h0<br>
  Verilog Macro Address = `CR_PREFIX_REVISION_CONFIG<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;revid</td><td align="left">Revision control register.<br>Connect to TIE cells in order to change<br>via 1 layer metal spin.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_spare_config">CR_PREFIX_spare_config - Spare configuration register</a></b><br>
  Offset (byte space) = 32'h4<br>
  Verilog Macro Address = `CR_PREFIX_SPARE_CONFIG<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;spare</td><td align="left">Spare control register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_regs_rec_us_ctrl">CR_PREFIX_regs_rec_us_ctrl - Recognizer uSequencer Control</a></b><br>
  Offset (byte space) = 32'h8<br>
  Verilog Macro Address = `CR_PREFIX_REGS_REC_US_CTRL<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
Prefix Recognizer uSeq Control<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;resvd</td><td align="left">reserved<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_us_sw_en</td><td align="left">Recognizer uSequencer Enable<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_regs_rec_debug_control">CR_PREFIX_regs_rec_debug_control - Recognizer uSequencer Debug Control</a></b><br>
  Offset (byte space) = 32'hc<br>
  Verilog Macro Address = `CR_PREFIX_REGS_REC_DEBUG_CONTROL<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
Prefix Recognizer uSeq Debug Control<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;resvd</td><td align="left">reserved<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_us_breakpoint_en</td><td align="left">Recognizer uSequencer Debug Enable<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_regs_breakpoint_addr">CR_PREFIX_regs_breakpoint_addr - Recognizer uSequencer Breakpoint addr</a></b><br>
  Offset (byte space) = 32'h10<br>
  Verilog Macro Address = `CR_PREFIX_REGS_BREAKPOINT_ADDR<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
Prefix Recognizer Breakpoint Addr<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;resvd</td><td align="left">reserved<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_us_break_addr</td><td align="left">Recognizer uSequencer Breakpoint address<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_regs_breakpoint_cont">CR_PREFIX_regs_breakpoint_cont - Recognizer uSequencer Breakpoint cont</a></b><br>
  Offset (byte space) = 32'h14<br>
  Verilog Macro Address = `CR_PREFIX_REGS_BREAKPOINT_CONT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
Prefix Recognizer uSeq Breakpoint Continue<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;resvd</td><td align="left">reserved<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_us_break_addr</td><td align="left">Recognizer uSequencer Breakpoint Continue<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_regs_breakpoint_step">CR_PREFIX_regs_breakpoint_step - Recognizer uSequencer Breakpoint step</a></b><br>
  Offset (byte space) = 32'h18<br>
  Verilog Macro Address = `CR_PREFIX_REGS_BREAKPOINT_STEP<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
Prefix Recognizer uSeq Breakpoint Step<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;resvd</td><td align="left">reserved<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_us_break_addr</td><td align="left">Recognizer uSequencer Breakpoint Step<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_rec_debug_status">CR_PREFIX_rec_debug_status - Recognizer uSequencer Debug Status</a></b><br>
  Offset (byte space) = 32'h1c<br>
  Verilog Macro Address = `CR_PREFIX_REC_DEBUG_STATUS<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Prefix Recognizer debug status<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;resvd</td><td align="left">reserved<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_us_break_armed</td><td align="left">Recognizer uSequencer Hold<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_us_break_triggered</td><td align="left">Recognizer uSequencer Hold<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_us_pc</td><td align="left">Recognizer uSequencer Program Counter<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_regs_error_control">CR_PREFIX_regs_error_control - Prefix Error Control</a></b><br>
  Offset (byte space) = 32'h20<br>
  Verilog Macro Address = `CR_PREFIX_REGS_ERROR_CONTROL<br>
  Reset Value = 32'h0000_0001<br>
  Access = RW (32-bit only)<br>
</p>
Prefix Error Control<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;resvd</td><td align="left">reserved<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable_ftr_error</td><td align="left">Enable inserting errors into FTR TLV<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_REGS_TLV_Parse_Action_0">CR_PREFIX_REGS_TLV_Parse_Action_0 - TLV Parse Action 0</a></b><br>
  Offset (byte space) = 32'h28<br>
  Verilog Macro Address = `CR_PREFIX_REGS_TLV_PARSE_ACTION_0<br>
  Reset Value = 32'h6a95_6161<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_APP</td><td align="left">FRMD_INT_APP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_VM</td><td align="left">FRMD_USER_VM Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:26</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_PI64</td><td align="left">FRMD_USER_PI64 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">25:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_PI16</td><td align="left">FRMD_USER_PI16 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:22</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_USER_NULL</td><td align="left">FRMD_USER_NULL Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;GUID</td><td align="left">GUID Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;CQE</td><td align="left">CQE Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;STAT</td><td align="left">STAT Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:14</td><td valign="top"></td><td align="left" valign="top">&nbsp;LZ77</td><td align="left">LZ77 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;FTR</td><td align="left">FTR Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA_UNK</td><td align="left">DATA_UNK Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>REP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;PFD</td><td align="left">PFD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;PHD</td><td align="left">PHD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">KEY Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>MODIFY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;CMD</td><td align="left">CMD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>REP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;RQE</td><td align="left">RQE Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_REGS_TLV_Parse_Action_1">CR_PREFIX_REGS_TLV_Parse_Action_1 - TLV Parse Action 1</a></b><br>
  Offset (byte space) = 32'h2c<br>
  Verilog Macro Address = `CR_PREFIX_REGS_TLV_PARSE_ACTION_1<br>
  Reset Value = 32'h5555_5515<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_4</td><td align="left">unused_4 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_3</td><td align="left">unused_3 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:26</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_2</td><td align="left">unused_2 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">25:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_1</td><td align="left">unused_1 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:22</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused_0</td><td align="left">unused_0 Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;SCH</td><td align="left">SCH Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;AUX_CMD_GUID_IV</td><td align="left">AUX_CMD_GUID_IV Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;AUX_CMD_GUID</td><td align="left">AUX_CMD_GUID Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:14</td><td valign="top"></td><td align="left" valign="top">&nbsp;AUX_CMD_IV</td><td align="left">AUX_CMD_IV Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_VM_SHORT</td><td align="left">FRMD_INT_VM_SHORT Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;AUX_CMD</td><td align="left">AUX_CMD Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;CR_IV</td><td align="left">CR_IV Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA</td><td align="left">DATA Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>REP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_VM</td><td align="left">FRMD_INT_VM Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_LIP</td><td align="left">FRMD_INT_LIP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;FRMD_INT_SIP</td><td align="left">FRMD_INT_SIP Action.<br>0 = <i>REP</i><br>replicate tlv, write tlv to both fifo's<br>1 = <i>PASS</i><br>passthrough tlv, write tlv to passthrough fifo only<br>2 = <i>MODIFY</i><br>modify tlv, write tlv to user_rx fifo only<br>3 = <i>DELETE</i><br>delete tlv, write tlv to user_rx fifo only, order number not incremented, user should not write this tlv back to the user_tx interface<br>Reset value is <i>PASS</i>.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ia_capability">CR_PREFIX_feature_ia_capability - FEATURE Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h30<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The FEATURE indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to FEATURE Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ia_status">CR_PREFIX_feature_ia_status - FEATURE Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h34<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_IA_STATUS<br>
  Reset Value = 32'b00000001_xxxxxxxx_xxxxxxxx_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The FEATURE indirect access status register is used to provide<br>information about FEATURE indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 255<br>indicating a memory with 256 entries.<br>Reset value is <i>255</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ia_wdata_part0">CR_PREFIX_feature_ia_wdata_part0 - FEATURE Indirect Access Write Data Register (FEATURE_Part0_t)</a></b><br>
  Offset (byte space) = 32'h38<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_IA_WDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;match_val_d</td><td align="left">cmp_d match value for 1K data block<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;match_val_c</td><td align="left">cmp_c match value for 1K data block<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;match_val_b</td><td align="left">cmp_b match value for 1K data block<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;match_val_a</td><td align="left">cmp_a match value for 1K data block<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ia_wdata_part1">CR_PREFIX_feature_ia_wdata_part1 - FEATURE Indirect Access Write Data Register (FEATURE_Part1_t)</a></b><br>
  Offset (byte space) = 32'h3c<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused</td><td align="left">Unused<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;use_prior_d</td><td align="left">Use prior in for compare d<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_delay_d</td><td align="left">Do not delay match output in compare d<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;cmp_type_d</td><td align="left">compare type for compare d<br>0 = <i>EQ</i><br>Equal to<br>1 = <i>GTEQ</i><br>Greater than or Equal to<br>2 = <i>LT</i><br>LT than<br>3 = <i>EQOP</i><br>Equal Or Pior<br>Reset value is <i>EQ</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11</td><td valign="top"></td><td align="left" valign="top">&nbsp;use_prior_c</td><td align="left">Use prior in for compare c<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">10</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_delay_c</td><td align="left">Do not delay match output in for compare c<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;cmp_type_c</td><td align="left">compare type for ompare b<br>0 = <i>EQ</i><br>Equal to<br>1 = <i>GTEQ</i><br>Greater than or Equal to<br>2 = <i>LT</i><br>LT than<br>3 = <i>EQOP</i><br>Equal Or Pior<br>Reset value is <i>EQ</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;use_prior_b</td><td align="left">Use prior in for ompare b<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_delay_b</td><td align="left">Do not delay match output in for compare b<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;cmp_type_b</td><td align="left">compare type for compare a<br>0 = <i>EQ</i><br>Equal to<br>1 = <i>GTEQ</i><br>Greater than or Equal to<br>2 = <i>LT</i><br>LT than<br>3 = <i>EQOP</i><br>Equal Or Pior<br>Reset value is <i>EQ</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;use_prior_a</td><td align="left">Use prior in for compare a<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_delay_a</td><td align="left">Do not delay match output in for compare a<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;cmp_type_a</td><td align="left">compare type for compare a<br>0 = <i>EQ</i><br>Equal to<br>1 = <i>GTEQ</i><br>Greater than or Equal to<br>2 = <i>LT</i><br>LT than<br>3 = <i>EQOP</i><br>Equal Or Pior<br>Reset value is <i>EQ</i>.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ia_config">CR_PREFIX_feature_ia_config - FEATURE Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h40<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The FEATURE indirect access config register is used to initiate<br>read/write accesses to the FEATURE table. The data to be written<br>is provided via the FEATURE_IA_WData register(s). Read<br>data is returned via the FEATURE_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>FEATURE table has 256 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ia_rdata_part0">CR_PREFIX_feature_ia_rdata_part0 - FEATURE Indirect Access Read Data Register (FEATURE_Part0_t)</a></b><br>
  Offset (byte space) = 32'h44<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_IA_RDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;match_val_d</td><td align="left">cmp_d match value for 1K data block<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;match_val_c</td><td align="left">cmp_c match value for 1K data block<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;match_val_b</td><td align="left">cmp_b match value for 1K data block<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;match_val_a</td><td align="left">cmp_a match value for 1K data block<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ia_rdata_part1">CR_PREFIX_feature_ia_rdata_part1 - FEATURE Indirect Access Read Data Register (FEATURE_Part1_t)</a></b><br>
  Offset (byte space) = 32'h48<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused</td><td align="left">Unused<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;use_prior_d</td><td align="left">Use prior in for compare d<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_delay_d</td><td align="left">Do not delay match output in compare d<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;cmp_type_d</td><td align="left">compare type for compare d<br>0 = <i>EQ</i><br>Equal to<br>1 = <i>GTEQ</i><br>Greater than or Equal to<br>2 = <i>LT</i><br>LT than<br>3 = <i>EQOP</i><br>Equal Or Pior<br>Reset value is <i>EQ</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11</td><td valign="top"></td><td align="left" valign="top">&nbsp;use_prior_c</td><td align="left">Use prior in for compare c<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">10</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_delay_c</td><td align="left">Do not delay match output in for compare c<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;cmp_type_c</td><td align="left">compare type for ompare b<br>0 = <i>EQ</i><br>Equal to<br>1 = <i>GTEQ</i><br>Greater than or Equal to<br>2 = <i>LT</i><br>LT than<br>3 = <i>EQOP</i><br>Equal Or Pior<br>Reset value is <i>EQ</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;use_prior_b</td><td align="left">Use prior in for ompare b<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_delay_b</td><td align="left">Do not delay match output in for compare b<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:04</td><td valign="top"></td><td align="left" valign="top">&nbsp;cmp_type_b</td><td align="left">compare type for compare a<br>0 = <i>EQ</i><br>Equal to<br>1 = <i>GTEQ</i><br>Greater than or Equal to<br>2 = <i>LT</i><br>LT than<br>3 = <i>EQOP</i><br>Equal Or Pior<br>Reset value is <i>EQ</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;use_prior_a</td><td align="left">Use prior in for compare a<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_delay_a</td><td align="left">Do not delay match output in for compare a<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;cmp_type_a</td><td align="left">compare type for compare a<br>0 = <i>EQ</i><br>Equal to<br>1 = <i>GTEQ</i><br>Greater than or Equal to<br>2 = <i>LT</i><br>LT than<br>3 = <i>EQOP</i><br>Equal Or Pior<br>Reset value is <i>EQ</i>.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ctr_ia_capability">CR_PREFIX_feature_ctr_ia_capability - FEATURE_CTR Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h4c<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_CTR_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The FEATURE_CTR indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to FEATURE_CTR Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ctr_ia_status">CR_PREFIX_feature_ctr_ia_status - FEATURE_CTR Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h50<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_CTR_IA_STATUS<br>
  Reset Value = 32'b00000000_xxxxxxxx_xxxxxxxx_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The FEATURE_CTR indirect access status register is used to provide<br>information about FEATURE_CTR indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 255<br>indicating a memory with 256 entries.<br>Reset value is <i>255</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ctr_ia_wdata_part0">CR_PREFIX_feature_ctr_ia_wdata_part0 - FEATURE_CTR Indirect Access Write Data Register (FEATURE_CTR_t)</a></b><br>
  Offset (byte space) = 32'h54<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_CTR_IA_WDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rsvd</td><td align="left">unused<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;feature_counter</td><td align="left">feature counter results<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ctr_ia_config">CR_PREFIX_feature_ctr_ia_config - FEATURE_CTR Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h58<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_CTR_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The FEATURE_CTR indirect access config register is used to initiate<br>read/write accesses to the FEATURE_CTR table. The data to be written<br>is provided via the FEATURE_CTR_IA_WData register(s). Read<br>data is returned via the FEATURE_CTR_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>FEATURE_CTR table has 256 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_feature_ctr_ia_rdata_part0">CR_PREFIX_feature_ctr_ia_rdata_part0 - FEATURE_CTR Indirect Access Read Data Register (FEATURE_CTR_t)</a></b><br>
  Offset (byte space) = 32'h5c<br>
  Verilog Macro Address = `CR_PREFIX_FEATURE_CTR_IA_RDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rsvd</td><td align="left">unused<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;feature_counter</td><td align="left">feature counter results<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recim_ia_capability">CR_PREFIX_recim_ia_capability - RECIM Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h60<br>
  Verilog Macro Address = `CR_PREFIX_RECIM_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The RECIM indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to RECIM Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recim_ia_status">CR_PREFIX_recim_ia_status - RECIM Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h64<br>
  Verilog Macro Address = `CR_PREFIX_RECIM_IA_STATUS<br>
  Reset Value = 32'b00100000_xxxxxxxx_xxxxxxxx_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The RECIM indirect access status register is used to provide<br>information about RECIM indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>BUSY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 255<br>indicating a memory with 256 entries.<br>Reset value is <i>255</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recim_ia_wdata_part0">CR_PREFIX_recim_ia_wdata_part0 - RECIM Indirect Access Write Data Register (REC_Inst_t)</a></b><br>
  Offset (byte space) = 32'h68<br>
  Verilog Macro Address = `CR_PREFIX_RECIM_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_00000000_00000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The Instruction memory holds the instructions for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:22</td><td valign="top"></td><td align="left" valign="top">&nbsp;rsvd</td><td align="left">REC instruction unused.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">REC instruction opcode.<br>0 = <i>NOOPO</i><br>No Operation<br>1 = <i>HALT</i><br>No Operation<br>2 = <i>UNLOCK</i><br>No Operation<br>3 = <i>RELUS</i><br>No Operation<br>4 = <i>SIGMOIDS</i><br>No Operation<br>5 = <i>SETNCNT</i><br>No Operation<br>6 = <i>RELUP</i><br>No Operation<br>7 = <i>SIGMOIDP</i><br>No Operation<br>8 = <i>LOAD</i><br>No Operation<br>9 = <i>MAC</i><br>No Operation<br>10 = <i>HOLD</i><br>No Operation<br>Reset value is <i>NOOPO</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;src1</td><td align="left">REC instruction src1<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;src2</td><td align="left">REC instruction src2<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;src3</td><td align="left">REC instruction src3<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;src4</td><td align="left">REC instruction src4<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recim_ia_config">CR_PREFIX_recim_ia_config - RECIM Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h6c<br>
  Verilog Macro Address = `CR_PREFIX_RECIM_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The RECIM indirect access config register is used to initiate<br>read/write accesses to the RECIM table. The data to be written<br>is provided via the RECIM_IA_WData register(s). Read<br>data is returned via the RECIM_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>RECIM table has 256 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recim_ia_rdata_part0">CR_PREFIX_recim_ia_rdata_part0 - RECIM Indirect Access Read Data Register (REC_Inst_t)</a></b><br>
  Offset (byte space) = 32'h70<br>
  Verilog Macro Address = `CR_PREFIX_RECIM_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_00000000_00000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
The Instruction memory holds the instructions for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:22</td><td valign="top"></td><td align="left" valign="top">&nbsp;rsvd</td><td align="left">REC instruction unused.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">REC instruction opcode.<br>0 = <i>NOOPO</i><br>No Operation<br>1 = <i>HALT</i><br>No Operation<br>2 = <i>UNLOCK</i><br>No Operation<br>3 = <i>RELUS</i><br>No Operation<br>4 = <i>SIGMOIDS</i><br>No Operation<br>5 = <i>SETNCNT</i><br>No Operation<br>6 = <i>RELUP</i><br>No Operation<br>7 = <i>SIGMOIDP</i><br>No Operation<br>8 = <i>LOAD</i><br>No Operation<br>9 = <i>MAC</i><br>No Operation<br>10 = <i>HOLD</i><br>No Operation<br>Reset value is <i>NOOPO</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;src1</td><td align="left">REC instruction src1<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;src2</td><td align="left">REC instruction src2<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;src3</td><td align="left">REC instruction src3<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;src4</td><td align="left">REC instruction src4<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_capability">CR_PREFIX_recsat_ia_capability - RECSAT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h74<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The RECSAT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to RECSAT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_status">CR_PREFIX_recsat_ia_status - RECSAT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h78<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_STATUS<br>
  Reset Value = 32'b00100000_xxxxxxxx_xxxxxxxx_x1111111<br>
  Access = RO (32-bit only)<br>
</p>
The RECSAT indirect access status register is used to provide<br>information about RECSAT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>BUSY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 127<br>indicating a memory with 128 entries.<br>Reset value is <i>127</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part0">CR_PREFIX_recsat_ia_wdata_part0 - RECSAT Indirect Access Write Data Register (REC_Sat_Part0_t)</a></b><br>
  Offset (byte space) = 32'h7c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part1">CR_PREFIX_recsat_ia_wdata_part1 - RECSAT Indirect Access Write Data Register (REC_Sat_Part1_t)</a></b><br>
  Offset (byte space) = 32'h80<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part1</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part2">CR_PREFIX_recsat_ia_wdata_part2 - RECSAT Indirect Access Write Data Register (REC_Sat_Part2_t)</a></b><br>
  Offset (byte space) = 32'h84<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part2</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part3">CR_PREFIX_recsat_ia_wdata_part3 - RECSAT Indirect Access Write Data Register (REC_Sat_Part3_t)</a></b><br>
  Offset (byte space) = 32'h88<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part3</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part4">CR_PREFIX_recsat_ia_wdata_part4 - RECSAT Indirect Access Write Data Register (REC_Sat_Part4_t)</a></b><br>
  Offset (byte space) = 32'h8c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part5">CR_PREFIX_recsat_ia_wdata_part5 - RECSAT Indirect Access Write Data Register (REC_Sat_Part5_t)</a></b><br>
  Offset (byte space) = 32'h90<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part5</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part6">CR_PREFIX_recsat_ia_wdata_part6 - RECSAT Indirect Access Write Data Register (REC_Sat_Part6_t)</a></b><br>
  Offset (byte space) = 32'h94<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part6</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part7">CR_PREFIX_recsat_ia_wdata_part7 - RECSAT Indirect Access Write Data Register (REC_Sat_Part7_t)</a></b><br>
  Offset (byte space) = 32'h98<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part7</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part8">CR_PREFIX_recsat_ia_wdata_part8 - RECSAT Indirect Access Write Data Register (REC_Sat_Part8_t)</a></b><br>
  Offset (byte space) = 32'h9c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART8<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part8</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part9">CR_PREFIX_recsat_ia_wdata_part9 - RECSAT Indirect Access Write Data Register (REC_Sat_Part9_t)</a></b><br>
  Offset (byte space) = 32'ha0<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART9<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part9</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part10">CR_PREFIX_recsat_ia_wdata_part10 - RECSAT Indirect Access Write Data Register (REC_Sat_Part10_t)</a></b><br>
  Offset (byte space) = 32'ha4<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART10<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part10</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part11">CR_PREFIX_recsat_ia_wdata_part11 - RECSAT Indirect Access Write Data Register (REC_Sat_Part11_t)</a></b><br>
  Offset (byte space) = 32'ha8<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART11<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part11</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part12">CR_PREFIX_recsat_ia_wdata_part12 - RECSAT Indirect Access Write Data Register (REC_Sat_Part12_t)</a></b><br>
  Offset (byte space) = 32'hac<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART12<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part12</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part13">CR_PREFIX_recsat_ia_wdata_part13 - RECSAT Indirect Access Write Data Register (REC_Sat_Part13_t)</a></b><br>
  Offset (byte space) = 32'hb0<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART13<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part13</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part14">CR_PREFIX_recsat_ia_wdata_part14 - RECSAT Indirect Access Write Data Register (REC_Sat_Part14_t)</a></b><br>
  Offset (byte space) = 32'hb4<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART14<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part14</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part15">CR_PREFIX_recsat_ia_wdata_part15 - RECSAT Indirect Access Write Data Register (REC_Sat_Part15_t)</a></b><br>
  Offset (byte space) = 32'hb8<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART15<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part15</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part16">CR_PREFIX_recsat_ia_wdata_part16 - RECSAT Indirect Access Write Data Register (REC_Sat_Part16_t)</a></b><br>
  Offset (byte space) = 32'hbc<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART16<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part16</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part17">CR_PREFIX_recsat_ia_wdata_part17 - RECSAT Indirect Access Write Data Register (REC_Sat_Part17_t)</a></b><br>
  Offset (byte space) = 32'hc0<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART17<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part17</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part18">CR_PREFIX_recsat_ia_wdata_part18 - RECSAT Indirect Access Write Data Register (REC_Sat_Part18_t)</a></b><br>
  Offset (byte space) = 32'hc4<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART18<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part18</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part19">CR_PREFIX_recsat_ia_wdata_part19 - RECSAT Indirect Access Write Data Register (REC_Sat_Part19_t)</a></b><br>
  Offset (byte space) = 32'hc8<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART19<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part19</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part20">CR_PREFIX_recsat_ia_wdata_part20 - RECSAT Indirect Access Write Data Register (REC_Sat_Part20_t)</a></b><br>
  Offset (byte space) = 32'hcc<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART20<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part20</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part21">CR_PREFIX_recsat_ia_wdata_part21 - RECSAT Indirect Access Write Data Register (REC_Sat_Part21_t)</a></b><br>
  Offset (byte space) = 32'hd0<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART21<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part21</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part22">CR_PREFIX_recsat_ia_wdata_part22 - RECSAT Indirect Access Write Data Register (REC_Sat_Part22_t)</a></b><br>
  Offset (byte space) = 32'hd4<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART22<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part22</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part23">CR_PREFIX_recsat_ia_wdata_part23 - RECSAT Indirect Access Write Data Register (REC_Sat_Part23_t)</a></b><br>
  Offset (byte space) = 32'hd8<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART23<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part23</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part24">CR_PREFIX_recsat_ia_wdata_part24 - RECSAT Indirect Access Write Data Register (REC_Sat_Part24_t)</a></b><br>
  Offset (byte space) = 32'hdc<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART24<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part24</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part25">CR_PREFIX_recsat_ia_wdata_part25 - RECSAT Indirect Access Write Data Register (REC_Sat_Part25_t)</a></b><br>
  Offset (byte space) = 32'he0<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART25<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part25</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part26">CR_PREFIX_recsat_ia_wdata_part26 - RECSAT Indirect Access Write Data Register (REC_Sat_Part26_t)</a></b><br>
  Offset (byte space) = 32'he4<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART26<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part26</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part27">CR_PREFIX_recsat_ia_wdata_part27 - RECSAT Indirect Access Write Data Register (REC_Sat_Part27_t)</a></b><br>
  Offset (byte space) = 32'he8<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART27<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part27</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part28">CR_PREFIX_recsat_ia_wdata_part28 - RECSAT Indirect Access Write Data Register (REC_Sat_Part28_t)</a></b><br>
  Offset (byte space) = 32'hec<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART28<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part28</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part29">CR_PREFIX_recsat_ia_wdata_part29 - RECSAT Indirect Access Write Data Register (REC_Sat_Part29_t)</a></b><br>
  Offset (byte space) = 32'hf0<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART29<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part29</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part30">CR_PREFIX_recsat_ia_wdata_part30 - RECSAT Indirect Access Write Data Register (REC_Sat_Part30_t)</a></b><br>
  Offset (byte space) = 32'hf4<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART30<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part30</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_wdata_part31">CR_PREFIX_recsat_ia_wdata_part31 - RECSAT Indirect Access Write Data Register (REC_Sat_Part31_t)</a></b><br>
  Offset (byte space) = 32'hf8<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_WDATA_PART31<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part31</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_config">CR_PREFIX_recsat_ia_config - RECSAT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'hfc<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = CFG (32-bit only)<br>
</p>
The RECSAT indirect access config register is used to initiate<br>read/write accesses to the RECSAT table. The data to be written<br>is provided via the RECSAT_IA_WData register(s). Read<br>data is returned via the RECSAT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>RECSAT table has 128 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part0">CR_PREFIX_recsat_ia_rdata_part0 - RECSAT Indirect Access Read Data Register (REC_Sat_Part0_t)</a></b><br>
  Offset (byte space) = 32'h100<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part1">CR_PREFIX_recsat_ia_rdata_part1 - RECSAT Indirect Access Read Data Register (REC_Sat_Part1_t)</a></b><br>
  Offset (byte space) = 32'h104<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part1</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part2">CR_PREFIX_recsat_ia_rdata_part2 - RECSAT Indirect Access Read Data Register (REC_Sat_Part2_t)</a></b><br>
  Offset (byte space) = 32'h108<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part2</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part3">CR_PREFIX_recsat_ia_rdata_part3 - RECSAT Indirect Access Read Data Register (REC_Sat_Part3_t)</a></b><br>
  Offset (byte space) = 32'h10c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART3<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part3</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part4">CR_PREFIX_recsat_ia_rdata_part4 - RECSAT Indirect Access Read Data Register (REC_Sat_Part4_t)</a></b><br>
  Offset (byte space) = 32'h110<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART4<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part5">CR_PREFIX_recsat_ia_rdata_part5 - RECSAT Indirect Access Read Data Register (REC_Sat_Part5_t)</a></b><br>
  Offset (byte space) = 32'h114<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART5<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part5</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part6">CR_PREFIX_recsat_ia_rdata_part6 - RECSAT Indirect Access Read Data Register (REC_Sat_Part6_t)</a></b><br>
  Offset (byte space) = 32'h118<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART6<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part6</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part7">CR_PREFIX_recsat_ia_rdata_part7 - RECSAT Indirect Access Read Data Register (REC_Sat_Part7_t)</a></b><br>
  Offset (byte space) = 32'h11c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART7<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part7</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part8">CR_PREFIX_recsat_ia_rdata_part8 - RECSAT Indirect Access Read Data Register (REC_Sat_Part8_t)</a></b><br>
  Offset (byte space) = 32'h120<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART8<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part8</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part9">CR_PREFIX_recsat_ia_rdata_part9 - RECSAT Indirect Access Read Data Register (REC_Sat_Part9_t)</a></b><br>
  Offset (byte space) = 32'h124<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART9<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part9</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part10">CR_PREFIX_recsat_ia_rdata_part10 - RECSAT Indirect Access Read Data Register (REC_Sat_Part10_t)</a></b><br>
  Offset (byte space) = 32'h128<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART10<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part10</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part11">CR_PREFIX_recsat_ia_rdata_part11 - RECSAT Indirect Access Read Data Register (REC_Sat_Part11_t)</a></b><br>
  Offset (byte space) = 32'h12c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART11<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part11</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part12">CR_PREFIX_recsat_ia_rdata_part12 - RECSAT Indirect Access Read Data Register (REC_Sat_Part12_t)</a></b><br>
  Offset (byte space) = 32'h130<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART12<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part12</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part13">CR_PREFIX_recsat_ia_rdata_part13 - RECSAT Indirect Access Read Data Register (REC_Sat_Part13_t)</a></b><br>
  Offset (byte space) = 32'h134<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART13<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part13</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part14">CR_PREFIX_recsat_ia_rdata_part14 - RECSAT Indirect Access Read Data Register (REC_Sat_Part14_t)</a></b><br>
  Offset (byte space) = 32'h138<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART14<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part14</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part15">CR_PREFIX_recsat_ia_rdata_part15 - RECSAT Indirect Access Read Data Register (REC_Sat_Part15_t)</a></b><br>
  Offset (byte space) = 32'h13c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART15<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part15</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part16">CR_PREFIX_recsat_ia_rdata_part16 - RECSAT Indirect Access Read Data Register (REC_Sat_Part16_t)</a></b><br>
  Offset (byte space) = 32'h140<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART16<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part16</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part17">CR_PREFIX_recsat_ia_rdata_part17 - RECSAT Indirect Access Read Data Register (REC_Sat_Part17_t)</a></b><br>
  Offset (byte space) = 32'h144<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART17<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part17</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part18">CR_PREFIX_recsat_ia_rdata_part18 - RECSAT Indirect Access Read Data Register (REC_Sat_Part18_t)</a></b><br>
  Offset (byte space) = 32'h148<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART18<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part18</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part19">CR_PREFIX_recsat_ia_rdata_part19 - RECSAT Indirect Access Read Data Register (REC_Sat_Part19_t)</a></b><br>
  Offset (byte space) = 32'h14c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART19<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part19</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part20">CR_PREFIX_recsat_ia_rdata_part20 - RECSAT Indirect Access Read Data Register (REC_Sat_Part20_t)</a></b><br>
  Offset (byte space) = 32'h150<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART20<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part20</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part21">CR_PREFIX_recsat_ia_rdata_part21 - RECSAT Indirect Access Read Data Register (REC_Sat_Part21_t)</a></b><br>
  Offset (byte space) = 32'h154<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART21<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part21</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part22">CR_PREFIX_recsat_ia_rdata_part22 - RECSAT Indirect Access Read Data Register (REC_Sat_Part22_t)</a></b><br>
  Offset (byte space) = 32'h158<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART22<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part22</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part23">CR_PREFIX_recsat_ia_rdata_part23 - RECSAT Indirect Access Read Data Register (REC_Sat_Part23_t)</a></b><br>
  Offset (byte space) = 32'h15c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART23<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part23</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part24">CR_PREFIX_recsat_ia_rdata_part24 - RECSAT Indirect Access Read Data Register (REC_Sat_Part24_t)</a></b><br>
  Offset (byte space) = 32'h160<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART24<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part24</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part25">CR_PREFIX_recsat_ia_rdata_part25 - RECSAT Indirect Access Read Data Register (REC_Sat_Part25_t)</a></b><br>
  Offset (byte space) = 32'h164<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART25<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part25</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part26">CR_PREFIX_recsat_ia_rdata_part26 - RECSAT Indirect Access Read Data Register (REC_Sat_Part26_t)</a></b><br>
  Offset (byte space) = 32'h168<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART26<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part26</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part27">CR_PREFIX_recsat_ia_rdata_part27 - RECSAT Indirect Access Read Data Register (REC_Sat_Part27_t)</a></b><br>
  Offset (byte space) = 32'h16c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART27<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part27</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part28">CR_PREFIX_recsat_ia_rdata_part28 - RECSAT Indirect Access Read Data Register (REC_Sat_Part28_t)</a></b><br>
  Offset (byte space) = 32'h170<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART28<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part28</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part29">CR_PREFIX_recsat_ia_rdata_part29 - RECSAT Indirect Access Read Data Register (REC_Sat_Part29_t)</a></b><br>
  Offset (byte space) = 32'h174<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART29<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part29</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part30">CR_PREFIX_recsat_ia_rdata_part30 - RECSAT Indirect Access Read Data Register (REC_Sat_Part30_t)</a></b><br>
  Offset (byte space) = 32'h178<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART30<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part30</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recsat_ia_rdata_part31">CR_PREFIX_recsat_ia_rdata_part31 - RECSAT Indirect Access Read Data Register (REC_Sat_Part31_t)</a></b><br>
  Offset (byte space) = 32'h17c<br>
  Verilog Macro Address = `CR_PREFIX_RECSAT_IA_RDATA_PART31<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sat_entry_part31</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_capability">CR_PREFIX_recct_ia_capability - RECCT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h180<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The RECCT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to RECCT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_status">CR_PREFIX_recct_ia_status - RECCT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h184<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_STATUS<br>
  Reset Value = 32'b00100000_xxxxxxxx_xxxxxxxx_x1111111<br>
  Access = RO (32-bit only)<br>
</p>
The RECCT indirect access status register is used to provide<br>information about RECCT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>BUSY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 127<br>indicating a memory with 128 entries.<br>Reset value is <i>127</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part0">CR_PREFIX_recct_ia_wdata_part0 - RECCT Indirect Access Write Data Register (REC_Ct_Part0_t)</a></b><br>
  Offset (byte space) = 32'h188<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part1">CR_PREFIX_recct_ia_wdata_part1 - RECCT Indirect Access Write Data Register (REC_Ct_Part1_t)</a></b><br>
  Offset (byte space) = 32'h18c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part1</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part2">CR_PREFIX_recct_ia_wdata_part2 - RECCT Indirect Access Write Data Register (REC_Ct_Part2_t)</a></b><br>
  Offset (byte space) = 32'h190<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part2</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part3">CR_PREFIX_recct_ia_wdata_part3 - RECCT Indirect Access Write Data Register (REC_Ct_Part3_t)</a></b><br>
  Offset (byte space) = 32'h194<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part3</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part4">CR_PREFIX_recct_ia_wdata_part4 - RECCT Indirect Access Write Data Register (REC_Ct_Part4_t)</a></b><br>
  Offset (byte space) = 32'h198<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part5">CR_PREFIX_recct_ia_wdata_part5 - RECCT Indirect Access Write Data Register (REC_Ct_Part5_t)</a></b><br>
  Offset (byte space) = 32'h19c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part5</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part6">CR_PREFIX_recct_ia_wdata_part6 - RECCT Indirect Access Write Data Register (REC_Ct_Part6_t)</a></b><br>
  Offset (byte space) = 32'h1a0<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part6</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part7">CR_PREFIX_recct_ia_wdata_part7 - RECCT Indirect Access Write Data Register (REC_Ct_Part7_t)</a></b><br>
  Offset (byte space) = 32'h1a4<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part7</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part8">CR_PREFIX_recct_ia_wdata_part8 - RECCT Indirect Access Write Data Register (REC_Ct_Part8_t)</a></b><br>
  Offset (byte space) = 32'h1a8<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART8<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part8</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part9">CR_PREFIX_recct_ia_wdata_part9 - RECCT Indirect Access Write Data Register (REC_Ct_Part9_t)</a></b><br>
  Offset (byte space) = 32'h1ac<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART9<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part9</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part10">CR_PREFIX_recct_ia_wdata_part10 - RECCT Indirect Access Write Data Register (REC_Ct_Part10_t)</a></b><br>
  Offset (byte space) = 32'h1b0<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART10<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part10</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part11">CR_PREFIX_recct_ia_wdata_part11 - RECCT Indirect Access Write Data Register (REC_Ct_Part11_t)</a></b><br>
  Offset (byte space) = 32'h1b4<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART11<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part11</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part12">CR_PREFIX_recct_ia_wdata_part12 - RECCT Indirect Access Write Data Register (REC_Ct_Part12_t)</a></b><br>
  Offset (byte space) = 32'h1b8<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART12<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part12</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part13">CR_PREFIX_recct_ia_wdata_part13 - RECCT Indirect Access Write Data Register (REC_Ct_Part13_t)</a></b><br>
  Offset (byte space) = 32'h1bc<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART13<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part13</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part14">CR_PREFIX_recct_ia_wdata_part14 - RECCT Indirect Access Write Data Register (REC_Ct_Part14_t)</a></b><br>
  Offset (byte space) = 32'h1c0<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART14<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part14</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part15">CR_PREFIX_recct_ia_wdata_part15 - RECCT Indirect Access Write Data Register (REC_Ct_Part15_t)</a></b><br>
  Offset (byte space) = 32'h1c4<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART15<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part15</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part16">CR_PREFIX_recct_ia_wdata_part16 - RECCT Indirect Access Write Data Register (REC_Ct_Part16_t)</a></b><br>
  Offset (byte space) = 32'h1c8<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART16<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part16</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part17">CR_PREFIX_recct_ia_wdata_part17 - RECCT Indirect Access Write Data Register (REC_Ct_Part17_t)</a></b><br>
  Offset (byte space) = 32'h1cc<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART17<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part17</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part18">CR_PREFIX_recct_ia_wdata_part18 - RECCT Indirect Access Write Data Register (REC_Ct_Part18_t)</a></b><br>
  Offset (byte space) = 32'h1d0<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART18<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part18</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part19">CR_PREFIX_recct_ia_wdata_part19 - RECCT Indirect Access Write Data Register (REC_Ct_Part19_t)</a></b><br>
  Offset (byte space) = 32'h1d4<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART19<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part19</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part20">CR_PREFIX_recct_ia_wdata_part20 - RECCT Indirect Access Write Data Register (REC_Ct_Part20_t)</a></b><br>
  Offset (byte space) = 32'h1d8<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART20<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part20</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part21">CR_PREFIX_recct_ia_wdata_part21 - RECCT Indirect Access Write Data Register (REC_Ct_Part21_t)</a></b><br>
  Offset (byte space) = 32'h1dc<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART21<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part21</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part22">CR_PREFIX_recct_ia_wdata_part22 - RECCT Indirect Access Write Data Register (REC_Ct_Part22_t)</a></b><br>
  Offset (byte space) = 32'h1e0<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART22<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part22</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part23">CR_PREFIX_recct_ia_wdata_part23 - RECCT Indirect Access Write Data Register (REC_Ct_Part23_t)</a></b><br>
  Offset (byte space) = 32'h1e4<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART23<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part23</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part24">CR_PREFIX_recct_ia_wdata_part24 - RECCT Indirect Access Write Data Register (REC_Ct_Part24_t)</a></b><br>
  Offset (byte space) = 32'h1e8<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART24<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part24</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part25">CR_PREFIX_recct_ia_wdata_part25 - RECCT Indirect Access Write Data Register (REC_Ct_Part25_t)</a></b><br>
  Offset (byte space) = 32'h1ec<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART25<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part25</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part26">CR_PREFIX_recct_ia_wdata_part26 - RECCT Indirect Access Write Data Register (REC_Ct_Part26_t)</a></b><br>
  Offset (byte space) = 32'h1f0<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART26<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part26</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part27">CR_PREFIX_recct_ia_wdata_part27 - RECCT Indirect Access Write Data Register (REC_Ct_Part27_t)</a></b><br>
  Offset (byte space) = 32'h1f4<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART27<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part27</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part28">CR_PREFIX_recct_ia_wdata_part28 - RECCT Indirect Access Write Data Register (REC_Ct_Part28_t)</a></b><br>
  Offset (byte space) = 32'h1f8<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART28<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part28</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part29">CR_PREFIX_recct_ia_wdata_part29 - RECCT Indirect Access Write Data Register (REC_Ct_Part29_t)</a></b><br>
  Offset (byte space) = 32'h1fc<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART29<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part29</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part30">CR_PREFIX_recct_ia_wdata_part30 - RECCT Indirect Access Write Data Register (REC_Ct_Part30_t)</a></b><br>
  Offset (byte space) = 32'h200<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART30<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part30</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_wdata_part31">CR_PREFIX_recct_ia_wdata_part31 - RECCT Indirect Access Write Data Register (REC_Ct_Part31_t)</a></b><br>
  Offset (byte space) = 32'h204<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_WDATA_PART31<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part31</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_config">CR_PREFIX_recct_ia_config - RECCT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h208<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = CFG (32-bit only)<br>
</p>
The RECCT indirect access config register is used to initiate<br>read/write accesses to the RECCT table. The data to be written<br>is provided via the RECCT_IA_WData register(s). Read<br>data is returned via the RECCT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>RECCT table has 128 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part0">CR_PREFIX_recct_ia_rdata_part0 - RECCT Indirect Access Read Data Register (REC_Ct_Part0_t)</a></b><br>
  Offset (byte space) = 32'h20c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part1">CR_PREFIX_recct_ia_rdata_part1 - RECCT Indirect Access Read Data Register (REC_Ct_Part1_t)</a></b><br>
  Offset (byte space) = 32'h210<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part1</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part2">CR_PREFIX_recct_ia_rdata_part2 - RECCT Indirect Access Read Data Register (REC_Ct_Part2_t)</a></b><br>
  Offset (byte space) = 32'h214<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part2</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part3">CR_PREFIX_recct_ia_rdata_part3 - RECCT Indirect Access Read Data Register (REC_Ct_Part3_t)</a></b><br>
  Offset (byte space) = 32'h218<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART3<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part3</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part4">CR_PREFIX_recct_ia_rdata_part4 - RECCT Indirect Access Read Data Register (REC_Ct_Part4_t)</a></b><br>
  Offset (byte space) = 32'h21c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART4<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part4</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part5">CR_PREFIX_recct_ia_rdata_part5 - RECCT Indirect Access Read Data Register (REC_Ct_Part5_t)</a></b><br>
  Offset (byte space) = 32'h220<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART5<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part5</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part6">CR_PREFIX_recct_ia_rdata_part6 - RECCT Indirect Access Read Data Register (REC_Ct_Part6_t)</a></b><br>
  Offset (byte space) = 32'h224<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART6<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part6</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part7">CR_PREFIX_recct_ia_rdata_part7 - RECCT Indirect Access Read Data Register (REC_Ct_Part7_t)</a></b><br>
  Offset (byte space) = 32'h228<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART7<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part7</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part8">CR_PREFIX_recct_ia_rdata_part8 - RECCT Indirect Access Read Data Register (REC_Ct_Part8_t)</a></b><br>
  Offset (byte space) = 32'h22c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART8<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part8</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part9">CR_PREFIX_recct_ia_rdata_part9 - RECCT Indirect Access Read Data Register (REC_Ct_Part9_t)</a></b><br>
  Offset (byte space) = 32'h230<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART9<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part9</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part10">CR_PREFIX_recct_ia_rdata_part10 - RECCT Indirect Access Read Data Register (REC_Ct_Part10_t)</a></b><br>
  Offset (byte space) = 32'h234<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART10<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part10</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part11">CR_PREFIX_recct_ia_rdata_part11 - RECCT Indirect Access Read Data Register (REC_Ct_Part11_t)</a></b><br>
  Offset (byte space) = 32'h238<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART11<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part11</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part12">CR_PREFIX_recct_ia_rdata_part12 - RECCT Indirect Access Read Data Register (REC_Ct_Part12_t)</a></b><br>
  Offset (byte space) = 32'h23c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART12<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part12</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part13">CR_PREFIX_recct_ia_rdata_part13 - RECCT Indirect Access Read Data Register (REC_Ct_Part13_t)</a></b><br>
  Offset (byte space) = 32'h240<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART13<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part13</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part14">CR_PREFIX_recct_ia_rdata_part14 - RECCT Indirect Access Read Data Register (REC_Ct_Part14_t)</a></b><br>
  Offset (byte space) = 32'h244<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART14<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part14</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part15">CR_PREFIX_recct_ia_rdata_part15 - RECCT Indirect Access Read Data Register (REC_Ct_Part15_t)</a></b><br>
  Offset (byte space) = 32'h248<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART15<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part15</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part16">CR_PREFIX_recct_ia_rdata_part16 - RECCT Indirect Access Read Data Register (REC_Ct_Part16_t)</a></b><br>
  Offset (byte space) = 32'h24c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART16<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part16</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part17">CR_PREFIX_recct_ia_rdata_part17 - RECCT Indirect Access Read Data Register (REC_Ct_Part17_t)</a></b><br>
  Offset (byte space) = 32'h250<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART17<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part17</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part18">CR_PREFIX_recct_ia_rdata_part18 - RECCT Indirect Access Read Data Register (REC_Ct_Part18_t)</a></b><br>
  Offset (byte space) = 32'h254<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART18<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part18</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part19">CR_PREFIX_recct_ia_rdata_part19 - RECCT Indirect Access Read Data Register (REC_Ct_Part19_t)</a></b><br>
  Offset (byte space) = 32'h258<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART19<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part19</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part20">CR_PREFIX_recct_ia_rdata_part20 - RECCT Indirect Access Read Data Register (REC_Ct_Part20_t)</a></b><br>
  Offset (byte space) = 32'h25c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART20<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part20</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part21">CR_PREFIX_recct_ia_rdata_part21 - RECCT Indirect Access Read Data Register (REC_Ct_Part21_t)</a></b><br>
  Offset (byte space) = 32'h260<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART21<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part21</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part22">CR_PREFIX_recct_ia_rdata_part22 - RECCT Indirect Access Read Data Register (REC_Ct_Part22_t)</a></b><br>
  Offset (byte space) = 32'h264<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART22<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part22</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part23">CR_PREFIX_recct_ia_rdata_part23 - RECCT Indirect Access Read Data Register (REC_Ct_Part23_t)</a></b><br>
  Offset (byte space) = 32'h268<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART23<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part23</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part24">CR_PREFIX_recct_ia_rdata_part24 - RECCT Indirect Access Read Data Register (REC_Ct_Part24_t)</a></b><br>
  Offset (byte space) = 32'h26c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART24<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part24</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part25">CR_PREFIX_recct_ia_rdata_part25 - RECCT Indirect Access Read Data Register (REC_Ct_Part25_t)</a></b><br>
  Offset (byte space) = 32'h270<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART25<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part25</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part26">CR_PREFIX_recct_ia_rdata_part26 - RECCT Indirect Access Read Data Register (REC_Ct_Part26_t)</a></b><br>
  Offset (byte space) = 32'h274<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART26<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part26</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part27">CR_PREFIX_recct_ia_rdata_part27 - RECCT Indirect Access Read Data Register (REC_Ct_Part27_t)</a></b><br>
  Offset (byte space) = 32'h278<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART27<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part27</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part28">CR_PREFIX_recct_ia_rdata_part28 - RECCT Indirect Access Read Data Register (REC_Ct_Part28_t)</a></b><br>
  Offset (byte space) = 32'h27c<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART28<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part28</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part29">CR_PREFIX_recct_ia_rdata_part29 - RECCT Indirect Access Read Data Register (REC_Ct_Part29_t)</a></b><br>
  Offset (byte space) = 32'h280<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART29<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part29</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part30">CR_PREFIX_recct_ia_rdata_part30 - RECCT Indirect Access Read Data Register (REC_Ct_Part30_t)</a></b><br>
  Offset (byte space) = 32'h284<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART30<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part30</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_recct_ia_rdata_part31">CR_PREFIX_recct_ia_rdata_part31 - RECCT Indirect Access Read Data Register (REC_Ct_Part31_t)</a></b><br>
  Offset (byte space) = 32'h288<br>
  Verilog Macro Address = `CR_PREFIX_RECCT_IA_RDATA_PART31<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
The Source Address Table for the neural network processor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ct_entry_part31</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_psr_ia_capability">CR_PREFIX_psr_ia_capability - PSR Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h28c<br>
  Verilog Macro Address = `CR_PREFIX_PSR_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The PSR indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to PSR Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_psr_ia_status">CR_PREFIX_psr_ia_status - PSR Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h290<br>
  Verilog Macro Address = `CR_PREFIX_PSR_IA_STATUS<br>
  Reset Value = 32'b00000000_xxxxxxxx_xxxxxxx1_10101010<br>
  Access = RO (32-bit only)<br>
</p>
The PSR indirect access status register is used to provide<br>information about PSR indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 426<br>indicating a memory with 427 entries.<br>Reset value is <i>426</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_psr_ia_wdata_part0">CR_PREFIX_psr_ia_wdata_part0 - PSR Indirect Access Write Data Register (PSR_t)</a></b><br>
  Offset (byte space) = 32'h294<br>
  Verilog Macro Address = `CR_PREFIX_PSR_IA_WDATA_PART0<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_psr</td><td align="left">Recognizer Program Status Register<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_psr_ia_config">CR_PREFIX_psr_ia_config - PSR Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h298<br>
  Verilog Macro Address = `CR_PREFIX_PSR_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The PSR indirect access config register is used to initiate<br>read/write accesses to the PSR table. The data to be written<br>is provided via the PSR_IA_WData register(s). Read<br>data is returned via the PSR_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>PSR table has 427 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_psr_ia_rdata_part0">CR_PREFIX_psr_ia_rdata_part0 - PSR Indirect Access Read Data Register (PSR_t)</a></b><br>
  Offset (byte space) = 32'h29c<br>
  Verilog Macro Address = `CR_PREFIX_PSR_IA_RDATA_PART0<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;rec_psr</td><td align="left">Recognizer Program Status Register<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_MONITOR">CR_PREFIX_BIMC_MONITOR - Interrupt Event Register</a></b><br>
  Offset (byte space) = 32'h2a4<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_MONITOR<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;unanswered_read</td><td align="left">Read command returned without response by any memories. Read<br>BIMC_RXCMD's to analyze what read_reg command went unanswered. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;rcv_invalid_opcode</td><td align="left">Opcode in received response frame is illegal. Corruption, or<br>slave operation error. Read BIMC_RXCMD's. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_chain_rcv_error</td><td align="left">Unrecognized BIMC chain command/data received. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_error</td><td align="left">Parity Error event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc_error</td><td align="left">Correctable ECC event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc_error</td><td align="left">Uncorrectable ECC event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_MONITOR_MASK">CR_PREFIX_BIMC_MONITOR_MASK - BIMC Interrupt Mask Register</a></b><br>
  Offset (byte space) = 32'h2a8<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_MONITOR_MASK<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;unanswered_read</td><td align="left">Mask/Clear notification of unanswered read requests. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;rcv_invalid_opcode</td><td align="left">Mask/Clear illegal response frame Opcode interrupts. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_chain_rcv_error_enable</td><td align="left">Mask/Clear unrecognized BIMC chain command/data received. Deassert<br>after 1st complete frame sent following bimc_global_confic.soft_reset deassertion. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_error_enable</td><td align="left">Mask/Clear for Parity error event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc_error_enable</td><td align="left">Mask/Clear for Correctable ECC event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc_error_enable</td><td align="left">Mask/Clear for Uncorrectable ECC event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_ECC_UNCORRECTABLE_ERROR_CNT">CR_PREFIX_BIMC_ECC_UNCORRECTABLE_ERROR_CNT - Counter logging the number of polling events reporting an uncorrectable ECC error.</a></b><br>
  Offset (byte space) = 32'h2ac<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_ECC_UNCORRECTABLE_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc</td><td align="left">Number of polling events reporting a new uncorrectable ECC error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_ECC_CORRECTABLE_ERROR_CNT">CR_PREFIX_BIMC_ECC_CORRECTABLE_ERROR_CNT - Counter logging the number of polling events reporting a correctable ECC error.</a></b><br>
  Offset (byte space) = 32'h2b0<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_ECC_CORRECTABLE_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc</td><td align="left">Number of polling events reporting a new correctable ECC error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_PARITY_ERROR_CNT">CR_PREFIX_BIMC_PARITY_ERROR_CNT - Counter logging the number of polling events reporting a parity error.</a></b><br>
  Offset (byte space) = 32'h2b4<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_PARITY_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_errors</td><td align="left">Number of polling events reporting a new parity error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_GLOBAL_CONFIG">CR_PREFIX_BIMC_GLOBAL_CONFIG - Main configuration register for BIMC Master. Reset, ECC polling, Timer, and mem init</a></b><br>
  Offset (byte space) = 32'h2b8<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_GLOBAL_CONFIG<br>
  Reset Value = 32'h0000_0001<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;poll_ecc_par_timer</td><td align="left">Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.<br>Max of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC<br>frames 2x(2x73) or other commands may not get serviced. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;debug_write_en</td><td align="left">When this bit is set bimc_error_detection_cnt can be written. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;poll_ecc_par_error</td><td align="left">Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling<br>of the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_wr_init</td><td align="left">Write 1 to start the memory content initialization process for internal memories<br>that have this memory wrapper feature. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_mem_init_done</td><td align="left">This bit is set at the conclusion of memory ID assignment which starts after<br>reset deassertion. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;soft_reset</td><td align="left">Software sets this active high to instigate reset to the BIMC chain slaves.<br>User must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when<br>deasserting reset. rw<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_MEMID">CR_PREFIX_BIMC_MEMID - Reports the last/max memid on the BIMC memory chain. Value is typically equivalent to the number of memories.</a></b><br>
  Offset (byte space) = 32'h2bc<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_MEMID<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxx0000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;max_memid</td><td align="left">Reports the last/max memid on the BIMC memory chain. Value is typically equivalent<br>to the number of memories. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_ECCPAR_DEBUG">CR_PREFIX_BIMC_ECCPAR_DEBUG - Control data integrity errors</a></b><br>
  Offset (byte space) = 32'h2c0<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_ECCPAR_DEBUG<br>
  Reset Value = 32'bxxx00000_00000000_00000000_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Write 1 then 0 to clear sent ack bit23 indicating transmission of ECCPAR_DEBUG contents to the memories.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;jabber_off</td><td align="left">Disable ECC or Parity error reporting of selected memory(s). Separate bits<br>for disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.<br>Memories with single disable use Bit[0]. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;sent</td><td align="left">Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.<br>Use this to check that SEND has taken place. w1tc<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;send</td><td align="left">Write 1 to initiate command transmission to the memories. Otherwise zero this<br>field if writing other fields. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;eccpar_disable</td><td align="left">Disable ECC or Parity of selected memory. Two bits to allow for separate write/read<br>disable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single<br>disable use Bit[0]. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;eccpar_corrupt</td><td align="left">cfg. 'b01:1-bit write side corrupt. 'b10:1-bit read side corrupt. 'b11:2-bit read side corrupt.<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory type to force data integrity error. rw<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;memaddr</td><td align="left">Memory id to execute the forced data integrity error. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_CMD2">CR_PREFIX_BIMC_CMD2 - Transmit command to memories on the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2c4<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_CMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxx000_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:11</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">10</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Write high then low to clear Sent Ack in bit9.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;sent</td><td align="left">Ack indicating transmission of CMD0/1/2 contents to<br>the memories. Use this to check that SEND has taken place. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;send</td><td align="left">Write 1 to initiate command transmission of CMD0/1/2 contents to the<br>memories. Otherwise zero this field if writing other fields. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction for memory. rw<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_CMD1">CR_PREFIX_BIMC_CMD1 - Transmit command to memories on the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2c8<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_CMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Indicate memory type the command is targetted at. cfg<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number to target. Value is typically greater than 0. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field to transmit. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_CMD0">CR_PREFIX_BIMC_CMD0 - Transmit command to memories on the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2cc<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_CMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field to transmit along BIMC memory chain. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_RXCMD2">CR_PREFIX_BIMC_RXCMD2 - Command received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2d0<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_RXCMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge rxcmd reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction for memory. ro<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_RXCMD1">CR_PREFIX_BIMC_RXCMD1 - Command received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2d4<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_RXCMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory type. ro<br>ENCODINGS =><br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number. Value is typically greater than 0. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field transmitted/returned. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_RXCMD0">CR_PREFIX_BIMC_RXCMD0 - Command received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2d8<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_RXCMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA</td><td align="left">Data field received from BIMC memory chain<br>Type: ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_RXRSP2">CR_PREFIX_BIMC_RXRSP2 - Response [71:64] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2dc<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_RXRSP2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge rxrsp reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [71:64] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_RXRSP1">CR_PREFIX_BIMC_RXRSP1 - Response [63:32] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2e0<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_RXRSP1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [63:32] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_RXRSP0">CR_PREFIX_BIMC_RXRSP0 - Response [31:0] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2e4<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_RXRSP0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [31:0] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_POLLRSP2">CR_PREFIX_BIMC_POLLRSP2 - ECC/parity error polling response [71:64] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2e8<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_POLLRSP2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge pollrsp reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [71:64] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_POLLRSP1">CR_PREFIX_BIMC_POLLRSP1 - ECC/parity error polling response [63:32] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2ec<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_POLLRSP1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [63:32] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_POLLRSP0">CR_PREFIX_BIMC_POLLRSP0 - ECC/parity polling response [31:0] received from the BIMC memory chain.</a></b><br>
  Offset (byte space) = 32'h2f0<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_POLLRSP0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [31:0] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_DBGCMD2">CR_PREFIX_BIMC_DBGCMD2 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll</a></b><br>
  Offset (byte space) = 32'h2f4<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_DBGCMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge dbgcmd reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction (should match transmitted value). ro<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_DBGCMD1">CR_PREFIX_BIMC_DBGCMD1 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll</a></b><br>
  Offset (byte space) = 32'h2f8<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_DBGCMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory-type field. ro<br>ENCODINGS =><br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number to target. Value is typically greater than 0. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field to transmit. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
<p>
  <b><a ID="CR_PREFIX_BIMC_DBGCMD0">CR_PREFIX_BIMC_DBGCMD0 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll</a></b><br>
  Offset (byte space) = 32'h2fc<br>
  Verilog Macro Address = `CR_PREFIX_BIMC_DBGCMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field received from BIMC memory chain or<br>data field to transmit depending on context. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_PREFIX Regs Table</A></p>
</body>
</html>
