

================================================================
== Vitis HLS Report for 'process_U_row'
================================================================
* Date:           Fri Oct 17 17:43:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_53_1   |        ?|        ?|   18 ~ 38|          -|          -|      ?|        no|
        | + VITIS_LOOP_56_2  |       10|       30|        10|          -|          -|  1 ~ 3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [LU.cpp:53]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %k"   --->   Operation 20 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 21 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 22 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 23 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 24 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 25 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 26 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 27 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 28 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 29 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %k_read"   --->   Operation 30 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_read, i2 0" [LU.cpp:60]   --->   Operation 31 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i2 %k_read"   --->   Operation 32 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i2 %k_read"   --->   Operation 33 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i2 %k_read"   --->   Operation 34 'mux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%U_0_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_0" [LU.cpp:58]   --->   Operation 35 'read' 'U_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%U_1_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_1" [LU.cpp:58]   --->   Operation 36 'read' 'U_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%U_2_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_2" [LU.cpp:58]   --->   Operation 37 'read' 'U_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%U_3_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_3" [LU.cpp:58]   --->   Operation 38 'read' 'U_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln53 = store i64 %idxprom, i64 %j" [LU.cpp:53]   --->   Operation 39 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_56_2" [LU.cpp:53]   --->   Operation 40 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [LU.cpp:53]   --->   Operation 41 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i64 %j_1" [LU.cpp:60]   --->   Operation 42 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %tmp_9, i4 %trunc_ln60" [LU.cpp:60]   --->   Operation 43 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %add_ln60" [LU.cpp:60]   --->   Operation 44 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln60" [LU.cpp:60]   --->   Operation 45 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.52ns)   --->   "%icmp_ln53 = icmp_eq  i64 %j_1, i64 4" [LU.cpp:53]   --->   Operation 46 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_56_2.split, void %for.end21" [LU.cpp:53]   --->   Operation 47 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [LU.cpp:54]   --->   Operation 48 'specpipeline' 'specpipeline_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [LU.cpp:53]   --->   Operation 49 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i64 %j_1" [LU.cpp:53]   --->   Operation 50 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.56ns)   --->   "%icmp_ln56 = icmp_ne  i2 %k_read, i2 0" [LU.cpp:56]   --->   Operation 51 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln56 = select i1 %icmp_ln56, i2 %k_read, i2 1" [LU.cpp:56]   --->   Operation 52 'select' 'select_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%U_013_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_013" [LU.cpp:58]   --->   Operation 53 'read' 'U_013_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%U_014_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_014" [LU.cpp:58]   --->   Operation 54 'read' 'U_014_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%U_116_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_116" [LU.cpp:58]   --->   Operation 55 'read' 'U_116_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%U_117_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_117" [LU.cpp:58]   --->   Operation 56 'read' 'U_117_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%U_219_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_219" [LU.cpp:58]   --->   Operation 57 'read' 'U_219_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%U_220_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_220" [LU.cpp:58]   --->   Operation 58 'read' 'U_220_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%U_322_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_322" [LU.cpp:58]   --->   Operation 59 'read' 'U_322_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%U_323_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_323" [LU.cpp:58]   --->   Operation 60 'read' 'U_323_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln56 = br void %for.inc" [LU.cpp:56]   --->   Operation 61 'br' 'br_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [LU.cpp:62]   --->   Operation 62 'ret' 'ret_ln62' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln56, void %for.inc.split, i2 0, void %VITIS_LOOP_56_2.split" [LU.cpp:55]   --->   Operation 63 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_1, void %for.inc.split, i32 0, void %VITIS_LOOP_56_2.split"   --->   Operation 64 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.56ns)   --->   "%icmp_ln56_1 = icmp_eq  i2 %p, i2 %select_ln56" [LU.cpp:56]   --->   Operation 65 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.56ns)   --->   "%add_ln56 = add i2 %p, i2 1" [LU.cpp:56]   --->   Operation 67 'add' 'add_ln56' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_1, void %for.inc.split, void %for.inc19" [LU.cpp:56]   --->   Operation 68 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_2, i2 1, i32 %tmp_3, i2 2, i32 %tmp_4, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 69 'sparsemux' 'tmp' <Predicate = (!icmp_ln56_1)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.82ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_0_read, i32 %U_013_read, i32 %U_014_read, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 70 'mux' 'tmp_5' <Predicate = (!icmp_ln56_1 & trunc_ln53 == 0)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.82ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_1_read, i32 %U_116_read, i32 %U_117_read, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 71 'mux' 'tmp_6' <Predicate = (!icmp_ln56_1 & trunc_ln53 == 1)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.82ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_2_read, i32 %U_219_read, i32 %U_220_read, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 72 'mux' 'tmp_7' <Predicate = (!icmp_ln56_1 & trunc_ln53 == 2)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.82ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_3_read, i32 %U_322_read, i32 %U_323_read, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 73 'mux' 'tmp_8' <Predicate = (!icmp_ln56_1 & trunc_ln53 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_5, i2 1, i32 %tmp_6, i2 2, i32 %tmp_7, i2 3, i32 %tmp_8, i32 <undef>, i2 %trunc_ln53" [LU.cpp:58]   --->   Operation 74 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln56_1)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [LU.cpp:60]   --->   Operation 75 'load' 'A_load' <Predicate = (icmp_ln56_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 76 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_1" [LU.cpp:58]   --->   Operation 76 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 77 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_1" [LU.cpp:58]   --->   Operation 77 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 78 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_1" [LU.cpp:58]   --->   Operation 78 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 79 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_1" [LU.cpp:58]   --->   Operation 79 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 80 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 80 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 81 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 81 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 82 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 82 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 83 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 83 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [LU.cpp:56]   --->   Operation 84 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 85 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [LU.cpp:56]   --->   Operation 86 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.32>
ST_13 : Operation 87 [1/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [LU.cpp:60]   --->   Operation 87 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 4> <Delay = 7.25>
ST_14 : Operation 88 [5/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 88 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 7.25>
ST_15 : Operation 89 [4/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 89 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 7.25>
ST_16 : Operation 90 [3/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 90 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 7.25>
ST_17 : Operation 91 [2/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 91 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 7.25>
ST_18 : Operation 92 [1/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 92 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 93 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %trunc_ln53, void %arrayidx1825.case.3, i2 0, void %arrayidx1825.case.0, i2 1, void %arrayidx1825.case.1, i2 2, void %arrayidx1825.case.2" [LU.cpp:60]   --->   Operation 93 'switch' 'switch_ln60' <Predicate = true> <Delay = 1.86>
ST_18 : Operation 94 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %k_read, void %branch11, i2 2, void %branch10, i2 1, void %branch9" [LU.cpp:60]   --->   Operation 94 'switch' 'switch_ln60' <Predicate = (trunc_ln53 == 2)> <Delay = 1.86>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_219, i32 %sub" [LU.cpp:60]   --->   Operation 95 'write' 'write_ln60' <Predicate = (trunc_ln53 == 2 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.274" [LU.cpp:60]   --->   Operation 96 'br' 'br_ln60' <Predicate = (trunc_ln53 == 2 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_220, i32 %sub" [LU.cpp:60]   --->   Operation 97 'write' 'write_ln60' <Predicate = (trunc_ln53 == 2 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.274" [LU.cpp:60]   --->   Operation 98 'br' 'br_ln60' <Predicate = (trunc_ln53 == 2 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_221, i32 %sub" [LU.cpp:60]   --->   Operation 99 'write' 'write_ln60' <Predicate = (trunc_ln53 == 2 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.274" [LU.cpp:60]   --->   Operation 100 'br' 'br_ln60' <Predicate = (trunc_ln53 == 2 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.exit" [LU.cpp:60]   --->   Operation 101 'br' 'br_ln60' <Predicate = (trunc_ln53 == 2)> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %k_read, void %branch7, i2 2, void %branch6, i2 1, void %branch5" [LU.cpp:60]   --->   Operation 102 'switch' 'switch_ln60' <Predicate = (trunc_ln53 == 1)> <Delay = 1.86>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_116, i32 %sub" [LU.cpp:60]   --->   Operation 103 'write' 'write_ln60' <Predicate = (trunc_ln53 == 1 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.163" [LU.cpp:60]   --->   Operation 104 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_117, i32 %sub" [LU.cpp:60]   --->   Operation 105 'write' 'write_ln60' <Predicate = (trunc_ln53 == 1 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.163" [LU.cpp:60]   --->   Operation 106 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_118, i32 %sub" [LU.cpp:60]   --->   Operation 107 'write' 'write_ln60' <Predicate = (trunc_ln53 == 1 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.163" [LU.cpp:60]   --->   Operation 108 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.exit" [LU.cpp:60]   --->   Operation 109 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %k_read, void %branch3, i2 2, void %branch2, i2 1, void %branch1" [LU.cpp:60]   --->   Operation 110 'switch' 'switch_ln60' <Predicate = (trunc_ln53 == 0)> <Delay = 1.86>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_013, i32 %sub" [LU.cpp:60]   --->   Operation 111 'write' 'write_ln60' <Predicate = (trunc_ln53 == 0 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.052" [LU.cpp:60]   --->   Operation 112 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_014, i32 %sub" [LU.cpp:60]   --->   Operation 113 'write' 'write_ln60' <Predicate = (trunc_ln53 == 0 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.052" [LU.cpp:60]   --->   Operation 114 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_015, i32 %sub" [LU.cpp:60]   --->   Operation 115 'write' 'write_ln60' <Predicate = (trunc_ln53 == 0 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.052" [LU.cpp:60]   --->   Operation 116 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.exit" [LU.cpp:60]   --->   Operation 117 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %k_read, void %branch15, i2 2, void %branch14, i2 1, void %branch13" [LU.cpp:60]   --->   Operation 118 'switch' 'switch_ln60' <Predicate = (trunc_ln53 == 3)> <Delay = 1.86>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_322, i32 %sub" [LU.cpp:60]   --->   Operation 119 'write' 'write_ln60' <Predicate = (trunc_ln53 == 3 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.385" [LU.cpp:60]   --->   Operation 120 'br' 'br_ln60' <Predicate = (trunc_ln53 == 3 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_323, i32 %sub" [LU.cpp:60]   --->   Operation 121 'write' 'write_ln60' <Predicate = (trunc_ln53 == 3 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.385" [LU.cpp:60]   --->   Operation 122 'br' 'br_ln60' <Predicate = (trunc_ln53 == 3 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_324, i32 %sub" [LU.cpp:60]   --->   Operation 123 'write' 'write_ln60' <Predicate = (trunc_ln53 == 3 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.385" [LU.cpp:60]   --->   Operation 124 'br' 'br_ln60' <Predicate = (trunc_ln53 == 3 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.exit" [LU.cpp:60]   --->   Operation 125 'br' 'br_ln60' <Predicate = (trunc_ln53 == 3)> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (3.52ns)   --->   "%add_ln53 = add i64 %j_1, i64 1" [LU.cpp:53]   --->   Operation 126 'add' 'add_ln53' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln53 = store i64 %add_ln53, i64 %j" [LU.cpp:53]   --->   Operation 127 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_56_2" [LU.cpp:53]   --->   Operation 128 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_013]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ U_014]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ U_015]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ U_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_116]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ U_117]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ U_118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ U_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_219]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ U_220]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ U_221]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ U_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_322]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ U_323]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ U_324]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 0111111111111111111]
k_read            (read             ) [ 0011111111111111111]
p_read_1          (read             ) [ 0000000000000000000]
p_read_2          (read             ) [ 0000000000000000000]
p_read_3          (read             ) [ 0000000000000000000]
p_read_4          (read             ) [ 0000000000000000000]
p_read_5          (read             ) [ 0000000000000000000]
p_read_6          (read             ) [ 0000000000000000000]
p_read_7          (read             ) [ 0000000000000000000]
p_read_8          (read             ) [ 0000000000000000000]
p_read_9          (read             ) [ 0000000000000000000]
idxprom           (zext             ) [ 0000000000000000000]
tmp_9             (bitconcatenate   ) [ 0011111111111111111]
tmp_2             (mux              ) [ 0011111111111111111]
tmp_3             (mux              ) [ 0011111111111111111]
tmp_4             (mux              ) [ 0011111111111111111]
U_0_read          (read             ) [ 0011111111111111111]
U_1_read          (read             ) [ 0011111111111111111]
U_2_read          (read             ) [ 0011111111111111111]
U_3_read          (read             ) [ 0011111111111111111]
store_ln53        (store            ) [ 0000000000000000000]
br_ln53           (br               ) [ 0000000000000000000]
j_1               (load             ) [ 0001111111111111111]
trunc_ln60        (trunc            ) [ 0000000000000000000]
add_ln60          (add              ) [ 0000000000000000000]
zext_ln60         (zext             ) [ 0000000000000000000]
A_addr            (getelementptr    ) [ 0001111111111100000]
icmp_ln53         (icmp             ) [ 0011111111111111111]
br_ln53           (br               ) [ 0000000000000000000]
specpipeline_ln54 (specpipeline     ) [ 0000000000000000000]
specloopname_ln53 (specloopname     ) [ 0000000000000000000]
trunc_ln53        (trunc            ) [ 0001111111111111111]
icmp_ln56         (icmp             ) [ 0000000000000000000]
select_ln56       (select           ) [ 0001111111111000000]
U_013_read        (read             ) [ 0001111111111000000]
U_014_read        (read             ) [ 0001111111111000000]
U_116_read        (read             ) [ 0001111111111000000]
U_117_read        (read             ) [ 0001111111111000000]
U_219_read        (read             ) [ 0001111111111000000]
U_220_read        (read             ) [ 0001111111111000000]
U_322_read        (read             ) [ 0001111111111000000]
U_323_read        (read             ) [ 0001111111111000000]
br_ln56           (br               ) [ 0011111111111111111]
ret_ln62          (ret              ) [ 0000000000000000000]
p                 (phi              ) [ 0001000000000000000]
sum               (phi              ) [ 0001111111111111111]
icmp_ln56_1       (icmp             ) [ 0011111111111111111]
empty             (speclooptripcount) [ 0000000000000000000]
add_ln56          (add              ) [ 0011111111111111111]
br_ln56           (br               ) [ 0000000000000000000]
tmp               (sparsemux        ) [ 0000111100000000000]
tmp_5             (mux              ) [ 0000000000000000000]
tmp_6             (mux              ) [ 0000000000000000000]
tmp_7             (mux              ) [ 0000000000000000000]
tmp_8             (mux              ) [ 0000000000000000000]
tmp_1             (sparsemux        ) [ 0000111100000000000]
mul               (fmul             ) [ 0000000011111000000]
specloopname_ln56 (specloopname     ) [ 0000000000000000000]
sum_1             (fadd             ) [ 0011111111111111111]
br_ln56           (br               ) [ 0011111111111111111]
A_load            (load             ) [ 0000000000000011111]
sub               (fsub             ) [ 0000000000000000000]
switch_ln60       (switch           ) [ 0000000000000000000]
switch_ln60       (switch           ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
switch_ln60       (switch           ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
switch_ln60       (switch           ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
switch_ln60       (switch           ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
write_ln60        (write            ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000000000000000000]
add_ln53          (add              ) [ 0000000000000000000]
store_ln53        (store            ) [ 0000000000000000000]
br_ln53           (br               ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="U_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_013">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_013"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="U_014">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_014"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="U_015">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_015"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="U_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="U_116">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_116"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="U_117">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_117"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="U_118">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_118"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="U_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="U_219">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_219"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="U_220">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_220"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="U_221">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_221"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="U_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="U_322">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_322"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="U_323">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_323"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="U_324">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_324"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="k">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4f32.f32.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="j_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_2_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_3_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_4_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_5_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_6_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_7_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_8_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_9_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="U_0_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_0_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="U_1_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_1_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="U_2_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_2_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="U_3_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_3_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="U_013_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_013_read/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="U_014_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_014_read/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="U_116_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_116_read/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="U_117_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_117_read/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="U_219_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_219_read/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="U_220_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_220_read/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="U_322_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_322_read/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="U_323_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_323_read/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln60_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln60_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln60_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln60_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln60_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="277" class="1004" name="write_ln60_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln60_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="291" class="1004" name="write_ln60_write_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="298" class="1004" name="write_ln60_write_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="305" class="1004" name="write_ln60_write_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="312" class="1004" name="write_ln60_write_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="319" class="1004" name="write_ln60_write_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="32" slack="0"/>
<pin id="323" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="326" class="1004" name="A_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="338" class="1005" name="p_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="sum_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="sum_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="32" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="1"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sum_1/8 sub/14 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="idxprom_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_9_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="0" index="3" bw="32" slack="0"/>
<pin id="400" dir="0" index="4" bw="32" slack="0"/>
<pin id="401" dir="0" index="5" bw="2" slack="0"/>
<pin id="402" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="0" index="3" bw="32" slack="0"/>
<pin id="414" dir="0" index="4" bw="32" slack="0"/>
<pin id="415" dir="0" index="5" bw="2" slack="0"/>
<pin id="416" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="32" slack="0"/>
<pin id="427" dir="0" index="3" bw="32" slack="0"/>
<pin id="428" dir="0" index="4" bw="32" slack="0"/>
<pin id="429" dir="0" index="5" bw="2" slack="0"/>
<pin id="430" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln53_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="64" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="j_1_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln60_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln60_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln60_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln53_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln53_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln56_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln56_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="1"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln56_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="2" slack="1"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_1/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln56_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="32" slack="2"/>
<pin id="496" dir="0" index="3" bw="1" slack="0"/>
<pin id="497" dir="0" index="4" bw="32" slack="2"/>
<pin id="498" dir="0" index="5" bw="2" slack="0"/>
<pin id="499" dir="0" index="6" bw="32" slack="2"/>
<pin id="500" dir="0" index="7" bw="32" slack="0"/>
<pin id="501" dir="0" index="8" bw="2" slack="0"/>
<pin id="502" dir="1" index="9" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="2"/>
<pin id="512" dir="0" index="2" bw="32" slack="1"/>
<pin id="513" dir="0" index="3" bw="32" slack="1"/>
<pin id="514" dir="0" index="4" bw="32" slack="0"/>
<pin id="515" dir="0" index="5" bw="2" slack="0"/>
<pin id="516" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="2"/>
<pin id="523" dir="0" index="2" bw="32" slack="1"/>
<pin id="524" dir="0" index="3" bw="32" slack="1"/>
<pin id="525" dir="0" index="4" bw="32" slack="0"/>
<pin id="526" dir="0" index="5" bw="2" slack="0"/>
<pin id="527" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_7_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="2"/>
<pin id="534" dir="0" index="2" bw="32" slack="1"/>
<pin id="535" dir="0" index="3" bw="32" slack="1"/>
<pin id="536" dir="0" index="4" bw="32" slack="0"/>
<pin id="537" dir="0" index="5" bw="2" slack="0"/>
<pin id="538" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_8_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="2"/>
<pin id="545" dir="0" index="2" bw="32" slack="1"/>
<pin id="546" dir="0" index="3" bw="32" slack="1"/>
<pin id="547" dir="0" index="4" bw="32" slack="0"/>
<pin id="548" dir="0" index="5" bw="2" slack="0"/>
<pin id="549" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="0" index="3" bw="1" slack="0"/>
<pin id="558" dir="0" index="4" bw="32" slack="0"/>
<pin id="559" dir="0" index="5" bw="2" slack="0"/>
<pin id="560" dir="0" index="6" bw="32" slack="0"/>
<pin id="561" dir="0" index="7" bw="1" slack="0"/>
<pin id="562" dir="0" index="8" bw="32" slack="0"/>
<pin id="563" dir="0" index="9" bw="32" slack="0"/>
<pin id="564" dir="0" index="10" bw="2" slack="1"/>
<pin id="565" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln53_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/18 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln53_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="8"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/18 "/>
</bind>
</comp>

<comp id="586" class="1005" name="j_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="593" class="1005" name="k_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="1"/>
<pin id="595" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_9_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="1"/>
<pin id="601" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_2_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="2"/>
<pin id="606" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_3_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="2"/>
<pin id="611" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_4_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2"/>
<pin id="616" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="U_0_read_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="2"/>
<pin id="621" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="U_0_read "/>
</bind>
</comp>

<comp id="624" class="1005" name="U_1_read_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2"/>
<pin id="626" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="U_1_read "/>
</bind>
</comp>

<comp id="629" class="1005" name="U_2_read_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2"/>
<pin id="631" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="U_2_read "/>
</bind>
</comp>

<comp id="634" class="1005" name="U_3_read_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="2"/>
<pin id="636" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="U_3_read "/>
</bind>
</comp>

<comp id="642" class="1005" name="A_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="1"/>
<pin id="644" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="trunc_ln53_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="1"/>
<pin id="652" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="655" class="1005" name="select_ln56_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="1"/>
<pin id="657" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56 "/>
</bind>
</comp>

<comp id="660" class="1005" name="U_013_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_013_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="U_014_read_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_014_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="U_116_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_116_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="U_117_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_117_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="U_219_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_219_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="U_220_read_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_220_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="U_322_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_322_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="U_323_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_323_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln56_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="0"/>
<pin id="705" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="mul_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="723" class="1005" name="sum_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="A_load_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="68" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="104" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="104" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="104" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="104" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="104" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="104" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="104" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="104" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="104" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="104" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="104" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="104" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="0" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="70" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="86" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="365"><net_src comp="349" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="361" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="368"><net_src comp="361" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="369"><net_src comp="361" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="373"><net_src comp="361" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="375"><net_src comp="361" pin="2"/><net_sink comp="305" pin=2"/></net>

<net id="376"><net_src comp="361" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="377"><net_src comp="361" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="378"><net_src comp="349" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="386"><net_src comp="110" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="110" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="164" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="158" pin="2"/><net_sink comp="395" pin=3"/></net>

<net id="407"><net_src comp="152" pin="2"/><net_sink comp="395" pin=4"/></net>

<net id="408"><net_src comp="110" pin="2"/><net_sink comp="395" pin=5"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="66" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="146" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="140" pin="2"/><net_sink comp="409" pin=3"/></net>

<net id="421"><net_src comp="134" pin="2"/><net_sink comp="409" pin=4"/></net>

<net id="422"><net_src comp="110" pin="2"/><net_sink comp="409" pin=5"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="128" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="122" pin="2"/><net_sink comp="423" pin=3"/></net>

<net id="435"><net_src comp="116" pin="2"/><net_sink comp="423" pin=4"/></net>

<net id="436"><net_src comp="110" pin="2"/><net_sink comp="423" pin=5"/></net>

<net id="441"><net_src comp="383" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="463"><net_src comp="442" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="72" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="442" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="62" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="84" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="342" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="342" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="84" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="503"><net_src comp="94" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="505"><net_src comp="84" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="506"><net_src comp="96" pin="0"/><net_sink comp="492" pin=5"/></net>

<net id="507"><net_src comp="66" pin="0"/><net_sink comp="492" pin=7"/></net>

<net id="508"><net_src comp="342" pin="4"/><net_sink comp="492" pin=8"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="509" pin=4"/></net>

<net id="519"><net_src comp="342" pin="4"/><net_sink comp="509" pin=5"/></net>

<net id="528"><net_src comp="64" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="66" pin="0"/><net_sink comp="520" pin=4"/></net>

<net id="530"><net_src comp="342" pin="4"/><net_sink comp="520" pin=5"/></net>

<net id="539"><net_src comp="64" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="66" pin="0"/><net_sink comp="531" pin=4"/></net>

<net id="541"><net_src comp="342" pin="4"/><net_sink comp="531" pin=5"/></net>

<net id="550"><net_src comp="64" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="66" pin="0"/><net_sink comp="542" pin=4"/></net>

<net id="552"><net_src comp="342" pin="4"/><net_sink comp="542" pin=5"/></net>

<net id="566"><net_src comp="98" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="567"><net_src comp="62" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="568"><net_src comp="509" pin="6"/><net_sink comp="553" pin=2"/></net>

<net id="569"><net_src comp="84" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="570"><net_src comp="520" pin="6"/><net_sink comp="553" pin=4"/></net>

<net id="571"><net_src comp="96" pin="0"/><net_sink comp="553" pin=5"/></net>

<net id="572"><net_src comp="531" pin="6"/><net_sink comp="553" pin=6"/></net>

<net id="573"><net_src comp="100" pin="0"/><net_sink comp="553" pin=7"/></net>

<net id="574"><net_src comp="542" pin="6"/><net_sink comp="553" pin=8"/></net>

<net id="575"><net_src comp="66" pin="0"/><net_sink comp="553" pin=9"/></net>

<net id="580"><net_src comp="90" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="106" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="596"><net_src comp="110" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="602"><net_src comp="387" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="607"><net_src comp="395" pin="6"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="612"><net_src comp="409" pin="6"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="492" pin=4"/></net>

<net id="617"><net_src comp="423" pin="6"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="492" pin=6"/></net>

<net id="622"><net_src comp="170" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="627"><net_src comp="176" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="632"><net_src comp="182" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="637"><net_src comp="188" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="645"><net_src comp="326" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="653"><net_src comp="465" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="553" pin=10"/></net>

<net id="658"><net_src comp="474" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="663"><net_src comp="194" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="668"><net_src comp="200" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="509" pin=3"/></net>

<net id="673"><net_src comp="206" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="678"><net_src comp="212" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="520" pin=3"/></net>

<net id="683"><net_src comp="218" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="688"><net_src comp="224" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="531" pin=3"/></net>

<net id="693"><net_src comp="230" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="698"><net_src comp="236" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="542" pin=3"/></net>

<net id="706"><net_src comp="486" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="711"><net_src comp="492" pin="9"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="716"><net_src comp="553" pin="11"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="721"><net_src comp="379" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="726"><net_src comp="361" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="731"><net_src comp="333" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="361" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: U_013 | {18 }
	Port: U_014 | {18 }
	Port: U_015 | {18 }
	Port: U_116 | {18 }
	Port: U_117 | {18 }
	Port: U_118 | {18 }
	Port: U_219 | {18 }
	Port: U_220 | {18 }
	Port: U_221 | {18 }
	Port: U_322 | {18 }
	Port: U_323 | {18 }
	Port: U_324 | {18 }
 - Input state : 
	Port: process_U_row : A | {3 13 }
	Port: process_U_row : p_read | {1 }
	Port: process_U_row : p_read1 | {1 }
	Port: process_U_row : p_read2 | {1 }
	Port: process_U_row : p_read3 | {1 }
	Port: process_U_row : p_read4 | {1 }
	Port: process_U_row : p_read5 | {1 }
	Port: process_U_row : p_read6 | {1 }
	Port: process_U_row : p_read7 | {1 }
	Port: process_U_row : p_read8 | {1 }
	Port: process_U_row : U_0 | {1 }
	Port: process_U_row : U_013 | {2 }
	Port: process_U_row : U_014 | {2 }
	Port: process_U_row : U_1 | {1 }
	Port: process_U_row : U_116 | {2 }
	Port: process_U_row : U_117 | {2 }
	Port: process_U_row : U_2 | {1 }
	Port: process_U_row : U_219 | {2 }
	Port: process_U_row : U_220 | {2 }
	Port: process_U_row : U_3 | {1 }
	Port: process_U_row : U_322 | {2 }
	Port: process_U_row : U_323 | {2 }
	Port: process_U_row : k | {1 }
  - Chain level:
	State 1
		store_ln53 : 1
	State 2
		trunc_ln60 : 1
		add_ln60 : 2
		zext_ln60 : 3
		A_addr : 4
		icmp_ln53 : 1
		br_ln53 : 2
		trunc_ln53 : 1
		select_ln56 : 1
	State 3
		icmp_ln56_1 : 1
		add_ln56 : 1
		br_ln56 : 2
		tmp : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
		tmp_1 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln60 : 1
		store_ln53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_361       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_379       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_2_fu_395      |    0    |    0    |    20   |
|          |       tmp_3_fu_409      |    0    |    0    |    20   |
|          |       tmp_4_fu_423      |    0    |    0    |    20   |
|    mux   |       tmp_5_fu_509      |    0    |    0    |    20   |
|          |       tmp_6_fu_520      |    0    |    0    |    20   |
|          |       tmp_7_fu_531      |    0    |    0    |    20   |
|          |       tmp_8_fu_542      |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln60_fu_449     |    0    |    0    |    13   |
|    add   |     add_ln56_fu_486     |    0    |    0    |    10   |
|          |     add_ln53_fu_576     |    0    |    0    |    71   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln53_fu_459    |    0    |    0    |    71   |
|   icmp   |     icmp_ln56_fu_469    |    0    |    0    |    10   |
|          |    icmp_ln56_1_fu_481   |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
| sparsemux|        tmp_fu_492       |    0    |    0    |    14   |
|          |       tmp_1_fu_553      |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln56_fu_474   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    k_read_read_fu_110   |    0    |    0    |    0    |
|          |   p_read_1_read_fu_116  |    0    |    0    |    0    |
|          |   p_read_2_read_fu_122  |    0    |    0    |    0    |
|          |   p_read_3_read_fu_128  |    0    |    0    |    0    |
|          |   p_read_4_read_fu_134  |    0    |    0    |    0    |
|          |   p_read_5_read_fu_140  |    0    |    0    |    0    |
|          |   p_read_6_read_fu_146  |    0    |    0    |    0    |
|          |   p_read_7_read_fu_152  |    0    |    0    |    0    |
|          |   p_read_8_read_fu_158  |    0    |    0    |    0    |
|          |   p_read_9_read_fu_164  |    0    |    0    |    0    |
|   read   |   U_0_read_read_fu_170  |    0    |    0    |    0    |
|          |   U_1_read_read_fu_176  |    0    |    0    |    0    |
|          |   U_2_read_read_fu_182  |    0    |    0    |    0    |
|          |   U_3_read_read_fu_188  |    0    |    0    |    0    |
|          |  U_013_read_read_fu_194 |    0    |    0    |    0    |
|          |  U_014_read_read_fu_200 |    0    |    0    |    0    |
|          |  U_116_read_read_fu_206 |    0    |    0    |    0    |
|          |  U_117_read_read_fu_212 |    0    |    0    |    0    |
|          |  U_219_read_read_fu_218 |    0    |    0    |    0    |
|          |  U_220_read_read_fu_224 |    0    |    0    |    0    |
|          |  U_322_read_read_fu_230 |    0    |    0    |    0    |
|          |  U_323_read_read_fu_236 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln60_write_fu_242 |    0    |    0    |    0    |
|          | write_ln60_write_fu_249 |    0    |    0    |    0    |
|          | write_ln60_write_fu_256 |    0    |    0    |    0    |
|          | write_ln60_write_fu_263 |    0    |    0    |    0    |
|          | write_ln60_write_fu_270 |    0    |    0    |    0    |
|   write  | write_ln60_write_fu_277 |    0    |    0    |    0    |
|          | write_ln60_write_fu_284 |    0    |    0    |    0    |
|          | write_ln60_write_fu_291 |    0    |    0    |    0    |
|          | write_ln60_write_fu_298 |    0    |    0    |    0    |
|          | write_ln60_write_fu_305 |    0    |    0    |    0    |
|          | write_ln60_write_fu_312 |    0    |    0    |    0    |
|          | write_ln60_write_fu_319 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |      idxprom_fu_383     |    0    |    0    |    0    |
|          |     zext_ln60_fu_454    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_9_fu_387      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln60_fu_445    |    0    |    0    |    0    |
|          |    trunc_ln53_fu_465    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   348   |   1072  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   A_addr_reg_642  |    4   |
|   A_load_reg_728  |   32   |
| U_013_read_reg_660|   32   |
| U_014_read_reg_665|   32   |
|  U_0_read_reg_619 |   32   |
| U_116_read_reg_670|   32   |
| U_117_read_reg_675|   32   |
|  U_1_read_reg_624 |   32   |
| U_219_read_reg_680|   32   |
| U_220_read_reg_685|   32   |
|  U_2_read_reg_629 |   32   |
| U_322_read_reg_690|   32   |
| U_323_read_reg_695|   32   |
|  U_3_read_reg_634 |   32   |
|  add_ln56_reg_703 |    2   |
|     j_reg_586     |   64   |
|   k_read_reg_593  |    2   |
|    mul_reg_718    |   32   |
|     p_reg_338     |    2   |
|select_ln56_reg_655|    2   |
|   sum_1_reg_723   |   32   |
|    sum_reg_349    |   32   |
|   tmp_1_reg_713   |   32   |
|   tmp_2_reg_604   |   32   |
|   tmp_3_reg_609   |   32   |
|   tmp_4_reg_614   |   32   |
|   tmp_9_reg_599   |    4   |
|    tmp_reg_708    |   32   |
| trunc_ln53_reg_650|    2   |
+-------------------+--------+
|       Total       |   754  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| sum_reg_349 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_361 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_361 |  p1  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   192  ||  4.764  ||    27   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1072  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   754  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  1102  |  1099  |
+-----------+--------+--------+--------+--------+
