------------------------------------------------
--4 Bit register with reset
------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity statereg_4 is
   port(
      clk, reset : in std_logic;
      D : in std_logic_vector (3 downto 0);
      Q : out std_logic_vector (3 downto 0)
   );
end entity statereg_4;

architecture behav of statereg_4 is

   signal stored_data : std_logic_vector (3 downto 0) := (others => '0');

begin
   Q <= stored_data;

   reset_prc : process(reset)
   begin
      if(reset = '1') then
         stored_data <= (others => '0');
      end if;
   end process;

   storage : process(clk)
   begin
      if(clk'event and clk = '1' and reset = '0') then
         stored_data <= "1111";
      end if;
   end process;

end architecture behav;
