
---------- Begin Simulation Statistics ----------
final_tick                                33259141500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192661                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492092                       # Number of bytes of host memory used
host_op_rate                                   362743                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    98.02                       # Real time elapsed on the host
host_tick_rate                              339309933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18884642                       # Number of instructions simulated
sim_ops                                      35556078                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033259                       # Number of seconds simulated
sim_ticks                                 33259141500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              286                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    286                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.651828                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5693374                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461221                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35042                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493545                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          537                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       26008541                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.150335                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5359242                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          614                       # TLB misses on write requests
system.cpu0.numCycles                        66518283                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40509742                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     79                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    8884642                       # Number of instructions committed
system.cpu1.committedOps                     14578536                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.486884                       # CPI: cycles per instruction
system.cpu1.discardedOps                      4626073                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1333491                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2667                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     588037                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           92                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       37195390                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.133567                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4265780                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          274                       # TLB misses on write requests
system.cpu1.numCycles                        66518283                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              10510      0.07%      0.07% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               12515753     85.85%     85.92% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     85.97% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1585      0.01%     85.98% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.96%     86.93% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     86.93% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     86.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     86.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     86.93% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     86.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     86.93% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     86.93% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     86.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     86.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     86.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     86.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     86.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.12%     87.09% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.09% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.09% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.09% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.09% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.09% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.09% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.20%     87.29% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.29% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.29% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.24%     87.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.34%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.86% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1128515      7.74%     95.60% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               514955      3.53%     99.13% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.55%     99.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.31%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14578536                       # Class of committed instruction
system.cpu1.tickCycles                       29322893                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       285437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        571898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1853170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3399                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3706405                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3399                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             261036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       114075                       # Transaction distribution
system.membus.trans_dist::CleanEvict           171362                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25425                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        261036                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       858359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       858359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 858359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25634304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25634304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25634304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286461                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1128338500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1517165250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215751                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215751                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215751                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215751                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1143332                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1143332                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1143332                       # number of overall misses
system.cpu0.icache.overall_misses::total      1143332                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  15617286000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  15617286000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  15617286000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  15617286000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5359083                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5359083                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5359083                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5359083                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213345                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213345                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213345                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213345                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13659.449749                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13659.449749                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13659.449749                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13659.449749                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1143315                       # number of writebacks
system.cpu0.icache.writebacks::total          1143315                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1143332                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1143332                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1143332                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1143332                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  14473955000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  14473955000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  14473955000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  14473955000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213345                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213345                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213345                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213345                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12659.450623                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12659.450623                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12659.450623                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12659.450623                       # average overall mshr miss latency
system.cpu0.icache.replacements               1143315                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215751                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215751                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1143332                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1143332                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  15617286000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  15617286000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5359083                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5359083                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213345                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213345                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13659.449749                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13659.449749                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1143332                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1143332                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  14473955000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  14473955000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213345                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213345                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12659.450623                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12659.450623                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999562                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5359082                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1143331                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.687253                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999562                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44015995                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44015995                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327699                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327699                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328639                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328639                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       461979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        461979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463093                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463093                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   9780603998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9780603998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   9780603998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9780603998                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789678                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789678                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791732                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791732                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121905                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121905                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122132                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122132                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21171.100847                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21171.100847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21120.172402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21120.172402                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       201527                       # number of writebacks
system.cpu0.dcache.writebacks::total           201527                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76208                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76208                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76208                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76208                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385771                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385771                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386809                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386809                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7338095500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7338095500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7366406000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7366406000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101795                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101795                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102014                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19021.895114                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19021.895114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19044.039823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19044.039823                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386793                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074989                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074989                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297588                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297588                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5463368500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5463368500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18358.833353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18358.833353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12909                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12909                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284679                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284679                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   4915336000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4915336000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119987                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119987                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17266.240221                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17266.240221                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164391                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164391                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4317235498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4317235498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26261.994258                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26261.994258                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63299                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63299                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2422759500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2422759500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071337                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071337                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23965.887508                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23965.887508                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          940                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          940                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1114                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1114                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.542356                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.542356                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     28310500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     28310500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 27274.084778                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 27274.084778                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999589                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715448                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386809                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.605381                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999589                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30720665                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30720665                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4193484                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4193484                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4193484                       # number of overall hits
system.cpu1.icache.overall_hits::total        4193484                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72232                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72232                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72232                       # number of overall misses
system.cpu1.icache.overall_misses::total        72232                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1604866500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1604866500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1604866500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1604866500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4265716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4265716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4265716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4265716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.016933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.016933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22218.220456                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22218.220456                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22218.220456                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22218.220456                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        72216                       # number of writebacks
system.cpu1.icache.writebacks::total            72216                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        72232                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        72232                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        72232                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        72232                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1532634500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1532634500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1532634500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1532634500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.016933                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.016933                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.016933                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.016933                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21218.220456                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21218.220456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21218.220456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21218.220456                       # average overall mshr miss latency
system.cpu1.icache.replacements                 72216                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4193484                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4193484                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72232                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72232                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1604866500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1604866500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4265716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4265716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.016933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22218.220456                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22218.220456                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        72232                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        72232                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1532634500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1532634500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.016933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.016933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21218.220456                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21218.220456                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999552                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4265716                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            72232                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            59.055765                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999552                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         34197960                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        34197960                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1626538                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1626538                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1626595                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1626595                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       260902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        260902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       260959                       # number of overall misses
system.cpu1.dcache.overall_misses::total       260959                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  19550535000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19550535000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  19550535000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19550535000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1887440                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1887440                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1887554                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1887554                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138252                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74934.400656                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74934.400656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74918.033101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74918.033101                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       107929                       # number of writebacks
system.cpu1.dcache.writebacks::total           107929                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10097                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       250805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       250805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       250862                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       250862                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  18664126000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18664126000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  18666573500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18666573500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.132881                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.132881                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.132903                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.132903                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74416.881641                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74416.881641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74409.729254                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74409.729254                       # average overall mshr miss latency
system.cpu1.dcache.replacements                250846                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1086426                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1086426                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       240602                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       240602                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  18212114500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18212114500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1327028                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1327028                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.181309                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.181309                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75693.944772                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75693.944772                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       239137                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       239137                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17899669000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17899669000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.180205                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.180205                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74851.106270                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74851.106270                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       540112                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        540112                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20300                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20300                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1338420500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1338420500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       560412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       560412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.036223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.036223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65932.044335                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65932.044335                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    764457000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    764457000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.020820                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020820                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65517.398012                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65517.398012                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      2447500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2447500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 42938.596491                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 42938.596491                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999576                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1877457                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           250862                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.484023                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999576                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15351294                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15351294                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1135958                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              352003                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               14920                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1566774                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1135958                       # number of overall hits
system.l2.overall_hits::.cpu0.data             352003                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63893                       # number of overall hits
system.l2.overall_hits::.cpu1.data              14920                       # number of overall hits
system.l2.overall_hits::total                 1566774                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             34806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            235942                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286461                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7374                       # number of overall misses
system.l2.overall_misses::.cpu0.data            34806                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8339                       # number of overall misses
system.l2.overall_misses::.cpu1.data           235942                       # number of overall misses
system.l2.overall_misses::total                286461                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    611249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3021763500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    680653000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18114082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22427747500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    611249000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3021763500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    680653000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18114082000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22427747500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1143332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386809                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           72232                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          250862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1853235                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1143332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386809                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          72232                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         250862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1853235                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.089982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.115447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.940525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.154573                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.089982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.115447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.940525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.154573                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82892.459995                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86817.315980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81622.856458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76773.452798                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78292.498804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82892.459995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86817.315980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81622.856458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76773.452798                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78292.498804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              114075                       # number of writebacks
system.l2.writebacks::total                    114075                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         7374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        34806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       235942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        34806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       235942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286461                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    537509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2673703500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    597263000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  15754662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19563137500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    537509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2673703500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    597263000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  15754662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19563137500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.115447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.940525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.154573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.115447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.940525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.154573                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72892.459995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76817.315980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71622.856458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66773.452798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68292.498804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72892.459995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76817.315980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71622.856458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66773.452798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68292.498804                       # average overall mshr miss latency
system.l2.replacements                         287494                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       309456                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           309456                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       309456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       309456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1215531                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1215531                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1215531                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1215531                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1342                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1342                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            85050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87366                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25425                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1348866000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    720359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2069225000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.158945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.801508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.225417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83921.234368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77027.266895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81385.447394                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1188136000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    626839000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1814975000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.158945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.801508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.225417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73921.234368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67027.266895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71385.447394                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1135958                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1199851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    611249000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    680653000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1291902000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1143332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        72232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1215564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.115447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82892.459995                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81622.856458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82218.672437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7374                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    537509000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    597263000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1134772000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.115447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72892.459995                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71622.856458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72218.672437                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       266953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            279557                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        18733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       226590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          245323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1672897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17393723000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19066620500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       239194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        524880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.065572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.947306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.467389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89302.167298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76762.977183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77720.476678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        18733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       226590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       245323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1485567500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15127823000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16613390500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.065572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.947306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.467389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79302.167298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66762.977183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67720.476678                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.886660                       # Cycle average of tags in use
system.l2.tags.total_refs                     3705063                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    288518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.841705                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      52.968262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      323.595567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      518.023458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.586439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      123.712935                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.316011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.505882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29939758                       # Number of tag accesses
system.l2.tags.data_accesses                 29939758                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        471936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2227584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        533696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      15100288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18333504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       471936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       533696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1005632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7300800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7300800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          34806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         235942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       114075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             114075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14189663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         66976593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16046596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        454019175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             551232027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14189663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16046596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30236259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219512581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219512581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219512581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14189663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        66976593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16046596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       454019175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770744609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    113459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     34616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    232398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001282703250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6906                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6906                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              679086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106685                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114075                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3734                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   616                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             56256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            21603                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2507544250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1413635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7808675500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8869.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27619.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236108                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  100864                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286461                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114075                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  262529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        59192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    428.331396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.420364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.423550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22271     37.63%     37.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8948     15.12%     52.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3487      5.89%     58.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2741      4.63%     63.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1770      2.99%     66.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1583      2.67%     68.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1296      2.19%     71.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1247      2.11%     73.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15849     26.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        59192                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.922966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.997824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    112.561511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6588     95.40%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          134      1.94%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           75      1.09%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           35      0.51%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           24      0.35%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           11      0.16%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           10      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            7      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6906                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.426006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.406253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5351     77.48%     77.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              287      4.16%     81.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1157     16.75%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              103      1.49%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6906                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18094528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  238976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7260032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18333504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7300800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       544.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    551.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33259035500                       # Total gap between requests
system.mem_ctrls.avgGap                      83036.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       471936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2215424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       533696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     14873472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7260032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14189662.712731175125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 66610979.721169292927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16046595.790814384818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 447199516.559980988503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218286812.965391784906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        34806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       235942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    234870250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1239568750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    255405500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6078831000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 806174526750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31851.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35613.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30627.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25764.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7067057.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            236205480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            125542395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1166933040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          345783240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2625127440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12572031720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2184536640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19256159955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.973452                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5533374000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1110460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26615307500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            186432540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             99091245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           851737740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          246363120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2625127440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11555846550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3040271520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18604870155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.391172                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7765300750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1110460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24383380750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1740443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       423531                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1215531                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          501602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           112791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          112791                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1215564                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       524880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3429978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       216680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       752570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5559639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146345344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37653504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9244672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     22962624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              216206144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          287494                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7300800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2140729                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039815                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2137330     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3399      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2140729                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3378189500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         378976622                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         108498194                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580303318                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1715045901                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33259141500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
