--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/hp/Desktop/harsh12140750/first_q6/iseconfig/filter.filter -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml alu_code.twx alu_code.ncd -o alu_code.twr
alu_code.pcf -ucf harsh.ucf

Design file:              alu_code.ncd
Physical constraint file: alu_code.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
a<0>        |    1.540(R)|      SLOW  |    0.282(R)|      SLOW  |clk_BUFGP         |   0.000|
a<1>        |    1.216(R)|      SLOW  |    0.323(R)|      SLOW  |clk_BUFGP         |   0.000|
a<2>        |    1.053(R)|      SLOW  |    0.288(R)|      SLOW  |clk_BUFGP         |   0.000|
a<3>        |    0.961(R)|      SLOW  |    0.364(R)|      SLOW  |clk_BUFGP         |   0.000|
b<0>        |    1.924(R)|      SLOW  |   -0.551(R)|      SLOW  |clk_BUFGP         |   0.000|
b<1>        |    1.394(R)|      SLOW  |   -0.030(R)|      SLOW  |clk_BUFGP         |   0.000|
b<2>        |    1.105(R)|      SLOW  |    0.378(R)|      SLOW  |clk_BUFGP         |   0.000|
b<3>        |    1.300(R)|      SLOW  |    0.177(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
d1          |        14.212(R)|      SLOW  |         6.267(R)|      FAST  |clk_BUFGP         |   0.000|
du<0>       |        14.763(R)|      SLOW  |         5.359(R)|      FAST  |clk_BUFGP         |   0.000|
du<1>       |        14.448(R)|      SLOW  |         5.532(R)|      FAST  |clk_BUFGP         |   0.000|
du<2>       |        14.902(R)|      SLOW  |         5.414(R)|      FAST  |clk_BUFGP         |   0.000|
du<3>       |        14.751(R)|      SLOW  |         5.372(R)|      FAST  |clk_BUFGP         |   0.000|
du<4>       |        14.295(R)|      SLOW  |         5.586(R)|      FAST  |clk_BUFGP         |   0.000|
du<5>       |        14.829(R)|      SLOW  |         5.432(R)|      FAST  |clk_BUFGP         |   0.000|
du<6>       |        14.414(R)|      SLOW  |         5.498(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
f<0>           |d0             |    9.875|
f<0>           |d1             |   10.496|
f<0>           |du<0>          |   10.590|
f<0>           |du<1>          |   10.677|
f<0>           |du<2>          |   10.729|
f<0>           |du<3>          |   10.578|
f<0>           |du<4>          |   10.326|
f<0>           |du<5>          |   10.656|
f<0>           |du<6>          |   10.643|
f<1>           |d0             |    8.934|
f<1>           |d1             |    9.990|
f<1>           |du<0>          |   10.432|
f<1>           |du<1>          |   10.610|
f<1>           |du<2>          |   10.571|
f<1>           |du<3>          |   10.374|
f<1>           |du<4>          |   10.259|
f<1>           |du<5>          |   10.452|
f<1>           |du<6>          |   10.576|
f<2>           |d0             |    9.103|
f<2>           |d1             |    9.969|
f<2>           |du<0>          |   10.695|
f<2>           |du<1>          |   10.691|
f<2>           |du<2>          |   10.834|
f<2>           |du<3>          |   10.683|
f<2>           |du<4>          |   10.340|
f<2>           |du<5>          |   10.761|
f<2>           |du<6>          |   10.657|
f<3>           |d0             |    9.410|
f<3>           |d1             |    9.368|
f<3>           |du<0>          |    9.589|
f<3>           |du<1>          |    9.567|
f<3>           |du<2>          |    9.728|
f<3>           |du<3>          |    9.462|
f<3>           |du<4>          |    9.153|
f<3>           |du<5>          |    9.540|
f<3>           |du<6>          |    9.533|
---------------+---------------+---------+


Analysis completed Wed Jun 15 09:25:13 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



