# ##############################################################################
# Target Board:  ROACH v1.0
# Family:	     virtex5
# Device:	     xc5vlx110t
# Package:	     ff1136
# Speed Grade:	 -1
# Processor:     None
# System clock frequency: 100.000000 MHz
# ##############################################################################


PARAMETER VERSION = 2.1.0

# Clock Ports
PORT sys_clk_n   = sys_clk_n,   DIR = I, SIGIS = CLK
PORT sys_clk_p   = sys_clk_p,   DIR = I, SIGIS = CLK
PORT dly_clk_n   = dly_clk_n,   DIR = I, SIGIS = CLK
PORT dly_clk_p   = dly_clk_p,   DIR = I, SIGIS = CLK
PORT aux0_clk_n  = aux0_clk_n,  DIR = I, SIGIS = CLK
PORT aux0_clk_p  = aux0_clk_p,  DIR = I, SIGIS = CLK
PORT aux1_clk_n  = aux1_clk_n,  DIR = I, SIGIS = CLK
PORT aux1_clk_p  = aux1_clk_p,  DIR = I, SIGIS = CLK

# EPB Ports
PORT epb_clk_in  = epb_clk_in,  DIR = I
PORT epb_data    = epb_data,    DIR = IO, VEC = [15:0]
PORT epb_addr    = epb_addr,    DIR = I,  VEC = [22:0]
PORT epb_addr_gp = epb_addr_gp, DIR = I,  VEC =  [5:0]
PORT epb_cs_n    = epb_cs_n,    DIR = I
PORT epb_be_n    = epb_be_n,    DIR = I,  VEC =  [1:0]
PORT epb_r_w_n   = epb_r_w_n,   DIR = I
PORT epb_oe_n    = epb_oe_n,    DIR = I
PORT epb_rdy     = epb_rdy,     DIR = O

PORT ppc_irq_n   = ppc_irq_n,   DIR = O


PORT adc0_adc3wire_clk = adc0_adc3wire_clk, DIR = O
PORT adc0_adc3wire_data = adc0_adc3wire_data, DIR = O
PORT adc0_adc3wire_strobe = adc0_adc3wire_strobe, DIR = O
PORT adc0_modepin = adc0_modepin, DIR = O

BEGIN roach_infrastructure
  PARAMETER INSTANCE = infrastructure_inst
  PARAMETER HW_VER   = 1.00.a
  PORT sys_clk_n     = sys_clk_n
  PORT sys_clk_p     = sys_clk_p
  PORT dly_clk_n     = dly_clk_n
  PORT dly_clk_p     = dly_clk_p
  PORT aux0_clk_n    = aux0_clk_n
  PORT aux0_clk_p    = aux0_clk_p
  PORT aux1_clk_n    = aux1_clk_n
  PORT aux1_clk_p    = aux1_clk_p
  PORT epb_clk_in    = epb_clk_in
  PORT sys_clk       = sys_clk
  PORT sys_clk90     = sys_clk90
  PORT sys_clk180    = sys_clk180
  PORT sys_clk270    = sys_clk270
  PORT sys_clk_lock  = sys_clk_lock
  PORT sys_clk2x     = sys_clk2x
  PORT sys_clk2x90   = sys_clk2x90
  PORT sys_clk2x180  = sys_clk2x180
  PORT sys_clk2x270  = sys_clk2x270
  PORT dly_clk       = dly_clk
  PORT aux0_clk      = aux0_clk
  PORT aux0_clk90    = aux0_clk90
  PORT aux0_clk180   = aux0_clk180
  PORT aux0_clk270   = aux0_clk270
  PORT aux1_clk      = aux1_clk
  PORT aux1_clk90    = aux1_clk90
  PORT aux1_clk180   = aux1_clk180
  PORT aux1_clk270   = aux1_clk270
  PORT aux0_clk2x    = aux0_clk2x
  PORT aux0_clk2x90  = aux0_clk2x90
  PORT aux0_clk2x180 = aux0_clk2x180
  PORT aux0_clk2x270 = aux0_clk2x270
  PORT epb_clk       = epb_clk
  PORT idelay_rst    = sys_reset
  PORT idelay_rdy    = idelay_rdy
END

BEGIN reset_block
  PARAMETER INSTANCE = reset_block_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER DELAY    = 10
  PARAMETER WIDTH    = 50
  PORT clk           = epb_clk
  PORT async_reset_i = 0b0
  PORT reset_i       = 0b0
  PORT reset_o       = sys_reset
END

BEGIN opb_v20
  PARAMETER INSTANCE = opb0
  PARAMETER HW_VER = 1.10.c
  PARAMETER C_EXT_RESET_HIGH = 1
  PARAMETER C_REG_GRANTS = 0
  PORT SYS_Rst = 0b0
  PORT OPB_Clk = epb_clk
END

BEGIN epb_opb_bridge
  PARAMETER INSTANCE = epb_opb_bridge_inst
  PARAMETER HW_VER   = 1.00.a
  BUS_INTERFACE MOPB = opb0
  PORT OPB_Clk       = epb_clk
  PORT sys_reset     = 0b0
  PORT epb_data_oe_n = epb_data_oe_n
  PORT epb_cs_n      = epb_cs_n_int
  PORT epb_oe_n      = epb_oe_n_int
  PORT epb_r_w_n     = epb_r_w_n_int
  PORT epb_be_n      = epb_be_n_int
  PORT epb_addr      = epb_addr_int
  PORT epb_addr_gp   = epb_addr_gp_int
  PORT epb_data_i    = epb_data_i
  PORT epb_data_o    = epb_data_o
  PORT epb_rdy       = epb_rdy
END

BEGIN epb_infrastructure
  PARAMETER INSTANCE   = epb_infrastructure_inst
  PARAMETER HW_VER     = 1.00.a

  PORT epb_data_buf    = epb_data
  PORT epb_data_oe_n_i = epb_data_oe_n
  PORT epb_data_out_i  = epb_data_o
  PORT epb_data_in_o   = epb_data_i
  PORT epb_oe_n_buf    = epb_oe_n
  PORT epb_oe_n        = epb_oe_n_int
  PORT epb_cs_n_buf    = epb_cs_n
  PORT epb_cs_n        = epb_cs_n_int
  PORT epb_be_n_buf    = epb_be_n
  PORT epb_be_n        = epb_be_n_int
  PORT epb_r_w_n_buf   = epb_r_w_n
  PORT epb_r_w_n       = epb_r_w_n_int
  PORT epb_addr_buf    = epb_addr
  PORT epb_addr        = epb_addr_int
  PORT epb_addr_gp_buf = epb_addr_gp
  PORT epb_addr_gp     = epb_addr_gp_int
END

BEGIN sys_block
  PARAMETER INSTANCE = sys_block_inst
  PARAMETER HW_VER = 1.00.a

  PARAMETER BOARD_ID     = 0xB00B
  PARAMETER REV_MAJOR    = 0x1
  PARAMETER REV_MINOR    = 0x0
  PARAMETER REV_RCS      = 0x0
  PARAMETER RCS_UPTODATE = 0x0

  PARAMETER C_BASEADDR   = 0x00000000
  PARAMETER C_HIGHADDR   = 0x0000FFFF
  BUS_INTERFACE SOPB = opb0

  PORT OPB_Clk    = epb_clk
  PORT soft_reset = soft_reset
  PORT irq_n      = ppc_irq_n
  PORT app_irq    = 0x0000

  PORT fab_clk    = adc0_clk
END

BEGIN opb_adccontroller
 PARAMETER INSTANCE     = opb_adccontroller_0
 PARAMETER HW_VER       = 1.00.a
 PARAMETER C_BASEADDR   = 0x00020000
 PARAMETER C_HIGHADDR   = 0x0002ffff
 PARAMETER AUTOCONFIG_0 = 1
 PARAMETER AUTOCONFIG_1 = 1
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT adc0_adc3wire_clk = adc0_adc3wire_clk
 PORT adc0_adc3wire_data = adc0_adc3wire_data
 PORT adc0_adc3wire_strobe = adc0_adc3wire_strobe
 PORT adc0_modepin = adc0_modepin
 PORT adc0_ddrb = adc0_ddrb
 PORT adc0_dcm_reset = adc0_dcm_reset
 PORT adc0_psclk = adc0_psclk
 PORT adc0_psen = adc0_psen
 PORT adc0_psincdec = adc0_psincdec
 PORT adc0_psdone = adc0_psdone
 PORT adc0_clk = adc0_clk
END

##############################################
# User XSG IP core                           #
##############################################

BEGIN one_adc_only
 PARAMETER INSTANCE = one_adc_only_XSG_core_config
 PARAMETER HW_VER = 1.00.a
 PORT clk = adc0_clk
 PORT one_adc_only_adc_3ghz_user_data_valid = one_adc_only_adc_3ghz_user_data_valid
 PORT one_adc_only_adc_3ghz_user_datai0 = one_adc_only_adc_3ghz_user_datai0
 PORT one_adc_only_adc_3ghz_user_datai1 = one_adc_only_adc_3ghz_user_datai1
 PORT one_adc_only_adc_3ghz_user_datai2 = one_adc_only_adc_3ghz_user_datai2
 PORT one_adc_only_adc_3ghz_user_datai3 = one_adc_only_adc_3ghz_user_datai3
 PORT one_adc_only_adc_3ghz_user_dataq0 = one_adc_only_adc_3ghz_user_dataq0
 PORT one_adc_only_adc_3ghz_user_dataq1 = one_adc_only_adc_3ghz_user_dataq1
 PORT one_adc_only_adc_3ghz_user_dataq2 = one_adc_only_adc_3ghz_user_dataq2
 PORT one_adc_only_adc_3ghz_user_dataq3 = one_adc_only_adc_3ghz_user_dataq3
 PORT one_adc_only_adc_3ghz_user_outofrange = one_adc_only_adc_3ghz_user_outofrange
 PORT one_adc_only_adc_3ghz_user_sync = one_adc_only_adc_3ghz_user_sync
END

############################
# Simulink interfaces      #
############################

# one_adc_only/XSG core config

# one_adc_only/adc_3ghz
BEGIN interleaved_adc_interface
 PARAMETER INSTANCE = one_adc_only_adc_3ghz
 PARAMETER HW_VER = 1.01.a
 PORT adc0_user_data_valid = one_adc_only_adc_3ghz_user_data_valid
 PORT adc0_user_datai0 = one_adc_only_adc_3ghz_user_datai0
 PORT adc0_user_datai1 = one_adc_only_adc_3ghz_user_datai1
 PORT adc0_user_datai2 = one_adc_only_adc_3ghz_user_datai2
 PORT adc0_user_datai3 = one_adc_only_adc_3ghz_user_datai3
 PORT adc0_user_dataq0 = one_adc_only_adc_3ghz_user_dataq0
 PORT adc0_user_dataq1 = one_adc_only_adc_3ghz_user_dataq1
 PORT adc0_user_dataq2 = one_adc_only_adc_3ghz_user_dataq2
 PORT adc0_user_dataq3 = one_adc_only_adc_3ghz_user_dataq3
 PORT adc0_user_outofrange = one_adc_only_adc_3ghz_user_outofrange
 PORT adc0_user_sync = one_adc_only_adc_3ghz_user_sync
 PORT adc0_clk_p = adc0clk_p
 PORT adc0_clk_n = adc0clk_n
 PORT adc0_sync_p = adc0sync_p
 PORT adc0_sync_n = adc0sync_n
 PORT adc0_outofrange_p = adc0outofrange_p
 PORT adc0_outofrange_n = adc0outofrange_n
 PORT adc0_dataeveni_p = adc0dataeveni_p
 PORT adc0_dataeveni_n = adc0dataeveni_n
 PORT adc0_dataoddi_p = adc0dataoddi_p
 PORT adc0_dataoddi_n = adc0dataoddi_n
 PORT adc0_dataevenq_p = adc0dataevenq_p
 PORT adc0_dataevenq_n = adc0dataevenq_n
 PORT adc0_dataoddq_p = adc0dataoddq_p
 PORT adc0_dataoddq_n = adc0dataoddq_n
 PORT adc0_ddrb_p = adc0ddrb_p
 PORT adc0_ddrb_n = adc0ddrb_n
# PORT adc1_user_data_valid = one_adc_only_adc_3ghz_user_data_valid
# PORT adc1_user_datai0 = one_adc_only_adc_3ghz_user_datai0
# PORT adc1_user_datai1 = one_adc_only_adc_3ghz_user_datai1
# PORT adc1_user_datai2 = one_adc_only_adc_3ghz_user_datai2
# PORT adc1_user_datai3 = one_adc_only_adc_3ghz_user_datai3
# PORT adc1_user_dataq0 = one_adc_only_adc_3ghz_user_dataq0
# PORT adc1_user_dataq1 = one_adc_only_adc_3ghz_user_dataq1
# PORT adc1_user_dataq2 = one_adc_only_adc_3ghz_user_dataq2
# PORT adc1_user_dataq3 = one_adc_only_adc_3ghz_user_dataq3
# PORT adc1_user_outofrange = one_adc_only_adc_3ghz_user_outofrange
# PORT adc1_user_sync = one_adc_only_adc_3ghz_user_sync
 PORT adc1_clk_p = adc1clk_p
 PORT adc1_clk_n = adc1clk_n
 PORT adc1_sync_p = adc1sync_p
 PORT adc1_sync_n = adc1sync_n
 PORT adc1_outofrange_p = adc1outofrange_p
 PORT adc1_outofrange_n = adc1outofrange_n
 PORT adc1_dataeveni_p = adc1dataeveni_p
 PORT adc1_dataeveni_n = adc1dataeveni_n
 PORT adc1_dataoddi_p = adc1dataoddi_p
 PORT adc1_dataoddi_n = adc1dataoddi_n
 PORT adc1_dataevenq_p = adc1dataevenq_p
 PORT adc1_dataevenq_n = adc1dataevenq_n
 PORT adc1_dataoddq_p = adc1dataoddq_p
 PORT adc1_dataoddq_n = adc1dataoddq_n
 PORT adc1_ddrb_p = adc1ddrb_p
 PORT adc1_ddrb_n = adc1ddrb_n
 PORT ctrl_reset = adc0_ddrb
 PORT ctrl_clk_in = adc0_clk
 PORT ctrl_clk_out = adc0_clk
 PORT ctrl_clk90_out = adc0_clk90
 PORT ctrl_dcm_locked = adc0_dcm_locked
 PORT dcm_reset = adc0_dcm_reset
 PORT dcm_psdone = adc0_psdone
 PORT ctrl_clk180_out = adc0_clk180
 PORT ctrl_clk270_out = adc0_clk270
 PORT dcm_psclk = adc0_psclk
 PORT dcm_psen = adc0_psen
 PORT dcm_psincdec = adc0_psincdec
 PORT gpio_dir_sel = gpio_dir_sel
 PORT gpio_adc1_clk = gpio_adc1_clk
 PORT random_test_gpio = random_test_gpio
END
PORT adc0clk_p = adc0clk_p, DIR = in, SIGIS = CLK, CLK_FREQ = 1000000000
PORT adc0clk_n = adc0clk_n, DIR = in, SIGIS = CLK, CLK_FREQ = 1000000000
PORT adc0sync_p = adc0sync_p, DIR = in
PORT adc0sync_n = adc0sync_n, DIR = in
PORT adc0outofrange_p = adc0outofrange_p, DIR = in
PORT adc0outofrange_n = adc0outofrange_n, DIR = in
PORT adc0dataeveni_p = adc0dataeveni_p, DIR = in, VEC = [7:0]
PORT adc0dataeveni_n = adc0dataeveni_n, DIR = in, VEC = [7:0]
PORT adc0dataoddi_p = adc0dataoddi_p, DIR = in, VEC = [7:0]
PORT adc0dataoddi_n = adc0dataoddi_n, DIR = in, VEC = [7:0]
PORT adc0dataevenq_p = adc0dataevenq_p, DIR = in, VEC = [7:0]
PORT adc0dataevenq_n = adc0dataevenq_n, DIR = in, VEC = [7:0]
PORT adc0dataoddq_p = adc0dataoddq_p, DIR = in, VEC = [7:0]
PORT adc0dataoddq_n = adc0dataoddq_n, DIR = in, VEC = [7:0]
PORT adc0ddrb_p = adc0ddrb_p, DIR = out
PORT adc0ddrb_n = adc0ddrb_n, DIR = out

PORT adc1clk_p = adc1clk_p, DIR = in, SIGIS = CLK, CLK_FREQ = 1000000000
PORT adc1clk_n = adc1clk_n, DIR = in, SIGIS = CLK, CLK_FREQ = 1000000000
PORT adc1sync_p = adc1sync_p, DIR = in
PORT adc1sync_n = adc1sync_n, DIR = in
PORT adc1outofrange_p = adc1outofrange_p, DIR = in
PORT adc1outofrange_n = adc1outofrange_n, DIR = in
PORT adc1dataeveni_p = adc1dataeveni_p, DIR = in, VEC = [7:0]
PORT adc1dataeveni_n = adc1dataeveni_n, DIR = in, VEC = [7:0]
PORT adc1dataoddi_p = adc1dataoddi_p, DIR = in, VEC = [7:0]
PORT adc1dataoddi_n = adc1dataoddi_n, DIR = in, VEC = [7:0]
PORT adc1dataevenq_p = adc1dataevenq_p, DIR = in, VEC = [7:0]
PORT adc1dataevenq_n = adc1dataevenq_n, DIR = in, VEC = [7:0]
PORT adc1dataoddq_p = adc1dataoddq_p, DIR = in, VEC = [7:0]
PORT adc1dataoddq_n = adc1dataoddq_n, DIR = in, VEC = [7:0]
PORT adc1ddrb_p = adc1ddrb_p, DIR = out
PORT adc1ddrb_n = adc1ddrb_n, DIR = out
PORT gpio_dir_sel = gpio_dir_sel, DIR = out
PORT gpio_adc1_clk = gpio_adc1_clk, DIR = out
PORT gpio_adc0_clk = gpio_adc0_clk, DIR = out
PORT random_test_gpio = random_test_gpio, DIR = out

