Simulator report for mic1
Thu Dec 19 22:23:50 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 1195 nodes   ;
; Simulation Coverage         ;      62.59 % ;
; Total Number of Transitions ; 10595        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                     ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                                      ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                         ;               ;
; Vector input source                                                                        ; C:/Users/grego/Desktop/Anderson/Nova pasta/mic1/CPU VALIDATION/CPU_iflt.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                          ; On            ;
; Check outputs                                                                              ; Off                                                                         ; Off           ;
; Report simulation coverage                                                                 ; On                                                                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                         ; Off           ;
; Detect glitches                                                                            ; Off                                                                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                        ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------+
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.59 % ;
; Total nodes checked                                 ; 1195         ;
; Total output ports checked                          ; 1227         ;
; Total output ports with complete 1/0-value coverage ; 768          ;
; Total output ports with no 1/0-value coverage       ; 450          ;
; Total output ports with no 1-value coverage         ; 452          ;
; Total output ports with no 0-value coverage         ; 457          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[0]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[1]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[2]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[3]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[17] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[18] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[20] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[21] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[16] ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[30] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[31] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[32] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[33] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[34] ; portadataout7    ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~0                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~0                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~0                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~0                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~0                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~0                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~0                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~0                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~0                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~0                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~0                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~0                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~0                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~0                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~0                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~0                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~0                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~0                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~0                       ; combout          ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[7]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[8]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[9]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[10] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[13] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[14] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[4]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[5]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[6]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[25] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[26] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[27] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[28] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[29] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst2|inst3                                                                                            ; |CPU|CONTROL_UNIT:inst2|inst3                                                                                      ; regout           ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|inst10~0                                                                    ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|inst10~0                                                              ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|inst12                                                                      ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|inst12                                                                ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~24                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~24                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|inst15                                                                      ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|inst15                                                                ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|inst10                                                                       ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|inst10                                                                 ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~25                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~25                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|inst5                                                                        ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|inst5                                                                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|inst10                                                                       ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|inst10                                                                 ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~26                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~26                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|inst6                                                                       ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|inst6                                                                 ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~27                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~27                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~28                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~28                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|inst8                                                                       ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|inst8                                                                 ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~29                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[24]~29                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|inst14~2                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|inst14~2                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|decoder2to4:inst2|inst~0                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|decoder2to4:inst2|inst~0                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|inst8                                            ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~31                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~31                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~32                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~32                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~33                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~33                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~34                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~34                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~35                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[26]~35                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~36                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~36                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~37                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~37                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~38                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~38                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~39                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~39                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~40                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[27]~40                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~41                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~41                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~42                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~42                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~43                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~43                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~44                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~44                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~45                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[28]~45                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~46                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~46                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~47                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~47                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~48                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~48                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~49                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~49                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~50                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[29]~50                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~51                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~51                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~52                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~52                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~53                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~53                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~54                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~54                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~55                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[30]~55                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~56                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~56                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~57                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~57                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~58                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~58                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~59                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~59                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~60                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~60                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~61                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~61                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~62                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~62                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~63                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~63                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~64                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~64                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~65                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[16]~65                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~66                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~66                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~67                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~67                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~68                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~68                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~69                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~69                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~70                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[17]~70                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~71                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~71                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~72                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~72                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~73                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~73                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~74                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~74                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~75                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[18]~75                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~76                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~76                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~77                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~77                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~78                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~78                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~79                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~79                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~80                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[19]~80                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~81                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~81                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~82                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~82                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~83                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~83                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~84                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~84                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~85                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[20]~85                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~86                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~86                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~87                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~87                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~88                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~88                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~89                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~89                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~90                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[21]~90                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~91                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~91                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~92                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~92                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~93                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~93                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~94                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~94                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~95                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[22]~95                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~96                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~96                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~97                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~97                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~98                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~98                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~99                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~99                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~100                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[23]~100                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~101                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~101                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~102                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~102                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~103                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~103                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~104                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~104                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~105                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[8]~105                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~106                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~106                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~107                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~107                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~108                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~108                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~109                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~109                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~110                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[9]~110                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~111                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~111                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~112                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~112                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~113                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~113                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~114                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~114                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~115                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[10]~115                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~116                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~116                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~117                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~117                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~118                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~118                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~119                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~119                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~120                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[11]~120                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~121                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~121                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~122                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~122                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~123                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~123                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~124                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~124                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~125                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[12]~125                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~126                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~126                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~127                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~127                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~128                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~128                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~129                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~129                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~130                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[13]~130                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~131                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~131                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~132                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~132                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~133                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~133                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~134                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~134                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~135                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[14]~135                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|inst8                                                    ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|inst8                                              ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~136                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~136                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~137                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~137                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~138                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~138                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~139                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~139                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~140                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[15]~140                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|inst43~0                                                 ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|inst43~0                                           ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~10                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~10                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~11                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~11                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~13                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~13                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~14                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~14                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~15                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~15                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~16                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~16                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~17                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~17                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~18                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~18                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~19                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~19                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~20                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~20                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~21                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~21                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~22                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~22                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~23                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~23                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~26                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~26                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~27                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~27                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~28                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~28                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~29                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~29                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~30                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~30                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~31                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~31                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~32                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~32                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~33                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~33                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~34                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~34                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~35                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~35                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~38                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~38                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~39                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~39                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~40                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~40                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~41                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~41                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~42                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~42                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~43                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~43                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~44                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~44                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~45                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~45                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst8                                                  ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst8                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~46                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~46                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~47                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~47                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~50                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~50                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                           ; regout           ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst43~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst43~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst8                                                   ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst8                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[0]~0                                              ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[0]~0                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~51                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~51                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~52                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~52                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~53                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~53                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~54                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~54                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~55                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~55                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0                       ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0                 ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0               ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~141                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~141                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~142                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~142                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~143                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~143                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~144                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~144                                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~145                                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[25]~145                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0                             ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1                             ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[30]~1                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[30]~1                                                                       ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[30]                                                                               ; |CPU|data_path:inst|SHIFTER:inst|inst1[30]                                                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[29]~2                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[29]~2                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[28]~3                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[28]~3                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[27]~4                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[27]~4                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[26]~5                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[26]~5                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[25]~6                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[25]~6                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[24]~7                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[24]~7                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[23]~8                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[23]~8                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[22]~9                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[22]~9                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[21]~10                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[21]~10                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[20]~11                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[20]~11                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[19]~12                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[19]~12                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[18]~13                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[18]~13                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[17]~14                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[17]~14                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|inst14~0                                                 ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|inst14~0                                           ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0                       ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0                 ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|inst14~1                                                 ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst|ULA_1bit:inst|inst14~1                                           ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[16]~15                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[16]~15                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[15]~16                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[15]~16                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[14]~17                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[14]~17                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[13]~18                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[13]~18                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[12]~19                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[12]~19                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[11]~20                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[11]~20                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0                     ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0               ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[10]~21                                                                            ; |CPU|data_path:inst|SHIFTER:inst|inst1[10]~21                                                                      ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                                         ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst14~2                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst14~2                                         ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[9]~22                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[9]~22                                                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst43~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst43~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0                      ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0                ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[8]~23                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[8]~23                                                                       ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[7]                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst1[7]                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[6]                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst1[6]                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[5]                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst1[5]                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[4]                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst1[4]                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[3]                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst1[3]                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[2]                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst1[2]                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[1]                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst1[1]                                                                          ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst14~2                                                ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst|inst14~2                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[0]                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst1[0]                                                                          ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst4                                                                         ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst4                                                                   ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst5                                                                         ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst5                                                                   ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[7]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[7]                                                                ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[7]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[7]                                                                ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[6]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[6]                                                                ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[6]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[6]                                                                ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[5]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[5]                                                                ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[5]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[5]                                                                ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[4]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[4]                                                                ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[4]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[4]                                                                ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[3]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[3]                                                                ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[3]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[3]                                                                ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[2]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[2]                                                                ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[2]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[2]                                                                ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[1]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[1]                                                                ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[1]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[1]                                                                ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[0]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst6[0]                                                                ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[0]                                                                      ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst3[0]                                                                ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~56                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~56                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|inst13                                                                      ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|inst13                                                                ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[30]~0                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[30]~0                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[7]~1                                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[7]~1                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[6]~2                                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[6]~2                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[5]~3                                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[5]~3                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[4]~4                                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[4]~4                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[3]~5                                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[3]~5                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[2]~6                                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[2]~6                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[1]~7                                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[1]~7                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[0]~8                                              ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[0]~8                                        ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~0                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~0                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~1                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~1                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~2                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~2                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~3                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~3                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~4                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~4                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~5                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~5                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~6                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~6                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~7                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~7                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~8                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~8                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10~9                                                                                ; |CPU|data_path:inst|SHIFTER:inst|inst10~9                                                                          ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst10                                                                                  ; |CPU|data_path:inst|SHIFTER:inst|inst10                                                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|inst14                                                                      ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|inst14                                                                ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                                  ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12                                                    ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12                                              ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12                                                  ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12                                            ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                    ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                              ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12                                                   ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                                   ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                    ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                              ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|inst14~3                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst4|ULA_1bit:inst8|inst14~3                                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~57                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~57                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~0                               ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~0                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~0                               ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~0                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                               ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                               ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                               ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                                   ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                             ; combout          ;
; |CPU|B[31]                                                                                                               ; |CPU|B[31]                                                                                                         ; padio            ;
; |CPU|B[30]                                                                                                               ; |CPU|B[30]                                                                                                         ; padio            ;
; |CPU|B[29]                                                                                                               ; |CPU|B[29]                                                                                                         ; padio            ;
; |CPU|B[28]                                                                                                               ; |CPU|B[28]                                                                                                         ; padio            ;
; |CPU|B[27]                                                                                                               ; |CPU|B[27]                                                                                                         ; padio            ;
; |CPU|B[26]                                                                                                               ; |CPU|B[26]                                                                                                         ; padio            ;
; |CPU|B[25]                                                                                                               ; |CPU|B[25]                                                                                                         ; padio            ;
; |CPU|B[24]                                                                                                               ; |CPU|B[24]                                                                                                         ; padio            ;
; |CPU|B[23]                                                                                                               ; |CPU|B[23]                                                                                                         ; padio            ;
; |CPU|B[22]                                                                                                               ; |CPU|B[22]                                                                                                         ; padio            ;
; |CPU|B[21]                                                                                                               ; |CPU|B[21]                                                                                                         ; padio            ;
; |CPU|B[20]                                                                                                               ; |CPU|B[20]                                                                                                         ; padio            ;
; |CPU|B[19]                                                                                                               ; |CPU|B[19]                                                                                                         ; padio            ;
; |CPU|B[18]                                                                                                               ; |CPU|B[18]                                                                                                         ; padio            ;
; |CPU|B[17]                                                                                                               ; |CPU|B[17]                                                                                                         ; padio            ;
; |CPU|B[16]                                                                                                               ; |CPU|B[16]                                                                                                         ; padio            ;
; |CPU|B[15]                                                                                                               ; |CPU|B[15]                                                                                                         ; padio            ;
; |CPU|B[14]                                                                                                               ; |CPU|B[14]                                                                                                         ; padio            ;
; |CPU|B[13]                                                                                                               ; |CPU|B[13]                                                                                                         ; padio            ;
; |CPU|B[12]                                                                                                               ; |CPU|B[12]                                                                                                         ; padio            ;
; |CPU|B[11]                                                                                                               ; |CPU|B[11]                                                                                                         ; padio            ;
; |CPU|B[10]                                                                                                               ; |CPU|B[10]                                                                                                         ; padio            ;
; |CPU|B[9]                                                                                                                ; |CPU|B[9]                                                                                                          ; padio            ;
; |CPU|B[8]                                                                                                                ; |CPU|B[8]                                                                                                          ; padio            ;
; |CPU|B[7]                                                                                                                ; |CPU|B[7]                                                                                                          ; padio            ;
; |CPU|B[6]                                                                                                                ; |CPU|B[6]                                                                                                          ; padio            ;
; |CPU|B[5]                                                                                                                ; |CPU|B[5]                                                                                                          ; padio            ;
; |CPU|B[4]                                                                                                                ; |CPU|B[4]                                                                                                          ; padio            ;
; |CPU|B[3]                                                                                                                ; |CPU|B[3]                                                                                                          ; padio            ;
; |CPU|B[2]                                                                                                                ; |CPU|B[2]                                                                                                          ; padio            ;
; |CPU|B[1]                                                                                                                ; |CPU|B[1]                                                                                                          ; padio            ;
; |CPU|B[0]                                                                                                                ; |CPU|B[0]                                                                                                          ; padio            ;
; |CPU|DATA_MEM_write_enable                                                                                               ; |CPU|DATA_MEM_write_enable                                                                                         ; padio            ;
; |CPU|C[31]                                                                                                               ; |CPU|C[31]                                                                                                         ; padio            ;
; |CPU|C[30]                                                                                                               ; |CPU|C[30]                                                                                                         ; padio            ;
; |CPU|C[29]                                                                                                               ; |CPU|C[29]                                                                                                         ; padio            ;
; |CPU|C[28]                                                                                                               ; |CPU|C[28]                                                                                                         ; padio            ;
; |CPU|C[27]                                                                                                               ; |CPU|C[27]                                                                                                         ; padio            ;
; |CPU|C[26]                                                                                                               ; |CPU|C[26]                                                                                                         ; padio            ;
; |CPU|C[25]                                                                                                               ; |CPU|C[25]                                                                                                         ; padio            ;
; |CPU|C[24]                                                                                                               ; |CPU|C[24]                                                                                                         ; padio            ;
; |CPU|C[23]                                                                                                               ; |CPU|C[23]                                                                                                         ; padio            ;
; |CPU|C[22]                                                                                                               ; |CPU|C[22]                                                                                                         ; padio            ;
; |CPU|C[21]                                                                                                               ; |CPU|C[21]                                                                                                         ; padio            ;
; |CPU|C[20]                                                                                                               ; |CPU|C[20]                                                                                                         ; padio            ;
; |CPU|C[19]                                                                                                               ; |CPU|C[19]                                                                                                         ; padio            ;
; |CPU|C[18]                                                                                                               ; |CPU|C[18]                                                                                                         ; padio            ;
; |CPU|C[17]                                                                                                               ; |CPU|C[17]                                                                                                         ; padio            ;
; |CPU|C[16]                                                                                                               ; |CPU|C[16]                                                                                                         ; padio            ;
; |CPU|C[15]                                                                                                               ; |CPU|C[15]                                                                                                         ; padio            ;
; |CPU|C[14]                                                                                                               ; |CPU|C[14]                                                                                                         ; padio            ;
; |CPU|C[13]                                                                                                               ; |CPU|C[13]                                                                                                         ; padio            ;
; |CPU|C[12]                                                                                                               ; |CPU|C[12]                                                                                                         ; padio            ;
; |CPU|C[11]                                                                                                               ; |CPU|C[11]                                                                                                         ; padio            ;
; |CPU|C[10]                                                                                                               ; |CPU|C[10]                                                                                                         ; padio            ;
; |CPU|C[9]                                                                                                                ; |CPU|C[9]                                                                                                          ; padio            ;
; |CPU|C[8]                                                                                                                ; |CPU|C[8]                                                                                                          ; padio            ;
; |CPU|C[7]                                                                                                                ; |CPU|C[7]                                                                                                          ; padio            ;
; |CPU|C[6]                                                                                                                ; |CPU|C[6]                                                                                                          ; padio            ;
; |CPU|C[5]                                                                                                                ; |CPU|C[5]                                                                                                          ; padio            ;
; |CPU|C[4]                                                                                                                ; |CPU|C[4]                                                                                                          ; padio            ;
; |CPU|C[3]                                                                                                                ; |CPU|C[3]                                                                                                          ; padio            ;
; |CPU|C[2]                                                                                                                ; |CPU|C[2]                                                                                                          ; padio            ;
; |CPU|C[1]                                                                                                                ; |CPU|C[1]                                                                                                          ; padio            ;
; |CPU|C[0]                                                                                                                ; |CPU|C[0]                                                                                                          ; padio            ;
; |CPU|DATA_MEM_ADDR[31]                                                                                                   ; |CPU|DATA_MEM_ADDR[31]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[28]                                                                                                   ; |CPU|DATA_MEM_ADDR[28]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[24]                                                                                                   ; |CPU|DATA_MEM_ADDR[24]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[0]                                                                                                    ; |CPU|DATA_MEM_ADDR[0]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[5]                                                                                                     ; |CPU|DATA_MEM_OUT[5]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[3]                                                                                                     ; |CPU|DATA_MEM_OUT[3]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[1]                                                                                                     ; |CPU|DATA_MEM_OUT[1]                                                                                               ; padio            ;
; |CPU|MBR_OUT[7]                                                                                                          ; |CPU|MBR_OUT[7]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[6]                                                                                                          ; |CPU|MBR_OUT[6]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[5]                                                                                                          ; |CPU|MBR_OUT[5]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[4]                                                                                                          ; |CPU|MBR_OUT[4]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[3]                                                                                                          ; |CPU|MBR_OUT[3]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[2]                                                                                                          ; |CPU|MBR_OUT[2]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[1]                                                                                                          ; |CPU|MBR_OUT[1]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[0]                                                                                                          ; |CPU|MBR_OUT[0]                                                                                                    ; padio            ;
; |CPU|MIR[34]                                                                                                             ; |CPU|MIR[34]                                                                                                       ; padio            ;
; |CPU|MIR[33]                                                                                                             ; |CPU|MIR[33]                                                                                                       ; padio            ;
; |CPU|MIR[32]                                                                                                             ; |CPU|MIR[32]                                                                                                       ; padio            ;
; |CPU|MIR[31]                                                                                                             ; |CPU|MIR[31]                                                                                                       ; padio            ;
; |CPU|MIR[30]                                                                                                             ; |CPU|MIR[30]                                                                                                       ; padio            ;
; |CPU|MIR[29]                                                                                                             ; |CPU|MIR[29]                                                                                                       ; padio            ;
; |CPU|MIR[28]                                                                                                             ; |CPU|MIR[28]                                                                                                       ; padio            ;
; |CPU|MIR[27]                                                                                                             ; |CPU|MIR[27]                                                                                                       ; padio            ;
; |CPU|MIR[26]                                                                                                             ; |CPU|MIR[26]                                                                                                       ; padio            ;
; |CPU|MIR[25]                                                                                                             ; |CPU|MIR[25]                                                                                                       ; padio            ;
; |CPU|MIR[21]                                                                                                             ; |CPU|MIR[21]                                                                                                       ; padio            ;
; |CPU|MIR[20]                                                                                                             ; |CPU|MIR[20]                                                                                                       ; padio            ;
; |CPU|MIR[18]                                                                                                             ; |CPU|MIR[18]                                                                                                       ; padio            ;
; |CPU|MIR[17]                                                                                                             ; |CPU|MIR[17]                                                                                                       ; padio            ;
; |CPU|MIR[16]                                                                                                             ; |CPU|MIR[16]                                                                                                       ; padio            ;
; |CPU|MIR[14]                                                                                                             ; |CPU|MIR[14]                                                                                                       ; padio            ;
; |CPU|MIR[13]                                                                                                             ; |CPU|MIR[13]                                                                                                       ; padio            ;
; |CPU|MIR[10]                                                                                                             ; |CPU|MIR[10]                                                                                                       ; padio            ;
; |CPU|MIR[9]                                                                                                              ; |CPU|MIR[9]                                                                                                        ; padio            ;
; |CPU|MIR[8]                                                                                                              ; |CPU|MIR[8]                                                                                                        ; padio            ;
; |CPU|MIR[7]                                                                                                              ; |CPU|MIR[7]                                                                                                        ; padio            ;
; |CPU|MIR[6]                                                                                                              ; |CPU|MIR[6]                                                                                                        ; padio            ;
; |CPU|MIR[5]                                                                                                              ; |CPU|MIR[5]                                                                                                        ; padio            ;
; |CPU|MIR[4]                                                                                                              ; |CPU|MIR[4]                                                                                                        ; padio            ;
; |CPU|MIR[3]                                                                                                              ; |CPU|MIR[3]                                                                                                        ; padio            ;
; |CPU|MIR[2]                                                                                                              ; |CPU|MIR[2]                                                                                                        ; padio            ;
; |CPU|MIR[1]                                                                                                              ; |CPU|MIR[1]                                                                                                        ; padio            ;
; |CPU|MIR[0]                                                                                                              ; |CPU|MIR[0]                                                                                                        ; padio            ;
; |CPU|MPC[7]                                                                                                              ; |CPU|MPC[7]                                                                                                        ; padio            ;
; |CPU|MPC[6]                                                                                                              ; |CPU|MPC[6]                                                                                                        ; padio            ;
; |CPU|MPC[5]                                                                                                              ; |CPU|MPC[5]                                                                                                        ; padio            ;
; |CPU|MPC[4]                                                                                                              ; |CPU|MPC[4]                                                                                                        ; padio            ;
; |CPU|MPC[3]                                                                                                              ; |CPU|MPC[3]                                                                                                        ; padio            ;
; |CPU|MPC[2]                                                                                                              ; |CPU|MPC[2]                                                                                                        ; padio            ;
; |CPU|MPC[1]                                                                                                              ; |CPU|MPC[1]                                                                                                        ; padio            ;
; |CPU|MPC[0]                                                                                                              ; |CPU|MPC[0]                                                                                                        ; padio            ;
; |CPU|PC[2]                                                                                                               ; |CPU|PC[2]                                                                                                         ; padio            ;
; |CPU|PC[1]                                                                                                               ; |CPU|PC[1]                                                                                                         ; padio            ;
; |CPU|PC[0]                                                                                                               ; |CPU|PC[0]                                                                                                         ; padio            ;
; |CPU|CLOCK                                                                                                               ; |CPU|CLOCK~corein                                                                                                  ; combout          ;
; |CPU|PROG_MEM_IN[7]                                                                                                      ; |CPU|PROG_MEM_IN[7]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[6]                                                                                                      ; |CPU|PROG_MEM_IN[6]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[5]                                                                                                      ; |CPU|PROG_MEM_IN[5]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[4]                                                                                                      ; |CPU|PROG_MEM_IN[4]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[3]                                                                                                      ; |CPU|PROG_MEM_IN[3]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[2]                                                                                                      ; |CPU|PROG_MEM_IN[2]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[1]                                                                                                      ; |CPU|PROG_MEM_IN[1]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[0]                                                                                                      ; |CPU|PROG_MEM_IN[0]~corein                                                                                         ; combout          ;
; |CPU|CLOCK~clkctrl                                                                                                       ; |CPU|CLOCK~clkctrl                                                                                                 ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                      ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                      ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                     ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                          ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                    ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                      ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                          ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                    ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                     ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                     ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                            ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                            ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                            ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~feeder                        ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~feeder                  ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                    ; combout          ;
; |CPU|CONTROL_UNIT:inst2|inst3~feeder                                                                                     ; |CPU|CONTROL_UNIT:inst2|inst3~feeder                                                                               ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                               ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                            ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                            ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                      ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                             ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                             ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                          ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20~feeder                         ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20~feeder                   ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst~feeder                           ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst~feeder                     ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                            ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                      ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[19] ; portadataout6    ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                           ; regout           ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[22] ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[23] ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[35] ; portadataout8    ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                         ; regout           ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[11] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[12] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[15] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[24] ; portadataout3    ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|inst6                                                                       ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|inst6                                                                 ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~30                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~30                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~12                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~12                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~24                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~24                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~25                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~25                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~36                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~36                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~37                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~37                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~48                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~48                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~49                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~49                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                          ; regout           ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[31]~0                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[31]~0                                                                       ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst5~0                                                                                 ; |CPU|data_path:inst|SHIFTER:inst|inst5~0                                                                           ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst~0                                                                        ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst~0                                                                  ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst                                                                          ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst                                                                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                    ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                              ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                                   ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                                   ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                             ; combout          ;
; |CPU|A[31]                                                                                                               ; |CPU|A[31]                                                                                                         ; padio            ;
; |CPU|A[30]                                                                                                               ; |CPU|A[30]                                                                                                         ; padio            ;
; |CPU|A[29]                                                                                                               ; |CPU|A[29]                                                                                                         ; padio            ;
; |CPU|A[28]                                                                                                               ; |CPU|A[28]                                                                                                         ; padio            ;
; |CPU|A[27]                                                                                                               ; |CPU|A[27]                                                                                                         ; padio            ;
; |CPU|A[26]                                                                                                               ; |CPU|A[26]                                                                                                         ; padio            ;
; |CPU|A[25]                                                                                                               ; |CPU|A[25]                                                                                                         ; padio            ;
; |CPU|A[24]                                                                                                               ; |CPU|A[24]                                                                                                         ; padio            ;
; |CPU|A[23]                                                                                                               ; |CPU|A[23]                                                                                                         ; padio            ;
; |CPU|A[22]                                                                                                               ; |CPU|A[22]                                                                                                         ; padio            ;
; |CPU|A[21]                                                                                                               ; |CPU|A[21]                                                                                                         ; padio            ;
; |CPU|A[20]                                                                                                               ; |CPU|A[20]                                                                                                         ; padio            ;
; |CPU|A[19]                                                                                                               ; |CPU|A[19]                                                                                                         ; padio            ;
; |CPU|A[18]                                                                                                               ; |CPU|A[18]                                                                                                         ; padio            ;
; |CPU|A[17]                                                                                                               ; |CPU|A[17]                                                                                                         ; padio            ;
; |CPU|A[16]                                                                                                               ; |CPU|A[16]                                                                                                         ; padio            ;
; |CPU|A[15]                                                                                                               ; |CPU|A[15]                                                                                                         ; padio            ;
; |CPU|A[14]                                                                                                               ; |CPU|A[14]                                                                                                         ; padio            ;
; |CPU|A[13]                                                                                                               ; |CPU|A[13]                                                                                                         ; padio            ;
; |CPU|A[12]                                                                                                               ; |CPU|A[12]                                                                                                         ; padio            ;
; |CPU|A[11]                                                                                                               ; |CPU|A[11]                                                                                                         ; padio            ;
; |CPU|A[10]                                                                                                               ; |CPU|A[10]                                                                                                         ; padio            ;
; |CPU|A[9]                                                                                                                ; |CPU|A[9]                                                                                                          ; padio            ;
; |CPU|A[8]                                                                                                                ; |CPU|A[8]                                                                                                          ; padio            ;
; |CPU|A[7]                                                                                                                ; |CPU|A[7]                                                                                                          ; padio            ;
; |CPU|A[6]                                                                                                                ; |CPU|A[6]                                                                                                          ; padio            ;
; |CPU|A[5]                                                                                                                ; |CPU|A[5]                                                                                                          ; padio            ;
; |CPU|A[4]                                                                                                                ; |CPU|A[4]                                                                                                          ; padio            ;
; |CPU|A[3]                                                                                                                ; |CPU|A[3]                                                                                                          ; padio            ;
; |CPU|A[2]                                                                                                                ; |CPU|A[2]                                                                                                          ; padio            ;
; |CPU|A[1]                                                                                                                ; |CPU|A[1]                                                                                                          ; padio            ;
; |CPU|A[0]                                                                                                                ; |CPU|A[0]                                                                                                          ; padio            ;
; |CPU|DATA_MEM_ADDR[30]                                                                                                   ; |CPU|DATA_MEM_ADDR[30]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[29]                                                                                                   ; |CPU|DATA_MEM_ADDR[29]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[26]                                                                                                   ; |CPU|DATA_MEM_ADDR[26]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[25]                                                                                                   ; |CPU|DATA_MEM_ADDR[25]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[23]                                                                                                   ; |CPU|DATA_MEM_ADDR[23]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[22]                                                                                                   ; |CPU|DATA_MEM_ADDR[22]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[21]                                                                                                   ; |CPU|DATA_MEM_ADDR[21]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[20]                                                                                                   ; |CPU|DATA_MEM_ADDR[20]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[19]                                                                                                   ; |CPU|DATA_MEM_ADDR[19]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[18]                                                                                                   ; |CPU|DATA_MEM_ADDR[18]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[17]                                                                                                   ; |CPU|DATA_MEM_ADDR[17]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[16]                                                                                                   ; |CPU|DATA_MEM_ADDR[16]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[15]                                                                                                   ; |CPU|DATA_MEM_ADDR[15]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[14]                                                                                                   ; |CPU|DATA_MEM_ADDR[14]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[13]                                                                                                   ; |CPU|DATA_MEM_ADDR[13]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[12]                                                                                                   ; |CPU|DATA_MEM_ADDR[12]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[11]                                                                                                   ; |CPU|DATA_MEM_ADDR[11]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[10]                                                                                                   ; |CPU|DATA_MEM_ADDR[10]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[9]                                                                                                    ; |CPU|DATA_MEM_ADDR[9]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[8]                                                                                                    ; |CPU|DATA_MEM_ADDR[8]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[7]                                                                                                    ; |CPU|DATA_MEM_ADDR[7]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[6]                                                                                                    ; |CPU|DATA_MEM_ADDR[6]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[5]                                                                                                    ; |CPU|DATA_MEM_ADDR[5]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[4]                                                                                                    ; |CPU|DATA_MEM_ADDR[4]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[3]                                                                                                    ; |CPU|DATA_MEM_ADDR[3]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[2]                                                                                                    ; |CPU|DATA_MEM_ADDR[2]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[1]                                                                                                    ; |CPU|DATA_MEM_ADDR[1]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[31]                                                                                                    ; |CPU|DATA_MEM_OUT[31]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[30]                                                                                                    ; |CPU|DATA_MEM_OUT[30]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[29]                                                                                                    ; |CPU|DATA_MEM_OUT[29]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[28]                                                                                                    ; |CPU|DATA_MEM_OUT[28]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[27]                                                                                                    ; |CPU|DATA_MEM_OUT[27]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[26]                                                                                                    ; |CPU|DATA_MEM_OUT[26]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[25]                                                                                                    ; |CPU|DATA_MEM_OUT[25]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[24]                                                                                                    ; |CPU|DATA_MEM_OUT[24]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[23]                                                                                                    ; |CPU|DATA_MEM_OUT[23]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[22]                                                                                                    ; |CPU|DATA_MEM_OUT[22]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[21]                                                                                                    ; |CPU|DATA_MEM_OUT[21]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[20]                                                                                                    ; |CPU|DATA_MEM_OUT[20]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[19]                                                                                                    ; |CPU|DATA_MEM_OUT[19]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[18]                                                                                                    ; |CPU|DATA_MEM_OUT[18]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[17]                                                                                                    ; |CPU|DATA_MEM_OUT[17]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[16]                                                                                                    ; |CPU|DATA_MEM_OUT[16]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[15]                                                                                                    ; |CPU|DATA_MEM_OUT[15]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[14]                                                                                                    ; |CPU|DATA_MEM_OUT[14]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[13]                                                                                                    ; |CPU|DATA_MEM_OUT[13]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[12]                                                                                                    ; |CPU|DATA_MEM_OUT[12]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[11]                                                                                                    ; |CPU|DATA_MEM_OUT[11]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[10]                                                                                                    ; |CPU|DATA_MEM_OUT[10]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[9]                                                                                                     ; |CPU|DATA_MEM_OUT[9]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[8]                                                                                                     ; |CPU|DATA_MEM_OUT[8]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[7]                                                                                                     ; |CPU|DATA_MEM_OUT[7]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[6]                                                                                                     ; |CPU|DATA_MEM_OUT[6]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[4]                                                                                                     ; |CPU|DATA_MEM_OUT[4]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[2]                                                                                                     ; |CPU|DATA_MEM_OUT[2]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[0]                                                                                                     ; |CPU|DATA_MEM_OUT[0]                                                                                               ; padio            ;
; |CPU|MIR[35]                                                                                                             ; |CPU|MIR[35]                                                                                                       ; padio            ;
; |CPU|MIR[24]                                                                                                             ; |CPU|MIR[24]                                                                                                       ; padio            ;
; |CPU|MIR[23]                                                                                                             ; |CPU|MIR[23]                                                                                                       ; padio            ;
; |CPU|MIR[22]                                                                                                             ; |CPU|MIR[22]                                                                                                       ; padio            ;
; |CPU|MIR[19]                                                                                                             ; |CPU|MIR[19]                                                                                                       ; padio            ;
; |CPU|MIR[15]                                                                                                             ; |CPU|MIR[15]                                                                                                       ; padio            ;
; |CPU|MIR[12]                                                                                                             ; |CPU|MIR[12]                                                                                                       ; padio            ;
; |CPU|MIR[11]                                                                                                             ; |CPU|MIR[11]                                                                                                       ; padio            ;
; |CPU|MPC[8]                                                                                                              ; |CPU|MPC[8]                                                                                                        ; padio            ;
; |CPU|PC[31]                                                                                                              ; |CPU|PC[31]                                                                                                        ; padio            ;
; |CPU|PC[30]                                                                                                              ; |CPU|PC[30]                                                                                                        ; padio            ;
; |CPU|PC[29]                                                                                                              ; |CPU|PC[29]                                                                                                        ; padio            ;
; |CPU|PC[28]                                                                                                              ; |CPU|PC[28]                                                                                                        ; padio            ;
; |CPU|PC[27]                                                                                                              ; |CPU|PC[27]                                                                                                        ; padio            ;
; |CPU|PC[26]                                                                                                              ; |CPU|PC[26]                                                                                                        ; padio            ;
; |CPU|PC[25]                                                                                                              ; |CPU|PC[25]                                                                                                        ; padio            ;
; |CPU|PC[24]                                                                                                              ; |CPU|PC[24]                                                                                                        ; padio            ;
; |CPU|PC[23]                                                                                                              ; |CPU|PC[23]                                                                                                        ; padio            ;
; |CPU|PC[22]                                                                                                              ; |CPU|PC[22]                                                                                                        ; padio            ;
; |CPU|PC[21]                                                                                                              ; |CPU|PC[21]                                                                                                        ; padio            ;
; |CPU|PC[20]                                                                                                              ; |CPU|PC[20]                                                                                                        ; padio            ;
; |CPU|PC[19]                                                                                                              ; |CPU|PC[19]                                                                                                        ; padio            ;
; |CPU|PC[18]                                                                                                              ; |CPU|PC[18]                                                                                                        ; padio            ;
; |CPU|PC[17]                                                                                                              ; |CPU|PC[17]                                                                                                        ; padio            ;
; |CPU|PC[16]                                                                                                              ; |CPU|PC[16]                                                                                                        ; padio            ;
; |CPU|PC[15]                                                                                                              ; |CPU|PC[15]                                                                                                        ; padio            ;
; |CPU|PC[14]                                                                                                              ; |CPU|PC[14]                                                                                                        ; padio            ;
; |CPU|PC[13]                                                                                                              ; |CPU|PC[13]                                                                                                        ; padio            ;
; |CPU|PC[12]                                                                                                              ; |CPU|PC[12]                                                                                                        ; padio            ;
; |CPU|PC[11]                                                                                                              ; |CPU|PC[11]                                                                                                        ; padio            ;
; |CPU|PC[10]                                                                                                              ; |CPU|PC[10]                                                                                                        ; padio            ;
; |CPU|PC[9]                                                                                                               ; |CPU|PC[9]                                                                                                         ; padio            ;
; |CPU|PC[8]                                                                                                               ; |CPU|PC[8]                                                                                                         ; padio            ;
; |CPU|PC[7]                                                                                                               ; |CPU|PC[7]                                                                                                         ; padio            ;
; |CPU|PC[6]                                                                                                               ; |CPU|PC[6]                                                                                                         ; padio            ;
; |CPU|PC[5]                                                                                                               ; |CPU|PC[5]                                                                                                         ; padio            ;
; |CPU|PC[4]                                                                                                               ; |CPU|PC[4]                                                                                                         ; padio            ;
; |CPU|LOADN                                                                                                               ; |CPU|LOADN~corein                                                                                                  ; combout          ;
; |CPU|DATA_MEM_IN[24]                                                                                                     ; |CPU|DATA_MEM_IN[24]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[26]                                                                                                     ; |CPU|DATA_MEM_IN[26]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[27]                                                                                                     ; |CPU|DATA_MEM_IN[27]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[28]                                                                                                     ; |CPU|DATA_MEM_IN[28]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[29]                                                                                                     ; |CPU|DATA_MEM_IN[29]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[30]                                                                                                     ; |CPU|DATA_MEM_IN[30]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[31]                                                                                                     ; |CPU|DATA_MEM_IN[31]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[16]                                                                                                     ; |CPU|DATA_MEM_IN[16]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[17]                                                                                                     ; |CPU|DATA_MEM_IN[17]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[18]                                                                                                     ; |CPU|DATA_MEM_IN[18]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[19]                                                                                                     ; |CPU|DATA_MEM_IN[19]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[20]                                                                                                     ; |CPU|DATA_MEM_IN[20]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[21]                                                                                                     ; |CPU|DATA_MEM_IN[21]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[22]                                                                                                     ; |CPU|DATA_MEM_IN[22]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[23]                                                                                                     ; |CPU|DATA_MEM_IN[23]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[8]                                                                                                      ; |CPU|DATA_MEM_IN[8]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[9]                                                                                                      ; |CPU|DATA_MEM_IN[9]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[10]                                                                                                     ; |CPU|DATA_MEM_IN[10]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[11]                                                                                                     ; |CPU|DATA_MEM_IN[11]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[12]                                                                                                     ; |CPU|DATA_MEM_IN[12]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[13]                                                                                                     ; |CPU|DATA_MEM_IN[13]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[14]                                                                                                     ; |CPU|DATA_MEM_IN[14]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[15]                                                                                                     ; |CPU|DATA_MEM_IN[15]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[7]                                                                                                      ; |CPU|DATA_MEM_IN[7]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[6]                                                                                                      ; |CPU|DATA_MEM_IN[6]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[5]                                                                                                      ; |CPU|DATA_MEM_IN[5]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[4]                                                                                                      ; |CPU|DATA_MEM_IN[4]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[3]                                                                                                      ; |CPU|DATA_MEM_IN[3]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[2]                                                                                                      ; |CPU|DATA_MEM_IN[2]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[1]                                                                                                      ; |CPU|DATA_MEM_IN[1]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[0]                                                                                                      ; |CPU|DATA_MEM_IN[0]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[25]                                                                                                     ; |CPU|DATA_MEM_IN[25]~corein                                                                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                      ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                     ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                           ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                     ; outclk           ;
; |CPU|LOADN~clkctrl                                                                                                       ; |CPU|LOADN~clkctrl                                                                                                 ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[19] ; portadataout6    ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                         ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                           ; regout           ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[22] ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[23] ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[35] ; portadataout8    ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                               ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                         ; regout           ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[11] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[12] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[15] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst2|control_store:inst1|altsyncram:altsyncram_component|altsyncram_2j71:auto_generated|q_a[24] ; portadataout3    ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|inst6                                                                       ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|inst6                                                                 ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~30                                             ; |CPU|data_path:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst4[31]~30                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~12                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~12                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~24                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~24                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~25                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~25                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~36                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~36                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~37                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~37                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                 ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~48                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~48                                       ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~49                                             ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~49                                       ; combout          ;
; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                                               ; |CPU|data_path:inst|ULA_32bit:inst3|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                                         ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                  ; |CPU|data_path:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                          ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|data_path:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                          ; regout           ;
; |CPU|data_path:inst|SHIFTER:inst|inst1[31]~0                                                                             ; |CPU|data_path:inst|SHIFTER:inst|inst1[31]~0                                                                       ; combout          ;
; |CPU|data_path:inst|SHIFTER:inst|inst5~0                                                                                 ; |CPU|data_path:inst|SHIFTER:inst|inst5~0                                                                           ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|data_path:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst~0                                                                        ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst~0                                                                  ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst                                                                          ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst|inst                                                                    ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                    ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                              ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                                   ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                             ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                                   ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                             ; combout          ;
; |CPU|A[31]                                                                                                               ; |CPU|A[31]                                                                                                         ; padio            ;
; |CPU|A[30]                                                                                                               ; |CPU|A[30]                                                                                                         ; padio            ;
; |CPU|A[29]                                                                                                               ; |CPU|A[29]                                                                                                         ; padio            ;
; |CPU|A[28]                                                                                                               ; |CPU|A[28]                                                                                                         ; padio            ;
; |CPU|A[27]                                                                                                               ; |CPU|A[27]                                                                                                         ; padio            ;
; |CPU|A[26]                                                                                                               ; |CPU|A[26]                                                                                                         ; padio            ;
; |CPU|A[25]                                                                                                               ; |CPU|A[25]                                                                                                         ; padio            ;
; |CPU|A[24]                                                                                                               ; |CPU|A[24]                                                                                                         ; padio            ;
; |CPU|A[23]                                                                                                               ; |CPU|A[23]                                                                                                         ; padio            ;
; |CPU|A[22]                                                                                                               ; |CPU|A[22]                                                                                                         ; padio            ;
; |CPU|A[21]                                                                                                               ; |CPU|A[21]                                                                                                         ; padio            ;
; |CPU|A[20]                                                                                                               ; |CPU|A[20]                                                                                                         ; padio            ;
; |CPU|A[19]                                                                                                               ; |CPU|A[19]                                                                                                         ; padio            ;
; |CPU|A[18]                                                                                                               ; |CPU|A[18]                                                                                                         ; padio            ;
; |CPU|A[17]                                                                                                               ; |CPU|A[17]                                                                                                         ; padio            ;
; |CPU|A[16]                                                                                                               ; |CPU|A[16]                                                                                                         ; padio            ;
; |CPU|A[15]                                                                                                               ; |CPU|A[15]                                                                                                         ; padio            ;
; |CPU|A[14]                                                                                                               ; |CPU|A[14]                                                                                                         ; padio            ;
; |CPU|A[13]                                                                                                               ; |CPU|A[13]                                                                                                         ; padio            ;
; |CPU|A[12]                                                                                                               ; |CPU|A[12]                                                                                                         ; padio            ;
; |CPU|A[11]                                                                                                               ; |CPU|A[11]                                                                                                         ; padio            ;
; |CPU|A[10]                                                                                                               ; |CPU|A[10]                                                                                                         ; padio            ;
; |CPU|A[9]                                                                                                                ; |CPU|A[9]                                                                                                          ; padio            ;
; |CPU|A[8]                                                                                                                ; |CPU|A[8]                                                                                                          ; padio            ;
; |CPU|A[7]                                                                                                                ; |CPU|A[7]                                                                                                          ; padio            ;
; |CPU|A[6]                                                                                                                ; |CPU|A[6]                                                                                                          ; padio            ;
; |CPU|A[5]                                                                                                                ; |CPU|A[5]                                                                                                          ; padio            ;
; |CPU|A[4]                                                                                                                ; |CPU|A[4]                                                                                                          ; padio            ;
; |CPU|A[3]                                                                                                                ; |CPU|A[3]                                                                                                          ; padio            ;
; |CPU|A[2]                                                                                                                ; |CPU|A[2]                                                                                                          ; padio            ;
; |CPU|A[1]                                                                                                                ; |CPU|A[1]                                                                                                          ; padio            ;
; |CPU|A[0]                                                                                                                ; |CPU|A[0]                                                                                                          ; padio            ;
; |CPU|DATA_MEM_ADDR[30]                                                                                                   ; |CPU|DATA_MEM_ADDR[30]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[29]                                                                                                   ; |CPU|DATA_MEM_ADDR[29]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[27]                                                                                                   ; |CPU|DATA_MEM_ADDR[27]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[26]                                                                                                   ; |CPU|DATA_MEM_ADDR[26]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[25]                                                                                                   ; |CPU|DATA_MEM_ADDR[25]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[23]                                                                                                   ; |CPU|DATA_MEM_ADDR[23]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[22]                                                                                                   ; |CPU|DATA_MEM_ADDR[22]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[21]                                                                                                   ; |CPU|DATA_MEM_ADDR[21]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[20]                                                                                                   ; |CPU|DATA_MEM_ADDR[20]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[19]                                                                                                   ; |CPU|DATA_MEM_ADDR[19]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[18]                                                                                                   ; |CPU|DATA_MEM_ADDR[18]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[17]                                                                                                   ; |CPU|DATA_MEM_ADDR[17]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[16]                                                                                                   ; |CPU|DATA_MEM_ADDR[16]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[15]                                                                                                   ; |CPU|DATA_MEM_ADDR[15]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[14]                                                                                                   ; |CPU|DATA_MEM_ADDR[14]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[13]                                                                                                   ; |CPU|DATA_MEM_ADDR[13]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[12]                                                                                                   ; |CPU|DATA_MEM_ADDR[12]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[11]                                                                                                   ; |CPU|DATA_MEM_ADDR[11]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[10]                                                                                                   ; |CPU|DATA_MEM_ADDR[10]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[9]                                                                                                    ; |CPU|DATA_MEM_ADDR[9]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[8]                                                                                                    ; |CPU|DATA_MEM_ADDR[8]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[7]                                                                                                    ; |CPU|DATA_MEM_ADDR[7]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[6]                                                                                                    ; |CPU|DATA_MEM_ADDR[6]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[5]                                                                                                    ; |CPU|DATA_MEM_ADDR[5]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[4]                                                                                                    ; |CPU|DATA_MEM_ADDR[4]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[3]                                                                                                    ; |CPU|DATA_MEM_ADDR[3]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[2]                                                                                                    ; |CPU|DATA_MEM_ADDR[2]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[1]                                                                                                    ; |CPU|DATA_MEM_ADDR[1]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[31]                                                                                                    ; |CPU|DATA_MEM_OUT[31]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[30]                                                                                                    ; |CPU|DATA_MEM_OUT[30]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[29]                                                                                                    ; |CPU|DATA_MEM_OUT[29]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[28]                                                                                                    ; |CPU|DATA_MEM_OUT[28]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[27]                                                                                                    ; |CPU|DATA_MEM_OUT[27]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[26]                                                                                                    ; |CPU|DATA_MEM_OUT[26]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[25]                                                                                                    ; |CPU|DATA_MEM_OUT[25]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[24]                                                                                                    ; |CPU|DATA_MEM_OUT[24]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[23]                                                                                                    ; |CPU|DATA_MEM_OUT[23]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[22]                                                                                                    ; |CPU|DATA_MEM_OUT[22]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[21]                                                                                                    ; |CPU|DATA_MEM_OUT[21]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[20]                                                                                                    ; |CPU|DATA_MEM_OUT[20]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[19]                                                                                                    ; |CPU|DATA_MEM_OUT[19]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[18]                                                                                                    ; |CPU|DATA_MEM_OUT[18]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[17]                                                                                                    ; |CPU|DATA_MEM_OUT[17]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[16]                                                                                                    ; |CPU|DATA_MEM_OUT[16]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[15]                                                                                                    ; |CPU|DATA_MEM_OUT[15]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[14]                                                                                                    ; |CPU|DATA_MEM_OUT[14]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[13]                                                                                                    ; |CPU|DATA_MEM_OUT[13]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[12]                                                                                                    ; |CPU|DATA_MEM_OUT[12]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[11]                                                                                                    ; |CPU|DATA_MEM_OUT[11]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[10]                                                                                                    ; |CPU|DATA_MEM_OUT[10]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[9]                                                                                                     ; |CPU|DATA_MEM_OUT[9]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[8]                                                                                                     ; |CPU|DATA_MEM_OUT[8]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[7]                                                                                                     ; |CPU|DATA_MEM_OUT[7]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[6]                                                                                                     ; |CPU|DATA_MEM_OUT[6]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[4]                                                                                                     ; |CPU|DATA_MEM_OUT[4]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[2]                                                                                                     ; |CPU|DATA_MEM_OUT[2]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[0]                                                                                                     ; |CPU|DATA_MEM_OUT[0]                                                                                               ; padio            ;
; |CPU|MIR[35]                                                                                                             ; |CPU|MIR[35]                                                                                                       ; padio            ;
; |CPU|MIR[24]                                                                                                             ; |CPU|MIR[24]                                                                                                       ; padio            ;
; |CPU|MIR[23]                                                                                                             ; |CPU|MIR[23]                                                                                                       ; padio            ;
; |CPU|MIR[22]                                                                                                             ; |CPU|MIR[22]                                                                                                       ; padio            ;
; |CPU|MIR[19]                                                                                                             ; |CPU|MIR[19]                                                                                                       ; padio            ;
; |CPU|MIR[15]                                                                                                             ; |CPU|MIR[15]                                                                                                       ; padio            ;
; |CPU|MIR[12]                                                                                                             ; |CPU|MIR[12]                                                                                                       ; padio            ;
; |CPU|MIR[11]                                                                                                             ; |CPU|MIR[11]                                                                                                       ; padio            ;
; |CPU|MPC[8]                                                                                                              ; |CPU|MPC[8]                                                                                                        ; padio            ;
; |CPU|PC[31]                                                                                                              ; |CPU|PC[31]                                                                                                        ; padio            ;
; |CPU|PC[30]                                                                                                              ; |CPU|PC[30]                                                                                                        ; padio            ;
; |CPU|PC[29]                                                                                                              ; |CPU|PC[29]                                                                                                        ; padio            ;
; |CPU|PC[28]                                                                                                              ; |CPU|PC[28]                                                                                                        ; padio            ;
; |CPU|PC[27]                                                                                                              ; |CPU|PC[27]                                                                                                        ; padio            ;
; |CPU|PC[26]                                                                                                              ; |CPU|PC[26]                                                                                                        ; padio            ;
; |CPU|PC[25]                                                                                                              ; |CPU|PC[25]                                                                                                        ; padio            ;
; |CPU|PC[24]                                                                                                              ; |CPU|PC[24]                                                                                                        ; padio            ;
; |CPU|PC[23]                                                                                                              ; |CPU|PC[23]                                                                                                        ; padio            ;
; |CPU|PC[22]                                                                                                              ; |CPU|PC[22]                                                                                                        ; padio            ;
; |CPU|PC[21]                                                                                                              ; |CPU|PC[21]                                                                                                        ; padio            ;
; |CPU|PC[20]                                                                                                              ; |CPU|PC[20]                                                                                                        ; padio            ;
; |CPU|PC[19]                                                                                                              ; |CPU|PC[19]                                                                                                        ; padio            ;
; |CPU|PC[18]                                                                                                              ; |CPU|PC[18]                                                                                                        ; padio            ;
; |CPU|PC[17]                                                                                                              ; |CPU|PC[17]                                                                                                        ; padio            ;
; |CPU|PC[16]                                                                                                              ; |CPU|PC[16]                                                                                                        ; padio            ;
; |CPU|PC[15]                                                                                                              ; |CPU|PC[15]                                                                                                        ; padio            ;
; |CPU|PC[14]                                                                                                              ; |CPU|PC[14]                                                                                                        ; padio            ;
; |CPU|PC[13]                                                                                                              ; |CPU|PC[13]                                                                                                        ; padio            ;
; |CPU|PC[12]                                                                                                              ; |CPU|PC[12]                                                                                                        ; padio            ;
; |CPU|PC[11]                                                                                                              ; |CPU|PC[11]                                                                                                        ; padio            ;
; |CPU|PC[10]                                                                                                              ; |CPU|PC[10]                                                                                                        ; padio            ;
; |CPU|PC[9]                                                                                                               ; |CPU|PC[9]                                                                                                         ; padio            ;
; |CPU|PC[8]                                                                                                               ; |CPU|PC[8]                                                                                                         ; padio            ;
; |CPU|PC[7]                                                                                                               ; |CPU|PC[7]                                                                                                         ; padio            ;
; |CPU|PC[6]                                                                                                               ; |CPU|PC[6]                                                                                                         ; padio            ;
; |CPU|PC[5]                                                                                                               ; |CPU|PC[5]                                                                                                         ; padio            ;
; |CPU|PC[4]                                                                                                               ; |CPU|PC[4]                                                                                                         ; padio            ;
; |CPU|PC[3]                                                                                                               ; |CPU|PC[3]                                                                                                         ; padio            ;
; |CPU|DATA_MEM_IN[24]                                                                                                     ; |CPU|DATA_MEM_IN[24]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[26]                                                                                                     ; |CPU|DATA_MEM_IN[26]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[27]                                                                                                     ; |CPU|DATA_MEM_IN[27]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[28]                                                                                                     ; |CPU|DATA_MEM_IN[28]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[29]                                                                                                     ; |CPU|DATA_MEM_IN[29]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[30]                                                                                                     ; |CPU|DATA_MEM_IN[30]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[31]                                                                                                     ; |CPU|DATA_MEM_IN[31]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[16]                                                                                                     ; |CPU|DATA_MEM_IN[16]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[17]                                                                                                     ; |CPU|DATA_MEM_IN[17]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[18]                                                                                                     ; |CPU|DATA_MEM_IN[18]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[19]                                                                                                     ; |CPU|DATA_MEM_IN[19]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[20]                                                                                                     ; |CPU|DATA_MEM_IN[20]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[21]                                                                                                     ; |CPU|DATA_MEM_IN[21]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[22]                                                                                                     ; |CPU|DATA_MEM_IN[22]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[23]                                                                                                     ; |CPU|DATA_MEM_IN[23]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[8]                                                                                                      ; |CPU|DATA_MEM_IN[8]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[9]                                                                                                      ; |CPU|DATA_MEM_IN[9]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[10]                                                                                                     ; |CPU|DATA_MEM_IN[10]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[11]                                                                                                     ; |CPU|DATA_MEM_IN[11]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[12]                                                                                                     ; |CPU|DATA_MEM_IN[12]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[13]                                                                                                     ; |CPU|DATA_MEM_IN[13]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[14]                                                                                                     ; |CPU|DATA_MEM_IN[14]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[15]                                                                                                     ; |CPU|DATA_MEM_IN[15]~corein                                                                                        ; combout          ;
; |CPU|DATA_MEM_IN[7]                                                                                                      ; |CPU|DATA_MEM_IN[7]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[6]                                                                                                      ; |CPU|DATA_MEM_IN[6]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[5]                                                                                                      ; |CPU|DATA_MEM_IN[5]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[4]                                                                                                      ; |CPU|DATA_MEM_IN[4]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[3]                                                                                                      ; |CPU|DATA_MEM_IN[3]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[2]                                                                                                      ; |CPU|DATA_MEM_IN[2]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[1]                                                                                                      ; |CPU|DATA_MEM_IN[1]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[0]                                                                                                      ; |CPU|DATA_MEM_IN[0]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[25]                                                                                                     ; |CPU|DATA_MEM_IN[25]~corein                                                                                        ; combout          ;
; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|data_path:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                      ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                     ; outclk           ;
; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                           ; |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                     ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 19 22:23:49 2024
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/grego/Desktop/Anderson/Nova pasta/mic1/CPU VALIDATION/CPU_iflt.vwf"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28
    Info (328055): Register: |CPU|data_path:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16
    Info (328055): Register: |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU|data_path:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU|data_path:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      62.59 %
Info (328052): Number of transitions in simulation is 10595
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4497 megabytes
    Info: Processing ended: Thu Dec 19 22:23:50 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


