# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../wyj_test_3-1.ip_user_files/bd/wyj_test_3_1/ipshared/2ad4/ip_74ls90.v" \
"../../../../wyj_test_3-1.ip_user_files/bd/wyj_test_3_1/ip/wyj_test_3_1_wyj74ls90_0_0/sim/wyj_test_3_1_wyj74ls90_0_0.v" \
"../../../../wyj_test_3-1.ip_user_files/bd/wyj_test_3_1/sim/wyj_test_3_1.v" \
"../../../../wyj_test_3-1.gen/sources_1/bd/wyj_test_3_1/hdl/wyj_test_3_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
