Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 18 14:15:26 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_top_timing_summary_routed.rpt -pb final_top_timing_summary_routed.pb -rpx final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : final_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           735         
SYNTH-14   Warning           DSP cannot absorb non-zero init register              1           
TIMING-18  Warning           Missing input or output delay                         3           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (735)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5095)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (735)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[10]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)

 There are 213 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5095)
---------------------------------------------------
 There are 5095 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.202        0.000                      0                   57        0.179        0.000                      0                   57        4.600        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.202        0.000                      0                   57        0.179        0.000                      0                   57        4.600        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.845ns (22.311%)  route 2.942ns (77.689%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.853 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.906 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.906    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.072 r  clkdiv_inst/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.072    clkdiv_inst/div_res_reg[8]_i_1_n_6
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.913    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
                         clock pessimism              0.347    14.260    
                         clock uncertainty           -0.035    14.225    
    SLICE_X83Y119        FDCE (Setup_fdce_C_D)        0.049    14.274    clkdiv_inst/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.792ns (21.208%)  route 2.942ns (78.792%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.853 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.019 r  clkdiv_inst/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.019    clkdiv_inst/div_res_reg[4]_i_1_n_6
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.913    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
                         clock pessimism              0.347    14.260    
                         clock uncertainty           -0.035    14.225    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)        0.049    14.274    clkdiv_inst/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.790ns (21.166%)  route 2.942ns (78.834%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.853 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.906 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.906    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.017 r  clkdiv_inst/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.017    clkdiv_inst/div_res_reg[8]_i_1_n_5
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.913    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[10]/C
                         clock pessimism              0.347    14.260    
                         clock uncertainty           -0.035    14.225    
    SLICE_X83Y119        FDCE (Setup_fdce_C_D)        0.049    14.274    clkdiv_inst/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.790ns (21.166%)  route 2.942ns (78.834%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.853 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.906 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.906    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.017 r  clkdiv_inst/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.017    clkdiv_inst/div_res_reg[8]_i_1_n_7
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.913    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
                         clock pessimism              0.347    14.260    
                         clock uncertainty           -0.035    14.225    
    SLICE_X83Y119        FDCE (Setup_fdce_C_D)        0.049    14.274    clkdiv_inst/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.775ns (20.848%)  route 2.942ns (79.152%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.853 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.002 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.002    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.913    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism              0.347    14.260    
                         clock uncertainty           -0.035    14.225    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)        0.049    14.274    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.737ns (20.031%)  route 2.942ns (79.969%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.853 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.964 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.964    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.913    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism              0.347    14.260    
                         clock uncertainty           -0.035    14.225    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)        0.049    14.274    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.737ns (20.031%)  route 2.942ns (79.969%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.853 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X83Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.964 r  clkdiv_inst/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.964    clkdiv_inst/div_res_reg[4]_i_1_n_5
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.913    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
                         clock pessimism              0.347    14.260    
                         clock uncertainty           -0.035    14.225    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)        0.049    14.274    clkdiv_inst/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.671ns (18.570%)  route 2.942ns (81.430%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 13.914 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.355     7.898 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.898    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.139    13.914    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism              0.370    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X83Y117        FDCE (Setup_fdce_C_D)        0.049    14.298    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.641ns (17.888%)  route 2.942ns (82.112%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 13.914 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.325     7.868 r  clkdiv_inst/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.868    clkdiv_inst/div_res_reg[0]_i_1_n_5
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.139    13.914    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
                         clock pessimism              0.370    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X83Y117        FDCE (Setup_fdce_C_D)        0.049    14.298    clkdiv_inst/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.468ns (13.723%)  route 2.942ns (86.277%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 13.914 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.269     4.284    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.223     4.507 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.576     6.083    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.176 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.367     7.543    clkdiv_inst/counter_BUFG[1]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     7.695 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.695    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.139    13.914    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.370    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X83Y117        FDCE (Setup_fdce_C_D)        0.049    14.298    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_expand_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.108%)  route 0.134ns (47.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.584     1.830    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  PS2_inst/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.118     1.948 f  PS2_inst/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.134     2.082    PS2_inst/temp_data[4]
    SLICE_X50Y79         LUT6 (Prop_lut6_I0_O)        0.028     2.110 r  PS2_inst/data_expand_i_1/O
                         net (fo=1, routed)           0.000     2.110    PS2_inst/data_expand_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  PS2_inst/data_expand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.803     2.288    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y79         FDRE                                         r  PS2_inst/data_expand_reg/C
                         clock pessimism             -0.444     1.844    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.087     1.931    PS2_inst/data_expand_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.310%)  route 0.112ns (46.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          0.112     2.047    PS2_inst/keys[1]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.028     2.075 r  PS2_inst/left_i_1/O
                         net (fo=1, routed)           0.000     2.075    PS2_inst/left_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.806     2.291    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
                         clock pessimism             -0.456     1.835    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.060     1.895    PS2_inst/left_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.989%)  route 0.150ns (60.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  PS2_inst/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  PS2_inst/temp_data_reg[5]/Q
                         net (fo=2, routed)           0.150     2.085    PS2_inst/temp_data[5]
    SLICE_X50Y80         FDRE                                         r  PS2_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.804     2.289    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  PS2_inst/data_reg[5]/C
                         clock pessimism             -0.427     1.862    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.042     1.904    PS2_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.841%)  route 0.157ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.587     1.833    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  PS2_inst/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.100     1.933 r  PS2_inst/temp_data_reg[3]/Q
                         net (fo=2, routed)           0.157     2.090    PS2_inst/temp_data[3]
    SLICE_X50Y80         FDRE                                         r  PS2_inst/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.804     2.289    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  PS2_inst/data_reg[3]/C
                         clock pessimism             -0.445     1.844    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.059     1.903    PS2_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PS2_inst/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.129ns (47.352%)  route 0.143ns (52.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.832    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  PS2_inst/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.100     1.932 r  PS2_inst/num_reg[2]/Q
                         net (fo=14, routed)          0.143     2.075    PS2_inst/num[2]
    SLICE_X49Y77         LUT4 (Prop_lut4_I2_O)        0.029     2.104 r  PS2_inst/num[3]_i_2/O
                         net (fo=1, routed)           0.000     2.104    PS2_inst/p_1_in[3]
    SLICE_X49Y77         FDRE                                         r  PS2_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.803     2.288    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  PS2_inst/num_reg[3]/C
                         clock pessimism             -0.456     1.832    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.075     1.907    PS2_inst/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.569     1.815    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDCE (Prop_fdce_C_Q)         0.100     1.915 r  clkdiv_inst/div_res_reg[7]/Q
                         net (fo=1, routed)           0.094     2.008    clkdiv_inst/div_res_reg_n_0_[7]
    SLICE_X83Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.085 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.766     2.251    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism             -0.436     1.815    
    SLICE_X83Y118        FDCE (Hold_fdce_C_D)         0.071     1.886    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.570     1.816    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.100     1.916 r  clkdiv_inst/div_res_reg[3]/Q
                         net (fo=1, routed)           0.094     2.009    clkdiv_inst/div_res_reg_n_0_[3]
    SLICE_X83Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.086 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.086    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.767     2.252    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism             -0.436     1.816    
    SLICE_X83Y117        FDCE (Hold_fdce_C_D)         0.071     1.887    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PS2_inst/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.517%)  route 0.136ns (51.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  PS2_inst/down_reg/Q
                         net (fo=32, routed)          0.136     2.071    PS2_inst/keys[3]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.028     2.099 r  PS2_inst/down_i_1/O
                         net (fo=1, routed)           0.000     2.099    PS2_inst/down_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  PS2_inst/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.806     2.291    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/down_reg/C
                         clock pessimism             -0.456     1.835    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.060     1.895    PS2_inst/down_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PS2_inst/data_break_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_break_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.030%)  route 0.146ns (49.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.832    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y79         FDRE                                         r  PS2_inst/data_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.118     1.950 r  PS2_inst/data_break_reg/Q
                         net (fo=2, routed)           0.146     2.096    PS2_inst/data_break_reg_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.028     2.124 r  PS2_inst/data_break_i_1/O
                         net (fo=1, routed)           0.000     2.124    PS2_inst/data_break_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  PS2_inst/data_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.803     2.288    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y79         FDRE                                         r  PS2_inst/data_break_reg/C
                         clock pessimism             -0.456     1.832    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.087     1.919    PS2_inst/data_break_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.569     1.815    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDCE (Prop_fdce_C_Q)         0.100     1.915 r  clkdiv_inst/div_res_reg[4]/Q
                         net (fo=1, routed)           0.094     2.008    clkdiv_inst/div_res_reg_n_0_[4]
    SLICE_X83Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.091 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.091    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.766     2.251    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism             -0.436     1.815    
    SLICE_X83Y118        FDCE (Hold_fdce_C_D)         0.071     1.886    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X50Y80   PS2_inst/data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X50Y80   PS2_inst/data_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X50Y80   PS2_inst/data_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X49Y77   PS2_inst/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X49Y77   PS2_inst/num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X50Y79   PS2_inst/ps2_clk_falg2_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X50Y79   PS2_inst/data_break_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X50Y79   PS2_inst/data_expand_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X50Y81   PS2_inst/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y80   PS2_inst/data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y80   PS2_inst/data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y80   PS2_inst/data_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y80   PS2_inst/data_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y80   PS2_inst/data_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y80   PS2_inst/data_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X49Y77   PS2_inst/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X49Y77   PS2_inst/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X49Y77   PS2_inst/num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X49Y77   PS2_inst/num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y79   PS2_inst/data_break_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y79   PS2_inst/data_break_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y79   PS2_inst/data_expand_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y79   PS2_inst/data_expand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y81   PS2_inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y81   PS2_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y80   PS2_inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y80   PS2_inst/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y80   PS2_inst/data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y80   PS2_inst/data_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5108 Endpoints
Min Delay          5108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.310ns  (logic 6.798ns (30.471%)  route 15.512ns (69.529%))
  Logic Levels:           49  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 r  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 r  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 r  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.570    21.614    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.132    21.746 r  vga_inst/pixel_data[11]_i_1__1/O
                         net (fo=6, routed)           0.564    22.310    page_game_inst/pixel_data_reg[11]_4
    SLICE_X63Y97         FDRE                                         r  page_game_inst/pixel_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.310ns  (logic 6.798ns (30.471%)  route 15.512ns (69.529%))
  Logic Levels:           49  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 r  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 r  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 r  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.570    21.614    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.132    21.746 r  vga_inst/pixel_data[11]_i_1__1/O
                         net (fo=6, routed)           0.564    22.310    page_game_inst/pixel_data_reg[11]_4
    SLICE_X63Y97         FDRE                                         r  page_game_inst/pixel_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.310ns  (logic 6.798ns (30.471%)  route 15.512ns (69.529%))
  Logic Levels:           49  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 r  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 r  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 r  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.570    21.614    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.132    21.746 r  vga_inst/pixel_data[11]_i_1__1/O
                         net (fo=6, routed)           0.564    22.310    page_game_inst/pixel_data_reg[11]_4
    SLICE_X63Y97         FDRE                                         r  page_game_inst/pixel_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.228ns  (logic 6.798ns (30.584%)  route 15.430ns (69.416%))
  Logic Levels:           49  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 r  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 r  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 r  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.570    21.614    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.132    21.746 r  vga_inst/pixel_data[11]_i_1__1/O
                         net (fo=6, routed)           0.482    22.228    page_game_inst/pixel_data_reg[11]_4
    SLICE_X63Y98         FDRE                                         r  page_game_inst/pixel_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.228ns  (logic 6.798ns (30.584%)  route 15.430ns (69.416%))
  Logic Levels:           49  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 r  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 r  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 r  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.570    21.614    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.132    21.746 r  vga_inst/pixel_data[11]_i_1__1/O
                         net (fo=6, routed)           0.482    22.228    page_game_inst/pixel_data_reg[11]_4
    SLICE_X63Y98         FDRE                                         r  page_game_inst/pixel_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.224ns  (logic 6.798ns (30.589%)  route 15.426ns (69.411%))
  Logic Levels:           49  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 r  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 r  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 r  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.570    21.614    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.132    21.746 r  vga_inst/pixel_data[11]_i_1__1/O
                         net (fo=6, routed)           0.478    22.224    page_game_inst/pixel_data_reg[11]_4
    SLICE_X65Y99         FDRE                                         r  page_game_inst/pixel_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.902ns  (logic 6.905ns (31.527%)  route 14.997ns (68.473%))
  Logic Levels:           50  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 f  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 f  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 f  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 f  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.619    21.663    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.132    21.795 r  vga_inst/pixel_data[7]_i_2/O
                         net (fo=1, routed)           0.000    21.795    vga_inst/pixel_data[7]_i_2_n_0
    SLICE_X63Y97         MUXF7 (Prop_muxf7_I0_O)      0.107    21.902 r  vga_inst/pixel_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    21.902    page_game_inst/pixel_data_reg[7]_1
    SLICE_X63Y97         FDRE                                         r  page_game_inst/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.808ns  (logic 6.805ns (31.205%)  route 15.003ns (68.795%))
  Logic Levels:           49  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 r  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 r  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 r  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.625    21.669    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X63Y97         LUT5 (Prop_lut5_I0_O)        0.139    21.808 r  vga_inst/pixel_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000    21.808    page_game_inst/pixel_data_reg[3]_4
    SLICE_X63Y97         FDRE                                         r  page_game_inst/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.801ns  (logic 6.798ns (31.182%)  route 15.003ns (68.818%))
  Logic Levels:           49  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 f  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 f  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 f  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 f  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.625    21.669    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X63Y97         LUT5 (Prop_lut5_I3_O)        0.132    21.801 r  vga_inst/pixel_data[11]_i_2__0/O
                         net (fo=1, routed)           0.000    21.801    page_game_inst/pixel_data_reg[11]_5
    SLICE_X63Y97         FDRE                                         r  page_game_inst/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.697ns  (logic 6.905ns (31.824%)  route 14.792ns (68.176%))
  Logic Levels:           50  (CARRY4=27 FDRE=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=3 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE                         0.000     0.000 r  total_number_reg[3]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[3]/Q
                         net (fo=9, routed)           1.126     1.349    page_game_inst/pixel_data_reg[11]_i_161_0[3]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.392 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.392    page_game_inst/addra[7]_i_34_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.575 r  page_game_inst/addra_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.575    page_game_inst/addra_reg[7]_i_29_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.629 r  page_game_inst/addra_reg[14]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.629    page_game_inst/addra_reg[14]_i_39_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.794 f  page_game_inst/addra_reg[14]_i_40/O[1]
                         net (fo=2, routed)           0.803     2.597    page_game_inst/addra_reg[14]_i_40_n_6
    SLICE_X70Y99         LUT1 (Prop_lut1_I0_O)        0.125     2.722 r  page_game_inst/addra[14]_i_25/O
                         net (fo=1, routed)           0.000     2.722    page_game_inst/addra[14]_i_25_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.978 r  page_game_inst/addra_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.979    page_game_inst/addra_reg[14]_i_19_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.130 f  page_game_inst/pixel_data_reg[11]_i_170/O[3]
                         net (fo=5, routed)           0.717     3.847    page_game_inst/left_boundry[15]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.120     3.967 r  page_game_inst/p_1_out_i_314/O
                         net (fo=1, routed)           0.000     3.967    vga_inst/pixel_data[11]_i_413[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.160 r  vga_inst/p_1_out_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.160    vga_inst/p_1_out_i_165_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.271 f  vga_inst/p_1_out_i_108/O[2]
                         net (fo=25, routed)          1.193     5.465    page_game_inst/p_1_out_i_332_0[2]
    SLICE_X80Y90         LUT3 (Prop_lut3_I1_O)        0.131     5.596 r  page_game_inst/p_1_out_i_256/O
                         net (fo=4, routed)           0.771     6.366    page_game_inst/p_1_out_i_256_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I0_O)        0.132     6.498 r  page_game_inst/p_1_out_i_487/O
                         net (fo=1, routed)           0.000     6.498    page_game_inst/p_1_out_i_487_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.691 r  page_game_inst/p_1_out_i_370/CO[3]
                         net (fo=1, routed)           0.000     6.691    page_game_inst/p_1_out_i_370_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.744 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000     6.744    page_game_inst/p_1_out_i_406_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.855 r  page_game_inst/p_1_out_i_405/O[0]
                         net (fo=2, routed)           0.705     7.560    page_game_inst/p_1_out_i_405_n_7
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.132     7.692 r  page_game_inst/p_1_out_i_226/O
                         net (fo=2, routed)           0.469     8.161    page_game_inst/p_1_out_i_226_n_0
    SLICE_X69Y84         LUT4 (Prop_lut4_I3_O)        0.138     8.299 r  page_game_inst/p_1_out_i_230/O
                         net (fo=1, routed)           0.000     8.299    page_game_inst/p_1_out_i_230_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     8.581 r  page_game_inst/p_1_out_i_137/O[2]
                         net (fo=3, routed)           1.066     9.647    page_game_inst/p_1_out_i_137_n_5
    SLICE_X76Y90         LUT3 (Prop_lut3_I2_O)        0.122     9.769 r  page_game_inst/p_1_out_i_142/O
                         net (fo=2, routed)           0.252    10.021    page_game_inst/p_1_out_i_142_n_0
    SLICE_X76Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.066 r  page_game_inst/p_1_out_i_80/O
                         net (fo=2, routed)           0.442    10.508    page_game_inst/p_1_out_i_80_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.132    10.640 r  page_game_inst/p_1_out_i_84/O
                         net (fo=1, routed)           0.000    10.640    page_game_inst/p_1_out_i_84_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.907 r  page_game_inst/p_1_out_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.907    page_game_inst/p_1_out_i_41_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.056 r  page_game_inst/p_1_out_i_59/O[3]
                         net (fo=8, routed)           1.126    12.182    page_game_inst/p_1_out_i_98_0[3]
    SLICE_X70Y86         LUT2 (Prop_lut2_I0_O)        0.120    12.302 r  page_game_inst/p_1_out_i_536/O
                         net (fo=1, routed)           0.000    12.302    page_game_inst/p_1_out_i_536_n_0
    SLICE_X70Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.548 r  page_game_inst/p_1_out_i_422/CO[3]
                         net (fo=1, routed)           0.000    12.548    page_game_inst/p_1_out_i_422_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.602 r  page_game_inst/p_1_out_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.602    page_game_inst/p_1_out_i_318_n_0
    SLICE_X70Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.656 r  page_game_inst/p_1_out_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.656    page_game_inst/p_1_out_i_170_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.710 r  page_game_inst/p_1_out_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.710    page_game_inst/p_1_out_i_113_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.875 r  page_game_inst/p_1_out_i_74/O[1]
                         net (fo=3, routed)           0.470    13.345    page_game_inst/p_1_out_i_74_n_6
    SLICE_X73Y90         LUT4 (Prop_lut4_I2_O)        0.125    13.470 r  page_game_inst/p_1_out_i_106/O
                         net (fo=1, routed)           0.000    13.470    page_game_inst/p_1_out_i_106_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.737 r  page_game_inst/p_1_out_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.737    page_game_inst/p_1_out_i_62_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.847 r  page_game_inst/p_1_out_i_38/CO[2]
                         net (fo=59, routed)          0.709    14.557    vga_inst/p_1_out_1[0]
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.129    14.686 r  vga_inst/p_1_out_i_35/O
                         net (fo=27, routed)          0.891    15.577    vga_inst/p_1_out_i_59
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.043    15.620 r  vga_inst/addra[7]_i_24/O
                         net (fo=1, routed)           0.000    15.620    vga_inst/addra[7]_i_24_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.902 f  vga_inst/addra_reg[7]_i_20/O[2]
                         net (fo=2, routed)           0.430    16.331    vga_inst/page_game_inst/pixel_data7[7]
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.132    16.463 r  vga_inst/addra[11]_i_15/O
                         net (fo=2, routed)           0.347    16.810    vga_inst/addra[11]_i_15_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I3_O)        0.135    16.945 r  vga_inst/addra[11]_i_19/O
                         net (fo=1, routed)           0.000    16.945    vga_inst/addra[11]_i_19_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    17.204 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.204    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.257 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    17.258    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.311 r  vga_inst/pixel_data_reg[11]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.311    vga_inst/pixel_data_reg[11]_i_127_n_0
    SLICE_X71Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.477 f  vga_inst/pixel_data_reg[11]_i_126/O[1]
                         net (fo=6, routed)           1.069    18.546    vga_inst/page_game_inst/pixel_data6[21]
    SLICE_X76Y96         LUT2 (Prop_lut2_I0_O)        0.123    18.669 r  vga_inst/pixel_data[11]_i_182/O
                         net (fo=1, routed)           0.000    18.669    vga_inst/pixel_data[11]_i_182_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.925 r  vga_inst/pixel_data_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.925    vga_inst/pixel_data_reg[11]_i_96_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.035 f  vga_inst/pixel_data_reg[11]_i_46/CO[2]
                         net (fo=2, routed)           0.606    19.640    vga_inst/page_game_inst/pixel_data53_in
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.128    19.768 f  vga_inst/pixel_data[11]_i_30/O
                         net (fo=1, routed)           0.459    20.227    vga_inst/pixel_data[11]_i_30_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.043    20.270 f  vga_inst/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.726    20.996    vga_inst/pixel_data[11]_i_9_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.048    21.044 f  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=7, routed)           0.414    21.458    vga_inst/pixel_data[11]_i_3__0_n_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.132    21.590 r  vga_inst/pixel_data[6]_i_2/O
                         net (fo=1, routed)           0.000    21.590    vga_inst/pixel_data[6]_i_2_n_0
    SLICE_X63Y98         MUXF7 (Prop_muxf7_I0_O)      0.107    21.697 r  vga_inst/pixel_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    21.697    page_game_inst/pixel_data_reg[6]_4
    SLICE_X63Y98         FDRE                                         r  page_game_inst/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.107ns (52.301%)  route 0.098ns (47.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE                         0.000     0.000 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.098     0.205    page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X56Y171        FDRE                                         r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.107ns (51.532%)  route 0.101ns (48.468%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE                         0.000     0.000 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.101     0.208    page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X56Y154        FDRE                                         r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.107ns (49.945%)  route 0.107ns (50.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE                         0.000     0.000 r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.107     0.214    page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X51Y103        FDRE                                         r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.107ns (49.945%)  route 0.107ns (50.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE                         0.000     0.000 r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.107     0.214    page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X51Y103        FDRE                                         r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.107ns (49.656%)  route 0.108ns (50.344%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE                         0.000     0.000 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.108     0.215    page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X57Y154        FDRE                                         r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.107ns (49.407%)  route 0.110ns (50.593%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE                         0.000     0.000 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.110     0.217    page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X57Y154        FDRE                                         r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.123ns (56.197%)  route 0.096ns (43.803%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE                         0.000     0.000 r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.123     0.123 r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.096     0.219    page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y84         FDRE                                         r  page_help_inst/help_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.107ns (48.720%)  route 0.113ns (51.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE                         0.000     0.000 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.113     0.220    page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X56Y171        FDRE                                         r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/BTNX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.118ns (53.144%)  route 0.104ns (46.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[0]/C
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  mat_key_inst/BTNX_reg[0]/Q
                         net (fo=2, routed)           0.104     0.222    mat_key_inst/Q[0]
    SLICE_X62Y127        FDRE                                         r  mat_key_inst/BTNX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.146ns (64.632%)  route 0.080ns (35.368%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDCE                         0.000     0.000 r  vga_inst/v_count_reg[0]/C
    SLICE_X82Y110        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  vga_inst/v_count_reg[0]/Q
                         net (fo=14, routed)          0.080     0.198    vga_inst/v_count_reg_n_0_[0]
    SLICE_X83Y110        LUT6 (Prop_lut6_I1_O)        0.028     0.226 r  vga_inst/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.226    vga_inst/v_count[9]_i_2_n_0
    SLICE_X83Y110        FDCE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           343 Endpoints
Min Delay           343 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.300ns  (logic 0.537ns (8.524%)  route 5.763ns (91.476%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 r  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 f  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 f  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          1.797    10.092    PS2_inst/status[37]_i_4_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I5_O)        0.043    10.135 r  PS2_inst/status[26]_i_3/O
                         net (fo=1, routed)           0.526    10.661    PS2_inst/status[26]_i_3_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.043    10.704 r  PS2_inst/status[26]_i_1/O
                         net (fo=1, routed)           0.000    10.704    PS2_inst_n_37
    SLICE_X68Y79         FDRE                                         r  status_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.188ns  (logic 0.537ns (8.679%)  route 5.651ns (91.321%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 r  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 f  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 f  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          1.766    10.060    PS2_inst/status[37]_i_4_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I5_O)        0.043    10.103 r  PS2_inst/status[6]_i_3/O
                         net (fo=1, routed)           0.445    10.549    PS2_inst/status[6]_i_3_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I3_O)        0.043    10.592 r  PS2_inst/status[6]_i_1/O
                         net (fo=1, routed)           0.000    10.592    PS2_inst_n_16
    SLICE_X69Y81         FDRE                                         r  status_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 0.537ns (9.013%)  route 5.421ns (90.987%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 r  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 f  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 f  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          1.545     9.840    PS2_inst/status[37]_i_4_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I5_O)        0.043     9.883 r  PS2_inst/status[36]_i_3/O
                         net (fo=1, routed)           0.436    10.319    PS2_inst/status[36]_i_3_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I3_O)        0.043    10.362 r  PS2_inst/status[36]_i_1/O
                         net (fo=1, routed)           0.000    10.362    PS2_inst_n_44
    SLICE_X69Y79         FDRE                                         r  status_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 0.494ns (8.471%)  route 5.337ns (91.529%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 f  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 r  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 r  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          0.416     8.710    PS2_inst/status[37]_i_4_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.043     8.753 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.482    10.236    zero2
    SLICE_X57Y100        FDRE                                         r  zero1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 0.494ns (8.471%)  route 5.337ns (91.529%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 f  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 r  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 r  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          0.416     8.710    PS2_inst/status[37]_i_4_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.043     8.753 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.482    10.236    zero2
    SLICE_X57Y100        FDRE                                         r  zero1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 0.494ns (8.471%)  route 5.337ns (91.529%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 f  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 r  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 r  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          0.416     8.710    PS2_inst/status[37]_i_4_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.043     8.753 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.482    10.236    zero2
    SLICE_X57Y100        FDRE                                         r  zero1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 0.494ns (8.471%)  route 5.337ns (91.529%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 f  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 r  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 r  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          0.416     8.710    PS2_inst/status[37]_i_4_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.043     8.753 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.482    10.236    zero2
    SLICE_X57Y100        FDRE                                         r  zero1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 0.537ns (9.220%)  route 5.287ns (90.780%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 r  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 f  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 f  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          1.484     9.778    PS2_inst/status[37]_i_4_n_0
    SLICE_X72Y82         LUT6 (Prop_lut6_I5_O)        0.043     9.821 r  PS2_inst/status[22]_i_3/O
                         net (fo=1, routed)           0.364    10.185    PS2_inst/status[22]_i_3_n_0
    SLICE_X70Y82         LUT6 (Prop_lut6_I3_O)        0.043    10.228 r  PS2_inst/status[22]_i_1/O
                         net (fo=1, routed)           0.000    10.228    PS2_inst_n_33
    SLICE_X70Y82         FDRE                                         r  status_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 0.537ns (9.241%)  route 5.274ns (90.759%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 r  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 f  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 f  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          1.589     9.884    PS2_inst/status[37]_i_4_n_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I5_O)        0.043     9.927 r  PS2_inst/status[4]_i_3/O
                         net (fo=1, routed)           0.246    10.172    PS2_inst/status[4]_i_3_n_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I3_O)        0.043    10.215 r  PS2_inst/status[4]_i_1/O
                         net (fo=1, routed)           0.000    10.215    PS2_inst_n_18
    SLICE_X70Y79         FDRE                                         r  status_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 0.537ns (9.272%)  route 5.254ns (90.728%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.389     4.404    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.223     4.627 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          2.643     7.270    PS2_inst/keys[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I0_O)        0.049     7.319 r  PS2_inst/total_number[31]_i_3/O
                         net (fo=4, routed)           0.336     7.655    PS2_inst/total_number[31]_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.136     7.791 f  PS2_inst/selected[31]_i_3/O
                         net (fo=3, routed)           0.460     8.251    PS2_inst/selected[31]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.043     8.294 f  PS2_inst/status[37]_i_4/O
                         net (fo=39, routed)          1.449     9.743    PS2_inst/status[37]_i_4_n_0
    SLICE_X72Y80         LUT6 (Prop_lut6_I5_O)        0.043     9.786 r  PS2_inst/status[12]_i_3/O
                         net (fo=1, routed)           0.367    10.153    PS2_inst/status[12]_i_3_n_0
    SLICE_X72Y80         LUT6 (Prop_lut6_I3_O)        0.043    10.196 r  PS2_inst/status[12]_i_1/O
                         net (fo=1, routed)           0.000    10.196    PS2_inst_n_23
    SLICE_X72Y80         FDRE                                         r  status_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_keys_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.100ns (47.273%)  route 0.112ns (52.727%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.834    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.100     1.934 r  PS2_inst/up_reg/Q
                         net (fo=3, routed)           0.112     2.045    keys[0]
    SLICE_X52Y81         FDRE                                         r  prev_keys_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_keys_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.100ns (29.027%)  route 0.245ns (70.973%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  PS2_inst/down_reg/Q
                         net (fo=32, routed)          0.245     2.179    keys[3]
    SLICE_X51Y92         FDRE                                         r  prev_keys_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/space_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_keys_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.100ns (24.326%)  route 0.311ns (75.674%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y82         FDRE                                         r  PS2_inst/space_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  PS2_inst/space_reg/Q
                         net (fo=4, routed)           0.311     2.246    keys[4]
    SLICE_X58Y90         FDRE                                         r  prev_keys_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_keys_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.100ns (22.122%)  route 0.352ns (77.878%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  PS2_inst/right_reg/Q
                         net (fo=37, routed)          0.352     2.287    keys[2]
    SLICE_X54Y91         FDRE                                         r  prev_keys_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.156ns (31.633%)  route 0.337ns (68.367%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.834    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.100     1.934 f  PS2_inst/up_reg/Q
                         net (fo=3, routed)           0.176     2.110    PS2_inst/keys[0]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.028     2.138 f  PS2_inst/page_status[1]_i_5/O
                         net (fo=151, routed)         0.161     2.299    PS2_inst/page_status127_out
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.028     2.327 r  PS2_inst/status[9]_i_1/O
                         net (fo=1, routed)           0.000     2.327    PS2_inst_n_20
    SLICE_X56Y81         FDRE                                         r  status_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.202ns (36.235%)  route 0.355ns (63.765%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.100     1.935 f  PS2_inst/down_reg/Q
                         net (fo=32, routed)          0.271     2.206    PS2_inst/keys[3]
    SLICE_X55Y90         LUT4 (Prop_lut4_I3_O)        0.033     2.239 r  PS2_inst/cur_select[0]_i_3/O
                         net (fo=2, routed)           0.084     2.323    PS2_inst/cur_select[0]_i_3_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.069     2.392 r  PS2_inst/cur_select[0]_i_1/O
                         net (fo=1, routed)           0.000     2.392    PS2_inst_n_78
    SLICE_X55Y90         FDRE                                         r  cur_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.156ns (27.927%)  route 0.403ns (72.073%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.834    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.100     1.934 f  PS2_inst/up_reg/Q
                         net (fo=3, routed)           0.176     2.110    PS2_inst/keys[0]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.028     2.138 f  PS2_inst/page_status[1]_i_5/O
                         net (fo=151, routed)         0.227     2.364    PS2_inst/page_status127_out
    SLICE_X56Y81         LUT6 (Prop_lut6_I1_O)        0.028     2.392 r  PS2_inst/status[13]_i_1/O
                         net (fo=1, routed)           0.000     2.392    PS2_inst_n_24
    SLICE_X56Y81         FDRE                                         r  status_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.156ns (25.648%)  route 0.452ns (74.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.834    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.100     1.934 r  PS2_inst/up_reg/Q
                         net (fo=3, routed)           0.176     2.110    PS2_inst/keys[0]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.028     2.138 r  PS2_inst/page_status[1]_i_5/O
                         net (fo=151, routed)         0.276     2.414    PS2_inst/page_status127_out
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.028     2.442 r  PS2_inst/status[8]_i_1/O
                         net (fo=1, routed)           0.000     2.442    PS2_inst_n_19
    SLICE_X57Y80         FDRE                                         r  status_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_select_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.156ns (25.444%)  route 0.457ns (74.556%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          0.342     2.277    PS2_inst/keys[1]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.028     2.305 r  PS2_inst/cur_select[3]_i_2/O
                         net (fo=1, routed)           0.115     2.420    PS2_inst/cur_select[3]_i_2_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I4_O)        0.028     2.448 r  PS2_inst/cur_select[3]_i_1/O
                         net (fo=1, routed)           0.000     2.448    PS2_inst_n_75
    SLICE_X53Y91         FDRE                                         r  cur_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_status_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.156ns (25.280%)  route 0.461ns (74.720%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.835    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  PS2_inst/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  PS2_inst/down_reg/Q
                         net (fo=32, routed)          0.271     2.206    PS2_inst/keys[3]
    SLICE_X55Y90         LUT2 (Prop_lut2_I0_O)        0.028     2.234 r  PS2_inst/page_status[1]_i_2/O
                         net (fo=7, routed)           0.190     2.424    PS2_inst/page_status[1]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.028     2.452 r  PS2_inst/page_status[0]_i_1/O
                         net (fo=1, routed)           0.000     2.452    PS2_inst_n_1
    SLICE_X57Y90         FDRE                                         r  page_status_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.501ns (38.900%)  route 2.358ns (61.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.358     3.859    PS2_inst/PS2_data_IBUF
    SLICE_X51Y79         FDRE                                         r  PS2_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.256     4.031    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  PS2_inst/temp_data_reg[2]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.501ns (39.747%)  route 2.276ns (60.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.276     3.777    PS2_inst/PS2_data_IBUF
    SLICE_X50Y78         FDRE                                         r  PS2_inst/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.254     4.029    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y78         FDRE                                         r  PS2_inst/temp_data_reg[1]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.501ns (39.772%)  route 2.273ns (60.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.273     3.774    PS2_inst/PS2_data_IBUF
    SLICE_X49Y80         FDRE                                         r  PS2_inst/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.259     4.034    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  PS2_inst/temp_data_reg[5]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.696ns  (logic 1.501ns (40.613%)  route 2.195ns (59.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.195     3.696    PS2_inst/PS2_data_IBUF
    SLICE_X50Y77         FDRE                                         r  PS2_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.253     4.028    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  PS2_inst/temp_data_reg[4]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.692ns  (logic 1.501ns (40.657%)  route 2.191ns (59.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.191     3.692    PS2_inst/PS2_data_IBUF
    SLICE_X48Y79         FDRE                                         r  PS2_inst/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.258     4.033    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y79         FDRE                                         r  PS2_inst/temp_data_reg[0]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.689ns  (logic 1.501ns (40.691%)  route 2.188ns (59.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.188     3.689    PS2_inst/PS2_data_IBUF
    SLICE_X49Y79         FDRE                                         r  PS2_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.258     4.033    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  PS2_inst/temp_data_reg[6]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.501ns (40.915%)  route 2.168ns (59.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.168     3.669    PS2_inst/PS2_data_IBUF
    SLICE_X51Y80         FDRE                                         r  PS2_inst/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.257     4.032    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  PS2_inst/temp_data_reg[3]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 1.501ns (41.762%)  route 2.093ns (58.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.093     3.594    PS2_inst/PS2_data_IBUF
    SLICE_X49Y78         FDRE                                         r  PS2_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.256     4.031    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  PS2_inst/temp_data_reg[7]/C

Slack:                    inf
  Source:                 PS2_clk
                            (input port)
  Destination:            PS2_inst/ps2_clk_falg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.469ns  (logic 1.488ns (42.887%)  route 1.981ns (57.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  PS2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS2_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  PS2_clk_IBUF_inst/O
                         net (fo=1, routed)           1.981     3.469    PS2_inst/PS2_clk_IBUF
    SLICE_X46Y79         FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.262     4.037    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.018ns  (logic 0.770ns (25.516%)  route 2.248ns (74.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.248     3.018    clkdiv_inst/AR[0]
    SLICE_X83Y119        FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138     3.913    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.152ns (11.556%)  route 1.160ns (88.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.160     1.312    clkdiv_inst/AR[0]
    SLICE_X83Y117        FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.767     2.252    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.152ns (11.556%)  route 1.160ns (88.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.160     1.312    clkdiv_inst/AR[0]
    SLICE_X83Y117        FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.767     2.252    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.152ns (11.556%)  route 1.160ns (88.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.160     1.312    clkdiv_inst/AR[0]
    SLICE_X83Y117        FDCE                                         f  clkdiv_inst/div_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.767     2.252    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.152ns (11.556%)  route 1.160ns (88.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.160     1.312    clkdiv_inst/AR[0]
    SLICE_X83Y117        FDCE                                         f  clkdiv_inst/div_res_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.767     2.252    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y117        FDCE                                         r  clkdiv_inst/div_res_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.152ns (11.152%)  route 1.207ns (88.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.207     1.359    clkdiv_inst/AR[0]
    SLICE_X83Y118        FDCE                                         f  clkdiv_inst/div_res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.766     2.251    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.152ns (11.152%)  route 1.207ns (88.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.207     1.359    clkdiv_inst/AR[0]
    SLICE_X83Y118        FDCE                                         f  clkdiv_inst/div_res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.766     2.251    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.152ns (11.152%)  route 1.207ns (88.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.207     1.359    clkdiv_inst/AR[0]
    SLICE_X83Y118        FDCE                                         f  clkdiv_inst/div_res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.766     2.251    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.152ns (11.152%)  route 1.207ns (88.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.207     1.359    clkdiv_inst/AR[0]
    SLICE_X83Y118        FDCE                                         f  clkdiv_inst/div_res_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.766     2.251    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y118        FDCE                                         r  clkdiv_inst/div_res_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.152ns (10.807%)  route 1.251ns (89.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.251     1.402    clkdiv_inst/AR[0]
    SLICE_X83Y119        FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.765     2.250    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.152ns (10.807%)  route 1.251ns (89.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          1.251     1.402    clkdiv_inst/AR[0]
    SLICE_X83Y119        FDCE                                         f  clkdiv_inst/div_res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.765     2.250    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  clkdiv_inst/div_res_reg[8]/C





