$date
	Wed Jun 01 21:49:52 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sram_tb $end
$scope module dut $end
$var wire 32 ! addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 # cs $end
$var wire 32 $ forward [31:0] $end
$var wire 1 % oe $end
$var wire 1 & rw $end
$var wire 1 ' wr_fwd $end
$var wire 32 ( write_data [31:0] $end
$var wire 16 ) data_to_mem [15:0] $end
$var reg 32 * read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz *
b0 )
b0 (
0'
0&
0%
b0 $
1#
0"
b0 !
$end
#10
1"
#20
b1 )
0"
b1 !
b1 (
1%
0#
#30
1"
#40
b10 )
0"
b10 !
b10 (
#50
1"
#60
b11 )
0"
b11 !
b11 (
#70
1"
#80
b100 )
0"
b100 !
b100 (
#90
1"
#100
b101 )
0"
b101 !
b101 (
#110
1"
#120
b110 )
0"
b110 !
b110 (
#130
1"
#140
b111 )
0"
b111 !
b111 (
#150
1"
#160
b1000 )
0"
b1000 !
b1000 (
#170
1"
#180
b1001 )
0"
b1001 !
b1001 (
#190
1"
#200
b1010 )
0"
b1010 !
b1010 (
#210
1"
#220
b1011 )
0"
b1011 !
b1011 (
#230
1"
#240
b1100 )
0"
b1100 !
b1100 (
#250
1"
#260
b1101 )
0"
b1101 !
b1101 (
#270
1"
#280
b1110 )
0"
b1110 !
b1110 (
#290
1"
#300
b1111 )
0"
b1111 !
b1111 (
#310
1"
#320
b10000 )
0"
b10000 !
b10000 (
#330
1"
#340
0"
#350
1"
#360
b1 *
0"
0%
1&
b1 !
#370
1"
#380
b10 *
0"
b10 !
#390
1"
#400
b11 *
0"
b11 !
#410
1"
#420
b100 *
0"
b100 !
#430
1"
#440
b101 *
0"
b101 !
#450
1"
#460
b110 *
0"
b110 !
#470
1"
#480
b111 *
0"
b111 !
#490
1"
#500
b1000 *
0"
b1000 !
#510
1"
#520
b1001 *
0"
b1001 !
#530
1"
#540
b1010 *
0"
b1010 !
#550
1"
#560
b1011 *
0"
b1011 !
#570
1"
#580
b1100 *
0"
b1100 !
#590
1"
#600
b1101 *
0"
b1101 !
#610
1"
#620
b1110 *
0"
b1110 !
#630
1"
#640
b1111 *
0"
b1111 !
#650
1"
#660
b10000 *
0"
b10000 !
#670
1"
#680
0"
#690
1"
#700
b111101010101010 )
bz *
0"
b111101010101010 $
1'
b1000000000 !
1%
0&
#710
1"
#720
b1010101010101010 )
0"
b1000000001 !
b1010101010101010 $
#730
1"
#740
b0 )
b111101010101010 *
0"
0%
1&
b1000000000 !
b0 $
#750
1"
#760
b11111111111111111010101010101010 *
0"
b1000000001 !
#770
1"
#780
