ARM GAS  /tmp/ccyy6okN.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB350:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** 
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32h7xx_hal_msp.c **** 
  29:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc3;
  30:Core/Src/stm32h7xx_hal_msp.c **** 
  31:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch3;
ARM GAS  /tmp/ccyy6okN.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** 
  33:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim3_ch2;
  34:Core/Src/stm32h7xx_hal_msp.c **** 
  35:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim3_ch1;
  36:Core/Src/stm32h7xx_hal_msp.c **** 
  37:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim4_ch3;
  38:Core/Src/stm32h7xx_hal_msp.c **** 
  39:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch4;
  40:Core/Src/stm32h7xx_hal_msp.c **** 
  41:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  42:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  43:Core/Src/stm32h7xx_hal_msp.c **** 
  44:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  45:Core/Src/stm32h7xx_hal_msp.c **** 
  46:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  47:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  48:Core/Src/stm32h7xx_hal_msp.c **** 
  49:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  50:Core/Src/stm32h7xx_hal_msp.c **** 
  51:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  52:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  53:Core/Src/stm32h7xx_hal_msp.c **** 
  54:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  55:Core/Src/stm32h7xx_hal_msp.c **** 
  56:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  57:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  58:Core/Src/stm32h7xx_hal_msp.c **** 
  59:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  60:Core/Src/stm32h7xx_hal_msp.c **** 
  61:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/stm32h7xx_hal_msp.c **** 
  64:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  65:Core/Src/stm32h7xx_hal_msp.c **** 
  66:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  67:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  68:Core/Src/stm32h7xx_hal_msp.c **** 
  69:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  70:Core/Src/stm32h7xx_hal_msp.c **** 
  71:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  72:Core/Src/stm32h7xx_hal_msp.c **** 
  73:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  74:Core/Src/stm32h7xx_hal_msp.c **** 
  75:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  76:Core/Src/stm32h7xx_hal_msp.c ****                                                                                 /**
  77:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  78:Core/Src/stm32h7xx_hal_msp.c ****   */
  79:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  80:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 80 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccyy6okN.s 			page 3


  81:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  82:Core/Src/stm32h7xx_hal_msp.c **** 
  83:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  84:Core/Src/stm32h7xx_hal_msp.c **** 
  85:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 85 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 85 3 view .LVU2
  39              		.loc 1 85 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 85 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 85 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 85 3 view .LVU6
  86:Core/Src/stm32h7xx_hal_msp.c **** 
  87:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  88:Core/Src/stm32h7xx_hal_msp.c **** 
  89:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  90:Core/Src/stm32h7xx_hal_msp.c **** 
  91:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  92:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 92 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE350:
  65              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_ADC_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv5-d16
  73              	HAL_ADC_MspInit:
  74              	.LVL0:
  75              	.LFB351:
  93:Core/Src/stm32h7xx_hal_msp.c **** 
  94:Core/Src/stm32h7xx_hal_msp.c **** /**
  95:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP Initialization
  96:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  97:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  98:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  99:Core/Src/stm32h7xx_hal_msp.c **** */
ARM GAS  /tmp/ccyy6okN.s 			page 4


 100:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 101:Core/Src/stm32h7xx_hal_msp.c **** {
  76              		.loc 1 101 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 40
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		.loc 1 101 1 is_stmt 0 view .LVU9
  81 0000 30B5     		push	{r4, r5, lr}
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 12
  84              		.cfi_offset 4, -12
  85              		.cfi_offset 5, -8
  86              		.cfi_offset 14, -4
  87 0002 8BB0     		sub	sp, sp, #44
  88              	.LCFI3:
  89              		.cfi_def_cfa_offset 56
  90 0004 0446     		mov	r4, r0
 102:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  91              		.loc 1 102 3 is_stmt 1 view .LVU10
  92              		.loc 1 102 20 is_stmt 0 view .LVU11
  93 0006 0023     		movs	r3, #0
  94 0008 0593     		str	r3, [sp, #20]
  95 000a 0693     		str	r3, [sp, #24]
  96 000c 0793     		str	r3, [sp, #28]
  97 000e 0893     		str	r3, [sp, #32]
  98 0010 0993     		str	r3, [sp, #36]
 103:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  99              		.loc 1 103 3 is_stmt 1 view .LVU12
 100              		.loc 1 103 10 is_stmt 0 view .LVU13
 101 0012 0368     		ldr	r3, [r0]
 102              		.loc 1 103 5 view .LVU14
 103 0014 434A     		ldr	r2, .L15
 104 0016 9342     		cmp	r3, r2
 105 0018 04D0     		beq	.L11
 104:Core/Src/stm32h7xx_hal_msp.c ****   {
 105:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 106:Core/Src/stm32h7xx_hal_msp.c **** 
 107:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 108:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 110:Core/Src/stm32h7xx_hal_msp.c **** 
 111:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 112:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 113:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ADC1_INP14
 114:Core/Src/stm32h7xx_hal_msp.c ****     */
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 119:Core/Src/stm32h7xx_hal_msp.c **** 
 120:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 DMA Init */
 121:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 Init */
 122:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Stream5;
 123:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 124:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 125:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 126:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccyy6okN.s 			page 5


 127:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 128:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 131:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 132:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 133:Core/Src/stm32h7xx_hal_msp.c ****     {
 134:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 135:Core/Src/stm32h7xx_hal_msp.c ****     }
 136:Core/Src/stm32h7xx_hal_msp.c **** 
 137:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 138:Core/Src/stm32h7xx_hal_msp.c **** 
 139:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 140:Core/Src/stm32h7xx_hal_msp.c **** 
 141:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 142:Core/Src/stm32h7xx_hal_msp.c ****   }
 143:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 106              		.loc 1 143 8 is_stmt 1 view .LVU15
 107              		.loc 1 143 10 is_stmt 0 view .LVU16
 108 001a 434A     		ldr	r2, .L15+4
 109 001c 9342     		cmp	r3, r2
 110 001e 41D0     		beq	.L12
 111              	.LVL1:
 112              	.L5:
 144:Core/Src/stm32h7xx_hal_msp.c ****   {
 145:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 146:Core/Src/stm32h7xx_hal_msp.c **** 
 147:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
 148:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 149:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 150:Core/Src/stm32h7xx_hal_msp.c **** 
 151:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 152:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 153:Core/Src/stm32h7xx_hal_msp.c ****     PC3_C     ------> ADC3_INP1
 154:Core/Src/stm32h7xx_hal_msp.c ****     */
 155:Core/Src/stm32h7xx_hal_msp.c ****     HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 156:Core/Src/stm32h7xx_hal_msp.c **** 
 157:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC3 DMA Init */
 158:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC3 Init */
 159:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Instance = DMA2_Stream7;
 160:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 161:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 162:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 163:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 164:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 165:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 166:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Mode = DMA_CIRCULAR;
 167:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 168:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 169:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 170:Core/Src/stm32h7xx_hal_msp.c ****     {
 171:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 172:Core/Src/stm32h7xx_hal_msp.c ****     }
 173:Core/Src/stm32h7xx_hal_msp.c **** 
 174:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 175:Core/Src/stm32h7xx_hal_msp.c **** 
 176:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
ARM GAS  /tmp/ccyy6okN.s 			page 6


 177:Core/Src/stm32h7xx_hal_msp.c **** 
 178:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 179:Core/Src/stm32h7xx_hal_msp.c ****   }
 180:Core/Src/stm32h7xx_hal_msp.c **** 
 181:Core/Src/stm32h7xx_hal_msp.c **** }
 113              		.loc 1 181 1 view .LVU17
 114 0020 0BB0     		add	sp, sp, #44
 115              	.LCFI4:
 116              		.cfi_remember_state
 117              		.cfi_def_cfa_offset 12
 118              		@ sp needed
 119 0022 30BD     		pop	{r4, r5, pc}
 120              	.LVL2:
 121              	.L11:
 122              	.LCFI5:
 123              		.cfi_restore_state
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 124              		.loc 1 109 5 is_stmt 1 view .LVU18
 125              	.LBB3:
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 126              		.loc 1 109 5 view .LVU19
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 127              		.loc 1 109 5 view .LVU20
 128 0024 414B     		ldr	r3, .L15+8
 129 0026 D3F8D820 		ldr	r2, [r3, #216]
 130 002a 42F02002 		orr	r2, r2, #32
 131 002e C3F8D820 		str	r2, [r3, #216]
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 132              		.loc 1 109 5 view .LVU21
 133 0032 D3F8D820 		ldr	r2, [r3, #216]
 134 0036 02F02002 		and	r2, r2, #32
 135 003a 0192     		str	r2, [sp, #4]
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 136              		.loc 1 109 5 view .LVU22
 137 003c 019A     		ldr	r2, [sp, #4]
 138              	.LBE3:
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 139              		.loc 1 109 5 view .LVU23
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 140              		.loc 1 111 5 view .LVU24
 141              	.LBB4:
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 142              		.loc 1 111 5 view .LVU25
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 143              		.loc 1 111 5 view .LVU26
 144 003e D3F8E020 		ldr	r2, [r3, #224]
 145 0042 42F00102 		orr	r2, r2, #1
 146 0046 C3F8E020 		str	r2, [r3, #224]
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 147              		.loc 1 111 5 view .LVU27
 148 004a D3F8E030 		ldr	r3, [r3, #224]
 149 004e 03F00103 		and	r3, r3, #1
 150 0052 0293     		str	r3, [sp, #8]
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 111 5 view .LVU28
 152 0054 029B     		ldr	r3, [sp, #8]
 153              	.LBE4:
ARM GAS  /tmp/ccyy6okN.s 			page 7


 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154              		.loc 1 111 5 view .LVU29
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 155              		.loc 1 115 5 view .LVU30
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 156              		.loc 1 115 25 is_stmt 0 view .LVU31
 157 0056 0423     		movs	r3, #4
 158 0058 0593     		str	r3, [sp, #20]
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 116 5 is_stmt 1 view .LVU32
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 116 26 is_stmt 0 view .LVU33
 161 005a 0323     		movs	r3, #3
 162 005c 0693     		str	r3, [sp, #24]
 117:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 163              		.loc 1 117 5 is_stmt 1 view .LVU34
 117:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164              		.loc 1 117 26 is_stmt 0 view .LVU35
 165 005e 0025     		movs	r5, #0
 166 0060 0795     		str	r5, [sp, #28]
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 167              		.loc 1 118 5 is_stmt 1 view .LVU36
 168 0062 05A9     		add	r1, sp, #20
 169 0064 3248     		ldr	r0, .L15+12
 170              	.LVL3:
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 171              		.loc 1 118 5 is_stmt 0 view .LVU37
 172 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 173              	.LVL4:
 122:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 174              		.loc 1 122 5 is_stmt 1 view .LVU38
 122:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 175              		.loc 1 122 24 is_stmt 0 view .LVU39
 176 006a 3248     		ldr	r0, .L15+16
 177 006c 324B     		ldr	r3, .L15+20
 178 006e 0360     		str	r3, [r0]
 123:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 179              		.loc 1 123 5 is_stmt 1 view .LVU40
 123:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 180              		.loc 1 123 28 is_stmt 0 view .LVU41
 181 0070 0923     		movs	r3, #9
 182 0072 4360     		str	r3, [r0, #4]
 124:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 183              		.loc 1 124 5 is_stmt 1 view .LVU42
 124:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 184              		.loc 1 124 30 is_stmt 0 view .LVU43
 185 0074 8560     		str	r5, [r0, #8]
 125:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 186              		.loc 1 125 5 is_stmt 1 view .LVU44
 125:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 187              		.loc 1 125 30 is_stmt 0 view .LVU45
 188 0076 C560     		str	r5, [r0, #12]
 126:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 189              		.loc 1 126 5 is_stmt 1 view .LVU46
 126:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 190              		.loc 1 126 27 is_stmt 0 view .LVU47
 191 0078 4FF48063 		mov	r3, #1024
ARM GAS  /tmp/ccyy6okN.s 			page 8


 192 007c 0361     		str	r3, [r0, #16]
 127:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 193              		.loc 1 127 5 is_stmt 1 view .LVU48
 127:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 194              		.loc 1 127 40 is_stmt 0 view .LVU49
 195 007e 4FF40063 		mov	r3, #2048
 196 0082 4361     		str	r3, [r0, #20]
 128:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 197              		.loc 1 128 5 is_stmt 1 view .LVU50
 128:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 198              		.loc 1 128 37 is_stmt 0 view .LVU51
 199 0084 4FF40053 		mov	r3, #8192
 200 0088 8361     		str	r3, [r0, #24]
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 201              		.loc 1 129 5 is_stmt 1 view .LVU52
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 202              		.loc 1 129 25 is_stmt 0 view .LVU53
 203 008a C561     		str	r5, [r0, #28]
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 204              		.loc 1 130 5 is_stmt 1 view .LVU54
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 205              		.loc 1 130 29 is_stmt 0 view .LVU55
 206 008c 0562     		str	r5, [r0, #32]
 131:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 207              		.loc 1 131 5 is_stmt 1 view .LVU56
 131:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 208              		.loc 1 131 29 is_stmt 0 view .LVU57
 209 008e 4562     		str	r5, [r0, #36]
 132:Core/Src/stm32h7xx_hal_msp.c ****     {
 210              		.loc 1 132 5 is_stmt 1 view .LVU58
 132:Core/Src/stm32h7xx_hal_msp.c ****     {
 211              		.loc 1 132 9 is_stmt 0 view .LVU59
 212 0090 FFF7FEFF 		bl	HAL_DMA_Init
 213              	.LVL5:
 132:Core/Src/stm32h7xx_hal_msp.c ****     {
 214              		.loc 1 132 8 view .LVU60
 215 0094 18B9     		cbnz	r0, .L13
 216              	.L7:
 137:Core/Src/stm32h7xx_hal_msp.c **** 
 217              		.loc 1 137 5 is_stmt 1 view .LVU61
 137:Core/Src/stm32h7xx_hal_msp.c **** 
 218              		.loc 1 137 5 view .LVU62
 219 0096 274B     		ldr	r3, .L15+16
 220 0098 A365     		str	r3, [r4, #88]
 137:Core/Src/stm32h7xx_hal_msp.c **** 
 221              		.loc 1 137 5 view .LVU63
 222 009a 9C63     		str	r4, [r3, #56]
 137:Core/Src/stm32h7xx_hal_msp.c **** 
 223              		.loc 1 137 5 view .LVU64
 224 009c C0E7     		b	.L5
 225              	.L13:
 134:Core/Src/stm32h7xx_hal_msp.c ****     }
 226              		.loc 1 134 7 view .LVU65
 227 009e FFF7FEFF 		bl	Error_Handler
 228              	.LVL6:
 229 00a2 F8E7     		b	.L7
 230              	.LVL7:
ARM GAS  /tmp/ccyy6okN.s 			page 9


 231              	.L12:
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 232              		.loc 1 149 5 view .LVU66
 233              	.LBB5:
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 234              		.loc 1 149 5 view .LVU67
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 235              		.loc 1 149 5 view .LVU68
 236 00a4 214B     		ldr	r3, .L15+8
 237 00a6 D3F8E020 		ldr	r2, [r3, #224]
 238 00aa 42F08072 		orr	r2, r2, #16777216
 239 00ae C3F8E020 		str	r2, [r3, #224]
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 240              		.loc 1 149 5 view .LVU69
 241 00b2 D3F8E020 		ldr	r2, [r3, #224]
 242 00b6 02F08072 		and	r2, r2, #16777216
 243 00ba 0392     		str	r2, [sp, #12]
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 244              		.loc 1 149 5 view .LVU70
 245 00bc 039A     		ldr	r2, [sp, #12]
 246              	.LBE5:
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 247              		.loc 1 149 5 view .LVU71
 151:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 248              		.loc 1 151 5 view .LVU72
 249              	.LBB6:
 151:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 250              		.loc 1 151 5 view .LVU73
 151:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 251              		.loc 1 151 5 view .LVU74
 252 00be D3F8E020 		ldr	r2, [r3, #224]
 253 00c2 42F00402 		orr	r2, r2, #4
 254 00c6 C3F8E020 		str	r2, [r3, #224]
 151:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 255              		.loc 1 151 5 view .LVU75
 256 00ca D3F8E030 		ldr	r3, [r3, #224]
 257 00ce 03F00403 		and	r3, r3, #4
 258 00d2 0493     		str	r3, [sp, #16]
 151:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 259              		.loc 1 151 5 view .LVU76
 260 00d4 049B     		ldr	r3, [sp, #16]
 261              	.LBE6:
 151:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 262              		.loc 1 151 5 view .LVU77
 155:Core/Src/stm32h7xx_hal_msp.c **** 
 263              		.loc 1 155 5 view .LVU78
 264 00d6 4FF00061 		mov	r1, #134217728
 265 00da 0846     		mov	r0, r1
 266              	.LVL8:
 155:Core/Src/stm32h7xx_hal_msp.c **** 
 267              		.loc 1 155 5 is_stmt 0 view .LVU79
 268 00dc FFF7FEFF 		bl	HAL_SYSCFG_AnalogSwitchConfig
 269              	.LVL9:
 159:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 270              		.loc 1 159 5 is_stmt 1 view .LVU80
 159:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 271              		.loc 1 159 24 is_stmt 0 view .LVU81
ARM GAS  /tmp/ccyy6okN.s 			page 10


 272 00e0 1648     		ldr	r0, .L15+24
 273 00e2 174B     		ldr	r3, .L15+28
 274 00e4 0360     		str	r3, [r0]
 160:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 275              		.loc 1 160 5 is_stmt 1 view .LVU82
 160:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 276              		.loc 1 160 28 is_stmt 0 view .LVU83
 277 00e6 7323     		movs	r3, #115
 278 00e8 4360     		str	r3, [r0, #4]
 161:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 279              		.loc 1 161 5 is_stmt 1 view .LVU84
 161:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 280              		.loc 1 161 30 is_stmt 0 view .LVU85
 281 00ea 0023     		movs	r3, #0
 282 00ec 8360     		str	r3, [r0, #8]
 162:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 283              		.loc 1 162 5 is_stmt 1 view .LVU86
 162:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 284              		.loc 1 162 30 is_stmt 0 view .LVU87
 285 00ee C360     		str	r3, [r0, #12]
 163:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 286              		.loc 1 163 5 is_stmt 1 view .LVU88
 163:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 287              		.loc 1 163 27 is_stmt 0 view .LVU89
 288 00f0 4FF48062 		mov	r2, #1024
 289 00f4 0261     		str	r2, [r0, #16]
 164:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 290              		.loc 1 164 5 is_stmt 1 view .LVU90
 164:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 291              		.loc 1 164 40 is_stmt 0 view .LVU91
 292 00f6 4FF40062 		mov	r2, #2048
 293 00fa 4261     		str	r2, [r0, #20]
 165:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Mode = DMA_CIRCULAR;
 294              		.loc 1 165 5 is_stmt 1 view .LVU92
 165:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Mode = DMA_CIRCULAR;
 295              		.loc 1 165 37 is_stmt 0 view .LVU93
 296 00fc 4FF40052 		mov	r2, #8192
 297 0100 8261     		str	r2, [r0, #24]
 166:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 298              		.loc 1 166 5 is_stmt 1 view .LVU94
 166:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 299              		.loc 1 166 25 is_stmt 0 view .LVU95
 300 0102 4FF48072 		mov	r2, #256
 301 0106 C261     		str	r2, [r0, #28]
 167:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 302              		.loc 1 167 5 is_stmt 1 view .LVU96
 167:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 303              		.loc 1 167 29 is_stmt 0 view .LVU97
 304 0108 4FF48032 		mov	r2, #65536
 305 010c 0262     		str	r2, [r0, #32]
 168:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 306              		.loc 1 168 5 is_stmt 1 view .LVU98
 168:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 307              		.loc 1 168 29 is_stmt 0 view .LVU99
 308 010e 4362     		str	r3, [r0, #36]
 169:Core/Src/stm32h7xx_hal_msp.c ****     {
 309              		.loc 1 169 5 is_stmt 1 view .LVU100
ARM GAS  /tmp/ccyy6okN.s 			page 11


 169:Core/Src/stm32h7xx_hal_msp.c ****     {
 310              		.loc 1 169 9 is_stmt 0 view .LVU101
 311 0110 FFF7FEFF 		bl	HAL_DMA_Init
 312              	.LVL10:
 169:Core/Src/stm32h7xx_hal_msp.c ****     {
 313              		.loc 1 169 8 view .LVU102
 314 0114 18B9     		cbnz	r0, .L14
 315              	.L9:
 174:Core/Src/stm32h7xx_hal_msp.c **** 
 316              		.loc 1 174 5 is_stmt 1 view .LVU103
 174:Core/Src/stm32h7xx_hal_msp.c **** 
 317              		.loc 1 174 5 view .LVU104
 318 0116 094B     		ldr	r3, .L15+24
 319 0118 A365     		str	r3, [r4, #88]
 174:Core/Src/stm32h7xx_hal_msp.c **** 
 320              		.loc 1 174 5 view .LVU105
 321 011a 9C63     		str	r4, [r3, #56]
 174:Core/Src/stm32h7xx_hal_msp.c **** 
 322              		.loc 1 174 5 view .LVU106
 323              		.loc 1 181 1 is_stmt 0 view .LVU107
 324 011c 80E7     		b	.L5
 325              	.L14:
 171:Core/Src/stm32h7xx_hal_msp.c ****     }
 326              		.loc 1 171 7 is_stmt 1 view .LVU108
 327 011e FFF7FEFF 		bl	Error_Handler
 328              	.LVL11:
 329 0122 F8E7     		b	.L9
 330              	.L16:
 331              		.align	2
 332              	.L15:
 333 0124 00200240 		.word	1073881088
 334 0128 00600258 		.word	1476550656
 335 012c 00440258 		.word	1476543488
 336 0130 00000258 		.word	1476526080
 337 0134 00000000 		.word	hdma_adc1
 338 0138 88000240 		.word	1073873032
 339 013c 00000000 		.word	hdma_adc3
 340 0140 B8040240 		.word	1073874104
 341              		.cfi_endproc
 342              	.LFE351:
 344              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 345              		.align	1
 346              		.global	HAL_ADC_MspDeInit
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 350              		.fpu fpv5-d16
 352              	HAL_ADC_MspDeInit:
 353              	.LVL12:
 354              	.LFB352:
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 183:Core/Src/stm32h7xx_hal_msp.c **** /**
 184:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 185:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 186:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 187:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 188:Core/Src/stm32h7xx_hal_msp.c **** */
ARM GAS  /tmp/ccyy6okN.s 			page 12


 189:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 190:Core/Src/stm32h7xx_hal_msp.c **** {
 355              		.loc 1 190 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		.loc 1 190 1 is_stmt 0 view .LVU110
 360 0000 10B5     		push	{r4, lr}
 361              	.LCFI6:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 4, -8
 364              		.cfi_offset 14, -4
 365 0002 0446     		mov	r4, r0
 191:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 366              		.loc 1 191 3 is_stmt 1 view .LVU111
 367              		.loc 1 191 10 is_stmt 0 view .LVU112
 368 0004 0368     		ldr	r3, [r0]
 369              		.loc 1 191 5 view .LVU113
 370 0006 114A     		ldr	r2, .L23
 371 0008 9342     		cmp	r3, r2
 372 000a 03D0     		beq	.L21
 192:Core/Src/stm32h7xx_hal_msp.c ****   {
 193:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 194:Core/Src/stm32h7xx_hal_msp.c **** 
 195:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 196:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 198:Core/Src/stm32h7xx_hal_msp.c **** 
 199:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 200:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ADC1_INP14
 201:Core/Src/stm32h7xx_hal_msp.c ****     */
 202:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
 203:Core/Src/stm32h7xx_hal_msp.c **** 
 204:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 205:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 206:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 207:Core/Src/stm32h7xx_hal_msp.c **** 
 208:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 209:Core/Src/stm32h7xx_hal_msp.c ****   }
 210:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 373              		.loc 1 210 8 is_stmt 1 view .LVU114
 374              		.loc 1 210 10 is_stmt 0 view .LVU115
 375 000c 104A     		ldr	r2, .L23+4
 376 000e 9342     		cmp	r3, r2
 377 0010 0FD0     		beq	.L22
 378              	.LVL13:
 379              	.L17:
 211:Core/Src/stm32h7xx_hal_msp.c ****   {
 212:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 213:Core/Src/stm32h7xx_hal_msp.c **** 
 214:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 215:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 216:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 217:Core/Src/stm32h7xx_hal_msp.c **** 
 218:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC3 DMA DeInit */
 219:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 220:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
ARM GAS  /tmp/ccyy6okN.s 			page 13


 221:Core/Src/stm32h7xx_hal_msp.c **** 
 222:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 223:Core/Src/stm32h7xx_hal_msp.c ****   }
 224:Core/Src/stm32h7xx_hal_msp.c **** 
 225:Core/Src/stm32h7xx_hal_msp.c **** }
 380              		.loc 1 225 1 view .LVU116
 381 0012 10BD     		pop	{r4, pc}
 382              	.LVL14:
 383              	.L21:
 197:Core/Src/stm32h7xx_hal_msp.c **** 
 384              		.loc 1 197 5 is_stmt 1 view .LVU117
 385 0014 0F4A     		ldr	r2, .L23+8
 386 0016 D2F8D830 		ldr	r3, [r2, #216]
 387 001a 23F02003 		bic	r3, r3, #32
 388 001e C2F8D830 		str	r3, [r2, #216]
 202:Core/Src/stm32h7xx_hal_msp.c **** 
 389              		.loc 1 202 5 view .LVU118
 390 0022 0421     		movs	r1, #4
 391 0024 0C48     		ldr	r0, .L23+12
 392              	.LVL15:
 202:Core/Src/stm32h7xx_hal_msp.c **** 
 393              		.loc 1 202 5 is_stmt 0 view .LVU119
 394 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 395              	.LVL16:
 205:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 396              		.loc 1 205 5 is_stmt 1 view .LVU120
 397 002a A06D     		ldr	r0, [r4, #88]
 398 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 399              	.LVL17:
 400 0030 EFE7     		b	.L17
 401              	.LVL18:
 402              	.L22:
 216:Core/Src/stm32h7xx_hal_msp.c **** 
 403              		.loc 1 216 5 view .LVU121
 404 0032 A2F5E052 		sub	r2, r2, #7168
 405 0036 D2F8E030 		ldr	r3, [r2, #224]
 406 003a 23F08073 		bic	r3, r3, #16777216
 407 003e C2F8E030 		str	r3, [r2, #224]
 219:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 408              		.loc 1 219 5 view .LVU122
 409 0042 806D     		ldr	r0, [r0, #88]
 410              	.LVL19:
 219:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 411              		.loc 1 219 5 is_stmt 0 view .LVU123
 412 0044 FFF7FEFF 		bl	HAL_DMA_DeInit
 413              	.LVL20:
 414              		.loc 1 225 1 view .LVU124
 415 0048 E3E7     		b	.L17
 416              	.L24:
 417 004a 00BF     		.align	2
 418              	.L23:
 419 004c 00200240 		.word	1073881088
 420 0050 00600258 		.word	1476550656
 421 0054 00440258 		.word	1476543488
 422 0058 00000258 		.word	1476526080
 423              		.cfi_endproc
 424              	.LFE352:
ARM GAS  /tmp/ccyy6okN.s 			page 14


 426              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 427              		.align	1
 428              		.global	HAL_FDCAN_MspInit
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 432              		.fpu fpv5-d16
 434              	HAL_FDCAN_MspInit:
 435              	.LVL21:
 436              	.LFB353:
 226:Core/Src/stm32h7xx_hal_msp.c **** 
 227:Core/Src/stm32h7xx_hal_msp.c **** /**
 228:Core/Src/stm32h7xx_hal_msp.c **** * @brief FDCAN MSP Initialization
 229:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 230:Core/Src/stm32h7xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 231:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 232:Core/Src/stm32h7xx_hal_msp.c **** */
 233:Core/Src/stm32h7xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
 234:Core/Src/stm32h7xx_hal_msp.c **** {
 437              		.loc 1 234 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 216
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		.loc 1 234 1 is_stmt 0 view .LVU126
 442 0000 10B5     		push	{r4, lr}
 443              	.LCFI7:
 444              		.cfi_def_cfa_offset 8
 445              		.cfi_offset 4, -8
 446              		.cfi_offset 14, -4
 447 0002 B6B0     		sub	sp, sp, #216
 448              	.LCFI8:
 449              		.cfi_def_cfa_offset 224
 450 0004 0446     		mov	r4, r0
 235:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 451              		.loc 1 235 3 is_stmt 1 view .LVU127
 452              		.loc 1 235 20 is_stmt 0 view .LVU128
 453 0006 0021     		movs	r1, #0
 454 0008 3191     		str	r1, [sp, #196]
 455 000a 3291     		str	r1, [sp, #200]
 456 000c 3391     		str	r1, [sp, #204]
 457 000e 3491     		str	r1, [sp, #208]
 458 0010 3591     		str	r1, [sp, #212]
 236:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 459              		.loc 1 236 3 is_stmt 1 view .LVU129
 460              		.loc 1 236 28 is_stmt 0 view .LVU130
 461 0012 B822     		movs	r2, #184
 462 0014 02A8     		add	r0, sp, #8
 463              	.LVL22:
 464              		.loc 1 236 28 view .LVU131
 465 0016 FFF7FEFF 		bl	memset
 466              	.LVL23:
 237:Core/Src/stm32h7xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN3)
 467              		.loc 1 237 3 is_stmt 1 view .LVU132
 468              		.loc 1 237 12 is_stmt 0 view .LVU133
 469 001a 2268     		ldr	r2, [r4]
 470              		.loc 1 237 5 view .LVU134
 471 001c 1C4B     		ldr	r3, .L31
ARM GAS  /tmp/ccyy6okN.s 			page 15


 472 001e 9A42     		cmp	r2, r3
 473 0020 01D0     		beq	.L29
 474              	.L25:
 238:Core/Src/stm32h7xx_hal_msp.c ****   {
 239:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN3_MspInit 0 */
 240:Core/Src/stm32h7xx_hal_msp.c **** 
 241:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN3_MspInit 0 */
 242:Core/Src/stm32h7xx_hal_msp.c **** 
 243:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 244:Core/Src/stm32h7xx_hal_msp.c ****   */
 245:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 246:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 247:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 248:Core/Src/stm32h7xx_hal_msp.c ****     {
 249:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 250:Core/Src/stm32h7xx_hal_msp.c ****     }
 251:Core/Src/stm32h7xx_hal_msp.c **** 
 252:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 253:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
 254:Core/Src/stm32h7xx_hal_msp.c **** 
 255:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 256:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN3 GPIO Configuration
 257:Core/Src/stm32h7xx_hal_msp.c ****     PF6     ------> FDCAN3_RX
 258:Core/Src/stm32h7xx_hal_msp.c ****     PF7     ------> FDCAN3_TX
 259:Core/Src/stm32h7xx_hal_msp.c ****     */
 260:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 261:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 262:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 263:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 264:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 265:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 266:Core/Src/stm32h7xx_hal_msp.c **** 
 267:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN3_MspInit 1 */
 268:Core/Src/stm32h7xx_hal_msp.c **** 
 269:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN3_MspInit 1 */
 270:Core/Src/stm32h7xx_hal_msp.c ****   }
 271:Core/Src/stm32h7xx_hal_msp.c **** 
 272:Core/Src/stm32h7xx_hal_msp.c **** }
 475              		.loc 1 272 1 view .LVU135
 476 0022 36B0     		add	sp, sp, #216
 477              	.LCFI9:
 478              		.cfi_remember_state
 479              		.cfi_def_cfa_offset 8
 480              		@ sp needed
 481 0024 10BD     		pop	{r4, pc}
 482              	.LVL24:
 483              	.L29:
 484              	.LCFI10:
 485              		.cfi_restore_state
 245:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 486              		.loc 1 245 5 is_stmt 1 view .LVU136
 245:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 487              		.loc 1 245 46 is_stmt 0 view .LVU137
 488 0026 4FF40042 		mov	r2, #32768
 489 002a 0023     		movs	r3, #0
 490 002c CDE90223 		strd	r2, [sp, #8]
 246:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  /tmp/ccyy6okN.s 			page 16


 491              		.loc 1 246 5 is_stmt 1 view .LVU138
 246:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 492              		.loc 1 246 45 is_stmt 0 view .LVU139
 493 0030 4FF08053 		mov	r3, #268435456
 494 0034 1D93     		str	r3, [sp, #116]
 247:Core/Src/stm32h7xx_hal_msp.c ****     {
 495              		.loc 1 247 5 is_stmt 1 view .LVU140
 247:Core/Src/stm32h7xx_hal_msp.c ****     {
 496              		.loc 1 247 9 is_stmt 0 view .LVU141
 497 0036 02A8     		add	r0, sp, #8
 498 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 499              	.LVL25:
 247:Core/Src/stm32h7xx_hal_msp.c ****     {
 500              		.loc 1 247 8 view .LVU142
 501 003c 28BB     		cbnz	r0, .L30
 502              	.L27:
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 503              		.loc 1 253 5 is_stmt 1 view .LVU143
 504              	.LBB7:
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 505              		.loc 1 253 5 view .LVU144
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 506              		.loc 1 253 5 view .LVU145
 507 003e 154B     		ldr	r3, .L31+4
 508 0040 D3F8EC20 		ldr	r2, [r3, #236]
 509 0044 42F48072 		orr	r2, r2, #256
 510 0048 C3F8EC20 		str	r2, [r3, #236]
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 511              		.loc 1 253 5 view .LVU146
 512 004c D3F8EC20 		ldr	r2, [r3, #236]
 513 0050 02F48072 		and	r2, r2, #256
 514 0054 0092     		str	r2, [sp]
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 515              		.loc 1 253 5 view .LVU147
 516 0056 009A     		ldr	r2, [sp]
 517              	.LBE7:
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 518              		.loc 1 253 5 view .LVU148
 255:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN3 GPIO Configuration
 519              		.loc 1 255 5 view .LVU149
 520              	.LBB8:
 255:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN3 GPIO Configuration
 521              		.loc 1 255 5 view .LVU150
 255:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN3 GPIO Configuration
 522              		.loc 1 255 5 view .LVU151
 523 0058 D3F8E020 		ldr	r2, [r3, #224]
 524 005c 42F02002 		orr	r2, r2, #32
 525 0060 C3F8E020 		str	r2, [r3, #224]
 255:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN3 GPIO Configuration
 526              		.loc 1 255 5 view .LVU152
 527 0064 D3F8E030 		ldr	r3, [r3, #224]
 528 0068 03F02003 		and	r3, r3, #32
 529 006c 0193     		str	r3, [sp, #4]
 255:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN3 GPIO Configuration
 530              		.loc 1 255 5 view .LVU153
 531 006e 019B     		ldr	r3, [sp, #4]
 532              	.LBE8:
ARM GAS  /tmp/ccyy6okN.s 			page 17


 255:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN3 GPIO Configuration
 533              		.loc 1 255 5 view .LVU154
 260:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 534              		.loc 1 260 5 view .LVU155
 260:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 535              		.loc 1 260 25 is_stmt 0 view .LVU156
 536 0070 C023     		movs	r3, #192
 537 0072 3193     		str	r3, [sp, #196]
 261:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 538              		.loc 1 261 5 is_stmt 1 view .LVU157
 261:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 539              		.loc 1 261 26 is_stmt 0 view .LVU158
 540 0074 0223     		movs	r3, #2
 541 0076 3293     		str	r3, [sp, #200]
 262:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 542              		.loc 1 262 5 is_stmt 1 view .LVU159
 262:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 543              		.loc 1 262 26 is_stmt 0 view .LVU160
 544 0078 0022     		movs	r2, #0
 545 007a 3392     		str	r2, [sp, #204]
 263:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 546              		.loc 1 263 5 is_stmt 1 view .LVU161
 263:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 547              		.loc 1 263 27 is_stmt 0 view .LVU162
 548 007c 3492     		str	r2, [sp, #208]
 264:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 549              		.loc 1 264 5 is_stmt 1 view .LVU163
 264:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 550              		.loc 1 264 31 is_stmt 0 view .LVU164
 551 007e 3593     		str	r3, [sp, #212]
 265:Core/Src/stm32h7xx_hal_msp.c **** 
 552              		.loc 1 265 5 is_stmt 1 view .LVU165
 553 0080 31A9     		add	r1, sp, #196
 554 0082 0548     		ldr	r0, .L31+8
 555 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 556              	.LVL26:
 557              		.loc 1 272 1 is_stmt 0 view .LVU166
 558 0088 CBE7     		b	.L25
 559              	.L30:
 249:Core/Src/stm32h7xx_hal_msp.c ****     }
 560              		.loc 1 249 7 is_stmt 1 view .LVU167
 561 008a FFF7FEFF 		bl	Error_Handler
 562              	.LVL27:
 563 008e D6E7     		b	.L27
 564              	.L32:
 565              		.align	2
 566              	.L31:
 567 0090 00D40040 		.word	1073796096
 568 0094 00440258 		.word	1476543488
 569 0098 00140258 		.word	1476531200
 570              		.cfi_endproc
 571              	.LFE353:
 573              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 574              		.align	1
 575              		.global	HAL_FDCAN_MspDeInit
 576              		.syntax unified
 577              		.thumb
ARM GAS  /tmp/ccyy6okN.s 			page 18


 578              		.thumb_func
 579              		.fpu fpv5-d16
 581              	HAL_FDCAN_MspDeInit:
 582              	.LVL28:
 583              	.LFB354:
 273:Core/Src/stm32h7xx_hal_msp.c **** 
 274:Core/Src/stm32h7xx_hal_msp.c **** /**
 275:Core/Src/stm32h7xx_hal_msp.c **** * @brief FDCAN MSP De-Initialization
 276:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 277:Core/Src/stm32h7xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 278:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 279:Core/Src/stm32h7xx_hal_msp.c **** */
 280:Core/Src/stm32h7xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 281:Core/Src/stm32h7xx_hal_msp.c **** {
 584              		.loc 1 281 1 view -0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 0
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 588              		.loc 1 281 1 is_stmt 0 view .LVU169
 589 0000 08B5     		push	{r3, lr}
 590              	.LCFI11:
 591              		.cfi_def_cfa_offset 8
 592              		.cfi_offset 3, -8
 593              		.cfi_offset 14, -4
 282:Core/Src/stm32h7xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN3)
 594              		.loc 1 282 3 is_stmt 1 view .LVU170
 595              		.loc 1 282 12 is_stmt 0 view .LVU171
 596 0002 0268     		ldr	r2, [r0]
 597              		.loc 1 282 5 view .LVU172
 598 0004 074B     		ldr	r3, .L37
 599 0006 9A42     		cmp	r2, r3
 600 0008 00D0     		beq	.L36
 601              	.LVL29:
 602              	.L33:
 283:Core/Src/stm32h7xx_hal_msp.c ****   {
 284:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN3_MspDeInit 0 */
 285:Core/Src/stm32h7xx_hal_msp.c **** 
 286:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN3_MspDeInit 0 */
 287:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 288:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 289:Core/Src/stm32h7xx_hal_msp.c **** 
 290:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN3 GPIO Configuration
 291:Core/Src/stm32h7xx_hal_msp.c ****     PF6     ------> FDCAN3_RX
 292:Core/Src/stm32h7xx_hal_msp.c ****     PF7     ------> FDCAN3_TX
 293:Core/Src/stm32h7xx_hal_msp.c ****     */
 294:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 295:Core/Src/stm32h7xx_hal_msp.c **** 
 296:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN3_MspDeInit 1 */
 297:Core/Src/stm32h7xx_hal_msp.c **** 
 298:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN3_MspDeInit 1 */
 299:Core/Src/stm32h7xx_hal_msp.c ****   }
 300:Core/Src/stm32h7xx_hal_msp.c **** 
 301:Core/Src/stm32h7xx_hal_msp.c **** }
 603              		.loc 1 301 1 view .LVU173
 604 000a 08BD     		pop	{r3, pc}
 605              	.LVL30:
 606              	.L36:
ARM GAS  /tmp/ccyy6okN.s 			page 19


 288:Core/Src/stm32h7xx_hal_msp.c **** 
 607              		.loc 1 288 5 is_stmt 1 view .LVU174
 608 000c 064A     		ldr	r2, .L37+4
 609 000e D2F8EC30 		ldr	r3, [r2, #236]
 610 0012 23F48073 		bic	r3, r3, #256
 611 0016 C2F8EC30 		str	r3, [r2, #236]
 294:Core/Src/stm32h7xx_hal_msp.c **** 
 612              		.loc 1 294 5 view .LVU175
 613 001a C021     		movs	r1, #192
 614 001c 0348     		ldr	r0, .L37+8
 615              	.LVL31:
 294:Core/Src/stm32h7xx_hal_msp.c **** 
 616              		.loc 1 294 5 is_stmt 0 view .LVU176
 617 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 618              	.LVL32:
 619              		.loc 1 301 1 view .LVU177
 620 0022 F2E7     		b	.L33
 621              	.L38:
 622              		.align	2
 623              	.L37:
 624 0024 00D40040 		.word	1073796096
 625 0028 00440258 		.word	1476543488
 626 002c 00140258 		.word	1476531200
 627              		.cfi_endproc
 628              	.LFE354:
 630              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_I2C_MspInit
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu fpv5-d16
 638              	HAL_I2C_MspInit:
 639              	.LVL33:
 640              	.LFB355:
 302:Core/Src/stm32h7xx_hal_msp.c **** 
 303:Core/Src/stm32h7xx_hal_msp.c **** /**
 304:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP Initialization
 305:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 306:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 307:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 308:Core/Src/stm32h7xx_hal_msp.c **** */
 309:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 310:Core/Src/stm32h7xx_hal_msp.c **** {
 641              		.loc 1 310 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 216
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		.loc 1 310 1 is_stmt 0 view .LVU179
 646 0000 30B5     		push	{r4, r5, lr}
 647              	.LCFI12:
 648              		.cfi_def_cfa_offset 12
 649              		.cfi_offset 4, -12
 650              		.cfi_offset 5, -8
 651              		.cfi_offset 14, -4
 652 0002 B7B0     		sub	sp, sp, #220
 653              	.LCFI13:
ARM GAS  /tmp/ccyy6okN.s 			page 20


 654              		.cfi_def_cfa_offset 232
 655 0004 0446     		mov	r4, r0
 311:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 656              		.loc 1 311 3 is_stmt 1 view .LVU180
 657              		.loc 1 311 20 is_stmt 0 view .LVU181
 658 0006 0021     		movs	r1, #0
 659 0008 3191     		str	r1, [sp, #196]
 660 000a 3291     		str	r1, [sp, #200]
 661 000c 3391     		str	r1, [sp, #204]
 662 000e 3491     		str	r1, [sp, #208]
 663 0010 3591     		str	r1, [sp, #212]
 312:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 664              		.loc 1 312 3 is_stmt 1 view .LVU182
 665              		.loc 1 312 28 is_stmt 0 view .LVU183
 666 0012 B822     		movs	r2, #184
 667 0014 02A8     		add	r0, sp, #8
 668              	.LVL34:
 669              		.loc 1 312 28 view .LVU184
 670 0016 FFF7FEFF 		bl	memset
 671              	.LVL35:
 313:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 672              		.loc 1 313 3 is_stmt 1 view .LVU185
 673              		.loc 1 313 10 is_stmt 0 view .LVU186
 674 001a 2268     		ldr	r2, [r4]
 675              		.loc 1 313 5 view .LVU187
 676 001c 204B     		ldr	r3, .L45
 677 001e 9A42     		cmp	r2, r3
 678 0020 01D0     		beq	.L43
 679              	.LVL36:
 680              	.L39:
 314:Core/Src/stm32h7xx_hal_msp.c ****   {
 315:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 316:Core/Src/stm32h7xx_hal_msp.c **** 
 317:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 318:Core/Src/stm32h7xx_hal_msp.c **** 
 319:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 320:Core/Src/stm32h7xx_hal_msp.c ****   */
 321:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 322:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 323:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 324:Core/Src/stm32h7xx_hal_msp.c ****     {
 325:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 326:Core/Src/stm32h7xx_hal_msp.c ****     }
 327:Core/Src/stm32h7xx_hal_msp.c **** 
 328:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 329:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 330:Core/Src/stm32h7xx_hal_msp.c ****     PF0     ------> I2C2_SDA
 331:Core/Src/stm32h7xx_hal_msp.c ****     PF1     ------> I2C2_SCL
 332:Core/Src/stm32h7xx_hal_msp.c ****     */
 333:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 334:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 335:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 337:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 338:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 339:Core/Src/stm32h7xx_hal_msp.c **** 
 340:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccyy6okN.s 			page 21


 341:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 342:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C2 interrupt Init */
 343:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 344:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 345:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 346:Core/Src/stm32h7xx_hal_msp.c **** 
 347:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 348:Core/Src/stm32h7xx_hal_msp.c ****   }
 349:Core/Src/stm32h7xx_hal_msp.c **** 
 350:Core/Src/stm32h7xx_hal_msp.c **** }
 681              		.loc 1 350 1 view .LVU188
 682 0022 37B0     		add	sp, sp, #220
 683              	.LCFI14:
 684              		.cfi_remember_state
 685              		.cfi_def_cfa_offset 12
 686              		@ sp needed
 687 0024 30BD     		pop	{r4, r5, pc}
 688              	.LVL37:
 689              	.L43:
 690              	.LCFI15:
 691              		.cfi_restore_state
 321:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 692              		.loc 1 321 5 is_stmt 1 view .LVU189
 321:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 693              		.loc 1 321 46 is_stmt 0 view .LVU190
 694 0026 0822     		movs	r2, #8
 695 0028 0023     		movs	r3, #0
 696 002a CDE90223 		strd	r2, [sp, #8]
 322:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 697              		.loc 1 322 5 is_stmt 1 view .LVU191
 322:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 698              		.loc 1 322 46 is_stmt 0 view .LVU192
 699 002e 0023     		movs	r3, #0
 700 0030 2293     		str	r3, [sp, #136]
 323:Core/Src/stm32h7xx_hal_msp.c ****     {
 701              		.loc 1 323 5 is_stmt 1 view .LVU193
 323:Core/Src/stm32h7xx_hal_msp.c ****     {
 702              		.loc 1 323 9 is_stmt 0 view .LVU194
 703 0032 02A8     		add	r0, sp, #8
 704 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 705              	.LVL38:
 323:Core/Src/stm32h7xx_hal_msp.c ****     {
 706              		.loc 1 323 8 view .LVU195
 707 0038 70BB     		cbnz	r0, .L44
 708              	.L41:
 328:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 709              		.loc 1 328 5 is_stmt 1 view .LVU196
 710              	.LBB9:
 328:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 711              		.loc 1 328 5 view .LVU197
 328:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 712              		.loc 1 328 5 view .LVU198
 713 003a 1A4C     		ldr	r4, .L45+4
 714              	.LVL39:
 328:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 715              		.loc 1 328 5 is_stmt 0 view .LVU199
 716 003c D4F8E030 		ldr	r3, [r4, #224]
ARM GAS  /tmp/ccyy6okN.s 			page 22


 717 0040 43F02003 		orr	r3, r3, #32
 718 0044 C4F8E030 		str	r3, [r4, #224]
 328:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 719              		.loc 1 328 5 is_stmt 1 view .LVU200
 720 0048 D4F8E030 		ldr	r3, [r4, #224]
 721 004c 03F02003 		and	r3, r3, #32
 722 0050 0093     		str	r3, [sp]
 328:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 723              		.loc 1 328 5 view .LVU201
 724 0052 009B     		ldr	r3, [sp]
 725              	.LBE9:
 328:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 726              		.loc 1 328 5 view .LVU202
 333:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 727              		.loc 1 333 5 view .LVU203
 333:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 728              		.loc 1 333 25 is_stmt 0 view .LVU204
 729 0054 0323     		movs	r3, #3
 730 0056 3193     		str	r3, [sp, #196]
 334:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 731              		.loc 1 334 5 is_stmt 1 view .LVU205
 334:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 732              		.loc 1 334 26 is_stmt 0 view .LVU206
 733 0058 1223     		movs	r3, #18
 734 005a 3293     		str	r3, [sp, #200]
 335:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 735              		.loc 1 335 5 is_stmt 1 view .LVU207
 335:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 736              		.loc 1 335 26 is_stmt 0 view .LVU208
 737 005c 0025     		movs	r5, #0
 738 005e 3395     		str	r5, [sp, #204]
 336:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 739              		.loc 1 336 5 is_stmt 1 view .LVU209
 336:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 740              		.loc 1 336 27 is_stmt 0 view .LVU210
 741 0060 3495     		str	r5, [sp, #208]
 337:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 742              		.loc 1 337 5 is_stmt 1 view .LVU211
 337:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 743              		.loc 1 337 31 is_stmt 0 view .LVU212
 744 0062 0423     		movs	r3, #4
 745 0064 3593     		str	r3, [sp, #212]
 338:Core/Src/stm32h7xx_hal_msp.c **** 
 746              		.loc 1 338 5 is_stmt 1 view .LVU213
 747 0066 31A9     		add	r1, sp, #196
 748 0068 0F48     		ldr	r0, .L45+8
 749 006a FFF7FEFF 		bl	HAL_GPIO_Init
 750              	.LVL40:
 341:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C2 interrupt Init */
 751              		.loc 1 341 5 view .LVU214
 752              	.LBB10:
 341:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C2 interrupt Init */
 753              		.loc 1 341 5 view .LVU215
 341:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C2 interrupt Init */
 754              		.loc 1 341 5 view .LVU216
 755 006e D4F8E830 		ldr	r3, [r4, #232]
 756 0072 43F48003 		orr	r3, r3, #4194304
ARM GAS  /tmp/ccyy6okN.s 			page 23


 757 0076 C4F8E830 		str	r3, [r4, #232]
 341:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C2 interrupt Init */
 758              		.loc 1 341 5 view .LVU217
 759 007a D4F8E830 		ldr	r3, [r4, #232]
 760 007e 03F48003 		and	r3, r3, #4194304
 761 0082 0193     		str	r3, [sp, #4]
 341:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C2 interrupt Init */
 762              		.loc 1 341 5 view .LVU218
 763 0084 019B     		ldr	r3, [sp, #4]
 764              	.LBE10:
 341:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C2 interrupt Init */
 765              		.loc 1 341 5 view .LVU219
 343:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 766              		.loc 1 343 5 view .LVU220
 767 0086 2A46     		mov	r2, r5
 768 0088 0121     		movs	r1, #1
 769 008a 2120     		movs	r0, #33
 770 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 771              	.LVL41:
 344:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 772              		.loc 1 344 5 view .LVU221
 773 0090 2120     		movs	r0, #33
 774 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 775              	.LVL42:
 776              		.loc 1 350 1 is_stmt 0 view .LVU222
 777 0096 C4E7     		b	.L39
 778              	.LVL43:
 779              	.L44:
 325:Core/Src/stm32h7xx_hal_msp.c ****     }
 780              		.loc 1 325 7 is_stmt 1 view .LVU223
 781 0098 FFF7FEFF 		bl	Error_Handler
 782              	.LVL44:
 783 009c CDE7     		b	.L41
 784              	.L46:
 785 009e 00BF     		.align	2
 786              	.L45:
 787 00a0 00580040 		.word	1073764352
 788 00a4 00440258 		.word	1476543488
 789 00a8 00140258 		.word	1476531200
 790              		.cfi_endproc
 791              	.LFE355:
 793              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 794              		.align	1
 795              		.global	HAL_I2C_MspDeInit
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu fpv5-d16
 801              	HAL_I2C_MspDeInit:
 802              	.LVL45:
 803              	.LFB356:
 351:Core/Src/stm32h7xx_hal_msp.c **** 
 352:Core/Src/stm32h7xx_hal_msp.c **** /**
 353:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 354:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 355:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 356:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccyy6okN.s 			page 24


 357:Core/Src/stm32h7xx_hal_msp.c **** */
 358:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 359:Core/Src/stm32h7xx_hal_msp.c **** {
 804              		.loc 1 359 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 360:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 808              		.loc 1 360 3 view .LVU225
 809              		.loc 1 360 10 is_stmt 0 view .LVU226
 810 0000 0268     		ldr	r2, [r0]
 811              		.loc 1 360 5 view .LVU227
 812 0002 0C4B     		ldr	r3, .L54
 813 0004 9A42     		cmp	r2, r3
 814 0006 00D0     		beq	.L53
 815 0008 7047     		bx	lr
 816              	.L53:
 359:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 817              		.loc 1 359 1 view .LVU228
 818 000a 10B5     		push	{r4, lr}
 819              	.LCFI16:
 820              		.cfi_def_cfa_offset 8
 821              		.cfi_offset 4, -8
 822              		.cfi_offset 14, -4
 361:Core/Src/stm32h7xx_hal_msp.c ****   {
 362:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 363:Core/Src/stm32h7xx_hal_msp.c **** 
 364:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 365:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 366:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 823              		.loc 1 366 5 is_stmt 1 view .LVU229
 824 000c 0A4A     		ldr	r2, .L54+4
 825 000e D2F8E830 		ldr	r3, [r2, #232]
 826 0012 23F48003 		bic	r3, r3, #4194304
 827 0016 C2F8E830 		str	r3, [r2, #232]
 367:Core/Src/stm32h7xx_hal_msp.c **** 
 368:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 369:Core/Src/stm32h7xx_hal_msp.c ****     PF0     ------> I2C2_SDA
 370:Core/Src/stm32h7xx_hal_msp.c ****     PF1     ------> I2C2_SCL
 371:Core/Src/stm32h7xx_hal_msp.c ****     */
 372:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0);
 828              		.loc 1 372 5 view .LVU230
 829 001a 084C     		ldr	r4, .L54+8
 830 001c 0121     		movs	r1, #1
 831 001e 2046     		mov	r0, r4
 832              	.LVL46:
 833              		.loc 1 372 5 is_stmt 0 view .LVU231
 834 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 835              	.LVL47:
 373:Core/Src/stm32h7xx_hal_msp.c **** 
 374:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_1);
 836              		.loc 1 374 5 is_stmt 1 view .LVU232
 837 0024 0221     		movs	r1, #2
 838 0026 2046     		mov	r0, r4
 839 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 840              	.LVL48:
 375:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 25


 376:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C2 interrupt DeInit */
 377:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 841              		.loc 1 377 5 view .LVU233
 842 002c 2120     		movs	r0, #33
 843 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 844              	.LVL49:
 378:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 379:Core/Src/stm32h7xx_hal_msp.c **** 
 380:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 381:Core/Src/stm32h7xx_hal_msp.c ****   }
 382:Core/Src/stm32h7xx_hal_msp.c **** 
 383:Core/Src/stm32h7xx_hal_msp.c **** }
 845              		.loc 1 383 1 is_stmt 0 view .LVU234
 846 0032 10BD     		pop	{r4, pc}
 847              	.L55:
 848              		.align	2
 849              	.L54:
 850 0034 00580040 		.word	1073764352
 851 0038 00440258 		.word	1476543488
 852 003c 00140258 		.word	1476531200
 853              		.cfi_endproc
 854              	.LFE356:
 856              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 857              		.align	1
 858              		.global	HAL_RNG_MspInit
 859              		.syntax unified
 860              		.thumb
 861              		.thumb_func
 862              		.fpu fpv5-d16
 864              	HAL_RNG_MspInit:
 865              	.LVL50:
 866              	.LFB357:
 384:Core/Src/stm32h7xx_hal_msp.c **** 
 385:Core/Src/stm32h7xx_hal_msp.c **** /**
 386:Core/Src/stm32h7xx_hal_msp.c **** * @brief RNG MSP Initialization
 387:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 388:Core/Src/stm32h7xx_hal_msp.c **** * @param hrng: RNG handle pointer
 389:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 390:Core/Src/stm32h7xx_hal_msp.c **** */
 391:Core/Src/stm32h7xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 392:Core/Src/stm32h7xx_hal_msp.c **** {
 867              		.loc 1 392 1 is_stmt 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 192
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 871              		.loc 1 392 1 is_stmt 0 view .LVU236
 872 0000 10B5     		push	{r4, lr}
 873              	.LCFI17:
 874              		.cfi_def_cfa_offset 8
 875              		.cfi_offset 4, -8
 876              		.cfi_offset 14, -4
 877 0002 B0B0     		sub	sp, sp, #192
 878              	.LCFI18:
 879              		.cfi_def_cfa_offset 200
 880 0004 0446     		mov	r4, r0
 393:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 881              		.loc 1 393 3 is_stmt 1 view .LVU237
ARM GAS  /tmp/ccyy6okN.s 			page 26


 882              		.loc 1 393 28 is_stmt 0 view .LVU238
 883 0006 B822     		movs	r2, #184
 884 0008 0021     		movs	r1, #0
 885 000a 02A8     		add	r0, sp, #8
 886              	.LVL51:
 887              		.loc 1 393 28 view .LVU239
 888 000c FFF7FEFF 		bl	memset
 889              	.LVL52:
 394:Core/Src/stm32h7xx_hal_msp.c ****   if(hrng->Instance==RNG)
 890              		.loc 1 394 3 is_stmt 1 view .LVU240
 891              		.loc 1 394 10 is_stmt 0 view .LVU241
 892 0010 2268     		ldr	r2, [r4]
 893              		.loc 1 394 5 view .LVU242
 894 0012 104B     		ldr	r3, .L62
 895 0014 9A42     		cmp	r2, r3
 896 0016 01D0     		beq	.L60
 897              	.L56:
 395:Core/Src/stm32h7xx_hal_msp.c ****   {
 396:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 397:Core/Src/stm32h7xx_hal_msp.c **** 
 398:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 399:Core/Src/stm32h7xx_hal_msp.c **** 
 400:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 401:Core/Src/stm32h7xx_hal_msp.c ****   */
 402:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 403:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 404:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 405:Core/Src/stm32h7xx_hal_msp.c ****     {
 406:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 407:Core/Src/stm32h7xx_hal_msp.c ****     }
 408:Core/Src/stm32h7xx_hal_msp.c **** 
 409:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 410:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 411:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 412:Core/Src/stm32h7xx_hal_msp.c **** 
 413:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 414:Core/Src/stm32h7xx_hal_msp.c ****   }
 415:Core/Src/stm32h7xx_hal_msp.c **** 
 416:Core/Src/stm32h7xx_hal_msp.c **** }
 898              		.loc 1 416 1 view .LVU243
 899 0018 30B0     		add	sp, sp, #192
 900              	.LCFI19:
 901              		.cfi_remember_state
 902              		.cfi_def_cfa_offset 8
 903              		@ sp needed
 904 001a 10BD     		pop	{r4, pc}
 905              	.LVL53:
 906              	.L60:
 907              	.LCFI20:
 908              		.cfi_restore_state
 402:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 909              		.loc 1 402 5 is_stmt 1 view .LVU244
 402:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 910              		.loc 1 402 46 is_stmt 0 view .LVU245
 911 001c 4FF40032 		mov	r2, #131072
 912 0020 0023     		movs	r3, #0
 913 0022 CDE90223 		strd	r2, [sp, #8]
ARM GAS  /tmp/ccyy6okN.s 			page 27


 403:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 914              		.loc 1 403 5 is_stmt 1 view .LVU246
 403:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 915              		.loc 1 403 43 is_stmt 0 view .LVU247
 916 0026 0023     		movs	r3, #0
 917 0028 2193     		str	r3, [sp, #132]
 404:Core/Src/stm32h7xx_hal_msp.c ****     {
 918              		.loc 1 404 5 is_stmt 1 view .LVU248
 404:Core/Src/stm32h7xx_hal_msp.c ****     {
 919              		.loc 1 404 9 is_stmt 0 view .LVU249
 920 002a 02A8     		add	r0, sp, #8
 921 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 922              	.LVL54:
 404:Core/Src/stm32h7xx_hal_msp.c ****     {
 923              		.loc 1 404 8 view .LVU250
 924 0030 68B9     		cbnz	r0, .L61
 925              	.L58:
 410:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 926              		.loc 1 410 5 is_stmt 1 view .LVU251
 927              	.LBB11:
 410:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 928              		.loc 1 410 5 view .LVU252
 410:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 929              		.loc 1 410 5 view .LVU253
 930 0032 094B     		ldr	r3, .L62+4
 931 0034 D3F8DC20 		ldr	r2, [r3, #220]
 932 0038 42F04002 		orr	r2, r2, #64
 933 003c C3F8DC20 		str	r2, [r3, #220]
 410:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 934              		.loc 1 410 5 view .LVU254
 935 0040 D3F8DC30 		ldr	r3, [r3, #220]
 936 0044 03F04003 		and	r3, r3, #64
 937 0048 0193     		str	r3, [sp, #4]
 410:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 938              		.loc 1 410 5 view .LVU255
 939 004a 019B     		ldr	r3, [sp, #4]
 940              	.LBE11:
 410:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 941              		.loc 1 410 5 view .LVU256
 942              		.loc 1 416 1 is_stmt 0 view .LVU257
 943 004c E4E7     		b	.L56
 944              	.L61:
 406:Core/Src/stm32h7xx_hal_msp.c ****     }
 945              		.loc 1 406 7 is_stmt 1 view .LVU258
 946 004e FFF7FEFF 		bl	Error_Handler
 947              	.LVL55:
 948 0052 EEE7     		b	.L58
 949              	.L63:
 950              		.align	2
 951              	.L62:
 952 0054 00180248 		.word	1208096768
 953 0058 00440258 		.word	1476543488
 954              		.cfi_endproc
 955              	.LFE357:
 957              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 958              		.align	1
 959              		.global	HAL_RNG_MspDeInit
ARM GAS  /tmp/ccyy6okN.s 			page 28


 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 963              		.fpu fpv5-d16
 965              	HAL_RNG_MspDeInit:
 966              	.LVL56:
 967              	.LFB358:
 417:Core/Src/stm32h7xx_hal_msp.c **** 
 418:Core/Src/stm32h7xx_hal_msp.c **** /**
 419:Core/Src/stm32h7xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 420:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 421:Core/Src/stm32h7xx_hal_msp.c **** * @param hrng: RNG handle pointer
 422:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 423:Core/Src/stm32h7xx_hal_msp.c **** */
 424:Core/Src/stm32h7xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 425:Core/Src/stm32h7xx_hal_msp.c **** {
 968              		.loc 1 425 1 view -0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 0, uses_anonymous_args = 0
 972              		@ link register save eliminated.
 426:Core/Src/stm32h7xx_hal_msp.c ****   if(hrng->Instance==RNG)
 973              		.loc 1 426 3 view .LVU260
 974              		.loc 1 426 10 is_stmt 0 view .LVU261
 975 0000 0268     		ldr	r2, [r0]
 976              		.loc 1 426 5 view .LVU262
 977 0002 064B     		ldr	r3, .L67
 978 0004 9A42     		cmp	r2, r3
 979 0006 00D0     		beq	.L66
 980              	.L64:
 427:Core/Src/stm32h7xx_hal_msp.c ****   {
 428:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 429:Core/Src/stm32h7xx_hal_msp.c **** 
 430:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 431:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 432:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 433:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 434:Core/Src/stm32h7xx_hal_msp.c **** 
 435:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 436:Core/Src/stm32h7xx_hal_msp.c ****   }
 437:Core/Src/stm32h7xx_hal_msp.c **** 
 438:Core/Src/stm32h7xx_hal_msp.c **** }
 981              		.loc 1 438 1 view .LVU263
 982 0008 7047     		bx	lr
 983              	.L66:
 432:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 984              		.loc 1 432 5 is_stmt 1 view .LVU264
 985 000a 054A     		ldr	r2, .L67+4
 986 000c D2F8DC30 		ldr	r3, [r2, #220]
 987 0010 23F04003 		bic	r3, r3, #64
 988 0014 C2F8DC30 		str	r3, [r2, #220]
 989              		.loc 1 438 1 is_stmt 0 view .LVU265
 990 0018 F6E7     		b	.L64
 991              	.L68:
 992 001a 00BF     		.align	2
 993              	.L67:
 994 001c 00180248 		.word	1208096768
ARM GAS  /tmp/ccyy6okN.s 			page 29


 995 0020 00440258 		.word	1476543488
 996              		.cfi_endproc
 997              	.LFE358:
 999              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 1000              		.align	1
 1001              		.global	HAL_SD_MspInit
 1002              		.syntax unified
 1003              		.thumb
 1004              		.thumb_func
 1005              		.fpu fpv5-d16
 1007              	HAL_SD_MspInit:
 1008              	.LVL57:
 1009              	.LFB359:
 439:Core/Src/stm32h7xx_hal_msp.c **** 
 440:Core/Src/stm32h7xx_hal_msp.c **** /**
 441:Core/Src/stm32h7xx_hal_msp.c **** * @brief SD MSP Initialization
 442:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 443:Core/Src/stm32h7xx_hal_msp.c **** * @param hsd: SD handle pointer
 444:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 445:Core/Src/stm32h7xx_hal_msp.c **** */
 446:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 447:Core/Src/stm32h7xx_hal_msp.c **** {
 1010              		.loc 1 447 1 is_stmt 1 view -0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 224
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014              		.loc 1 447 1 is_stmt 0 view .LVU267
 1015 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1016              	.LCFI21:
 1017              		.cfi_def_cfa_offset 28
 1018              		.cfi_offset 4, -28
 1019              		.cfi_offset 5, -24
 1020              		.cfi_offset 6, -20
 1021              		.cfi_offset 7, -16
 1022              		.cfi_offset 8, -12
 1023              		.cfi_offset 9, -8
 1024              		.cfi_offset 14, -4
 1025 0004 B9B0     		sub	sp, sp, #228
 1026              	.LCFI22:
 1027              		.cfi_def_cfa_offset 256
 1028 0006 0446     		mov	r4, r0
 448:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1029              		.loc 1 448 3 is_stmt 1 view .LVU268
 1030              		.loc 1 448 20 is_stmt 0 view .LVU269
 1031 0008 0021     		movs	r1, #0
 1032 000a 3391     		str	r1, [sp, #204]
 1033 000c 3491     		str	r1, [sp, #208]
 1034 000e 3591     		str	r1, [sp, #212]
 1035 0010 3691     		str	r1, [sp, #216]
 1036 0012 3791     		str	r1, [sp, #220]
 449:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1037              		.loc 1 449 3 is_stmt 1 view .LVU270
 1038              		.loc 1 449 28 is_stmt 0 view .LVU271
 1039 0014 B822     		movs	r2, #184
 1040 0016 04A8     		add	r0, sp, #16
 1041              	.LVL58:
 1042              		.loc 1 449 28 view .LVU272
ARM GAS  /tmp/ccyy6okN.s 			page 30


 1043 0018 FFF7FEFF 		bl	memset
 1044              	.LVL59:
 450:Core/Src/stm32h7xx_hal_msp.c ****   if(hsd->Instance==SDMMC2)
 1045              		.loc 1 450 3 is_stmt 1 view .LVU273
 1046              		.loc 1 450 9 is_stmt 0 view .LVU274
 1047 001c 2268     		ldr	r2, [r4]
 1048              		.loc 1 450 5 view .LVU275
 1049 001e 424B     		ldr	r3, .L75
 1050 0020 9A42     		cmp	r2, r3
 1051 0022 02D0     		beq	.L73
 1052              	.LVL60:
 1053              	.L69:
 451:Core/Src/stm32h7xx_hal_msp.c ****   {
 452:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspInit 0 */
 453:Core/Src/stm32h7xx_hal_msp.c **** 
 454:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SDMMC2_MspInit 0 */
 455:Core/Src/stm32h7xx_hal_msp.c **** 
 456:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 457:Core/Src/stm32h7xx_hal_msp.c ****   */
 458:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 459:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 460:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 461:Core/Src/stm32h7xx_hal_msp.c ****     {
 462:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 463:Core/Src/stm32h7xx_hal_msp.c ****     }
 464:Core/Src/stm32h7xx_hal_msp.c **** 
 465:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 466:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SDMMC2_CLK_ENABLE();
 467:Core/Src/stm32h7xx_hal_msp.c **** 
 468:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 469:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 470:Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 471:Core/Src/stm32h7xx_hal_msp.c ****     PD6     ------> SDMMC2_CK
 472:Core/Src/stm32h7xx_hal_msp.c ****     PD7     ------> SDMMC2_CMD
 473:Core/Src/stm32h7xx_hal_msp.c ****     PG9     ------> SDMMC2_D0
 474:Core/Src/stm32h7xx_hal_msp.c ****     PG10     ------> SDMMC2_D1
 475:Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> SDMMC2_D2
 476:Core/Src/stm32h7xx_hal_msp.c ****     PG12     ------> SDMMC2_D3
 477:Core/Src/stm32h7xx_hal_msp.c ****     */
 478:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 479:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 480:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 481:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 482:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 483:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 484:Core/Src/stm32h7xx_hal_msp.c **** 
 485:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 486:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 487:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 488:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 489:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 490:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 491:Core/Src/stm32h7xx_hal_msp.c **** 
 492:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 493:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 494:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 495:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccyy6okN.s 			page 31


 496:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 497:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 498:Core/Src/stm32h7xx_hal_msp.c **** 
 499:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 500:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 501:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 502:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 503:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 504:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 505:Core/Src/stm32h7xx_hal_msp.c **** 
 506:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 507:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 508:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 509:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 510:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 511:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 512:Core/Src/stm32h7xx_hal_msp.c **** 
 513:Core/Src/stm32h7xx_hal_msp.c ****     /* SDMMC2 interrupt Init */
 514:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 515:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 516:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspInit 1 */
 517:Core/Src/stm32h7xx_hal_msp.c **** 
 518:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SDMMC2_MspInit 1 */
 519:Core/Src/stm32h7xx_hal_msp.c ****   }
 520:Core/Src/stm32h7xx_hal_msp.c **** 
 521:Core/Src/stm32h7xx_hal_msp.c **** }
 1054              		.loc 1 521 1 view .LVU276
 1055 0024 39B0     		add	sp, sp, #228
 1056              	.LCFI23:
 1057              		.cfi_remember_state
 1058              		.cfi_def_cfa_offset 28
 1059              		@ sp needed
 1060 0026 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1061              	.LVL61:
 1062              	.L73:
 1063              	.LCFI24:
 1064              		.cfi_restore_state
 458:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 1065              		.loc 1 458 5 is_stmt 1 view .LVU277
 458:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 1066              		.loc 1 458 46 is_stmt 0 view .LVU278
 1067 002a 4FF48032 		mov	r2, #65536
 1068 002e 0023     		movs	r3, #0
 1069 0030 CDE90423 		strd	r2, [sp, #16]
 459:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1070              		.loc 1 459 5 is_stmt 1 view .LVU279
 459:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1071              		.loc 1 459 45 is_stmt 0 view .LVU280
 1072 0034 0023     		movs	r3, #0
 1073 0036 1893     		str	r3, [sp, #96]
 460:Core/Src/stm32h7xx_hal_msp.c ****     {
 1074              		.loc 1 460 5 is_stmt 1 view .LVU281
 460:Core/Src/stm32h7xx_hal_msp.c ****     {
 1075              		.loc 1 460 9 is_stmt 0 view .LVU282
 1076 0038 04A8     		add	r0, sp, #16
 1077 003a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1078              	.LVL62:
ARM GAS  /tmp/ccyy6okN.s 			page 32


 460:Core/Src/stm32h7xx_hal_msp.c ****     {
 1079              		.loc 1 460 8 view .LVU283
 1080 003e 0028     		cmp	r0, #0
 1081 0040 6FD1     		bne	.L74
 1082              	.L71:
 466:Core/Src/stm32h7xx_hal_msp.c **** 
 1083              		.loc 1 466 5 is_stmt 1 view .LVU284
 1084              	.LBB12:
 466:Core/Src/stm32h7xx_hal_msp.c **** 
 1085              		.loc 1 466 5 view .LVU285
 466:Core/Src/stm32h7xx_hal_msp.c **** 
 1086              		.loc 1 466 5 view .LVU286
 1087 0042 3A4B     		ldr	r3, .L75+4
 1088 0044 D3F8DC20 		ldr	r2, [r3, #220]
 1089 0048 42F40072 		orr	r2, r2, #512
 1090 004c C3F8DC20 		str	r2, [r3, #220]
 466:Core/Src/stm32h7xx_hal_msp.c **** 
 1091              		.loc 1 466 5 view .LVU287
 1092 0050 D3F8DC20 		ldr	r2, [r3, #220]
 1093 0054 02F40072 		and	r2, r2, #512
 1094 0058 0192     		str	r2, [sp, #4]
 466:Core/Src/stm32h7xx_hal_msp.c **** 
 1095              		.loc 1 466 5 view .LVU288
 1096 005a 019A     		ldr	r2, [sp, #4]
 1097              	.LBE12:
 466:Core/Src/stm32h7xx_hal_msp.c **** 
 1098              		.loc 1 466 5 view .LVU289
 468:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1099              		.loc 1 468 5 view .LVU290
 1100              	.LBB13:
 468:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1101              		.loc 1 468 5 view .LVU291
 468:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1102              		.loc 1 468 5 view .LVU292
 1103 005c D3F8E020 		ldr	r2, [r3, #224]
 1104 0060 42F00802 		orr	r2, r2, #8
 1105 0064 C3F8E020 		str	r2, [r3, #224]
 468:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1106              		.loc 1 468 5 view .LVU293
 1107 0068 D3F8E020 		ldr	r2, [r3, #224]
 1108 006c 02F00802 		and	r2, r2, #8
 1109 0070 0292     		str	r2, [sp, #8]
 468:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1110              		.loc 1 468 5 view .LVU294
 1111 0072 029A     		ldr	r2, [sp, #8]
 1112              	.LBE13:
 468:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1113              		.loc 1 468 5 view .LVU295
 469:Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 1114              		.loc 1 469 5 view .LVU296
 1115              	.LBB14:
 469:Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 1116              		.loc 1 469 5 view .LVU297
 469:Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 1117              		.loc 1 469 5 view .LVU298
 1118 0074 D3F8E020 		ldr	r2, [r3, #224]
 1119 0078 42F04002 		orr	r2, r2, #64
ARM GAS  /tmp/ccyy6okN.s 			page 33


 1120 007c C3F8E020 		str	r2, [r3, #224]
 469:Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 1121              		.loc 1 469 5 view .LVU299
 1122 0080 D3F8E030 		ldr	r3, [r3, #224]
 1123 0084 03F04003 		and	r3, r3, #64
 1124 0088 0393     		str	r3, [sp, #12]
 469:Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 1125              		.loc 1 469 5 view .LVU300
 1126 008a 039B     		ldr	r3, [sp, #12]
 1127              	.LBE14:
 469:Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 1128              		.loc 1 469 5 view .LVU301
 478:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1129              		.loc 1 478 5 view .LVU302
 478:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1130              		.loc 1 478 25 is_stmt 0 view .LVU303
 1131 008c 4023     		movs	r3, #64
 1132 008e 3393     		str	r3, [sp, #204]
 479:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1133              		.loc 1 479 5 is_stmt 1 view .LVU304
 479:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1134              		.loc 1 479 26 is_stmt 0 view .LVU305
 1135 0090 0226     		movs	r6, #2
 1136 0092 3496     		str	r6, [sp, #208]
 480:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1137              		.loc 1 480 5 is_stmt 1 view .LVU306
 480:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1138              		.loc 1 480 26 is_stmt 0 view .LVU307
 1139 0094 0024     		movs	r4, #0
 1140              	.LVL63:
 480:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1141              		.loc 1 480 26 view .LVU308
 1142 0096 3594     		str	r4, [sp, #212]
 481:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1143              		.loc 1 481 5 is_stmt 1 view .LVU309
 481:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1144              		.loc 1 481 27 is_stmt 0 view .LVU310
 1145 0098 0325     		movs	r5, #3
 1146 009a 3695     		str	r5, [sp, #216]
 482:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1147              		.loc 1 482 5 is_stmt 1 view .LVU311
 482:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1148              		.loc 1 482 31 is_stmt 0 view .LVU312
 1149 009c 0B27     		movs	r7, #11
 1150 009e 3797     		str	r7, [sp, #220]
 483:Core/Src/stm32h7xx_hal_msp.c **** 
 1151              		.loc 1 483 5 is_stmt 1 view .LVU313
 1152 00a0 DFF88C90 		ldr	r9, .L75+8
 1153 00a4 33A9     		add	r1, sp, #204
 1154 00a6 4846     		mov	r0, r9
 1155 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 1156              	.LVL64:
 485:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1157              		.loc 1 485 5 view .LVU314
 485:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1158              		.loc 1 485 25 is_stmt 0 view .LVU315
 1159 00ac 8023     		movs	r3, #128
ARM GAS  /tmp/ccyy6okN.s 			page 34


 1160 00ae 3393     		str	r3, [sp, #204]
 486:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1161              		.loc 1 486 5 is_stmt 1 view .LVU316
 486:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1162              		.loc 1 486 26 is_stmt 0 view .LVU317
 1163 00b0 3496     		str	r6, [sp, #208]
 487:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1164              		.loc 1 487 5 is_stmt 1 view .LVU318
 487:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1165              		.loc 1 487 26 is_stmt 0 view .LVU319
 1166 00b2 4FF00108 		mov	r8, #1
 1167 00b6 CDF8D480 		str	r8, [sp, #212]
 488:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1168              		.loc 1 488 5 is_stmt 1 view .LVU320
 488:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1169              		.loc 1 488 27 is_stmt 0 view .LVU321
 1170 00ba 3695     		str	r5, [sp, #216]
 489:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1171              		.loc 1 489 5 is_stmt 1 view .LVU322
 489:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1172              		.loc 1 489 31 is_stmt 0 view .LVU323
 1173 00bc 3797     		str	r7, [sp, #220]
 490:Core/Src/stm32h7xx_hal_msp.c **** 
 1174              		.loc 1 490 5 is_stmt 1 view .LVU324
 1175 00be 33A9     		add	r1, sp, #204
 1176 00c0 4846     		mov	r0, r9
 1177 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 1178              	.LVL65:
 492:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1179              		.loc 1 492 5 view .LVU325
 492:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1180              		.loc 1 492 25 is_stmt 0 view .LVU326
 1181 00c6 4FF40073 		mov	r3, #512
 1182 00ca 3393     		str	r3, [sp, #204]
 493:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1183              		.loc 1 493 5 is_stmt 1 view .LVU327
 493:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1184              		.loc 1 493 26 is_stmt 0 view .LVU328
 1185 00cc 3496     		str	r6, [sp, #208]
 494:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1186              		.loc 1 494 5 is_stmt 1 view .LVU329
 494:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1187              		.loc 1 494 26 is_stmt 0 view .LVU330
 1188 00ce CDF8D480 		str	r8, [sp, #212]
 495:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1189              		.loc 1 495 5 is_stmt 1 view .LVU331
 495:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1190              		.loc 1 495 27 is_stmt 0 view .LVU332
 1191 00d2 3695     		str	r5, [sp, #216]
 496:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1192              		.loc 1 496 5 is_stmt 1 view .LVU333
 496:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1193              		.loc 1 496 31 is_stmt 0 view .LVU334
 1194 00d4 3797     		str	r7, [sp, #220]
 497:Core/Src/stm32h7xx_hal_msp.c **** 
 1195              		.loc 1 497 5 is_stmt 1 view .LVU335
 1196 00d6 DFF85C80 		ldr	r8, .L75+12
ARM GAS  /tmp/ccyy6okN.s 			page 35


 1197 00da 33A9     		add	r1, sp, #204
 1198 00dc 4046     		mov	r0, r8
 1199 00de FFF7FEFF 		bl	HAL_GPIO_Init
 1200              	.LVL66:
 499:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1201              		.loc 1 499 5 view .LVU336
 499:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1202              		.loc 1 499 25 is_stmt 0 view .LVU337
 1203 00e2 4FF48063 		mov	r3, #1024
 1204 00e6 3393     		str	r3, [sp, #204]
 500:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1205              		.loc 1 500 5 is_stmt 1 view .LVU338
 500:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1206              		.loc 1 500 26 is_stmt 0 view .LVU339
 1207 00e8 3496     		str	r6, [sp, #208]
 501:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1208              		.loc 1 501 5 is_stmt 1 view .LVU340
 501:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1209              		.loc 1 501 26 is_stmt 0 view .LVU341
 1210 00ea 3594     		str	r4, [sp, #212]
 502:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1211              		.loc 1 502 5 is_stmt 1 view .LVU342
 502:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1212              		.loc 1 502 27 is_stmt 0 view .LVU343
 1213 00ec 3695     		str	r5, [sp, #216]
 503:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1214              		.loc 1 503 5 is_stmt 1 view .LVU344
 503:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1215              		.loc 1 503 31 is_stmt 0 view .LVU345
 1216 00ee 3797     		str	r7, [sp, #220]
 504:Core/Src/stm32h7xx_hal_msp.c **** 
 1217              		.loc 1 504 5 is_stmt 1 view .LVU346
 1218 00f0 33A9     		add	r1, sp, #204
 1219 00f2 4046     		mov	r0, r8
 1220 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 1221              	.LVL67:
 506:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1222              		.loc 1 506 5 view .LVU347
 506:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1223              		.loc 1 506 25 is_stmt 0 view .LVU348
 1224 00f8 4FF4C053 		mov	r3, #6144
 1225 00fc 3393     		str	r3, [sp, #204]
 507:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1226              		.loc 1 507 5 is_stmt 1 view .LVU349
 507:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1227              		.loc 1 507 26 is_stmt 0 view .LVU350
 1228 00fe 3496     		str	r6, [sp, #208]
 508:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1229              		.loc 1 508 5 is_stmt 1 view .LVU351
 508:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1230              		.loc 1 508 26 is_stmt 0 view .LVU352
 1231 0100 3594     		str	r4, [sp, #212]
 509:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 1232              		.loc 1 509 5 is_stmt 1 view .LVU353
 509:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 1233              		.loc 1 509 27 is_stmt 0 view .LVU354
 1234 0102 3695     		str	r5, [sp, #216]
ARM GAS  /tmp/ccyy6okN.s 			page 36


 510:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1235              		.loc 1 510 5 is_stmt 1 view .LVU355
 510:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1236              		.loc 1 510 31 is_stmt 0 view .LVU356
 1237 0104 0A23     		movs	r3, #10
 1238 0106 3793     		str	r3, [sp, #220]
 511:Core/Src/stm32h7xx_hal_msp.c **** 
 1239              		.loc 1 511 5 is_stmt 1 view .LVU357
 1240 0108 33A9     		add	r1, sp, #204
 1241 010a 4046     		mov	r0, r8
 1242 010c FFF7FEFF 		bl	HAL_GPIO_Init
 1243              	.LVL68:
 514:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 1244              		.loc 1 514 5 view .LVU358
 1245 0110 2246     		mov	r2, r4
 1246 0112 2146     		mov	r1, r4
 1247 0114 7C20     		movs	r0, #124
 1248 0116 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1249              	.LVL69:
 515:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspInit 1 */
 1250              		.loc 1 515 5 view .LVU359
 1251 011a 7C20     		movs	r0, #124
 1252 011c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1253              	.LVL70:
 1254              		.loc 1 521 1 is_stmt 0 view .LVU360
 1255 0120 80E7     		b	.L69
 1256              	.LVL71:
 1257              	.L74:
 462:Core/Src/stm32h7xx_hal_msp.c ****     }
 1258              		.loc 1 462 7 is_stmt 1 view .LVU361
 1259 0122 FFF7FEFF 		bl	Error_Handler
 1260              	.LVL72:
 1261 0126 8CE7     		b	.L71
 1262              	.L76:
 1263              		.align	2
 1264              	.L75:
 1265 0128 00240248 		.word	1208099840
 1266 012c 00440258 		.word	1476543488
 1267 0130 000C0258 		.word	1476529152
 1268 0134 00180258 		.word	1476532224
 1269              		.cfi_endproc
 1270              	.LFE359:
 1272              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 1273              		.align	1
 1274              		.global	HAL_SD_MspDeInit
 1275              		.syntax unified
 1276              		.thumb
 1277              		.thumb_func
 1278              		.fpu fpv5-d16
 1280              	HAL_SD_MspDeInit:
 1281              	.LVL73:
 1282              	.LFB360:
 522:Core/Src/stm32h7xx_hal_msp.c **** 
 523:Core/Src/stm32h7xx_hal_msp.c **** /**
 524:Core/Src/stm32h7xx_hal_msp.c **** * @brief SD MSP De-Initialization
 525:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 526:Core/Src/stm32h7xx_hal_msp.c **** * @param hsd: SD handle pointer
ARM GAS  /tmp/ccyy6okN.s 			page 37


 527:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 528:Core/Src/stm32h7xx_hal_msp.c **** */
 529:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 530:Core/Src/stm32h7xx_hal_msp.c **** {
 1283              		.loc 1 530 1 view -0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 0
 1286              		@ frame_needed = 0, uses_anonymous_args = 0
 1287              		.loc 1 530 1 is_stmt 0 view .LVU363
 1288 0000 08B5     		push	{r3, lr}
 1289              	.LCFI25:
 1290              		.cfi_def_cfa_offset 8
 1291              		.cfi_offset 3, -8
 1292              		.cfi_offset 14, -4
 531:Core/Src/stm32h7xx_hal_msp.c ****   if(hsd->Instance==SDMMC2)
 1293              		.loc 1 531 3 is_stmt 1 view .LVU364
 1294              		.loc 1 531 9 is_stmt 0 view .LVU365
 1295 0002 0268     		ldr	r2, [r0]
 1296              		.loc 1 531 5 view .LVU366
 1297 0004 0B4B     		ldr	r3, .L81
 1298 0006 9A42     		cmp	r2, r3
 1299 0008 00D0     		beq	.L80
 1300              	.LVL74:
 1301              	.L77:
 532:Core/Src/stm32h7xx_hal_msp.c ****   {
 533:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspDeInit 0 */
 534:Core/Src/stm32h7xx_hal_msp.c **** 
 535:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SDMMC2_MspDeInit 0 */
 536:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 537:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SDMMC2_CLK_DISABLE();
 538:Core/Src/stm32h7xx_hal_msp.c **** 
 539:Core/Src/stm32h7xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 540:Core/Src/stm32h7xx_hal_msp.c ****     PD6     ------> SDMMC2_CK
 541:Core/Src/stm32h7xx_hal_msp.c ****     PD7     ------> SDMMC2_CMD
 542:Core/Src/stm32h7xx_hal_msp.c ****     PG9     ------> SDMMC2_D0
 543:Core/Src/stm32h7xx_hal_msp.c ****     PG10     ------> SDMMC2_D1
 544:Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> SDMMC2_D2
 545:Core/Src/stm32h7xx_hal_msp.c ****     PG12     ------> SDMMC2_D3
 546:Core/Src/stm32h7xx_hal_msp.c ****     */
 547:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_6|GPIO_PIN_7);
 548:Core/Src/stm32h7xx_hal_msp.c **** 
 549:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 550:Core/Src/stm32h7xx_hal_msp.c **** 
 551:Core/Src/stm32h7xx_hal_msp.c ****     /* SDMMC2 interrupt DeInit */
 552:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDMMC2_IRQn);
 553:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspDeInit 1 */
 554:Core/Src/stm32h7xx_hal_msp.c **** 
 555:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SDMMC2_MspDeInit 1 */
 556:Core/Src/stm32h7xx_hal_msp.c ****   }
 557:Core/Src/stm32h7xx_hal_msp.c **** 
 558:Core/Src/stm32h7xx_hal_msp.c **** }
 1302              		.loc 1 558 1 view .LVU367
 1303 000a 08BD     		pop	{r3, pc}
 1304              	.LVL75:
 1305              	.L80:
 537:Core/Src/stm32h7xx_hal_msp.c **** 
 1306              		.loc 1 537 5 is_stmt 1 view .LVU368
ARM GAS  /tmp/ccyy6okN.s 			page 38


 1307 000c 0A4A     		ldr	r2, .L81+4
 1308 000e D2F8DC30 		ldr	r3, [r2, #220]
 1309 0012 23F40073 		bic	r3, r3, #512
 1310 0016 C2F8DC30 		str	r3, [r2, #220]
 547:Core/Src/stm32h7xx_hal_msp.c **** 
 1311              		.loc 1 547 5 view .LVU369
 1312 001a C021     		movs	r1, #192
 1313 001c 0748     		ldr	r0, .L81+8
 1314              	.LVL76:
 547:Core/Src/stm32h7xx_hal_msp.c **** 
 1315              		.loc 1 547 5 is_stmt 0 view .LVU370
 1316 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1317              	.LVL77:
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 1318              		.loc 1 549 5 is_stmt 1 view .LVU371
 1319 0022 4FF4F051 		mov	r1, #7680
 1320 0026 0648     		ldr	r0, .L81+12
 1321 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1322              	.LVL78:
 552:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspDeInit 1 */
 1323              		.loc 1 552 5 view .LVU372
 1324 002c 7C20     		movs	r0, #124
 1325 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1326              	.LVL79:
 1327              		.loc 1 558 1 is_stmt 0 view .LVU373
 1328 0032 EAE7     		b	.L77
 1329              	.L82:
 1330              		.align	2
 1331              	.L81:
 1332 0034 00240248 		.word	1208099840
 1333 0038 00440258 		.word	1476543488
 1334 003c 000C0258 		.word	1476529152
 1335 0040 00180258 		.word	1476532224
 1336              		.cfi_endproc
 1337              	.LFE360:
 1339              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1340              		.align	1
 1341              		.global	HAL_SPI_MspInit
 1342              		.syntax unified
 1343              		.thumb
 1344              		.thumb_func
 1345              		.fpu fpv5-d16
 1347              	HAL_SPI_MspInit:
 1348              	.LVL80:
 1349              	.LFB361:
 559:Core/Src/stm32h7xx_hal_msp.c **** 
 560:Core/Src/stm32h7xx_hal_msp.c **** /**
 561:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP Initialization
 562:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 563:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 564:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 565:Core/Src/stm32h7xx_hal_msp.c **** */
 566:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 567:Core/Src/stm32h7xx_hal_msp.c **** {
 1350              		.loc 1 567 1 is_stmt 1 view -0
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 48
ARM GAS  /tmp/ccyy6okN.s 			page 39


 1353              		@ frame_needed = 0, uses_anonymous_args = 0
 1354              		.loc 1 567 1 is_stmt 0 view .LVU375
 1355 0000 00B5     		push	{lr}
 1356              	.LCFI26:
 1357              		.cfi_def_cfa_offset 4
 1358              		.cfi_offset 14, -4
 1359 0002 8DB0     		sub	sp, sp, #52
 1360              	.LCFI27:
 1361              		.cfi_def_cfa_offset 56
 568:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1362              		.loc 1 568 3 is_stmt 1 view .LVU376
 1363              		.loc 1 568 20 is_stmt 0 view .LVU377
 1364 0004 0023     		movs	r3, #0
 1365 0006 0793     		str	r3, [sp, #28]
 1366 0008 0893     		str	r3, [sp, #32]
 1367 000a 0993     		str	r3, [sp, #36]
 1368 000c 0A93     		str	r3, [sp, #40]
 1369 000e 0B93     		str	r3, [sp, #44]
 569:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1370              		.loc 1 569 3 is_stmt 1 view .LVU378
 1371              		.loc 1 569 10 is_stmt 0 view .LVU379
 1372 0010 0368     		ldr	r3, [r0]
 1373              		.loc 1 569 5 view .LVU380
 1374 0012 414A     		ldr	r2, .L91
 1375 0014 9342     		cmp	r3, r2
 1376 0016 08D0     		beq	.L88
 570:Core/Src/stm32h7xx_hal_msp.c ****   {
 571:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 572:Core/Src/stm32h7xx_hal_msp.c **** 
 573:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 574:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 575:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 576:Core/Src/stm32h7xx_hal_msp.c **** 
 577:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 578:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 579:Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 580:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 581:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 582:Core/Src/stm32h7xx_hal_msp.c ****     */
 583:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 584:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 585:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 586:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 587:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 588:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 589:Core/Src/stm32h7xx_hal_msp.c **** 
 590:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 591:Core/Src/stm32h7xx_hal_msp.c **** 
 592:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 593:Core/Src/stm32h7xx_hal_msp.c ****   }
 594:Core/Src/stm32h7xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1377              		.loc 1 594 8 is_stmt 1 view .LVU381
 1378              		.loc 1 594 10 is_stmt 0 view .LVU382
 1379 0018 404A     		ldr	r2, .L91+4
 1380 001a 9342     		cmp	r3, r2
 1381 001c 2CD0     		beq	.L89
 595:Core/Src/stm32h7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccyy6okN.s 			page 40


 596:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 597:Core/Src/stm32h7xx_hal_msp.c **** 
 598:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 599:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 600:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 601:Core/Src/stm32h7xx_hal_msp.c **** 
 602:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 603:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 604:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 605:Core/Src/stm32h7xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 606:Core/Src/stm32h7xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 607:Core/Src/stm32h7xx_hal_msp.c ****     */
 608:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 609:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 610:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 611:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 612:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 613:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 614:Core/Src/stm32h7xx_hal_msp.c **** 
 615:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 616:Core/Src/stm32h7xx_hal_msp.c **** 
 617:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 618:Core/Src/stm32h7xx_hal_msp.c ****   }
 619:Core/Src/stm32h7xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 1382              		.loc 1 619 8 is_stmt 1 view .LVU383
 1383              		.loc 1 619 10 is_stmt 0 view .LVU384
 1384 001e 404A     		ldr	r2, .L91+8
 1385 0020 9342     		cmp	r3, r2
 1386 0022 51D0     		beq	.L90
 1387              	.LVL81:
 1388              	.L83:
 620:Core/Src/stm32h7xx_hal_msp.c ****   {
 621:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 622:Core/Src/stm32h7xx_hal_msp.c **** 
 623:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 624:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 625:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 626:Core/Src/stm32h7xx_hal_msp.c **** 
 627:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 628:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 629:Core/Src/stm32h7xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 630:Core/Src/stm32h7xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 631:Core/Src/stm32h7xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 632:Core/Src/stm32h7xx_hal_msp.c ****     */
 633:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 634:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 635:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 636:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 637:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 638:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 639:Core/Src/stm32h7xx_hal_msp.c **** 
 640:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 641:Core/Src/stm32h7xx_hal_msp.c **** 
 642:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 643:Core/Src/stm32h7xx_hal_msp.c ****   }
 644:Core/Src/stm32h7xx_hal_msp.c **** 
 645:Core/Src/stm32h7xx_hal_msp.c **** }
ARM GAS  /tmp/ccyy6okN.s 			page 41


 1389              		.loc 1 645 1 view .LVU385
 1390 0024 0DB0     		add	sp, sp, #52
 1391              	.LCFI28:
 1392              		.cfi_remember_state
 1393              		.cfi_def_cfa_offset 4
 1394              		@ sp needed
 1395 0026 5DF804FB 		ldr	pc, [sp], #4
 1396              	.LVL82:
 1397              	.L88:
 1398              	.LCFI29:
 1399              		.cfi_restore_state
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 1400              		.loc 1 575 5 is_stmt 1 view .LVU386
 1401              	.LBB15:
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 1402              		.loc 1 575 5 view .LVU387
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 1403              		.loc 1 575 5 view .LVU388
 1404 002a 3E4B     		ldr	r3, .L91+12
 1405 002c D3F8F020 		ldr	r2, [r3, #240]
 1406 0030 42F48052 		orr	r2, r2, #4096
 1407 0034 C3F8F020 		str	r2, [r3, #240]
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 1408              		.loc 1 575 5 view .LVU389
 1409 0038 D3F8F020 		ldr	r2, [r3, #240]
 1410 003c 02F48052 		and	r2, r2, #4096
 1411 0040 0192     		str	r2, [sp, #4]
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 1412              		.loc 1 575 5 view .LVU390
 1413 0042 019A     		ldr	r2, [sp, #4]
 1414              	.LBE15:
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 1415              		.loc 1 575 5 view .LVU391
 577:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1416              		.loc 1 577 5 view .LVU392
 1417              	.LBB16:
 577:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1418              		.loc 1 577 5 view .LVU393
 577:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1419              		.loc 1 577 5 view .LVU394
 1420 0044 D3F8E020 		ldr	r2, [r3, #224]
 1421 0048 42F00102 		orr	r2, r2, #1
 1422 004c C3F8E020 		str	r2, [r3, #224]
 577:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1423              		.loc 1 577 5 view .LVU395
 1424 0050 D3F8E030 		ldr	r3, [r3, #224]
 1425 0054 03F00103 		and	r3, r3, #1
 1426 0058 0293     		str	r3, [sp, #8]
 577:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1427              		.loc 1 577 5 view .LVU396
 1428 005a 029B     		ldr	r3, [sp, #8]
 1429              	.LBE16:
 577:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1430              		.loc 1 577 5 view .LVU397
 583:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1431              		.loc 1 583 5 view .LVU398
 583:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccyy6okN.s 			page 42


 1432              		.loc 1 583 25 is_stmt 0 view .LVU399
 1433 005c E023     		movs	r3, #224
 1434 005e 0793     		str	r3, [sp, #28]
 584:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1435              		.loc 1 584 5 is_stmt 1 view .LVU400
 584:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1436              		.loc 1 584 26 is_stmt 0 view .LVU401
 1437 0060 0223     		movs	r3, #2
 1438 0062 0893     		str	r3, [sp, #32]
 585:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1439              		.loc 1 585 5 is_stmt 1 view .LVU402
 585:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1440              		.loc 1 585 26 is_stmt 0 view .LVU403
 1441 0064 0023     		movs	r3, #0
 1442 0066 0993     		str	r3, [sp, #36]
 586:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1443              		.loc 1 586 5 is_stmt 1 view .LVU404
 586:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1444              		.loc 1 586 27 is_stmt 0 view .LVU405
 1445 0068 0A93     		str	r3, [sp, #40]
 587:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1446              		.loc 1 587 5 is_stmt 1 view .LVU406
 587:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1447              		.loc 1 587 31 is_stmt 0 view .LVU407
 1448 006a 0523     		movs	r3, #5
 1449 006c 0B93     		str	r3, [sp, #44]
 588:Core/Src/stm32h7xx_hal_msp.c **** 
 1450              		.loc 1 588 5 is_stmt 1 view .LVU408
 1451 006e 07A9     		add	r1, sp, #28
 1452 0070 2D48     		ldr	r0, .L91+16
 1453              	.LVL83:
 588:Core/Src/stm32h7xx_hal_msp.c **** 
 1454              		.loc 1 588 5 is_stmt 0 view .LVU409
 1455 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 1456              	.LVL84:
 1457 0076 D5E7     		b	.L83
 1458              	.LVL85:
 1459              	.L89:
 600:Core/Src/stm32h7xx_hal_msp.c **** 
 1460              		.loc 1 600 5 is_stmt 1 view .LVU410
 1461              	.LBB17:
 600:Core/Src/stm32h7xx_hal_msp.c **** 
 1462              		.loc 1 600 5 view .LVU411
 600:Core/Src/stm32h7xx_hal_msp.c **** 
 1463              		.loc 1 600 5 view .LVU412
 1464 0078 2A4B     		ldr	r3, .L91+12
 1465 007a D3F8E820 		ldr	r2, [r3, #232]
 1466 007e 42F48042 		orr	r2, r2, #16384
 1467 0082 C3F8E820 		str	r2, [r3, #232]
 600:Core/Src/stm32h7xx_hal_msp.c **** 
 1468              		.loc 1 600 5 view .LVU413
 1469 0086 D3F8E820 		ldr	r2, [r3, #232]
 1470 008a 02F48042 		and	r2, r2, #16384
 1471 008e 0392     		str	r2, [sp, #12]
 600:Core/Src/stm32h7xx_hal_msp.c **** 
 1472              		.loc 1 600 5 view .LVU414
 1473 0090 039A     		ldr	r2, [sp, #12]
ARM GAS  /tmp/ccyy6okN.s 			page 43


 1474              	.LBE17:
 600:Core/Src/stm32h7xx_hal_msp.c **** 
 1475              		.loc 1 600 5 view .LVU415
 602:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1476              		.loc 1 602 5 view .LVU416
 1477              	.LBB18:
 602:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1478              		.loc 1 602 5 view .LVU417
 602:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1479              		.loc 1 602 5 view .LVU418
 1480 0092 D3F8E020 		ldr	r2, [r3, #224]
 1481 0096 42F00202 		orr	r2, r2, #2
 1482 009a C3F8E020 		str	r2, [r3, #224]
 602:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1483              		.loc 1 602 5 view .LVU419
 1484 009e D3F8E030 		ldr	r3, [r3, #224]
 1485 00a2 03F00203 		and	r3, r3, #2
 1486 00a6 0493     		str	r3, [sp, #16]
 602:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1487              		.loc 1 602 5 view .LVU420
 1488 00a8 049B     		ldr	r3, [sp, #16]
 1489              	.LBE18:
 602:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1490              		.loc 1 602 5 view .LVU421
 608:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1491              		.loc 1 608 5 view .LVU422
 608:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1492              		.loc 1 608 25 is_stmt 0 view .LVU423
 1493 00aa 4FF46043 		mov	r3, #57344
 1494 00ae 0793     		str	r3, [sp, #28]
 609:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1495              		.loc 1 609 5 is_stmt 1 view .LVU424
 609:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1496              		.loc 1 609 26 is_stmt 0 view .LVU425
 1497 00b0 0223     		movs	r3, #2
 1498 00b2 0893     		str	r3, [sp, #32]
 610:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1499              		.loc 1 610 5 is_stmt 1 view .LVU426
 610:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1500              		.loc 1 610 26 is_stmt 0 view .LVU427
 1501 00b4 0023     		movs	r3, #0
 1502 00b6 0993     		str	r3, [sp, #36]
 611:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1503              		.loc 1 611 5 is_stmt 1 view .LVU428
 611:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1504              		.loc 1 611 27 is_stmt 0 view .LVU429
 1505 00b8 0A93     		str	r3, [sp, #40]
 612:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1506              		.loc 1 612 5 is_stmt 1 view .LVU430
 612:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1507              		.loc 1 612 31 is_stmt 0 view .LVU431
 1508 00ba 0523     		movs	r3, #5
 1509 00bc 0B93     		str	r3, [sp, #44]
 613:Core/Src/stm32h7xx_hal_msp.c **** 
 1510              		.loc 1 613 5 is_stmt 1 view .LVU432
 1511 00be 07A9     		add	r1, sp, #28
 1512 00c0 1A48     		ldr	r0, .L91+20
ARM GAS  /tmp/ccyy6okN.s 			page 44


 1513              	.LVL86:
 613:Core/Src/stm32h7xx_hal_msp.c **** 
 1514              		.loc 1 613 5 is_stmt 0 view .LVU433
 1515 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 1516              	.LVL87:
 1517 00c6 ADE7     		b	.L83
 1518              	.LVL88:
 1519              	.L90:
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 1520              		.loc 1 625 5 is_stmt 1 view .LVU434
 1521              	.LBB19:
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 1522              		.loc 1 625 5 view .LVU435
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 1523              		.loc 1 625 5 view .LVU436
 1524 00c8 164B     		ldr	r3, .L91+12
 1525 00ca D3F8E820 		ldr	r2, [r3, #232]
 1526 00ce 42F40042 		orr	r2, r2, #32768
 1527 00d2 C3F8E820 		str	r2, [r3, #232]
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 1528              		.loc 1 625 5 view .LVU437
 1529 00d6 D3F8E820 		ldr	r2, [r3, #232]
 1530 00da 02F40042 		and	r2, r2, #32768
 1531 00de 0592     		str	r2, [sp, #20]
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 1532              		.loc 1 625 5 view .LVU438
 1533 00e0 059A     		ldr	r2, [sp, #20]
 1534              	.LBE19:
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 1535              		.loc 1 625 5 view .LVU439
 627:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1536              		.loc 1 627 5 view .LVU440
 1537              	.LBB20:
 627:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1538              		.loc 1 627 5 view .LVU441
 627:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1539              		.loc 1 627 5 view .LVU442
 1540 00e2 D3F8E020 		ldr	r2, [r3, #224]
 1541 00e6 42F00402 		orr	r2, r2, #4
 1542 00ea C3F8E020 		str	r2, [r3, #224]
 627:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1543              		.loc 1 627 5 view .LVU443
 1544 00ee D3F8E030 		ldr	r3, [r3, #224]
 1545 00f2 03F00403 		and	r3, r3, #4
 1546 00f6 0693     		str	r3, [sp, #24]
 627:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1547              		.loc 1 627 5 view .LVU444
 1548 00f8 069B     		ldr	r3, [sp, #24]
 1549              	.LBE20:
 627:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1550              		.loc 1 627 5 view .LVU445
 633:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1551              		.loc 1 633 5 view .LVU446
 633:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1552              		.loc 1 633 25 is_stmt 0 view .LVU447
 1553 00fa 4FF4E053 		mov	r3, #7168
 1554 00fe 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccyy6okN.s 			page 45


 634:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1555              		.loc 1 634 5 is_stmt 1 view .LVU448
 634:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1556              		.loc 1 634 26 is_stmt 0 view .LVU449
 1557 0100 0223     		movs	r3, #2
 1558 0102 0893     		str	r3, [sp, #32]
 635:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1559              		.loc 1 635 5 is_stmt 1 view .LVU450
 635:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1560              		.loc 1 635 26 is_stmt 0 view .LVU451
 1561 0104 0023     		movs	r3, #0
 1562 0106 0993     		str	r3, [sp, #36]
 636:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1563              		.loc 1 636 5 is_stmt 1 view .LVU452
 636:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1564              		.loc 1 636 27 is_stmt 0 view .LVU453
 1565 0108 0A93     		str	r3, [sp, #40]
 637:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1566              		.loc 1 637 5 is_stmt 1 view .LVU454
 637:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1567              		.loc 1 637 31 is_stmt 0 view .LVU455
 1568 010a 0623     		movs	r3, #6
 1569 010c 0B93     		str	r3, [sp, #44]
 638:Core/Src/stm32h7xx_hal_msp.c **** 
 1570              		.loc 1 638 5 is_stmt 1 view .LVU456
 1571 010e 07A9     		add	r1, sp, #28
 1572 0110 0748     		ldr	r0, .L91+24
 1573              	.LVL89:
 638:Core/Src/stm32h7xx_hal_msp.c **** 
 1574              		.loc 1 638 5 is_stmt 0 view .LVU457
 1575 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 1576              	.LVL90:
 1577              		.loc 1 645 1 view .LVU458
 1578 0116 85E7     		b	.L83
 1579              	.L92:
 1580              		.align	2
 1581              	.L91:
 1582 0118 00300140 		.word	1073819648
 1583 011c 00380040 		.word	1073756160
 1584 0120 003C0040 		.word	1073757184
 1585 0124 00440258 		.word	1476543488
 1586 0128 00000258 		.word	1476526080
 1587 012c 00040258 		.word	1476527104
 1588 0130 00080258 		.word	1476528128
 1589              		.cfi_endproc
 1590              	.LFE361:
 1592              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1593              		.align	1
 1594              		.global	HAL_SPI_MspDeInit
 1595              		.syntax unified
 1596              		.thumb
 1597              		.thumb_func
 1598              		.fpu fpv5-d16
 1600              	HAL_SPI_MspDeInit:
 1601              	.LVL91:
 1602              	.LFB362:
 646:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 46


 647:Core/Src/stm32h7xx_hal_msp.c **** /**
 648:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 649:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 650:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 651:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 652:Core/Src/stm32h7xx_hal_msp.c **** */
 653:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 654:Core/Src/stm32h7xx_hal_msp.c **** {
 1603              		.loc 1 654 1 is_stmt 1 view -0
 1604              		.cfi_startproc
 1605              		@ args = 0, pretend = 0, frame = 0
 1606              		@ frame_needed = 0, uses_anonymous_args = 0
 1607              		.loc 1 654 1 is_stmt 0 view .LVU460
 1608 0000 08B5     		push	{r3, lr}
 1609              	.LCFI30:
 1610              		.cfi_def_cfa_offset 8
 1611              		.cfi_offset 3, -8
 1612              		.cfi_offset 14, -4
 655:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1613              		.loc 1 655 3 is_stmt 1 view .LVU461
 1614              		.loc 1 655 10 is_stmt 0 view .LVU462
 1615 0002 0368     		ldr	r3, [r0]
 1616              		.loc 1 655 5 view .LVU463
 1617 0004 174A     		ldr	r2, .L101
 1618 0006 9342     		cmp	r3, r2
 1619 0008 06D0     		beq	.L98
 656:Core/Src/stm32h7xx_hal_msp.c ****   {
 657:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 658:Core/Src/stm32h7xx_hal_msp.c **** 
 659:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 660:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 661:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 662:Core/Src/stm32h7xx_hal_msp.c **** 
 663:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 664:Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 665:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 666:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 667:Core/Src/stm32h7xx_hal_msp.c ****     */
 668:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 669:Core/Src/stm32h7xx_hal_msp.c **** 
 670:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 671:Core/Src/stm32h7xx_hal_msp.c **** 
 672:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 673:Core/Src/stm32h7xx_hal_msp.c ****   }
 674:Core/Src/stm32h7xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1620              		.loc 1 674 8 is_stmt 1 view .LVU464
 1621              		.loc 1 674 10 is_stmt 0 view .LVU465
 1622 000a 174A     		ldr	r2, .L101+4
 1623 000c 9342     		cmp	r3, r2
 1624 000e 0FD0     		beq	.L99
 675:Core/Src/stm32h7xx_hal_msp.c ****   {
 676:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 677:Core/Src/stm32h7xx_hal_msp.c **** 
 678:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 679:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 680:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 681:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 47


 682:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 683:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 684:Core/Src/stm32h7xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 685:Core/Src/stm32h7xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 686:Core/Src/stm32h7xx_hal_msp.c ****     */
 687:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 688:Core/Src/stm32h7xx_hal_msp.c **** 
 689:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 690:Core/Src/stm32h7xx_hal_msp.c **** 
 691:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 692:Core/Src/stm32h7xx_hal_msp.c ****   }
 693:Core/Src/stm32h7xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 1625              		.loc 1 693 8 is_stmt 1 view .LVU466
 1626              		.loc 1 693 10 is_stmt 0 view .LVU467
 1627 0010 164A     		ldr	r2, .L101+8
 1628 0012 9342     		cmp	r3, r2
 1629 0014 19D0     		beq	.L100
 1630              	.LVL92:
 1631              	.L93:
 694:Core/Src/stm32h7xx_hal_msp.c ****   {
 695:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 696:Core/Src/stm32h7xx_hal_msp.c **** 
 697:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 698:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 699:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 700:Core/Src/stm32h7xx_hal_msp.c **** 
 701:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 702:Core/Src/stm32h7xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 703:Core/Src/stm32h7xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 704:Core/Src/stm32h7xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 705:Core/Src/stm32h7xx_hal_msp.c ****     */
 706:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 707:Core/Src/stm32h7xx_hal_msp.c **** 
 708:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 709:Core/Src/stm32h7xx_hal_msp.c **** 
 710:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 711:Core/Src/stm32h7xx_hal_msp.c ****   }
 712:Core/Src/stm32h7xx_hal_msp.c **** 
 713:Core/Src/stm32h7xx_hal_msp.c **** }
 1632              		.loc 1 713 1 view .LVU468
 1633 0016 08BD     		pop	{r3, pc}
 1634              	.LVL93:
 1635              	.L98:
 661:Core/Src/stm32h7xx_hal_msp.c **** 
 1636              		.loc 1 661 5 is_stmt 1 view .LVU469
 1637 0018 154A     		ldr	r2, .L101+12
 1638 001a D2F8F030 		ldr	r3, [r2, #240]
 1639 001e 23F48053 		bic	r3, r3, #4096
 1640 0022 C2F8F030 		str	r3, [r2, #240]
 668:Core/Src/stm32h7xx_hal_msp.c **** 
 1641              		.loc 1 668 5 view .LVU470
 1642 0026 E021     		movs	r1, #224
 1643 0028 1248     		ldr	r0, .L101+16
 1644              	.LVL94:
 668:Core/Src/stm32h7xx_hal_msp.c **** 
 1645              		.loc 1 668 5 is_stmt 0 view .LVU471
 1646 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccyy6okN.s 			page 48


 1647              	.LVL95:
 1648 002e F2E7     		b	.L93
 1649              	.LVL96:
 1650              	.L99:
 680:Core/Src/stm32h7xx_hal_msp.c **** 
 1651              		.loc 1 680 5 is_stmt 1 view .LVU472
 1652 0030 0F4A     		ldr	r2, .L101+12
 1653 0032 D2F8E830 		ldr	r3, [r2, #232]
 1654 0036 23F48043 		bic	r3, r3, #16384
 1655 003a C2F8E830 		str	r3, [r2, #232]
 687:Core/Src/stm32h7xx_hal_msp.c **** 
 1656              		.loc 1 687 5 view .LVU473
 1657 003e 4FF46041 		mov	r1, #57344
 1658 0042 0D48     		ldr	r0, .L101+20
 1659              	.LVL97:
 687:Core/Src/stm32h7xx_hal_msp.c **** 
 1660              		.loc 1 687 5 is_stmt 0 view .LVU474
 1661 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1662              	.LVL98:
 1663 0048 E5E7     		b	.L93
 1664              	.LVL99:
 1665              	.L100:
 699:Core/Src/stm32h7xx_hal_msp.c **** 
 1666              		.loc 1 699 5 is_stmt 1 view .LVU475
 1667 004a 094A     		ldr	r2, .L101+12
 1668 004c D2F8E830 		ldr	r3, [r2, #232]
 1669 0050 23F40043 		bic	r3, r3, #32768
 1670 0054 C2F8E830 		str	r3, [r2, #232]
 706:Core/Src/stm32h7xx_hal_msp.c **** 
 1671              		.loc 1 706 5 view .LVU476
 1672 0058 4FF4E051 		mov	r1, #7168
 1673 005c 0748     		ldr	r0, .L101+24
 1674              	.LVL100:
 706:Core/Src/stm32h7xx_hal_msp.c **** 
 1675              		.loc 1 706 5 is_stmt 0 view .LVU477
 1676 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1677              	.LVL101:
 1678              		.loc 1 713 1 view .LVU478
 1679 0062 D8E7     		b	.L93
 1680              	.L102:
 1681              		.align	2
 1682              	.L101:
 1683 0064 00300140 		.word	1073819648
 1684 0068 00380040 		.word	1073756160
 1685 006c 003C0040 		.word	1073757184
 1686 0070 00440258 		.word	1476543488
 1687 0074 00000258 		.word	1476526080
 1688 0078 00040258 		.word	1476527104
 1689 007c 00080258 		.word	1476528128
 1690              		.cfi_endproc
 1691              	.LFE362:
 1693              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 1694              		.align	1
 1695              		.global	HAL_TIM_PWM_MspInit
 1696              		.syntax unified
 1697              		.thumb
 1698              		.thumb_func
ARM GAS  /tmp/ccyy6okN.s 			page 49


 1699              		.fpu fpv5-d16
 1701              	HAL_TIM_PWM_MspInit:
 1702              	.LVL102:
 1703              	.LFB363:
 714:Core/Src/stm32h7xx_hal_msp.c **** 
 715:Core/Src/stm32h7xx_hal_msp.c **** /**
 716:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 717:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 718:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 719:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 720:Core/Src/stm32h7xx_hal_msp.c **** */
 721:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 722:Core/Src/stm32h7xx_hal_msp.c **** {
 1704              		.loc 1 722 1 is_stmt 1 view -0
 1705              		.cfi_startproc
 1706              		@ args = 0, pretend = 0, frame = 40
 1707              		@ frame_needed = 0, uses_anonymous_args = 0
 1708              		.loc 1 722 1 is_stmt 0 view .LVU480
 1709 0000 30B5     		push	{r4, r5, lr}
 1710              	.LCFI31:
 1711              		.cfi_def_cfa_offset 12
 1712              		.cfi_offset 4, -12
 1713              		.cfi_offset 5, -8
 1714              		.cfi_offset 14, -4
 1715 0002 8BB0     		sub	sp, sp, #44
 1716              	.LCFI32:
 1717              		.cfi_def_cfa_offset 56
 1718 0004 0446     		mov	r4, r0
 723:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1719              		.loc 1 723 3 is_stmt 1 view .LVU481
 1720              		.loc 1 723 20 is_stmt 0 view .LVU482
 1721 0006 0023     		movs	r3, #0
 1722 0008 0593     		str	r3, [sp, #20]
 1723 000a 0693     		str	r3, [sp, #24]
 1724 000c 0793     		str	r3, [sp, #28]
 1725 000e 0893     		str	r3, [sp, #32]
 1726 0010 0993     		str	r3, [sp, #36]
 724:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 1727              		.loc 1 724 3 is_stmt 1 view .LVU483
 1728              		.loc 1 724 14 is_stmt 0 view .LVU484
 1729 0012 0368     		ldr	r3, [r0]
 1730              		.loc 1 724 5 view .LVU485
 1731 0014 B3F1804F 		cmp	r3, #1073741824
 1732 0018 0CD0     		beq	.L114
 725:Core/Src/stm32h7xx_hal_msp.c ****   {
 726:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 727:Core/Src/stm32h7xx_hal_msp.c **** 
 728:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 729:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 730:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 731:Core/Src/stm32h7xx_hal_msp.c **** 
 732:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 733:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 734:Core/Src/stm32h7xx_hal_msp.c ****     PA0     ------> TIM2_CH1
 735:Core/Src/stm32h7xx_hal_msp.c ****     */
 736:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 737:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccyy6okN.s 			page 50


 738:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 739:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 740:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 741:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 742:Core/Src/stm32h7xx_hal_msp.c **** 
 743:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM2 DMA Init */
 744:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM2_CH3 Init */
 745:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Instance = DMA1_Stream1;
 746:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 747:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 748:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 749:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 750:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 751:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 752:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 753:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 754:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 755:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 756:Core/Src/stm32h7xx_hal_msp.c ****     {
 757:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 758:Core/Src/stm32h7xx_hal_msp.c ****     }
 759:Core/Src/stm32h7xx_hal_msp.c **** 
 760:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 761:Core/Src/stm32h7xx_hal_msp.c **** 
 762:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 763:Core/Src/stm32h7xx_hal_msp.c **** 
 764:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 765:Core/Src/stm32h7xx_hal_msp.c ****   }
 766:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM3)
 1733              		.loc 1 766 8 is_stmt 1 view .LVU486
 1734              		.loc 1 766 10 is_stmt 0 view .LVU487
 1735 001a 7D4A     		ldr	r2, .L123
 1736 001c 9342     		cmp	r3, r2
 1737 001e 4CD0     		beq	.L115
 767:Core/Src/stm32h7xx_hal_msp.c ****   {
 768:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 769:Core/Src/stm32h7xx_hal_msp.c **** 
 770:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 771:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 772:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 773:Core/Src/stm32h7xx_hal_msp.c **** 
 774:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 DMA Init */
 775:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3_CH2 Init */
 776:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Instance = DMA1_Stream3;
 777:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 778:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 779:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 780:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 781:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 782:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 783:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 784:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 785:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 786:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 787:Core/Src/stm32h7xx_hal_msp.c ****     {
 788:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 789:Core/Src/stm32h7xx_hal_msp.c ****     }
ARM GAS  /tmp/ccyy6okN.s 			page 51


 790:Core/Src/stm32h7xx_hal_msp.c **** 
 791:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 792:Core/Src/stm32h7xx_hal_msp.c **** 
 793:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3_CH1 Init */
 794:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Instance = DMA1_Stream4;
 795:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 796:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 797:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 798:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 799:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 802:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 803:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 804:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 805:Core/Src/stm32h7xx_hal_msp.c ****     {
 806:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 807:Core/Src/stm32h7xx_hal_msp.c ****     }
 808:Core/Src/stm32h7xx_hal_msp.c **** 
 809:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 810:Core/Src/stm32h7xx_hal_msp.c **** 
 811:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 812:Core/Src/stm32h7xx_hal_msp.c **** 
 813:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 814:Core/Src/stm32h7xx_hal_msp.c ****   }
 815:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM4)
 1738              		.loc 1 815 8 is_stmt 1 view .LVU488
 1739              		.loc 1 815 10 is_stmt 0 view .LVU489
 1740 0020 7C4A     		ldr	r2, .L123+4
 1741 0022 9342     		cmp	r3, r2
 1742 0024 00F09380 		beq	.L116
 816:Core/Src/stm32h7xx_hal_msp.c ****   {
 817:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 818:Core/Src/stm32h7xx_hal_msp.c **** 
 819:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 820:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 821:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 822:Core/Src/stm32h7xx_hal_msp.c **** 
 823:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 DMA Init */
 824:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4_CH3 Init */
 825:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Instance = DMA1_Stream0;
 826:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 827:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 828:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 829:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 830:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 831:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 832:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 833:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 834:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 835:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 836:Core/Src/stm32h7xx_hal_msp.c ****     {
 837:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 838:Core/Src/stm32h7xx_hal_msp.c ****     }
 839:Core/Src/stm32h7xx_hal_msp.c **** 
 840:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 841:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 52


 842:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt Init */
 843:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 844:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 845:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 846:Core/Src/stm32h7xx_hal_msp.c **** 
 847:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 848:Core/Src/stm32h7xx_hal_msp.c ****   }
 849:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM5)
 1743              		.loc 1 849 8 is_stmt 1 view .LVU490
 1744              		.loc 1 849 10 is_stmt 0 view .LVU491
 1745 0028 7B4A     		ldr	r2, .L123+8
 1746 002a 9342     		cmp	r3, r2
 1747 002c 00F0C380 		beq	.L117
 1748              	.LVL103:
 1749              	.L103:
 850:Core/Src/stm32h7xx_hal_msp.c ****   {
 851:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 852:Core/Src/stm32h7xx_hal_msp.c **** 
 853:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 854:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 855:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 856:Core/Src/stm32h7xx_hal_msp.c **** 
 857:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM5 DMA Init */
 858:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM5_CH4 Init */
 859:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Instance = DMA1_Stream2;
 860:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 861:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 862:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 863:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 864:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 865:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 866:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 867:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 868:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 869:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 870:Core/Src/stm32h7xx_hal_msp.c ****     {
 871:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 872:Core/Src/stm32h7xx_hal_msp.c ****     }
 873:Core/Src/stm32h7xx_hal_msp.c **** 
 874:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 875:Core/Src/stm32h7xx_hal_msp.c **** 
 876:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 877:Core/Src/stm32h7xx_hal_msp.c **** 
 878:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 879:Core/Src/stm32h7xx_hal_msp.c ****   }
 880:Core/Src/stm32h7xx_hal_msp.c **** 
 881:Core/Src/stm32h7xx_hal_msp.c **** }
 1750              		.loc 1 881 1 view .LVU492
 1751 0030 0BB0     		add	sp, sp, #44
 1752              	.LCFI33:
 1753              		.cfi_remember_state
 1754              		.cfi_def_cfa_offset 12
 1755              		@ sp needed
 1756 0032 30BD     		pop	{r4, r5, pc}
 1757              	.LVL104:
 1758              	.L114:
 1759              	.LCFI34:
ARM GAS  /tmp/ccyy6okN.s 			page 53


 1760              		.cfi_restore_state
 730:Core/Src/stm32h7xx_hal_msp.c **** 
 1761              		.loc 1 730 5 is_stmt 1 view .LVU493
 1762              	.LBB21:
 730:Core/Src/stm32h7xx_hal_msp.c **** 
 1763              		.loc 1 730 5 view .LVU494
 730:Core/Src/stm32h7xx_hal_msp.c **** 
 1764              		.loc 1 730 5 view .LVU495
 1765 0034 794B     		ldr	r3, .L123+12
 1766 0036 D3F8E820 		ldr	r2, [r3, #232]
 1767 003a 42F00102 		orr	r2, r2, #1
 1768 003e C3F8E820 		str	r2, [r3, #232]
 730:Core/Src/stm32h7xx_hal_msp.c **** 
 1769              		.loc 1 730 5 view .LVU496
 1770 0042 D3F8E820 		ldr	r2, [r3, #232]
 1771 0046 02F00102 		and	r2, r2, #1
 1772 004a 0092     		str	r2, [sp]
 730:Core/Src/stm32h7xx_hal_msp.c **** 
 1773              		.loc 1 730 5 view .LVU497
 1774 004c 009A     		ldr	r2, [sp]
 1775              	.LBE21:
 730:Core/Src/stm32h7xx_hal_msp.c **** 
 1776              		.loc 1 730 5 view .LVU498
 732:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1777              		.loc 1 732 5 view .LVU499
 1778              	.LBB22:
 732:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1779              		.loc 1 732 5 view .LVU500
 732:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1780              		.loc 1 732 5 view .LVU501
 1781 004e D3F8E020 		ldr	r2, [r3, #224]
 1782 0052 42F00102 		orr	r2, r2, #1
 1783 0056 C3F8E020 		str	r2, [r3, #224]
 732:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1784              		.loc 1 732 5 view .LVU502
 1785 005a D3F8E030 		ldr	r3, [r3, #224]
 1786 005e 03F00103 		and	r3, r3, #1
 1787 0062 0193     		str	r3, [sp, #4]
 732:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1788              		.loc 1 732 5 view .LVU503
 1789 0064 019B     		ldr	r3, [sp, #4]
 1790              	.LBE22:
 732:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1791              		.loc 1 732 5 view .LVU504
 736:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1792              		.loc 1 736 5 view .LVU505
 736:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1793              		.loc 1 736 25 is_stmt 0 view .LVU506
 1794 0066 0123     		movs	r3, #1
 1795 0068 0593     		str	r3, [sp, #20]
 737:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1796              		.loc 1 737 5 is_stmt 1 view .LVU507
 737:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1797              		.loc 1 737 26 is_stmt 0 view .LVU508
 1798 006a 0222     		movs	r2, #2
 1799 006c 0692     		str	r2, [sp, #24]
 738:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccyy6okN.s 			page 54


 1800              		.loc 1 738 5 is_stmt 1 view .LVU509
 738:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1801              		.loc 1 738 26 is_stmt 0 view .LVU510
 1802 006e 0025     		movs	r5, #0
 1803 0070 0795     		str	r5, [sp, #28]
 739:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1804              		.loc 1 739 5 is_stmt 1 view .LVU511
 739:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1805              		.loc 1 739 27 is_stmt 0 view .LVU512
 1806 0072 0895     		str	r5, [sp, #32]
 740:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1807              		.loc 1 740 5 is_stmt 1 view .LVU513
 740:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1808              		.loc 1 740 31 is_stmt 0 view .LVU514
 1809 0074 0993     		str	r3, [sp, #36]
 741:Core/Src/stm32h7xx_hal_msp.c **** 
 1810              		.loc 1 741 5 is_stmt 1 view .LVU515
 1811 0076 05A9     		add	r1, sp, #20
 1812 0078 6948     		ldr	r0, .L123+16
 1813              	.LVL105:
 741:Core/Src/stm32h7xx_hal_msp.c **** 
 1814              		.loc 1 741 5 is_stmt 0 view .LVU516
 1815 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1816              	.LVL106:
 745:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 1817              		.loc 1 745 5 is_stmt 1 view .LVU517
 745:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 1818              		.loc 1 745 28 is_stmt 0 view .LVU518
 1819 007e 6948     		ldr	r0, .L123+20
 1820 0080 694B     		ldr	r3, .L123+24
 1821 0082 0360     		str	r3, [r0]
 746:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1822              		.loc 1 746 5 is_stmt 1 view .LVU519
 746:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1823              		.loc 1 746 32 is_stmt 0 view .LVU520
 1824 0084 1423     		movs	r3, #20
 1825 0086 4360     		str	r3, [r0, #4]
 747:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 1826              		.loc 1 747 5 is_stmt 1 view .LVU521
 747:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 1827              		.loc 1 747 34 is_stmt 0 view .LVU522
 1828 0088 4023     		movs	r3, #64
 1829 008a 8360     		str	r3, [r0, #8]
 748:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 1830              		.loc 1 748 5 is_stmt 1 view .LVU523
 748:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 1831              		.loc 1 748 34 is_stmt 0 view .LVU524
 1832 008c C560     		str	r5, [r0, #12]
 749:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1833              		.loc 1 749 5 is_stmt 1 view .LVU525
 749:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1834              		.loc 1 749 31 is_stmt 0 view .LVU526
 1835 008e 4FF48063 		mov	r3, #1024
 1836 0092 0361     		str	r3, [r0, #16]
 750:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1837              		.loc 1 750 5 is_stmt 1 view .LVU527
 750:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
ARM GAS  /tmp/ccyy6okN.s 			page 55


 1838              		.loc 1 750 44 is_stmt 0 view .LVU528
 1839 0094 4FF48053 		mov	r3, #4096
 1840 0098 4361     		str	r3, [r0, #20]
 751:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 1841              		.loc 1 751 5 is_stmt 1 view .LVU529
 751:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 1842              		.loc 1 751 41 is_stmt 0 view .LVU530
 1843 009a 4FF48043 		mov	r3, #16384
 1844 009e 8361     		str	r3, [r0, #24]
 752:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 1845              		.loc 1 752 5 is_stmt 1 view .LVU531
 752:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 1846              		.loc 1 752 29 is_stmt 0 view .LVU532
 1847 00a0 C561     		str	r5, [r0, #28]
 753:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1848              		.loc 1 753 5 is_stmt 1 view .LVU533
 753:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1849              		.loc 1 753 33 is_stmt 0 view .LVU534
 1850 00a2 0562     		str	r5, [r0, #32]
 754:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 1851              		.loc 1 754 5 is_stmt 1 view .LVU535
 754:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 1852              		.loc 1 754 33 is_stmt 0 view .LVU536
 1853 00a4 4562     		str	r5, [r0, #36]
 755:Core/Src/stm32h7xx_hal_msp.c ****     {
 1854              		.loc 1 755 5 is_stmt 1 view .LVU537
 755:Core/Src/stm32h7xx_hal_msp.c ****     {
 1855              		.loc 1 755 9 is_stmt 0 view .LVU538
 1856 00a6 FFF7FEFF 		bl	HAL_DMA_Init
 1857              	.LVL107:
 755:Core/Src/stm32h7xx_hal_msp.c ****     {
 1858              		.loc 1 755 8 view .LVU539
 1859 00aa 18B9     		cbnz	r0, .L118
 1860              	.L105:
 760:Core/Src/stm32h7xx_hal_msp.c **** 
 1861              		.loc 1 760 5 is_stmt 1 view .LVU540
 760:Core/Src/stm32h7xx_hal_msp.c **** 
 1862              		.loc 1 760 5 view .LVU541
 1863 00ac 5D4B     		ldr	r3, .L123+20
 1864 00ae E362     		str	r3, [r4, #44]
 760:Core/Src/stm32h7xx_hal_msp.c **** 
 1865              		.loc 1 760 5 view .LVU542
 1866 00b0 9C63     		str	r4, [r3, #56]
 760:Core/Src/stm32h7xx_hal_msp.c **** 
 1867              		.loc 1 760 5 view .LVU543
 1868 00b2 BDE7     		b	.L103
 1869              	.L118:
 757:Core/Src/stm32h7xx_hal_msp.c ****     }
 1870              		.loc 1 757 7 view .LVU544
 1871 00b4 FFF7FEFF 		bl	Error_Handler
 1872              	.LVL108:
 1873 00b8 F8E7     		b	.L105
 1874              	.LVL109:
 1875              	.L115:
 772:Core/Src/stm32h7xx_hal_msp.c **** 
 1876              		.loc 1 772 5 view .LVU545
 1877              	.LBB23:
ARM GAS  /tmp/ccyy6okN.s 			page 56


 772:Core/Src/stm32h7xx_hal_msp.c **** 
 1878              		.loc 1 772 5 view .LVU546
 772:Core/Src/stm32h7xx_hal_msp.c **** 
 1879              		.loc 1 772 5 view .LVU547
 1880 00ba 584B     		ldr	r3, .L123+12
 1881 00bc D3F8E820 		ldr	r2, [r3, #232]
 1882 00c0 42F00202 		orr	r2, r2, #2
 1883 00c4 C3F8E820 		str	r2, [r3, #232]
 772:Core/Src/stm32h7xx_hal_msp.c **** 
 1884              		.loc 1 772 5 view .LVU548
 1885 00c8 D3F8E830 		ldr	r3, [r3, #232]
 1886 00cc 03F00203 		and	r3, r3, #2
 1887 00d0 0293     		str	r3, [sp, #8]
 772:Core/Src/stm32h7xx_hal_msp.c **** 
 1888              		.loc 1 772 5 view .LVU549
 1889 00d2 029B     		ldr	r3, [sp, #8]
 1890              	.LBE23:
 772:Core/Src/stm32h7xx_hal_msp.c **** 
 1891              		.loc 1 772 5 view .LVU550
 776:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 1892              		.loc 1 776 5 view .LVU551
 776:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 1893              		.loc 1 776 28 is_stmt 0 view .LVU552
 1894 00d4 5548     		ldr	r0, .L123+28
 1895              	.LVL110:
 776:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 1896              		.loc 1 776 28 view .LVU553
 1897 00d6 564B     		ldr	r3, .L123+32
 1898 00d8 0360     		str	r3, [r0]
 777:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1899              		.loc 1 777 5 is_stmt 1 view .LVU554
 777:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1900              		.loc 1 777 32 is_stmt 0 view .LVU555
 1901 00da 1823     		movs	r3, #24
 1902 00dc 4360     		str	r3, [r0, #4]
 778:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 1903              		.loc 1 778 5 is_stmt 1 view .LVU556
 778:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 1904              		.loc 1 778 34 is_stmt 0 view .LVU557
 1905 00de 4023     		movs	r3, #64
 1906 00e0 8360     		str	r3, [r0, #8]
 779:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 1907              		.loc 1 779 5 is_stmt 1 view .LVU558
 779:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 1908              		.loc 1 779 34 is_stmt 0 view .LVU559
 1909 00e2 0023     		movs	r3, #0
 1910 00e4 C360     		str	r3, [r0, #12]
 780:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1911              		.loc 1 780 5 is_stmt 1 view .LVU560
 780:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1912              		.loc 1 780 31 is_stmt 0 view .LVU561
 1913 00e6 4FF48062 		mov	r2, #1024
 1914 00ea 0261     		str	r2, [r0, #16]
 781:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1915              		.loc 1 781 5 is_stmt 1 view .LVU562
 781:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1916              		.loc 1 781 44 is_stmt 0 view .LVU563
ARM GAS  /tmp/ccyy6okN.s 			page 57


 1917 00ec 4FF48052 		mov	r2, #4096
 1918 00f0 4261     		str	r2, [r0, #20]
 782:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 1919              		.loc 1 782 5 is_stmt 1 view .LVU564
 782:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 1920              		.loc 1 782 41 is_stmt 0 view .LVU565
 1921 00f2 4FF48042 		mov	r2, #16384
 1922 00f6 8261     		str	r2, [r0, #24]
 783:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 1923              		.loc 1 783 5 is_stmt 1 view .LVU566
 783:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 1924              		.loc 1 783 29 is_stmt 0 view .LVU567
 1925 00f8 C361     		str	r3, [r0, #28]
 784:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1926              		.loc 1 784 5 is_stmt 1 view .LVU568
 784:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1927              		.loc 1 784 33 is_stmt 0 view .LVU569
 1928 00fa 0362     		str	r3, [r0, #32]
 785:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 1929              		.loc 1 785 5 is_stmt 1 view .LVU570
 785:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 1930              		.loc 1 785 33 is_stmt 0 view .LVU571
 1931 00fc 4362     		str	r3, [r0, #36]
 786:Core/Src/stm32h7xx_hal_msp.c ****     {
 1932              		.loc 1 786 5 is_stmt 1 view .LVU572
 786:Core/Src/stm32h7xx_hal_msp.c ****     {
 1933              		.loc 1 786 9 is_stmt 0 view .LVU573
 1934 00fe FFF7FEFF 		bl	HAL_DMA_Init
 1935              	.LVL111:
 786:Core/Src/stm32h7xx_hal_msp.c ****     {
 1936              		.loc 1 786 8 view .LVU574
 1937 0102 F0B9     		cbnz	r0, .L119
 1938              	.L108:
 791:Core/Src/stm32h7xx_hal_msp.c **** 
 1939              		.loc 1 791 5 is_stmt 1 view .LVU575
 791:Core/Src/stm32h7xx_hal_msp.c **** 
 1940              		.loc 1 791 5 view .LVU576
 1941 0104 494B     		ldr	r3, .L123+28
 1942 0106 A362     		str	r3, [r4, #40]
 791:Core/Src/stm32h7xx_hal_msp.c **** 
 1943              		.loc 1 791 5 view .LVU577
 1944 0108 9C63     		str	r4, [r3, #56]
 791:Core/Src/stm32h7xx_hal_msp.c **** 
 1945              		.loc 1 791 5 view .LVU578
 794:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 1946              		.loc 1 794 5 view .LVU579
 794:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 1947              		.loc 1 794 28 is_stmt 0 view .LVU580
 1948 010a 4A48     		ldr	r0, .L123+36
 1949 010c 4A4B     		ldr	r3, .L123+40
 1950 010e 0360     		str	r3, [r0]
 795:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1951              		.loc 1 795 5 is_stmt 1 view .LVU581
 795:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1952              		.loc 1 795 32 is_stmt 0 view .LVU582
 1953 0110 1723     		movs	r3, #23
 1954 0112 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccyy6okN.s 			page 58


 796:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 1955              		.loc 1 796 5 is_stmt 1 view .LVU583
 796:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 1956              		.loc 1 796 34 is_stmt 0 view .LVU584
 1957 0114 4023     		movs	r3, #64
 1958 0116 8360     		str	r3, [r0, #8]
 797:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 1959              		.loc 1 797 5 is_stmt 1 view .LVU585
 797:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 1960              		.loc 1 797 34 is_stmt 0 view .LVU586
 1961 0118 0023     		movs	r3, #0
 1962 011a C360     		str	r3, [r0, #12]
 798:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1963              		.loc 1 798 5 is_stmt 1 view .LVU587
 798:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1964              		.loc 1 798 31 is_stmt 0 view .LVU588
 1965 011c 4FF48062 		mov	r2, #1024
 1966 0120 0261     		str	r2, [r0, #16]
 799:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1967              		.loc 1 799 5 is_stmt 1 view .LVU589
 799:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1968              		.loc 1 799 44 is_stmt 0 view .LVU590
 1969 0122 4FF48052 		mov	r2, #4096
 1970 0126 4261     		str	r2, [r0, #20]
 800:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 1971              		.loc 1 800 5 is_stmt 1 view .LVU591
 800:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 1972              		.loc 1 800 41 is_stmt 0 view .LVU592
 1973 0128 4FF48042 		mov	r2, #16384
 1974 012c 8261     		str	r2, [r0, #24]
 801:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 1975              		.loc 1 801 5 is_stmt 1 view .LVU593
 801:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 1976              		.loc 1 801 29 is_stmt 0 view .LVU594
 1977 012e C361     		str	r3, [r0, #28]
 802:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1978              		.loc 1 802 5 is_stmt 1 view .LVU595
 802:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1979              		.loc 1 802 33 is_stmt 0 view .LVU596
 1980 0130 0362     		str	r3, [r0, #32]
 803:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 1981              		.loc 1 803 5 is_stmt 1 view .LVU597
 803:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 1982              		.loc 1 803 33 is_stmt 0 view .LVU598
 1983 0132 4362     		str	r3, [r0, #36]
 804:Core/Src/stm32h7xx_hal_msp.c ****     {
 1984              		.loc 1 804 5 is_stmt 1 view .LVU599
 804:Core/Src/stm32h7xx_hal_msp.c ****     {
 1985              		.loc 1 804 9 is_stmt 0 view .LVU600
 1986 0134 FFF7FEFF 		bl	HAL_DMA_Init
 1987              	.LVL112:
 804:Core/Src/stm32h7xx_hal_msp.c ****     {
 1988              		.loc 1 804 8 view .LVU601
 1989 0138 30B9     		cbnz	r0, .L120
 1990              	.L109:
 809:Core/Src/stm32h7xx_hal_msp.c **** 
 1991              		.loc 1 809 5 is_stmt 1 view .LVU602
ARM GAS  /tmp/ccyy6okN.s 			page 59


 809:Core/Src/stm32h7xx_hal_msp.c **** 
 1992              		.loc 1 809 5 view .LVU603
 1993 013a 3E4B     		ldr	r3, .L123+36
 1994 013c 6362     		str	r3, [r4, #36]
 809:Core/Src/stm32h7xx_hal_msp.c **** 
 1995              		.loc 1 809 5 view .LVU604
 1996 013e 9C63     		str	r4, [r3, #56]
 809:Core/Src/stm32h7xx_hal_msp.c **** 
 1997              		.loc 1 809 5 view .LVU605
 1998 0140 76E7     		b	.L103
 1999              	.L119:
 788:Core/Src/stm32h7xx_hal_msp.c ****     }
 2000              		.loc 1 788 7 view .LVU606
 2001 0142 FFF7FEFF 		bl	Error_Handler
 2002              	.LVL113:
 2003 0146 DDE7     		b	.L108
 2004              	.L120:
 806:Core/Src/stm32h7xx_hal_msp.c ****     }
 2005              		.loc 1 806 7 view .LVU607
 2006 0148 FFF7FEFF 		bl	Error_Handler
 2007              	.LVL114:
 2008 014c F5E7     		b	.L109
 2009              	.LVL115:
 2010              	.L116:
 821:Core/Src/stm32h7xx_hal_msp.c **** 
 2011              		.loc 1 821 5 view .LVU608
 2012              	.LBB24:
 821:Core/Src/stm32h7xx_hal_msp.c **** 
 2013              		.loc 1 821 5 view .LVU609
 821:Core/Src/stm32h7xx_hal_msp.c **** 
 2014              		.loc 1 821 5 view .LVU610
 2015 014e 334B     		ldr	r3, .L123+12
 2016 0150 D3F8E820 		ldr	r2, [r3, #232]
 2017 0154 42F00402 		orr	r2, r2, #4
 2018 0158 C3F8E820 		str	r2, [r3, #232]
 821:Core/Src/stm32h7xx_hal_msp.c **** 
 2019              		.loc 1 821 5 view .LVU611
 2020 015c D3F8E830 		ldr	r3, [r3, #232]
 2021 0160 03F00403 		and	r3, r3, #4
 2022 0164 0393     		str	r3, [sp, #12]
 821:Core/Src/stm32h7xx_hal_msp.c **** 
 2023              		.loc 1 821 5 view .LVU612
 2024 0166 039B     		ldr	r3, [sp, #12]
 2025              	.LBE24:
 821:Core/Src/stm32h7xx_hal_msp.c **** 
 2026              		.loc 1 821 5 view .LVU613
 825:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 2027              		.loc 1 825 5 view .LVU614
 825:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 2028              		.loc 1 825 28 is_stmt 0 view .LVU615
 2029 0168 3448     		ldr	r0, .L123+44
 2030              	.LVL116:
 825:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 2031              		.loc 1 825 28 view .LVU616
 2032 016a 354B     		ldr	r3, .L123+48
 2033 016c 0360     		str	r3, [r0]
 826:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  /tmp/ccyy6okN.s 			page 60


 2034              		.loc 1 826 5 is_stmt 1 view .LVU617
 826:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 2035              		.loc 1 826 32 is_stmt 0 view .LVU618
 2036 016e 1F23     		movs	r3, #31
 2037 0170 4360     		str	r3, [r0, #4]
 827:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 2038              		.loc 1 827 5 is_stmt 1 view .LVU619
 827:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 2039              		.loc 1 827 34 is_stmt 0 view .LVU620
 2040 0172 4023     		movs	r3, #64
 2041 0174 8360     		str	r3, [r0, #8]
 828:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 2042              		.loc 1 828 5 is_stmt 1 view .LVU621
 828:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 2043              		.loc 1 828 34 is_stmt 0 view .LVU622
 2044 0176 0023     		movs	r3, #0
 2045 0178 C360     		str	r3, [r0, #12]
 829:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 2046              		.loc 1 829 5 is_stmt 1 view .LVU623
 829:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 2047              		.loc 1 829 31 is_stmt 0 view .LVU624
 2048 017a 4FF48062 		mov	r2, #1024
 2049 017e 0261     		str	r2, [r0, #16]
 830:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 2050              		.loc 1 830 5 is_stmt 1 view .LVU625
 830:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 2051              		.loc 1 830 44 is_stmt 0 view .LVU626
 2052 0180 4FF48052 		mov	r2, #4096
 2053 0184 4261     		str	r2, [r0, #20]
 831:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 2054              		.loc 1 831 5 is_stmt 1 view .LVU627
 831:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 2055              		.loc 1 831 41 is_stmt 0 view .LVU628
 2056 0186 4FF48042 		mov	r2, #16384
 2057 018a 8261     		str	r2, [r0, #24]
 832:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 2058              		.loc 1 832 5 is_stmt 1 view .LVU629
 832:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 2059              		.loc 1 832 29 is_stmt 0 view .LVU630
 2060 018c C361     		str	r3, [r0, #28]
 833:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 2061              		.loc 1 833 5 is_stmt 1 view .LVU631
 833:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 2062              		.loc 1 833 33 is_stmt 0 view .LVU632
 2063 018e 0362     		str	r3, [r0, #32]
 834:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 2064              		.loc 1 834 5 is_stmt 1 view .LVU633
 834:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 2065              		.loc 1 834 33 is_stmt 0 view .LVU634
 2066 0190 4362     		str	r3, [r0, #36]
 835:Core/Src/stm32h7xx_hal_msp.c ****     {
 2067              		.loc 1 835 5 is_stmt 1 view .LVU635
 835:Core/Src/stm32h7xx_hal_msp.c ****     {
 2068              		.loc 1 835 9 is_stmt 0 view .LVU636
 2069 0192 FFF7FEFF 		bl	HAL_DMA_Init
 2070              	.LVL117:
 835:Core/Src/stm32h7xx_hal_msp.c ****     {
ARM GAS  /tmp/ccyy6okN.s 			page 61


 2071              		.loc 1 835 8 view .LVU637
 2072 0196 58B9     		cbnz	r0, .L121
 2073              	.L111:
 840:Core/Src/stm32h7xx_hal_msp.c **** 
 2074              		.loc 1 840 5 is_stmt 1 view .LVU638
 840:Core/Src/stm32h7xx_hal_msp.c **** 
 2075              		.loc 1 840 5 view .LVU639
 2076 0198 284B     		ldr	r3, .L123+44
 2077 019a E362     		str	r3, [r4, #44]
 840:Core/Src/stm32h7xx_hal_msp.c **** 
 2078              		.loc 1 840 5 view .LVU640
 2079 019c 9C63     		str	r4, [r3, #56]
 840:Core/Src/stm32h7xx_hal_msp.c **** 
 2080              		.loc 1 840 5 view .LVU641
 843:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 2081              		.loc 1 843 5 view .LVU642
 2082 019e 0022     		movs	r2, #0
 2083 01a0 1146     		mov	r1, r2
 2084 01a2 1E20     		movs	r0, #30
 2085 01a4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 2086              	.LVL118:
 844:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 2087              		.loc 1 844 5 view .LVU643
 2088 01a8 1E20     		movs	r0, #30
 2089 01aa FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2090              	.LVL119:
 2091 01ae 3FE7     		b	.L103
 2092              	.L121:
 837:Core/Src/stm32h7xx_hal_msp.c ****     }
 2093              		.loc 1 837 7 view .LVU644
 2094 01b0 FFF7FEFF 		bl	Error_Handler
 2095              	.LVL120:
 2096 01b4 F0E7     		b	.L111
 2097              	.LVL121:
 2098              	.L117:
 855:Core/Src/stm32h7xx_hal_msp.c **** 
 2099              		.loc 1 855 5 view .LVU645
 2100              	.LBB25:
 855:Core/Src/stm32h7xx_hal_msp.c **** 
 2101              		.loc 1 855 5 view .LVU646
 855:Core/Src/stm32h7xx_hal_msp.c **** 
 2102              		.loc 1 855 5 view .LVU647
 2103 01b6 194B     		ldr	r3, .L123+12
 2104 01b8 D3F8E820 		ldr	r2, [r3, #232]
 2105 01bc 42F00802 		orr	r2, r2, #8
 2106 01c0 C3F8E820 		str	r2, [r3, #232]
 855:Core/Src/stm32h7xx_hal_msp.c **** 
 2107              		.loc 1 855 5 view .LVU648
 2108 01c4 D3F8E830 		ldr	r3, [r3, #232]
 2109 01c8 03F00803 		and	r3, r3, #8
 2110 01cc 0493     		str	r3, [sp, #16]
 855:Core/Src/stm32h7xx_hal_msp.c **** 
 2111              		.loc 1 855 5 view .LVU649
 2112 01ce 049B     		ldr	r3, [sp, #16]
 2113              	.LBE25:
 855:Core/Src/stm32h7xx_hal_msp.c **** 
 2114              		.loc 1 855 5 view .LVU650
ARM GAS  /tmp/ccyy6okN.s 			page 62


 859:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 2115              		.loc 1 859 5 view .LVU651
 859:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 2116              		.loc 1 859 28 is_stmt 0 view .LVU652
 2117 01d0 1C48     		ldr	r0, .L123+52
 2118              	.LVL122:
 859:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 2119              		.loc 1 859 28 view .LVU653
 2120 01d2 1D4B     		ldr	r3, .L123+56
 2121 01d4 0360     		str	r3, [r0]
 860:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 2122              		.loc 1 860 5 is_stmt 1 view .LVU654
 860:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 2123              		.loc 1 860 32 is_stmt 0 view .LVU655
 2124 01d6 3A23     		movs	r3, #58
 2125 01d8 4360     		str	r3, [r0, #4]
 861:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 2126              		.loc 1 861 5 is_stmt 1 view .LVU656
 861:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 2127              		.loc 1 861 34 is_stmt 0 view .LVU657
 2128 01da 4023     		movs	r3, #64
 2129 01dc 8360     		str	r3, [r0, #8]
 862:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 2130              		.loc 1 862 5 is_stmt 1 view .LVU658
 862:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 2131              		.loc 1 862 34 is_stmt 0 view .LVU659
 2132 01de 0023     		movs	r3, #0
 2133 01e0 C360     		str	r3, [r0, #12]
 863:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 2134              		.loc 1 863 5 is_stmt 1 view .LVU660
 863:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 2135              		.loc 1 863 31 is_stmt 0 view .LVU661
 2136 01e2 4FF48062 		mov	r2, #1024
 2137 01e6 0261     		str	r2, [r0, #16]
 864:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 2138              		.loc 1 864 5 is_stmt 1 view .LVU662
 864:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 2139              		.loc 1 864 44 is_stmt 0 view .LVU663
 2140 01e8 4FF48052 		mov	r2, #4096
 2141 01ec 4261     		str	r2, [r0, #20]
 865:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 2142              		.loc 1 865 5 is_stmt 1 view .LVU664
 865:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 2143              		.loc 1 865 41 is_stmt 0 view .LVU665
 2144 01ee 4FF48042 		mov	r2, #16384
 2145 01f2 8261     		str	r2, [r0, #24]
 866:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 2146              		.loc 1 866 5 is_stmt 1 view .LVU666
 866:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 2147              		.loc 1 866 29 is_stmt 0 view .LVU667
 2148 01f4 C361     		str	r3, [r0, #28]
 867:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 2149              		.loc 1 867 5 is_stmt 1 view .LVU668
 867:Core/Src/stm32h7xx_hal_msp.c ****     hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 2150              		.loc 1 867 33 is_stmt 0 view .LVU669
 2151 01f6 0362     		str	r3, [r0, #32]
 868:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
ARM GAS  /tmp/ccyy6okN.s 			page 63


 2152              		.loc 1 868 5 is_stmt 1 view .LVU670
 868:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 2153              		.loc 1 868 33 is_stmt 0 view .LVU671
 2154 01f8 4362     		str	r3, [r0, #36]
 869:Core/Src/stm32h7xx_hal_msp.c ****     {
 2155              		.loc 1 869 5 is_stmt 1 view .LVU672
 869:Core/Src/stm32h7xx_hal_msp.c ****     {
 2156              		.loc 1 869 9 is_stmt 0 view .LVU673
 2157 01fa FFF7FEFF 		bl	HAL_DMA_Init
 2158              	.LVL123:
 869:Core/Src/stm32h7xx_hal_msp.c ****     {
 2159              		.loc 1 869 8 view .LVU674
 2160 01fe 18B9     		cbnz	r0, .L122
 2161              	.L112:
 874:Core/Src/stm32h7xx_hal_msp.c **** 
 2162              		.loc 1 874 5 is_stmt 1 view .LVU675
 874:Core/Src/stm32h7xx_hal_msp.c **** 
 2163              		.loc 1 874 5 view .LVU676
 2164 0200 104B     		ldr	r3, .L123+52
 2165 0202 2363     		str	r3, [r4, #48]
 874:Core/Src/stm32h7xx_hal_msp.c **** 
 2166              		.loc 1 874 5 view .LVU677
 2167 0204 9C63     		str	r4, [r3, #56]
 874:Core/Src/stm32h7xx_hal_msp.c **** 
 2168              		.loc 1 874 5 view .LVU678
 2169              		.loc 1 881 1 is_stmt 0 view .LVU679
 2170 0206 13E7     		b	.L103
 2171              	.L122:
 871:Core/Src/stm32h7xx_hal_msp.c ****     }
 2172              		.loc 1 871 7 is_stmt 1 view .LVU680
 2173 0208 FFF7FEFF 		bl	Error_Handler
 2174              	.LVL124:
 2175 020c F8E7     		b	.L112
 2176              	.L124:
 2177 020e 00BF     		.align	2
 2178              	.L123:
 2179 0210 00040040 		.word	1073742848
 2180 0214 00080040 		.word	1073743872
 2181 0218 000C0040 		.word	1073744896
 2182 021c 00440258 		.word	1476543488
 2183 0220 00000258 		.word	1476526080
 2184 0224 00000000 		.word	hdma_tim2_ch3
 2185 0228 28000240 		.word	1073872936
 2186 022c 00000000 		.word	hdma_tim3_ch2
 2187 0230 58000240 		.word	1073872984
 2188 0234 00000000 		.word	hdma_tim3_ch1
 2189 0238 70000240 		.word	1073873008
 2190 023c 00000000 		.word	hdma_tim4_ch3
 2191 0240 10000240 		.word	1073872912
 2192 0244 00000000 		.word	hdma_tim5_ch4
 2193 0248 40000240 		.word	1073872960
 2194              		.cfi_endproc
 2195              	.LFE363:
 2197              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 2198              		.align	1
 2199              		.global	HAL_TIM_Base_MspInit
 2200              		.syntax unified
ARM GAS  /tmp/ccyy6okN.s 			page 64


 2201              		.thumb
 2202              		.thumb_func
 2203              		.fpu fpv5-d16
 2205              	HAL_TIM_Base_MspInit:
 2206              	.LVL125:
 2207              	.LFB364:
 882:Core/Src/stm32h7xx_hal_msp.c **** 
 883:Core/Src/stm32h7xx_hal_msp.c **** /**
 884:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 885:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 886:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 887:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 888:Core/Src/stm32h7xx_hal_msp.c **** */
 889:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 890:Core/Src/stm32h7xx_hal_msp.c **** {
 2208              		.loc 1 890 1 view -0
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 8
 2211              		@ frame_needed = 0, uses_anonymous_args = 0
 2212              		@ link register save eliminated.
 2213              		.loc 1 890 1 is_stmt 0 view .LVU682
 2214 0000 82B0     		sub	sp, sp, #8
 2215              	.LCFI35:
 2216              		.cfi_def_cfa_offset 8
 891:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM13)
 2217              		.loc 1 891 3 is_stmt 1 view .LVU683
 2218              		.loc 1 891 15 is_stmt 0 view .LVU684
 2219 0002 0368     		ldr	r3, [r0]
 2220              		.loc 1 891 5 view .LVU685
 2221 0004 114A     		ldr	r2, .L131
 2222 0006 9342     		cmp	r3, r2
 2223 0008 04D0     		beq	.L129
 892:Core/Src/stm32h7xx_hal_msp.c ****   {
 893:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 0 */
 894:Core/Src/stm32h7xx_hal_msp.c **** 
 895:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM13_MspInit 0 */
 896:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 897:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM13_CLK_ENABLE();
 898:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 899:Core/Src/stm32h7xx_hal_msp.c **** 
 900:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM13_MspInit 1 */
 901:Core/Src/stm32h7xx_hal_msp.c ****   }
 902:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 2224              		.loc 1 902 8 is_stmt 1 view .LVU686
 2225              		.loc 1 902 10 is_stmt 0 view .LVU687
 2226 000a 114A     		ldr	r2, .L131+4
 2227 000c 9342     		cmp	r3, r2
 2228 000e 0FD0     		beq	.L130
 2229              	.L125:
 903:Core/Src/stm32h7xx_hal_msp.c ****   {
 904:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 905:Core/Src/stm32h7xx_hal_msp.c **** 
 906:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
 907:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 908:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 909:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 910:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 65


 911:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 912:Core/Src/stm32h7xx_hal_msp.c ****   }
 913:Core/Src/stm32h7xx_hal_msp.c **** 
 914:Core/Src/stm32h7xx_hal_msp.c **** }
 2230              		.loc 1 914 1 view .LVU688
 2231 0010 02B0     		add	sp, sp, #8
 2232              	.LCFI36:
 2233              		.cfi_remember_state
 2234              		.cfi_def_cfa_offset 0
 2235              		@ sp needed
 2236 0012 7047     		bx	lr
 2237              	.L129:
 2238              	.LCFI37:
 2239              		.cfi_restore_state
 897:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 2240              		.loc 1 897 5 is_stmt 1 view .LVU689
 2241              	.LBB26:
 897:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 2242              		.loc 1 897 5 view .LVU690
 897:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 2243              		.loc 1 897 5 view .LVU691
 2244 0014 0F4B     		ldr	r3, .L131+8
 2245 0016 D3F8E820 		ldr	r2, [r3, #232]
 2246 001a 42F08002 		orr	r2, r2, #128
 2247 001e C3F8E820 		str	r2, [r3, #232]
 897:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 2248              		.loc 1 897 5 view .LVU692
 2249 0022 D3F8E830 		ldr	r3, [r3, #232]
 2250 0026 03F08003 		and	r3, r3, #128
 2251 002a 0093     		str	r3, [sp]
 897:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 2252              		.loc 1 897 5 view .LVU693
 2253 002c 009B     		ldr	r3, [sp]
 2254              	.LBE26:
 897:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 2255              		.loc 1 897 5 view .LVU694
 2256 002e EFE7     		b	.L125
 2257              	.L130:
 908:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 2258              		.loc 1 908 5 view .LVU695
 2259              	.LBB27:
 908:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 2260              		.loc 1 908 5 view .LVU696
 908:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 2261              		.loc 1 908 5 view .LVU697
 2262 0030 084B     		ldr	r3, .L131+8
 2263 0032 D3F8E820 		ldr	r2, [r3, #232]
 2264 0036 42F48072 		orr	r2, r2, #256
 2265 003a C3F8E820 		str	r2, [r3, #232]
 908:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 2266              		.loc 1 908 5 view .LVU698
 2267 003e D3F8E830 		ldr	r3, [r3, #232]
 2268 0042 03F48073 		and	r3, r3, #256
 2269 0046 0193     		str	r3, [sp, #4]
 908:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 2270              		.loc 1 908 5 view .LVU699
 2271 0048 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccyy6okN.s 			page 66


 2272              	.LBE27:
 908:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 2273              		.loc 1 908 5 view .LVU700
 2274              		.loc 1 914 1 is_stmt 0 view .LVU701
 2275 004a E1E7     		b	.L125
 2276              	.L132:
 2277              		.align	2
 2278              	.L131:
 2279 004c 001C0040 		.word	1073748992
 2280 0050 00200040 		.word	1073750016
 2281 0054 00440258 		.word	1476543488
 2282              		.cfi_endproc
 2283              	.LFE364:
 2285              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 2286              		.align	1
 2287              		.global	HAL_TIM_MspPostInit
 2288              		.syntax unified
 2289              		.thumb
 2290              		.thumb_func
 2291              		.fpu fpv5-d16
 2293              	HAL_TIM_MspPostInit:
 2294              	.LVL126:
 2295              	.LFB365:
 915:Core/Src/stm32h7xx_hal_msp.c **** 
 916:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 917:Core/Src/stm32h7xx_hal_msp.c **** {
 2296              		.loc 1 917 1 is_stmt 1 view -0
 2297              		.cfi_startproc
 2298              		@ args = 0, pretend = 0, frame = 40
 2299              		@ frame_needed = 0, uses_anonymous_args = 0
 2300              		.loc 1 917 1 is_stmt 0 view .LVU703
 2301 0000 70B5     		push	{r4, r5, r6, lr}
 2302              	.LCFI38:
 2303              		.cfi_def_cfa_offset 16
 2304              		.cfi_offset 4, -16
 2305              		.cfi_offset 5, -12
 2306              		.cfi_offset 6, -8
 2307              		.cfi_offset 14, -4
 2308 0002 8AB0     		sub	sp, sp, #40
 2309              	.LCFI39:
 2310              		.cfi_def_cfa_offset 56
 918:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2311              		.loc 1 918 3 is_stmt 1 view .LVU704
 2312              		.loc 1 918 20 is_stmt 0 view .LVU705
 2313 0004 0023     		movs	r3, #0
 2314 0006 0593     		str	r3, [sp, #20]
 2315 0008 0693     		str	r3, [sp, #24]
 2316 000a 0793     		str	r3, [sp, #28]
 2317 000c 0893     		str	r3, [sp, #32]
 2318 000e 0993     		str	r3, [sp, #36]
 919:Core/Src/stm32h7xx_hal_msp.c ****   if(htim->Instance==TIM2)
 2319              		.loc 1 919 3 is_stmt 1 view .LVU706
 2320              		.loc 1 919 10 is_stmt 0 view .LVU707
 2321 0010 0368     		ldr	r3, [r0]
 2322              		.loc 1 919 5 view .LVU708
 2323 0012 B3F1804F 		cmp	r3, #1073741824
 2324 0016 0AD0     		beq	.L139
ARM GAS  /tmp/ccyy6okN.s 			page 67


 920:Core/Src/stm32h7xx_hal_msp.c ****   {
 921:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 922:Core/Src/stm32h7xx_hal_msp.c **** 
 923:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 924:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 925:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 926:Core/Src/stm32h7xx_hal_msp.c ****     PB10     ------> TIM2_CH3
 927:Core/Src/stm32h7xx_hal_msp.c ****     */
 928:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 929:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 930:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 931:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 932:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 933:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 934:Core/Src/stm32h7xx_hal_msp.c **** 
 935:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 936:Core/Src/stm32h7xx_hal_msp.c **** 
 937:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 938:Core/Src/stm32h7xx_hal_msp.c ****   }
 939:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 2325              		.loc 1 939 8 is_stmt 1 view .LVU709
 2326              		.loc 1 939 10 is_stmt 0 view .LVU710
 2327 0018 404A     		ldr	r2, .L143
 2328 001a 9342     		cmp	r3, r2
 2329 001c 23D0     		beq	.L140
 940:Core/Src/stm32h7xx_hal_msp.c ****   {
 941:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 942:Core/Src/stm32h7xx_hal_msp.c **** 
 943:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 944:Core/Src/stm32h7xx_hal_msp.c **** 
 945:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 946:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 947:Core/Src/stm32h7xx_hal_msp.c ****     PB4(NJTRST)     ------> TIM3_CH1
 948:Core/Src/stm32h7xx_hal_msp.c ****     PB5     ------> TIM3_CH2
 949:Core/Src/stm32h7xx_hal_msp.c ****     */
 950:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 951:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 952:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 953:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 954:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 955:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 956:Core/Src/stm32h7xx_hal_msp.c **** 
 957:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 958:Core/Src/stm32h7xx_hal_msp.c **** 
 959:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 960:Core/Src/stm32h7xx_hal_msp.c ****   }
 961:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim->Instance==TIM4)
 2330              		.loc 1 961 8 is_stmt 1 view .LVU711
 2331              		.loc 1 961 10 is_stmt 0 view .LVU712
 2332 001e 404A     		ldr	r2, .L143+4
 2333 0020 9342     		cmp	r3, r2
 2334 0022 3AD0     		beq	.L141
 962:Core/Src/stm32h7xx_hal_msp.c ****   {
 963:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 964:Core/Src/stm32h7xx_hal_msp.c **** 
 965:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 966:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 68


 967:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 968:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 969:Core/Src/stm32h7xx_hal_msp.c ****     PD12     ------> TIM4_CH1
 970:Core/Src/stm32h7xx_hal_msp.c ****     PD13     ------> TIM4_CH2
 971:Core/Src/stm32h7xx_hal_msp.c ****     PD14     ------> TIM4_CH3
 972:Core/Src/stm32h7xx_hal_msp.c ****     PD15     ------> TIM4_CH4
 973:Core/Src/stm32h7xx_hal_msp.c ****     */
 974:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 975:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 976:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 977:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 978:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 979:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 980:Core/Src/stm32h7xx_hal_msp.c **** 
 981:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 982:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 983:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 984:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 985:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 986:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 987:Core/Src/stm32h7xx_hal_msp.c **** 
 988:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 989:Core/Src/stm32h7xx_hal_msp.c **** 
 990:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 991:Core/Src/stm32h7xx_hal_msp.c ****   }
 992:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim->Instance==TIM5)
 2335              		.loc 1 992 8 is_stmt 1 view .LVU713
 2336              		.loc 1 992 10 is_stmt 0 view .LVU714
 2337 0024 3F4A     		ldr	r2, .L143+8
 2338 0026 9342     		cmp	r3, r2
 2339 0028 5ED0     		beq	.L142
 2340              	.LVL127:
 2341              	.L133:
 993:Core/Src/stm32h7xx_hal_msp.c ****   {
 994:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 995:Core/Src/stm32h7xx_hal_msp.c **** 
 996:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 997:Core/Src/stm32h7xx_hal_msp.c **** 
 998:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 999:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
1000:Core/Src/stm32h7xx_hal_msp.c ****     PA3     ------> TIM5_CH4
1001:Core/Src/stm32h7xx_hal_msp.c ****     */
1002:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
1003:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1004:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
1005:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1006:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
1007:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1008:Core/Src/stm32h7xx_hal_msp.c **** 
1009:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
1010:Core/Src/stm32h7xx_hal_msp.c **** 
1011:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 1 */
1012:Core/Src/stm32h7xx_hal_msp.c ****   }
1013:Core/Src/stm32h7xx_hal_msp.c **** 
1014:Core/Src/stm32h7xx_hal_msp.c **** }
 2342              		.loc 1 1014 1 view .LVU715
 2343 002a 0AB0     		add	sp, sp, #40
ARM GAS  /tmp/ccyy6okN.s 			page 69


 2344              	.LCFI40:
 2345              		.cfi_remember_state
 2346              		.cfi_def_cfa_offset 16
 2347              		@ sp needed
 2348 002c 70BD     		pop	{r4, r5, r6, pc}
 2349              	.LVL128:
 2350              	.L139:
 2351              	.LCFI41:
 2352              		.cfi_restore_state
 924:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2353              		.loc 1 924 5 is_stmt 1 view .LVU716
 2354              	.LBB28:
 924:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2355              		.loc 1 924 5 view .LVU717
 924:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2356              		.loc 1 924 5 view .LVU718
 2357 002e 3E4B     		ldr	r3, .L143+12
 2358 0030 D3F8E020 		ldr	r2, [r3, #224]
 2359 0034 42F00202 		orr	r2, r2, #2
 2360 0038 C3F8E020 		str	r2, [r3, #224]
 924:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2361              		.loc 1 924 5 view .LVU719
 2362 003c D3F8E030 		ldr	r3, [r3, #224]
 2363 0040 03F00203 		and	r3, r3, #2
 2364 0044 0193     		str	r3, [sp, #4]
 924:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2365              		.loc 1 924 5 view .LVU720
 2366 0046 019B     		ldr	r3, [sp, #4]
 2367              	.LBE28:
 924:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2368              		.loc 1 924 5 view .LVU721
 928:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2369              		.loc 1 928 5 view .LVU722
 928:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2370              		.loc 1 928 25 is_stmt 0 view .LVU723
 2371 0048 4FF48063 		mov	r3, #1024
 2372 004c 0593     		str	r3, [sp, #20]
 929:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 2373              		.loc 1 929 5 is_stmt 1 view .LVU724
 929:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 2374              		.loc 1 929 26 is_stmt 0 view .LVU725
 2375 004e 0223     		movs	r3, #2
 2376 0050 0693     		str	r3, [sp, #24]
 930:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2377              		.loc 1 930 5 is_stmt 1 view .LVU726
 930:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2378              		.loc 1 930 26 is_stmt 0 view .LVU727
 2379 0052 0793     		str	r3, [sp, #28]
 931:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 2380              		.loc 1 931 5 is_stmt 1 view .LVU728
 931:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 2381              		.loc 1 931 27 is_stmt 0 view .LVU729
 2382 0054 0023     		movs	r3, #0
 2383 0056 0893     		str	r3, [sp, #32]
 932:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2384              		.loc 1 932 5 is_stmt 1 view .LVU730
 932:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/ccyy6okN.s 			page 70


 2385              		.loc 1 932 31 is_stmt 0 view .LVU731
 2386 0058 0123     		movs	r3, #1
 2387 005a 0993     		str	r3, [sp, #36]
 933:Core/Src/stm32h7xx_hal_msp.c **** 
 2388              		.loc 1 933 5 is_stmt 1 view .LVU732
 2389 005c 05A9     		add	r1, sp, #20
 2390 005e 3348     		ldr	r0, .L143+16
 2391              	.LVL129:
 933:Core/Src/stm32h7xx_hal_msp.c **** 
 2392              		.loc 1 933 5 is_stmt 0 view .LVU733
 2393 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 2394              	.LVL130:
 2395 0064 E1E7     		b	.L133
 2396              	.LVL131:
 2397              	.L140:
 945:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2398              		.loc 1 945 5 is_stmt 1 view .LVU734
 2399              	.LBB29:
 945:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2400              		.loc 1 945 5 view .LVU735
 945:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2401              		.loc 1 945 5 view .LVU736
 2402 0066 304B     		ldr	r3, .L143+12
 2403 0068 D3F8E020 		ldr	r2, [r3, #224]
 2404 006c 42F00202 		orr	r2, r2, #2
 2405 0070 C3F8E020 		str	r2, [r3, #224]
 945:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2406              		.loc 1 945 5 view .LVU737
 2407 0074 D3F8E030 		ldr	r3, [r3, #224]
 2408 0078 03F00203 		and	r3, r3, #2
 2409 007c 0293     		str	r3, [sp, #8]
 945:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2410              		.loc 1 945 5 view .LVU738
 2411 007e 029B     		ldr	r3, [sp, #8]
 2412              	.LBE29:
 945:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2413              		.loc 1 945 5 view .LVU739
 950:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2414              		.loc 1 950 5 view .LVU740
 950:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2415              		.loc 1 950 25 is_stmt 0 view .LVU741
 2416 0080 3023     		movs	r3, #48
 2417 0082 0593     		str	r3, [sp, #20]
 951:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 2418              		.loc 1 951 5 is_stmt 1 view .LVU742
 951:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 2419              		.loc 1 951 26 is_stmt 0 view .LVU743
 2420 0084 0223     		movs	r3, #2
 2421 0086 0693     		str	r3, [sp, #24]
 952:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2422              		.loc 1 952 5 is_stmt 1 view .LVU744
 952:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2423              		.loc 1 952 26 is_stmt 0 view .LVU745
 2424 0088 0793     		str	r3, [sp, #28]
 953:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 2425              		.loc 1 953 5 is_stmt 1 view .LVU746
 953:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
ARM GAS  /tmp/ccyy6okN.s 			page 71


 2426              		.loc 1 953 27 is_stmt 0 view .LVU747
 2427 008a 0022     		movs	r2, #0
 2428 008c 0892     		str	r2, [sp, #32]
 954:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2429              		.loc 1 954 5 is_stmt 1 view .LVU748
 954:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2430              		.loc 1 954 31 is_stmt 0 view .LVU749
 2431 008e 0993     		str	r3, [sp, #36]
 955:Core/Src/stm32h7xx_hal_msp.c **** 
 2432              		.loc 1 955 5 is_stmt 1 view .LVU750
 2433 0090 05A9     		add	r1, sp, #20
 2434 0092 2648     		ldr	r0, .L143+16
 2435              	.LVL132:
 955:Core/Src/stm32h7xx_hal_msp.c **** 
 2436              		.loc 1 955 5 is_stmt 0 view .LVU751
 2437 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 2438              	.LVL133:
 2439 0098 C7E7     		b	.L133
 2440              	.LVL134:
 2441              	.L141:
 967:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 2442              		.loc 1 967 5 is_stmt 1 view .LVU752
 2443              	.LBB30:
 967:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 2444              		.loc 1 967 5 view .LVU753
 967:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 2445              		.loc 1 967 5 view .LVU754
 2446 009a 234B     		ldr	r3, .L143+12
 2447 009c D3F8E020 		ldr	r2, [r3, #224]
 2448 00a0 42F00802 		orr	r2, r2, #8
 2449 00a4 C3F8E020 		str	r2, [r3, #224]
 967:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 2450              		.loc 1 967 5 view .LVU755
 2451 00a8 D3F8E030 		ldr	r3, [r3, #224]
 2452 00ac 03F00803 		and	r3, r3, #8
 2453 00b0 0393     		str	r3, [sp, #12]
 967:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 2454              		.loc 1 967 5 view .LVU756
 2455 00b2 039B     		ldr	r3, [sp, #12]
 2456              	.LBE30:
 967:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 2457              		.loc 1 967 5 view .LVU757
 974:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2458              		.loc 1 974 5 view .LVU758
 974:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2459              		.loc 1 974 25 is_stmt 0 view .LVU759
 2460 00b4 4FF43043 		mov	r3, #45056
 2461 00b8 0593     		str	r3, [sp, #20]
 975:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2462              		.loc 1 975 5 is_stmt 1 view .LVU760
 975:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2463              		.loc 1 975 26 is_stmt 0 view .LVU761
 2464 00ba 0224     		movs	r4, #2
 2465 00bc 0694     		str	r4, [sp, #24]
 976:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2466              		.loc 1 976 5 is_stmt 1 view .LVU762
 976:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccyy6okN.s 			page 72


 2467              		.loc 1 976 26 is_stmt 0 view .LVU763
 2468 00be 0025     		movs	r5, #0
 2469 00c0 0795     		str	r5, [sp, #28]
 977:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 2470              		.loc 1 977 5 is_stmt 1 view .LVU764
 977:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 2471              		.loc 1 977 27 is_stmt 0 view .LVU765
 2472 00c2 0895     		str	r5, [sp, #32]
 978:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2473              		.loc 1 978 5 is_stmt 1 view .LVU766
 978:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2474              		.loc 1 978 31 is_stmt 0 view .LVU767
 2475 00c4 0994     		str	r4, [sp, #36]
 979:Core/Src/stm32h7xx_hal_msp.c **** 
 2476              		.loc 1 979 5 is_stmt 1 view .LVU768
 2477 00c6 1A4E     		ldr	r6, .L143+20
 2478 00c8 05A9     		add	r1, sp, #20
 2479 00ca 3046     		mov	r0, r6
 2480              	.LVL135:
 979:Core/Src/stm32h7xx_hal_msp.c **** 
 2481              		.loc 1 979 5 is_stmt 0 view .LVU769
 2482 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 2483              	.LVL136:
 981:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2484              		.loc 1 981 5 is_stmt 1 view .LVU770
 981:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2485              		.loc 1 981 25 is_stmt 0 view .LVU771
 2486 00d0 4FF48043 		mov	r3, #16384
 2487 00d4 0593     		str	r3, [sp, #20]
 982:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 2488              		.loc 1 982 5 is_stmt 1 view .LVU772
 982:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 2489              		.loc 1 982 26 is_stmt 0 view .LVU773
 2490 00d6 0694     		str	r4, [sp, #24]
 983:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2491              		.loc 1 983 5 is_stmt 1 view .LVU774
 983:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2492              		.loc 1 983 26 is_stmt 0 view .LVU775
 2493 00d8 0794     		str	r4, [sp, #28]
 984:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 2494              		.loc 1 984 5 is_stmt 1 view .LVU776
 984:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 2495              		.loc 1 984 27 is_stmt 0 view .LVU777
 2496 00da 0895     		str	r5, [sp, #32]
 985:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2497              		.loc 1 985 5 is_stmt 1 view .LVU778
 985:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2498              		.loc 1 985 31 is_stmt 0 view .LVU779
 2499 00dc 0994     		str	r4, [sp, #36]
 986:Core/Src/stm32h7xx_hal_msp.c **** 
 2500              		.loc 1 986 5 is_stmt 1 view .LVU780
 2501 00de 05A9     		add	r1, sp, #20
 2502 00e0 3046     		mov	r0, r6
 2503 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 2504              	.LVL137:
 2505 00e6 A0E7     		b	.L133
 2506              	.LVL138:
ARM GAS  /tmp/ccyy6okN.s 			page 73


 2507              	.L142:
 998:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2508              		.loc 1 998 5 view .LVU781
 2509              	.LBB31:
 998:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2510              		.loc 1 998 5 view .LVU782
 998:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2511              		.loc 1 998 5 view .LVU783
 2512 00e8 0F4B     		ldr	r3, .L143+12
 2513 00ea D3F8E020 		ldr	r2, [r3, #224]
 2514 00ee 42F00102 		orr	r2, r2, #1
 2515 00f2 C3F8E020 		str	r2, [r3, #224]
 998:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2516              		.loc 1 998 5 view .LVU784
 2517 00f6 D3F8E030 		ldr	r3, [r3, #224]
 2518 00fa 03F00103 		and	r3, r3, #1
 2519 00fe 0493     		str	r3, [sp, #16]
 998:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2520              		.loc 1 998 5 view .LVU785
 2521 0100 049B     		ldr	r3, [sp, #16]
 2522              	.LBE31:
 998:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2523              		.loc 1 998 5 view .LVU786
1002:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2524              		.loc 1 1002 5 view .LVU787
1002:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2525              		.loc 1 1002 25 is_stmt 0 view .LVU788
 2526 0102 0823     		movs	r3, #8
 2527 0104 0593     		str	r3, [sp, #20]
1003:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 2528              		.loc 1 1003 5 is_stmt 1 view .LVU789
1003:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 2529              		.loc 1 1003 26 is_stmt 0 view .LVU790
 2530 0106 0223     		movs	r3, #2
 2531 0108 0693     		str	r3, [sp, #24]
1004:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2532              		.loc 1 1004 5 is_stmt 1 view .LVU791
1004:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2533              		.loc 1 1004 26 is_stmt 0 view .LVU792
 2534 010a 0793     		str	r3, [sp, #28]
1005:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 2535              		.loc 1 1005 5 is_stmt 1 view .LVU793
1005:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 2536              		.loc 1 1005 27 is_stmt 0 view .LVU794
 2537 010c 0022     		movs	r2, #0
 2538 010e 0892     		str	r2, [sp, #32]
1006:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2539              		.loc 1 1006 5 is_stmt 1 view .LVU795
1006:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2540              		.loc 1 1006 31 is_stmt 0 view .LVU796
 2541 0110 0993     		str	r3, [sp, #36]
1007:Core/Src/stm32h7xx_hal_msp.c **** 
 2542              		.loc 1 1007 5 is_stmt 1 view .LVU797
 2543 0112 05A9     		add	r1, sp, #20
 2544 0114 0748     		ldr	r0, .L143+24
 2545              	.LVL139:
1007:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 74


 2546              		.loc 1 1007 5 is_stmt 0 view .LVU798
 2547 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 2548              	.LVL140:
 2549              		.loc 1 1014 1 view .LVU799
 2550 011a 86E7     		b	.L133
 2551              	.L144:
 2552              		.align	2
 2553              	.L143:
 2554 011c 00040040 		.word	1073742848
 2555 0120 00080040 		.word	1073743872
 2556 0124 000C0040 		.word	1073744896
 2557 0128 00440258 		.word	1476543488
 2558 012c 00040258 		.word	1476527104
 2559 0130 000C0258 		.word	1476529152
 2560 0134 00000258 		.word	1476526080
 2561              		.cfi_endproc
 2562              	.LFE365:
 2564              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 2565              		.align	1
 2566              		.global	HAL_TIM_PWM_MspDeInit
 2567              		.syntax unified
 2568              		.thumb
 2569              		.thumb_func
 2570              		.fpu fpv5-d16
 2572              	HAL_TIM_PWM_MspDeInit:
 2573              	.LVL141:
 2574              	.LFB366:
1015:Core/Src/stm32h7xx_hal_msp.c **** /**
1016:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
1017:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1018:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
1019:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
1020:Core/Src/stm32h7xx_hal_msp.c **** */
1021:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
1022:Core/Src/stm32h7xx_hal_msp.c **** {
 2575              		.loc 1 1022 1 is_stmt 1 view -0
 2576              		.cfi_startproc
 2577              		@ args = 0, pretend = 0, frame = 0
 2578              		@ frame_needed = 0, uses_anonymous_args = 0
 2579              		.loc 1 1022 1 is_stmt 0 view .LVU801
 2580 0000 10B5     		push	{r4, lr}
 2581              	.LCFI42:
 2582              		.cfi_def_cfa_offset 8
 2583              		.cfi_offset 4, -8
 2584              		.cfi_offset 14, -4
 2585 0002 0446     		mov	r4, r0
1023:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 2586              		.loc 1 1023 3 is_stmt 1 view .LVU802
 2587              		.loc 1 1023 14 is_stmt 0 view .LVU803
 2588 0004 0368     		ldr	r3, [r0]
 2589              		.loc 1 1023 5 view .LVU804
 2590 0006 B3F1804F 		cmp	r3, #1073741824
 2591 000a 09D0     		beq	.L151
1024:Core/Src/stm32h7xx_hal_msp.c ****   {
1025:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
1026:Core/Src/stm32h7xx_hal_msp.c **** 
1027:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
ARM GAS  /tmp/ccyy6okN.s 			page 75


1028:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1029:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
1030:Core/Src/stm32h7xx_hal_msp.c **** 
1031:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
1032:Core/Src/stm32h7xx_hal_msp.c ****     PA0     ------> TIM2_CH1
1033:Core/Src/stm32h7xx_hal_msp.c ****     PB10     ------> TIM2_CH3
1034:Core/Src/stm32h7xx_hal_msp.c ****     */
1035:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
1036:Core/Src/stm32h7xx_hal_msp.c **** 
1037:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
1038:Core/Src/stm32h7xx_hal_msp.c **** 
1039:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM2 DMA DeInit */
1040:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC3]);
1041:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
1042:Core/Src/stm32h7xx_hal_msp.c **** 
1043:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
1044:Core/Src/stm32h7xx_hal_msp.c ****   }
1045:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM3)
 2592              		.loc 1 1045 8 is_stmt 1 view .LVU805
 2593              		.loc 1 1045 10 is_stmt 0 view .LVU806
 2594 000c 224A     		ldr	r2, .L155
 2595 000e 9342     		cmp	r3, r2
 2596 0010 1AD0     		beq	.L152
1046:Core/Src/stm32h7xx_hal_msp.c ****   {
1047:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
1048:Core/Src/stm32h7xx_hal_msp.c **** 
1049:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
1050:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1051:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
1052:Core/Src/stm32h7xx_hal_msp.c **** 
1053:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 DMA DeInit */
1054:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC2]);
1055:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC1]);
1056:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
1057:Core/Src/stm32h7xx_hal_msp.c **** 
1058:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
1059:Core/Src/stm32h7xx_hal_msp.c ****   }
1060:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM4)
 2597              		.loc 1 1060 8 is_stmt 1 view .LVU807
 2598              		.loc 1 1060 10 is_stmt 0 view .LVU808
 2599 0012 224A     		ldr	r2, .L155+4
 2600 0014 9342     		cmp	r3, r2
 2601 0016 25D0     		beq	.L153
1061:Core/Src/stm32h7xx_hal_msp.c ****   {
1062:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
1063:Core/Src/stm32h7xx_hal_msp.c **** 
1064:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
1065:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1066:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
1067:Core/Src/stm32h7xx_hal_msp.c **** 
1068:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 DMA DeInit */
1069:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC3]);
1070:Core/Src/stm32h7xx_hal_msp.c **** 
1071:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
1072:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
1073:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
1074:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 76


1075:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
1076:Core/Src/stm32h7xx_hal_msp.c ****   }
1077:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM5)
 2602              		.loc 1 1077 8 is_stmt 1 view .LVU809
 2603              		.loc 1 1077 10 is_stmt 0 view .LVU810
 2604 0018 214A     		ldr	r2, .L155+8
 2605 001a 9342     		cmp	r3, r2
 2606 001c 30D0     		beq	.L154
 2607              	.LVL142:
 2608              	.L145:
1078:Core/Src/stm32h7xx_hal_msp.c ****   {
1079:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
1080:Core/Src/stm32h7xx_hal_msp.c **** 
1081:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
1082:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1083:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
1084:Core/Src/stm32h7xx_hal_msp.c **** 
1085:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM5 DMA DeInit */
1086:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC4]);
1087:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
1088:Core/Src/stm32h7xx_hal_msp.c **** 
1089:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
1090:Core/Src/stm32h7xx_hal_msp.c ****   }
1091:Core/Src/stm32h7xx_hal_msp.c **** 
1092:Core/Src/stm32h7xx_hal_msp.c **** }
 2609              		.loc 1 1092 1 view .LVU811
 2610 001e 10BD     		pop	{r4, pc}
 2611              	.LVL143:
 2612              	.L151:
1029:Core/Src/stm32h7xx_hal_msp.c **** 
 2613              		.loc 1 1029 5 is_stmt 1 view .LVU812
 2614 0020 204A     		ldr	r2, .L155+12
 2615 0022 D2F8E830 		ldr	r3, [r2, #232]
 2616 0026 23F00103 		bic	r3, r3, #1
 2617 002a C2F8E830 		str	r3, [r2, #232]
1035:Core/Src/stm32h7xx_hal_msp.c **** 
 2618              		.loc 1 1035 5 view .LVU813
 2619 002e 0121     		movs	r1, #1
 2620 0030 1D48     		ldr	r0, .L155+16
 2621              	.LVL144:
1035:Core/Src/stm32h7xx_hal_msp.c **** 
 2622              		.loc 1 1035 5 is_stmt 0 view .LVU814
 2623 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2624              	.LVL145:
1037:Core/Src/stm32h7xx_hal_msp.c **** 
 2625              		.loc 1 1037 5 is_stmt 1 view .LVU815
 2626 0036 4FF48061 		mov	r1, #1024
 2627 003a 1C48     		ldr	r0, .L155+20
 2628 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2629              	.LVL146:
1040:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 2630              		.loc 1 1040 5 view .LVU816
 2631 0040 E06A     		ldr	r0, [r4, #44]
 2632 0042 FFF7FEFF 		bl	HAL_DMA_DeInit
 2633              	.LVL147:
 2634 0046 EAE7     		b	.L145
 2635              	.LVL148:
ARM GAS  /tmp/ccyy6okN.s 			page 77


 2636              	.L152:
1051:Core/Src/stm32h7xx_hal_msp.c **** 
 2637              		.loc 1 1051 5 view .LVU817
 2638 0048 164A     		ldr	r2, .L155+12
 2639 004a D2F8E830 		ldr	r3, [r2, #232]
 2640 004e 23F00203 		bic	r3, r3, #2
 2641 0052 C2F8E830 		str	r3, [r2, #232]
1054:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC1]);
 2642              		.loc 1 1054 5 view .LVU818
 2643 0056 806A     		ldr	r0, [r0, #40]
 2644              	.LVL149:
1054:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC1]);
 2645              		.loc 1 1054 5 is_stmt 0 view .LVU819
 2646 0058 FFF7FEFF 		bl	HAL_DMA_DeInit
 2647              	.LVL150:
1055:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 2648              		.loc 1 1055 5 is_stmt 1 view .LVU820
 2649 005c 606A     		ldr	r0, [r4, #36]
 2650 005e FFF7FEFF 		bl	HAL_DMA_DeInit
 2651              	.LVL151:
 2652 0062 DCE7     		b	.L145
 2653              	.LVL152:
 2654              	.L153:
1066:Core/Src/stm32h7xx_hal_msp.c **** 
 2655              		.loc 1 1066 5 view .LVU821
 2656 0064 0F4A     		ldr	r2, .L155+12
 2657 0066 D2F8E830 		ldr	r3, [r2, #232]
 2658 006a 23F00403 		bic	r3, r3, #4
 2659 006e C2F8E830 		str	r3, [r2, #232]
1069:Core/Src/stm32h7xx_hal_msp.c **** 
 2660              		.loc 1 1069 5 view .LVU822
 2661 0072 C06A     		ldr	r0, [r0, #44]
 2662              	.LVL153:
1069:Core/Src/stm32h7xx_hal_msp.c **** 
 2663              		.loc 1 1069 5 is_stmt 0 view .LVU823
 2664 0074 FFF7FEFF 		bl	HAL_DMA_DeInit
 2665              	.LVL154:
1072:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 2666              		.loc 1 1072 5 is_stmt 1 view .LVU824
 2667 0078 1E20     		movs	r0, #30
 2668 007a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2669              	.LVL155:
 2670 007e CEE7     		b	.L145
 2671              	.LVL156:
 2672              	.L154:
1083:Core/Src/stm32h7xx_hal_msp.c **** 
 2673              		.loc 1 1083 5 view .LVU825
 2674 0080 084A     		ldr	r2, .L155+12
 2675 0082 D2F8E830 		ldr	r3, [r2, #232]
 2676 0086 23F00803 		bic	r3, r3, #8
 2677 008a C2F8E830 		str	r3, [r2, #232]
1086:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 2678              		.loc 1 1086 5 view .LVU826
 2679 008e 006B     		ldr	r0, [r0, #48]
 2680              	.LVL157:
1086:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 2681              		.loc 1 1086 5 is_stmt 0 view .LVU827
ARM GAS  /tmp/ccyy6okN.s 			page 78


 2682 0090 FFF7FEFF 		bl	HAL_DMA_DeInit
 2683              	.LVL158:
 2684              		.loc 1 1092 1 view .LVU828
 2685 0094 C3E7     		b	.L145
 2686              	.L156:
 2687 0096 00BF     		.align	2
 2688              	.L155:
 2689 0098 00040040 		.word	1073742848
 2690 009c 00080040 		.word	1073743872
 2691 00a0 000C0040 		.word	1073744896
 2692 00a4 00440258 		.word	1476543488
 2693 00a8 00000258 		.word	1476526080
 2694 00ac 00040258 		.word	1476527104
 2695              		.cfi_endproc
 2696              	.LFE366:
 2698              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 2699              		.align	1
 2700              		.global	HAL_TIM_Base_MspDeInit
 2701              		.syntax unified
 2702              		.thumb
 2703              		.thumb_func
 2704              		.fpu fpv5-d16
 2706              	HAL_TIM_Base_MspDeInit:
 2707              	.LVL159:
 2708              	.LFB367:
1093:Core/Src/stm32h7xx_hal_msp.c **** 
1094:Core/Src/stm32h7xx_hal_msp.c **** /**
1095:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
1096:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1097:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
1098:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
1099:Core/Src/stm32h7xx_hal_msp.c **** */
1100:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
1101:Core/Src/stm32h7xx_hal_msp.c **** {
 2709              		.loc 1 1101 1 is_stmt 1 view -0
 2710              		.cfi_startproc
 2711              		@ args = 0, pretend = 0, frame = 0
 2712              		@ frame_needed = 0, uses_anonymous_args = 0
 2713              		@ link register save eliminated.
1102:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM13)
 2714              		.loc 1 1102 3 view .LVU830
 2715              		.loc 1 1102 15 is_stmt 0 view .LVU831
 2716 0000 0368     		ldr	r3, [r0]
 2717              		.loc 1 1102 5 view .LVU832
 2718 0002 0B4A     		ldr	r2, .L162
 2719 0004 9342     		cmp	r3, r2
 2720 0006 03D0     		beq	.L160
1103:Core/Src/stm32h7xx_hal_msp.c ****   {
1104:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 0 */
1105:Core/Src/stm32h7xx_hal_msp.c **** 
1106:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM13_MspDeInit 0 */
1107:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1108:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM13_CLK_DISABLE();
1109:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
1110:Core/Src/stm32h7xx_hal_msp.c **** 
1111:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM13_MspDeInit 1 */
1112:Core/Src/stm32h7xx_hal_msp.c ****   }
ARM GAS  /tmp/ccyy6okN.s 			page 79


1113:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 2721              		.loc 1 1113 8 is_stmt 1 view .LVU833
 2722              		.loc 1 1113 10 is_stmt 0 view .LVU834
 2723 0008 0A4A     		ldr	r2, .L162+4
 2724 000a 9342     		cmp	r3, r2
 2725 000c 08D0     		beq	.L161
 2726              	.L157:
1114:Core/Src/stm32h7xx_hal_msp.c ****   {
1115:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
1116:Core/Src/stm32h7xx_hal_msp.c **** 
1117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
1118:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1119:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
1120:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
1121:Core/Src/stm32h7xx_hal_msp.c **** 
1122:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
1123:Core/Src/stm32h7xx_hal_msp.c ****   }
1124:Core/Src/stm32h7xx_hal_msp.c **** 
1125:Core/Src/stm32h7xx_hal_msp.c **** }
 2727              		.loc 1 1125 1 view .LVU835
 2728 000e 7047     		bx	lr
 2729              	.L160:
1108:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 2730              		.loc 1 1108 5 is_stmt 1 view .LVU836
 2731 0010 094A     		ldr	r2, .L162+8
 2732 0012 D2F8E830 		ldr	r3, [r2, #232]
 2733 0016 23F08003 		bic	r3, r3, #128
 2734 001a C2F8E830 		str	r3, [r2, #232]
 2735 001e 7047     		bx	lr
 2736              	.L161:
1119:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 2737              		.loc 1 1119 5 view .LVU837
 2738 0020 054A     		ldr	r2, .L162+8
 2739 0022 D2F8E830 		ldr	r3, [r2, #232]
 2740 0026 23F48073 		bic	r3, r3, #256
 2741 002a C2F8E830 		str	r3, [r2, #232]
 2742              		.loc 1 1125 1 is_stmt 0 view .LVU838
 2743 002e EEE7     		b	.L157
 2744              	.L163:
 2745              		.align	2
 2746              	.L162:
 2747 0030 001C0040 		.word	1073748992
 2748 0034 00200040 		.word	1073750016
 2749 0038 00440258 		.word	1476543488
 2750              		.cfi_endproc
 2751              	.LFE367:
 2753              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 2754              		.align	1
 2755              		.global	HAL_UART_MspInit
 2756              		.syntax unified
 2757              		.thumb
 2758              		.thumb_func
 2759              		.fpu fpv5-d16
 2761              	HAL_UART_MspInit:
 2762              	.LVL160:
 2763              	.LFB368:
1126:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 80


1127:Core/Src/stm32h7xx_hal_msp.c **** /**
1128:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
1129:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1130:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
1131:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
1132:Core/Src/stm32h7xx_hal_msp.c **** */
1133:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
1134:Core/Src/stm32h7xx_hal_msp.c **** {
 2764              		.loc 1 1134 1 is_stmt 1 view -0
 2765              		.cfi_startproc
 2766              		@ args = 0, pretend = 0, frame = 224
 2767              		@ frame_needed = 0, uses_anonymous_args = 0
 2768              		.loc 1 1134 1 is_stmt 0 view .LVU840
 2769 0000 10B5     		push	{r4, lr}
 2770              	.LCFI43:
 2771              		.cfi_def_cfa_offset 8
 2772              		.cfi_offset 4, -8
 2773              		.cfi_offset 14, -4
 2774 0002 B8B0     		sub	sp, sp, #224
 2775              	.LCFI44:
 2776              		.cfi_def_cfa_offset 232
 2777 0004 0446     		mov	r4, r0
1135:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2778              		.loc 1 1135 3 is_stmt 1 view .LVU841
 2779              		.loc 1 1135 20 is_stmt 0 view .LVU842
 2780 0006 0021     		movs	r1, #0
 2781 0008 3391     		str	r1, [sp, #204]
 2782 000a 3491     		str	r1, [sp, #208]
 2783 000c 3591     		str	r1, [sp, #212]
 2784 000e 3691     		str	r1, [sp, #216]
 2785 0010 3791     		str	r1, [sp, #220]
1136:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2786              		.loc 1 1136 3 is_stmt 1 view .LVU843
 2787              		.loc 1 1136 28 is_stmt 0 view .LVU844
 2788 0012 B822     		movs	r2, #184
 2789 0014 04A8     		add	r0, sp, #16
 2790              	.LVL161:
 2791              		.loc 1 1136 28 view .LVU845
 2792 0016 FFF7FEFF 		bl	memset
 2793              	.LVL162:
1137:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==UART4)
 2794              		.loc 1 1137 3 is_stmt 1 view .LVU846
 2795              		.loc 1 1137 11 is_stmt 0 view .LVU847
 2796 001a 2368     		ldr	r3, [r4]
 2797              		.loc 1 1137 5 view .LVU848
 2798 001c 384A     		ldr	r2, .L174
 2799 001e 9342     		cmp	r3, r2
 2800 0020 04D0     		beq	.L170
1138:Core/Src/stm32h7xx_hal_msp.c ****   {
1139:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
1140:Core/Src/stm32h7xx_hal_msp.c **** 
1141:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
1142:Core/Src/stm32h7xx_hal_msp.c **** 
1143:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
1144:Core/Src/stm32h7xx_hal_msp.c ****   */
1145:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
1146:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
ARM GAS  /tmp/ccyy6okN.s 			page 81


1147:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1148:Core/Src/stm32h7xx_hal_msp.c ****     {
1149:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
1150:Core/Src/stm32h7xx_hal_msp.c ****     }
1151:Core/Src/stm32h7xx_hal_msp.c **** 
1152:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
1153:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
1154:Core/Src/stm32h7xx_hal_msp.c **** 
1155:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
1156:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
1157:Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> UART4_RX
1158:Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> UART4_TX
1159:Core/Src/stm32h7xx_hal_msp.c ****     */
1160:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
1161:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1162:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1163:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1164:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
1165:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
1166:Core/Src/stm32h7xx_hal_msp.c **** 
1167:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
1168:Core/Src/stm32h7xx_hal_msp.c **** 
1169:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
1170:Core/Src/stm32h7xx_hal_msp.c ****   }
1171:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART6)
 2801              		.loc 1 1171 8 is_stmt 1 view .LVU849
 2802              		.loc 1 1171 10 is_stmt 0 view .LVU850
 2803 0022 384A     		ldr	r2, .L174+4
 2804 0024 9342     		cmp	r3, r2
 2805 0026 36D0     		beq	.L171
 2806              	.L164:
1172:Core/Src/stm32h7xx_hal_msp.c ****   {
1173:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
1174:Core/Src/stm32h7xx_hal_msp.c **** 
1175:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
1176:Core/Src/stm32h7xx_hal_msp.c **** 
1177:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
1178:Core/Src/stm32h7xx_hal_msp.c ****   */
1179:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
1180:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
1181:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1182:Core/Src/stm32h7xx_hal_msp.c ****     {
1183:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
1184:Core/Src/stm32h7xx_hal_msp.c ****     }
1185:Core/Src/stm32h7xx_hal_msp.c **** 
1186:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
1187:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
1188:Core/Src/stm32h7xx_hal_msp.c **** 
1189:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
1190:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
1191:Core/Src/stm32h7xx_hal_msp.c ****     PC6     ------> USART6_TX
1192:Core/Src/stm32h7xx_hal_msp.c ****     PC7     ------> USART6_RX
1193:Core/Src/stm32h7xx_hal_msp.c ****     */
1194:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
1195:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1196:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1197:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccyy6okN.s 			page 82


1198:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
1199:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
1200:Core/Src/stm32h7xx_hal_msp.c **** 
1201:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
1202:Core/Src/stm32h7xx_hal_msp.c **** 
1203:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
1204:Core/Src/stm32h7xx_hal_msp.c ****   }
1205:Core/Src/stm32h7xx_hal_msp.c **** 
1206:Core/Src/stm32h7xx_hal_msp.c **** }
 2807              		.loc 1 1206 1 view .LVU851
 2808 0028 38B0     		add	sp, sp, #224
 2809              	.LCFI45:
 2810              		.cfi_remember_state
 2811              		.cfi_def_cfa_offset 8
 2812              		@ sp needed
 2813 002a 10BD     		pop	{r4, pc}
 2814              	.LVL163:
 2815              	.L170:
 2816              	.LCFI46:
 2817              		.cfi_restore_state
1145:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 2818              		.loc 1 1145 5 is_stmt 1 view .LVU852
1145:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 2819              		.loc 1 1145 46 is_stmt 0 view .LVU853
 2820 002c 0222     		movs	r2, #2
 2821 002e 0023     		movs	r3, #0
 2822 0030 CDE90423 		strd	r2, [sp, #16]
1146:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2823              		.loc 1 1146 5 is_stmt 1 view .LVU854
1146:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2824              		.loc 1 1146 51 is_stmt 0 view .LVU855
 2825 0034 0023     		movs	r3, #0
 2826 0036 2193     		str	r3, [sp, #132]
1147:Core/Src/stm32h7xx_hal_msp.c ****     {
 2827              		.loc 1 1147 5 is_stmt 1 view .LVU856
1147:Core/Src/stm32h7xx_hal_msp.c ****     {
 2828              		.loc 1 1147 9 is_stmt 0 view .LVU857
 2829 0038 04A8     		add	r0, sp, #16
 2830 003a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2831              	.LVL164:
1147:Core/Src/stm32h7xx_hal_msp.c ****     {
 2832              		.loc 1 1147 8 view .LVU858
 2833 003e 38BB     		cbnz	r0, .L172
 2834              	.L166:
1153:Core/Src/stm32h7xx_hal_msp.c **** 
 2835              		.loc 1 1153 5 is_stmt 1 view .LVU859
 2836              	.LBB32:
1153:Core/Src/stm32h7xx_hal_msp.c **** 
 2837              		.loc 1 1153 5 view .LVU860
1153:Core/Src/stm32h7xx_hal_msp.c **** 
 2838              		.loc 1 1153 5 view .LVU861
 2839 0040 314B     		ldr	r3, .L174+8
 2840 0042 D3F8E820 		ldr	r2, [r3, #232]
 2841 0046 42F40022 		orr	r2, r2, #524288
 2842 004a C3F8E820 		str	r2, [r3, #232]
1153:Core/Src/stm32h7xx_hal_msp.c **** 
 2843              		.loc 1 1153 5 view .LVU862
ARM GAS  /tmp/ccyy6okN.s 			page 83


 2844 004e D3F8E820 		ldr	r2, [r3, #232]
 2845 0052 02F40022 		and	r2, r2, #524288
 2846 0056 0092     		str	r2, [sp]
1153:Core/Src/stm32h7xx_hal_msp.c **** 
 2847              		.loc 1 1153 5 view .LVU863
 2848 0058 009A     		ldr	r2, [sp]
 2849              	.LBE32:
1153:Core/Src/stm32h7xx_hal_msp.c **** 
 2850              		.loc 1 1153 5 view .LVU864
1155:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2851              		.loc 1 1155 5 view .LVU865
 2852              	.LBB33:
1155:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2853              		.loc 1 1155 5 view .LVU866
1155:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2854              		.loc 1 1155 5 view .LVU867
 2855 005a D3F8E020 		ldr	r2, [r3, #224]
 2856 005e 42F00202 		orr	r2, r2, #2
 2857 0062 C3F8E020 		str	r2, [r3, #224]
1155:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2858              		.loc 1 1155 5 view .LVU868
 2859 0066 D3F8E030 		ldr	r3, [r3, #224]
 2860 006a 03F00203 		and	r3, r3, #2
 2861 006e 0193     		str	r3, [sp, #4]
1155:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2862              		.loc 1 1155 5 view .LVU869
 2863 0070 019B     		ldr	r3, [sp, #4]
 2864              	.LBE33:
1155:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2865              		.loc 1 1155 5 view .LVU870
1160:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2866              		.loc 1 1160 5 view .LVU871
1160:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2867              		.loc 1 1160 25 is_stmt 0 view .LVU872
 2868 0072 4FF44073 		mov	r3, #768
 2869 0076 3393     		str	r3, [sp, #204]
1161:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2870              		.loc 1 1161 5 is_stmt 1 view .LVU873
1161:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2871              		.loc 1 1161 26 is_stmt 0 view .LVU874
 2872 0078 0223     		movs	r3, #2
 2873 007a 3493     		str	r3, [sp, #208]
1162:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2874              		.loc 1 1162 5 is_stmt 1 view .LVU875
1162:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2875              		.loc 1 1162 26 is_stmt 0 view .LVU876
 2876 007c 0023     		movs	r3, #0
 2877 007e 3593     		str	r3, [sp, #212]
1163:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 2878              		.loc 1 1163 5 is_stmt 1 view .LVU877
1163:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 2879              		.loc 1 1163 27 is_stmt 0 view .LVU878
 2880 0080 3693     		str	r3, [sp, #216]
1164:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2881              		.loc 1 1164 5 is_stmt 1 view .LVU879
1164:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2882              		.loc 1 1164 31 is_stmt 0 view .LVU880
ARM GAS  /tmp/ccyy6okN.s 			page 84


 2883 0082 0823     		movs	r3, #8
 2884 0084 3793     		str	r3, [sp, #220]
1165:Core/Src/stm32h7xx_hal_msp.c **** 
 2885              		.loc 1 1165 5 is_stmt 1 view .LVU881
 2886 0086 33A9     		add	r1, sp, #204
 2887 0088 2048     		ldr	r0, .L174+12
 2888 008a FFF7FEFF 		bl	HAL_GPIO_Init
 2889              	.LVL165:
 2890 008e CBE7     		b	.L164
 2891              	.L172:
1149:Core/Src/stm32h7xx_hal_msp.c ****     }
 2892              		.loc 1 1149 7 view .LVU882
 2893 0090 FFF7FEFF 		bl	Error_Handler
 2894              	.LVL166:
 2895 0094 D4E7     		b	.L166
 2896              	.L171:
1179:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 2897              		.loc 1 1179 5 view .LVU883
1179:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 2898              		.loc 1 1179 46 is_stmt 0 view .LVU884
 2899 0096 0122     		movs	r2, #1
 2900 0098 0023     		movs	r3, #0
 2901 009a CDE90423 		strd	r2, [sp, #16]
1180:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2902              		.loc 1 1180 5 is_stmt 1 view .LVU885
1180:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2903              		.loc 1 1180 47 is_stmt 0 view .LVU886
 2904 009e 0023     		movs	r3, #0
 2905 00a0 2293     		str	r3, [sp, #136]
1181:Core/Src/stm32h7xx_hal_msp.c ****     {
 2906              		.loc 1 1181 5 is_stmt 1 view .LVU887
1181:Core/Src/stm32h7xx_hal_msp.c ****     {
 2907              		.loc 1 1181 9 is_stmt 0 view .LVU888
 2908 00a2 04A8     		add	r0, sp, #16
 2909 00a4 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2910              	.LVL167:
1181:Core/Src/stm32h7xx_hal_msp.c ****     {
 2911              		.loc 1 1181 8 view .LVU889
 2912 00a8 30BB     		cbnz	r0, .L173
 2913              	.L168:
1187:Core/Src/stm32h7xx_hal_msp.c **** 
 2914              		.loc 1 1187 5 is_stmt 1 view .LVU890
 2915              	.LBB34:
1187:Core/Src/stm32h7xx_hal_msp.c **** 
 2916              		.loc 1 1187 5 view .LVU891
1187:Core/Src/stm32h7xx_hal_msp.c **** 
 2917              		.loc 1 1187 5 view .LVU892
 2918 00aa 174B     		ldr	r3, .L174+8
 2919 00ac D3F8F020 		ldr	r2, [r3, #240]
 2920 00b0 42F02002 		orr	r2, r2, #32
 2921 00b4 C3F8F020 		str	r2, [r3, #240]
1187:Core/Src/stm32h7xx_hal_msp.c **** 
 2922              		.loc 1 1187 5 view .LVU893
 2923 00b8 D3F8F020 		ldr	r2, [r3, #240]
 2924 00bc 02F02002 		and	r2, r2, #32
 2925 00c0 0292     		str	r2, [sp, #8]
1187:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 85


 2926              		.loc 1 1187 5 view .LVU894
 2927 00c2 029A     		ldr	r2, [sp, #8]
 2928              	.LBE34:
1187:Core/Src/stm32h7xx_hal_msp.c **** 
 2929              		.loc 1 1187 5 view .LVU895
1189:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2930              		.loc 1 1189 5 view .LVU896
 2931              	.LBB35:
1189:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2932              		.loc 1 1189 5 view .LVU897
1189:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2933              		.loc 1 1189 5 view .LVU898
 2934 00c4 D3F8E020 		ldr	r2, [r3, #224]
 2935 00c8 42F00402 		orr	r2, r2, #4
 2936 00cc C3F8E020 		str	r2, [r3, #224]
1189:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2937              		.loc 1 1189 5 view .LVU899
 2938 00d0 D3F8E030 		ldr	r3, [r3, #224]
 2939 00d4 03F00403 		and	r3, r3, #4
 2940 00d8 0393     		str	r3, [sp, #12]
1189:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2941              		.loc 1 1189 5 view .LVU900
 2942 00da 039B     		ldr	r3, [sp, #12]
 2943              	.LBE35:
1189:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2944              		.loc 1 1189 5 view .LVU901
1194:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2945              		.loc 1 1194 5 view .LVU902
1194:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2946              		.loc 1 1194 25 is_stmt 0 view .LVU903
 2947 00dc C023     		movs	r3, #192
 2948 00de 3393     		str	r3, [sp, #204]
1195:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2949              		.loc 1 1195 5 is_stmt 1 view .LVU904
1195:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2950              		.loc 1 1195 26 is_stmt 0 view .LVU905
 2951 00e0 0223     		movs	r3, #2
 2952 00e2 3493     		str	r3, [sp, #208]
1196:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2953              		.loc 1 1196 5 is_stmt 1 view .LVU906
1196:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2954              		.loc 1 1196 26 is_stmt 0 view .LVU907
 2955 00e4 0023     		movs	r3, #0
 2956 00e6 3593     		str	r3, [sp, #212]
1197:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 2957              		.loc 1 1197 5 is_stmt 1 view .LVU908
1197:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 2958              		.loc 1 1197 27 is_stmt 0 view .LVU909
 2959 00e8 3693     		str	r3, [sp, #216]
1198:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2960              		.loc 1 1198 5 is_stmt 1 view .LVU910
1198:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2961              		.loc 1 1198 31 is_stmt 0 view .LVU911
 2962 00ea 0723     		movs	r3, #7
 2963 00ec 3793     		str	r3, [sp, #220]
1199:Core/Src/stm32h7xx_hal_msp.c **** 
 2964              		.loc 1 1199 5 is_stmt 1 view .LVU912
ARM GAS  /tmp/ccyy6okN.s 			page 86


 2965 00ee 33A9     		add	r1, sp, #204
 2966 00f0 0748     		ldr	r0, .L174+16
 2967 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 2968              	.LVL168:
 2969              		.loc 1 1206 1 is_stmt 0 view .LVU913
 2970 00f6 97E7     		b	.L164
 2971              	.L173:
1183:Core/Src/stm32h7xx_hal_msp.c ****     }
 2972              		.loc 1 1183 7 is_stmt 1 view .LVU914
 2973 00f8 FFF7FEFF 		bl	Error_Handler
 2974              	.LVL169:
 2975 00fc D5E7     		b	.L168
 2976              	.L175:
 2977 00fe 00BF     		.align	2
 2978              	.L174:
 2979 0100 004C0040 		.word	1073761280
 2980 0104 00140140 		.word	1073812480
 2981 0108 00440258 		.word	1476543488
 2982 010c 00040258 		.word	1476527104
 2983 0110 00080258 		.word	1476528128
 2984              		.cfi_endproc
 2985              	.LFE368:
 2987              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 2988              		.align	1
 2989              		.global	HAL_UART_MspDeInit
 2990              		.syntax unified
 2991              		.thumb
 2992              		.thumb_func
 2993              		.fpu fpv5-d16
 2995              	HAL_UART_MspDeInit:
 2996              	.LVL170:
 2997              	.LFB369:
1207:Core/Src/stm32h7xx_hal_msp.c **** 
1208:Core/Src/stm32h7xx_hal_msp.c **** /**
1209:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
1210:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1211:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
1212:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
1213:Core/Src/stm32h7xx_hal_msp.c **** */
1214:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
1215:Core/Src/stm32h7xx_hal_msp.c **** {
 2998              		.loc 1 1215 1 view -0
 2999              		.cfi_startproc
 3000              		@ args = 0, pretend = 0, frame = 0
 3001              		@ frame_needed = 0, uses_anonymous_args = 0
 3002              		.loc 1 1215 1 is_stmt 0 view .LVU916
 3003 0000 08B5     		push	{r3, lr}
 3004              	.LCFI47:
 3005              		.cfi_def_cfa_offset 8
 3006              		.cfi_offset 3, -8
 3007              		.cfi_offset 14, -4
1216:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==UART4)
 3008              		.loc 1 1216 3 is_stmt 1 view .LVU917
 3009              		.loc 1 1216 11 is_stmt 0 view .LVU918
 3010 0002 0368     		ldr	r3, [r0]
 3011              		.loc 1 1216 5 view .LVU919
 3012 0004 0F4A     		ldr	r2, .L182
ARM GAS  /tmp/ccyy6okN.s 			page 87


 3013 0006 9342     		cmp	r3, r2
 3014 0008 03D0     		beq	.L180
1217:Core/Src/stm32h7xx_hal_msp.c ****   {
1218:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
1219:Core/Src/stm32h7xx_hal_msp.c **** 
1220:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
1221:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1222:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
1223:Core/Src/stm32h7xx_hal_msp.c **** 
1224:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
1225:Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> UART4_RX
1226:Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> UART4_TX
1227:Core/Src/stm32h7xx_hal_msp.c ****     */
1228:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
1229:Core/Src/stm32h7xx_hal_msp.c **** 
1230:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
1231:Core/Src/stm32h7xx_hal_msp.c **** 
1232:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
1233:Core/Src/stm32h7xx_hal_msp.c ****   }
1234:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART6)
 3015              		.loc 1 1234 8 is_stmt 1 view .LVU920
 3016              		.loc 1 1234 10 is_stmt 0 view .LVU921
 3017 000a 0F4A     		ldr	r2, .L182+4
 3018 000c 9342     		cmp	r3, r2
 3019 000e 0DD0     		beq	.L181
 3020              	.LVL171:
 3021              	.L176:
1235:Core/Src/stm32h7xx_hal_msp.c ****   {
1236:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
1237:Core/Src/stm32h7xx_hal_msp.c **** 
1238:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
1239:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1240:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
1241:Core/Src/stm32h7xx_hal_msp.c **** 
1242:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
1243:Core/Src/stm32h7xx_hal_msp.c ****     PC6     ------> USART6_TX
1244:Core/Src/stm32h7xx_hal_msp.c ****     PC7     ------> USART6_RX
1245:Core/Src/stm32h7xx_hal_msp.c ****     */
1246:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
1247:Core/Src/stm32h7xx_hal_msp.c **** 
1248:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
1249:Core/Src/stm32h7xx_hal_msp.c **** 
1250:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
1251:Core/Src/stm32h7xx_hal_msp.c ****   }
1252:Core/Src/stm32h7xx_hal_msp.c **** 
1253:Core/Src/stm32h7xx_hal_msp.c **** }
 3022              		.loc 1 1253 1 view .LVU922
 3023 0010 08BD     		pop	{r3, pc}
 3024              	.LVL172:
 3025              	.L180:
1222:Core/Src/stm32h7xx_hal_msp.c **** 
 3026              		.loc 1 1222 5 is_stmt 1 view .LVU923
 3027 0012 0E4A     		ldr	r2, .L182+8
 3028 0014 D2F8E830 		ldr	r3, [r2, #232]
 3029 0018 23F40023 		bic	r3, r3, #524288
 3030 001c C2F8E830 		str	r3, [r2, #232]
1228:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccyy6okN.s 			page 88


 3031              		.loc 1 1228 5 view .LVU924
 3032 0020 4FF44071 		mov	r1, #768
 3033 0024 0A48     		ldr	r0, .L182+12
 3034              	.LVL173:
1228:Core/Src/stm32h7xx_hal_msp.c **** 
 3035              		.loc 1 1228 5 is_stmt 0 view .LVU925
 3036 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3037              	.LVL174:
 3038 002a F1E7     		b	.L176
 3039              	.LVL175:
 3040              	.L181:
1240:Core/Src/stm32h7xx_hal_msp.c **** 
 3041              		.loc 1 1240 5 is_stmt 1 view .LVU926
 3042 002c 074A     		ldr	r2, .L182+8
 3043 002e D2F8F030 		ldr	r3, [r2, #240]
 3044 0032 23F02003 		bic	r3, r3, #32
 3045 0036 C2F8F030 		str	r3, [r2, #240]
1246:Core/Src/stm32h7xx_hal_msp.c **** 
 3046              		.loc 1 1246 5 view .LVU927
 3047 003a C021     		movs	r1, #192
 3048 003c 0548     		ldr	r0, .L182+16
 3049              	.LVL176:
1246:Core/Src/stm32h7xx_hal_msp.c **** 
 3050              		.loc 1 1246 5 is_stmt 0 view .LVU928
 3051 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 3052              	.LVL177:
 3053              		.loc 1 1253 1 view .LVU929
 3054 0042 E5E7     		b	.L176
 3055              	.L183:
 3056              		.align	2
 3057              	.L182:
 3058 0044 004C0040 		.word	1073761280
 3059 0048 00140140 		.word	1073812480
 3060 004c 00440258 		.word	1476543488
 3061 0050 00040258 		.word	1476527104
 3062 0054 00080258 		.word	1476528128
 3063              		.cfi_endproc
 3064              	.LFE369:
 3066              		.text
 3067              	.Letext0:
 3068              		.file 2 "/nix/store/9w2nhnv8b84a8yg8jsii47ikl60bz16p-gcc-arm-embedded-9.3.1/arm-none-eabi/include/
 3069              		.file 3 "/nix/store/9w2nhnv8b84a8yg8jsii47ikl60bz16p-gcc-arm-embedded-9.3.1/arm-none-eabi/include/
 3070              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 3071              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 3072              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 3073              		.file 7 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 3074              		.file 8 "/nix/store/9w2nhnv8b84a8yg8jsii47ikl60bz16p-gcc-arm-embedded-9.3.1/lib/gcc/arm-none-eabi/
 3075              		.file 9 "/nix/store/9w2nhnv8b84a8yg8jsii47ikl60bz16p-gcc-arm-embedded-9.3.1/arm-none-eabi/include/
 3076              		.file 10 "/nix/store/9w2nhnv8b84a8yg8jsii47ikl60bz16p-gcc-arm-embedded-9.3.1/arm-none-eabi/include
 3077              		.file 11 "/nix/store/9w2nhnv8b84a8yg8jsii47ikl60bz16p-gcc-arm-embedded-9.3.1/arm-none-eabi/include
 3078              		.file 12 "/nix/store/9w2nhnv8b84a8yg8jsii47ikl60bz16p-gcc-arm-embedded-9.3.1/arm-none-eabi/include
 3079              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 3080              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 3081              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 3082              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 3083              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 3084              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
ARM GAS  /tmp/ccyy6okN.s 			page 89


 3085              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 3086              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 3087              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rng.h"
 3088              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_sdmmc.h"
 3089              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sd.h"
 3090              		.file 24 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 3091              		.file 25 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 3092              		.file 26 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 3093              		.file 27 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 3094              		.file 28 "Core/Inc/main.h"
 3095              		.file 29 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 3096              		.file 30 "<built-in>"
ARM GAS  /tmp/ccyy6okN.s 			page 90


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_msp.c
     /tmp/ccyy6okN.s:17     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccyy6okN.s:61     .text.HAL_MspInit:0000000000000020 $d
     /tmp/ccyy6okN.s:66     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:73     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccyy6okN.s:333    .text.HAL_ADC_MspInit:0000000000000124 $d
     /tmp/ccyy6okN.s:345    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:352    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccyy6okN.s:419    .text.HAL_ADC_MspDeInit:000000000000004c $d
     /tmp/ccyy6okN.s:427    .text.HAL_FDCAN_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:434    .text.HAL_FDCAN_MspInit:0000000000000000 HAL_FDCAN_MspInit
     /tmp/ccyy6okN.s:567    .text.HAL_FDCAN_MspInit:0000000000000090 $d
     /tmp/ccyy6okN.s:574    .text.HAL_FDCAN_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:581    .text.HAL_FDCAN_MspDeInit:0000000000000000 HAL_FDCAN_MspDeInit
     /tmp/ccyy6okN.s:624    .text.HAL_FDCAN_MspDeInit:0000000000000024 $d
     /tmp/ccyy6okN.s:631    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:638    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccyy6okN.s:787    .text.HAL_I2C_MspInit:00000000000000a0 $d
     /tmp/ccyy6okN.s:794    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:801    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccyy6okN.s:850    .text.HAL_I2C_MspDeInit:0000000000000034 $d
     /tmp/ccyy6okN.s:857    .text.HAL_RNG_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:864    .text.HAL_RNG_MspInit:0000000000000000 HAL_RNG_MspInit
     /tmp/ccyy6okN.s:952    .text.HAL_RNG_MspInit:0000000000000054 $d
     /tmp/ccyy6okN.s:958    .text.HAL_RNG_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:965    .text.HAL_RNG_MspDeInit:0000000000000000 HAL_RNG_MspDeInit
     /tmp/ccyy6okN.s:994    .text.HAL_RNG_MspDeInit:000000000000001c $d
     /tmp/ccyy6okN.s:1000   .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:1007   .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/ccyy6okN.s:1265   .text.HAL_SD_MspInit:0000000000000128 $d
     /tmp/ccyy6okN.s:1273   .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:1280   .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/ccyy6okN.s:1332   .text.HAL_SD_MspDeInit:0000000000000034 $d
     /tmp/ccyy6okN.s:1340   .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:1347   .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccyy6okN.s:1582   .text.HAL_SPI_MspInit:0000000000000118 $d
     /tmp/ccyy6okN.s:1593   .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:1600   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccyy6okN.s:1683   .text.HAL_SPI_MspDeInit:0000000000000064 $d
     /tmp/ccyy6okN.s:1694   .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:1701   .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccyy6okN.s:2179   .text.HAL_TIM_PWM_MspInit:0000000000000210 $d
     /tmp/ccyy6okN.s:2198   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccyy6okN.s:2205   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccyy6okN.s:2279   .text.HAL_TIM_Base_MspInit:000000000000004c $d
     /tmp/ccyy6okN.s:2286   .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccyy6okN.s:2293   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccyy6okN.s:2554   .text.HAL_TIM_MspPostInit:000000000000011c $d
     /tmp/ccyy6okN.s:2565   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:2572   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccyy6okN.s:2689   .text.HAL_TIM_PWM_MspDeInit:0000000000000098 $d
     /tmp/ccyy6okN.s:2699   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:2706   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccyy6okN.s:2747   .text.HAL_TIM_Base_MspDeInit:0000000000000030 $d
     /tmp/ccyy6okN.s:2754   .text.HAL_UART_MspInit:0000000000000000 $t
ARM GAS  /tmp/ccyy6okN.s 			page 91


     /tmp/ccyy6okN.s:2761   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccyy6okN.s:2979   .text.HAL_UART_MspInit:0000000000000100 $d
     /tmp/ccyy6okN.s:2988   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccyy6okN.s:2995   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccyy6okN.s:3058   .text.HAL_UART_MspDeInit:0000000000000044 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
HAL_SYSCFG_AnalogSwitchConfig
hdma_adc1
hdma_adc3
HAL_GPIO_DeInit
HAL_DMA_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
hdma_tim2_ch3
hdma_tim3_ch2
hdma_tim3_ch1
hdma_tim4_ch3
hdma_tim5_ch4
