//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	assign_grid_cells
.const .align 4 .b8 VDW_RADII[28] = {154, 153, 153, 63, 154, 153, 217, 63, 102, 102, 198, 63, 92, 143, 194, 63, 102, 102, 230, 63, 102, 102, 230, 63, 154, 153, 217, 63};
// _ZZ14detect_clashesE6sh_pos has been demoted
// _ZZ14detect_clashesE7sh_elem has been demoted
// _ZZ14detect_clashesE6sh_res has been demoted
// _ZZ19compute_clash_statsE15sh_severe_count has been demoted
// _ZZ19compute_clash_statsE14sh_max_overlap has been demoted

.visible .entry assign_grid_cells(
	.param .u64 .ptr .align 1 assign_grid_cells_param_0,
	.param .u64 .ptr .align 1 assign_grid_cells_param_1,
	.param .u64 .ptr .align 1 assign_grid_cells_param_2,
	.param .u32 assign_grid_cells_param_3,
	.param .f32 assign_grid_cells_param_4,
	.param .u32 assign_grid_cells_param_5,
	.param .u32 assign_grid_cells_param_6,
	.param .u32 assign_grid_cells_param_7,
	.param .f32 assign_grid_cells_param_8,
	.param .f32 assign_grid_cells_param_9,
	.param .f32 assign_grid_cells_param_10
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<13>;

	ld.param.b64 	%rd1, [assign_grid_cells_param_0];
	ld.param.b64 	%rd2, [assign_grid_cells_param_1];
	ld.param.b64 	%rd3, [assign_grid_cells_param_2];
	ld.param.b32 	%r9, [assign_grid_cells_param_3];
	ld.param.b32 	%r2, [assign_grid_cells_param_4];
	ld.param.b32 	%r3, [assign_grid_cells_param_5];
	ld.param.b32 	%r4, [assign_grid_cells_param_6];
	ld.param.b32 	%r5, [assign_grid_cells_param_7];
	ld.param.b32 	%r6, [assign_grid_cells_param_8];
	ld.param.b32 	%r7, [assign_grid_cells_param_9];
	ld.param.b32 	%r8, [assign_grid_cells_param_10];
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r1, %r10, %r11, %r12;
	setp.ge.s32 	%p1, %r1, %r9;
	@%p1 bra 	$L__BB0_2;
	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.lo.s32 	%r13, %r1, 3;
	mul.wide.s32 	%rd7, %r13, 4;
	add.s64 	%rd8, %rd4, %rd7;
	ld.global.nc.b32 	%r14, [%rd8];
	ld.global.nc.b32 	%r15, [%rd8+4];
	ld.global.nc.b32 	%r16, [%rd8+8];
	sub.ftz.f32 	%r17, %r14, %r6;
	div.approx.ftz.f32 	%r18, %r17, %r2;
	cvt.rzi.ftz.s32.f32 	%r19, %r18;
	max.s32 	%r20, %r19, 0;
	add.s32 	%r21, %r3, -1;
	min.s32 	%r22, %r20, %r21;
	sub.ftz.f32 	%r23, %r15, %r7;
	div.approx.ftz.f32 	%r24, %r23, %r2;
	cvt.rzi.ftz.s32.f32 	%r25, %r24;
	max.s32 	%r26, %r25, 0;
	add.s32 	%r27, %r4, -1;
	min.s32 	%r28, %r26, %r27;
	sub.ftz.f32 	%r29, %r16, %r8;
	div.approx.ftz.f32 	%r30, %r29, %r2;
	cvt.rzi.ftz.s32.f32 	%r31, %r30;
	max.s32 	%r32, %r31, 0;
	add.s32 	%r33, %r5, -1;
	min.s32 	%r34, %r32, %r33;
	mad.lo.s32 	%r35, %r34, %r4, %r28;
	mad.lo.s32 	%r36, %r35, %r3, %r22;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd5, %rd9;
	st.global.b32 	[%rd10], %r36;
	mul.wide.s32 	%rd11, %r36, 4;
	add.s64 	%rd12, %rd6, %rd11;
	atom.global.add.u32 	%r37, [%rd12], 1;
$L__BB0_2:
	ret;

}
	// .globl	detect_clashes
.visible .entry detect_clashes(
	.param .u64 .ptr .align 1 detect_clashes_param_0,
	.param .u64 .ptr .align 1 detect_clashes_param_1,
	.param .u64 .ptr .align 1 detect_clashes_param_2,
	.param .u64 .ptr .align 1 detect_clashes_param_3,
	.param .u64 .ptr .align 1 detect_clashes_param_4,
	.param .u32 detect_clashes_param_5,
	.param .u32 detect_clashes_param_6,
	.param .f32 detect_clashes_param_7
)
{
	.reg .pred 	%p<31>;
	.reg .b32 	%r<189>;
	.reg .b64 	%rd<39>;
	// demoted variable
	.shared .align 4 .b8 _ZZ14detect_clashesE6sh_pos[3084];
	// demoted variable
	.shared .align 4 .b8 _ZZ14detect_clashesE7sh_elem[1028];
	// demoted variable
	.shared .align 4 .b8 _ZZ14detect_clashesE6sh_res[1028];
	ld.param.b64 	%rd6, [detect_clashes_param_0];
	ld.param.b64 	%rd7, [detect_clashes_param_1];
	ld.param.b64 	%rd8, [detect_clashes_param_2];
	ld.param.b64 	%rd9, [detect_clashes_param_3];
	ld.param.b64 	%rd10, [detect_clashes_param_4];
	ld.param.b32 	%r52, [detect_clashes_param_5];
	ld.param.b32 	%r53, [detect_clashes_param_6];
	ld.param.b32 	%r54, [detect_clashes_param_7];
	cvta.to.global.u64 	%rd1, %rd10;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd3, %rd8;
	cvta.to.global.u64 	%rd4, %rd7;
	cvta.to.global.u64 	%rd5, %rd6;
	mov.u32 	%r57, %ctaid.x;
	mov.u32 	%r58, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r57, %r58, %r1;
	setp.ge.s32 	%p1, %r2, %r52;
	@%p1 bra 	$L__BB1_2;
	mul.lo.s32 	%r59, %r2, 3;
	mul.wide.s32 	%rd11, %r59, 4;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.nc.b32 	%r180, [%rd12];
	ld.global.nc.b32 	%r181, [%rd12+4];
	ld.global.nc.b32 	%r182, [%rd12+8];
	mul.wide.s32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.b32 	%r60, [%rd14];
	add.s64 	%rd15, %rd3, %rd13;
	ld.global.nc.b32 	%r183, [%rd15];
	min.s32 	%r61, %r60, 6;
	mul.wide.s32 	%rd16, %r61, 4;
	mov.b64 	%rd17, VDW_RADII;
	add.s64 	%rd18, %rd17, %rd16;
	ld.const.b32 	%r184, [%rd18];
$L__BB1_2:
	setp.lt.s32 	%p2, %r52, 1;
	@%p2 bra 	$L__BB1_36;
	add.s32 	%r63, %r52, 255;
	shr.u32 	%r13, %r63, 8;
	mov.b32 	%r64, _ZZ14detect_clashesE6sh_pos;
	mad.lo.s32 	%r15, %r1, 12, %r64;
	mul.hi.s32 	%r65, %r183, 1759218605;
	shr.u32 	%r66, %r65, 31;
	shr.s32 	%r67, %r65, 12;
	add.s32 	%r16, %r67, %r66;
	mul.lo.s32 	%r68, %r16, 10000;
	sub.s32 	%r17, %r183, %r68;
	mov.b32 	%r69, 0f3F800000;
	sub.ftz.f32 	%r18, %r69, %r54;
	mov.b32 	%r186, 0;
	mov.b32 	%r185, %r52;
$L__BB1_4:
	max.s32 	%r70, %r185, 1;
	min.s32 	%r21, %r70, 256;
	shl.b32 	%r22, %r186, 8;
	add.s32 	%r23, %r22, %r1;
	setp.ge.s32 	%p3, %r23, %r52;
	@%p3 bra 	$L__BB1_6;
	mul.lo.s32 	%r71, %r23, 3;
	mul.wide.s32 	%rd19, %r71, 4;
	add.s64 	%rd20, %rd5, %rd19;
	ld.global.nc.b32 	%r72, [%rd20];
	st.shared.b32 	[%r15], %r72;
	ld.global.nc.b32 	%r73, [%rd20+4];
	st.shared.b32 	[%r15+4], %r73;
	ld.global.nc.b32 	%r74, [%rd20+8];
	st.shared.b32 	[%r15+8], %r74;
	mul.wide.s32 	%rd21, %r23, 4;
	add.s64 	%rd22, %rd4, %rd21;
	ld.global.nc.b32 	%r75, [%rd22];
	shl.b32 	%r76, %r1, 2;
	mov.b32 	%r77, _ZZ14detect_clashesE7sh_elem;
	add.s32 	%r78, %r77, %r76;
	st.shared.b32 	[%r78], %r75;
	add.s64 	%rd23, %rd3, %rd21;
	ld.global.nc.b32 	%r79, [%rd23];
	mov.b32 	%r80, _ZZ14detect_clashesE6sh_res;
	add.s32 	%r81, %r80, %r76;
	st.shared.b32 	[%r81], %r79;
$L__BB1_6:
	bar.sync 	0;
	max.s32 	%r82, %r2, %r22;
	setp.ge.s32 	%p4, %r82, %r52;
	@%p4 bra 	$L__BB1_35;
	setp.lt.s32 	%p5, %r185, 2;
	mov.b32 	%r188, 0;
	@%p5 bra 	$L__BB1_26;
	mov.b32 	%r187, 0;
$L__BB1_9:
	add.s32 	%r25, %r187, %r22;
	setp.ge.s32 	%p6, %r2, %r25;
	shl.b32 	%r85, %r187, 2;
	mov.b32 	%r86, _ZZ14detect_clashesE6sh_res;
	add.s32 	%r26, %r86, %r85;
	mov.b32 	%r87, _ZZ14detect_clashesE6sh_pos;
	mad.lo.s32 	%r27, %r187, 12, %r87;
	mov.b32 	%r88, _ZZ14detect_clashesE7sh_elem;
	add.s32 	%r28, %r88, %r85;
	@%p6 bra 	$L__BB1_17;
	ld.shared.b32 	%r29, [%r26];
	setp.eq.s32 	%p7, %r183, %r29;
	@%p7 bra 	$L__BB1_17;
	mul.hi.s32 	%r89, %r29, 1759218605;
	shr.u32 	%r90, %r89, 31;
	shr.s32 	%r91, %r89, 12;
	add.s32 	%r92, %r91, %r90;
	setp.ne.s32 	%p8, %r16, %r92;
	@%p8 bra 	$L__BB1_13;
	mul.hi.s32 	%r93, %r29, 1759218605;
	shr.u32 	%r94, %r93, 31;
	shr.s32 	%r95, %r93, 12;
	add.s32 	%r96, %r95, %r94;
	mul.lo.s32 	%r97, %r96, 10000;
	sub.s32 	%r98, %r97, %r29;
	add.s32 	%r99, %r17, %r98;
	abs.s32 	%r100, %r99;
	setp.lt.u32 	%p9, %r100, 2;
	@%p9 bra 	$L__BB1_17;
$L__BB1_13:
	ld.shared.b32 	%r101, [%r27];
	mov.b32 	%r102, _ZZ14detect_clashesE6sh_pos;
	mad.lo.s32 	%r103, %r187, 12, %r102;
	ld.shared.b32 	%r104, [%r103+4];
	ld.shared.b32 	%r105, [%r103+8];
	sub.ftz.f32 	%r106, %r180, %r101;
	sub.ftz.f32 	%r107, %r181, %r104;
	sub.ftz.f32 	%r108, %r182, %r105;
	mul.ftz.f32 	%r109, %r107, %r107;
	fma.rn.ftz.f32 	%r110, %r106, %r106, %r109;
	fma.rn.ftz.f32 	%r30, %r108, %r108, %r110;
	setp.gt.ftz.f32 	%p10, %r30, 0f41C80000;
	@%p10 bra 	$L__BB1_17;
	sqrt.approx.ftz.f32 	%r31, %r30;
	ld.shared.b32 	%r111, [%r28];
	min.s32 	%r112, %r111, 6;
	mul.wide.s32 	%rd24, %r112, 4;
	mov.b64 	%rd25, VDW_RADII;
	add.s64 	%rd26, %rd25, %rd24;
	ld.const.b32 	%r113, [%rd26];
	add.ftz.f32 	%r32, %r184, %r113;
	mul.ftz.f32 	%r114, %r18, %r32;
	setp.geu.ftz.f32 	%p11, %r31, %r114;
	@%p11 bra 	$L__BB1_17;
	atom.global.add.u32 	%r33, [%rd2], 1;
	setp.ge.s32 	%p12, %r33, %r53;
	@%p12 bra 	$L__BB1_17;
	mul.wide.s32 	%rd27, %r33, 16;
	add.s64 	%rd28, %rd1, %rd27;
	sub.ftz.f32 	%r115, %r32, %r31;
	div.approx.ftz.f32 	%r116, %r115, %r32;
	st.global.v4.b32 	[%rd28], {%r2, %r25, %r31, %r116};
$L__BB1_17:
	add.s32 	%r34, %r187, 1;
	add.s32 	%r35, %r25, 1;
	setp.ge.s32 	%p13, %r2, %r35;
	@%p13 bra 	$L__BB1_25;
	ld.shared.b32 	%r36, [%r26+4];
	setp.eq.s32 	%p14, %r183, %r36;
	@%p14 bra 	$L__BB1_25;
	mul.hi.s32 	%r117, %r36, 1759218605;
	shr.u32 	%r118, %r117, 31;
	shr.s32 	%r119, %r117, 12;
	add.s32 	%r120, %r119, %r118;
	setp.ne.s32 	%p15, %r16, %r120;
	@%p15 bra 	$L__BB1_21;
	mul.hi.s32 	%r121, %r36, 1759218605;
	shr.u32 	%r122, %r121, 31;
	shr.s32 	%r123, %r121, 12;
	add.s32 	%r124, %r123, %r122;
	mul.lo.s32 	%r125, %r124, 10000;
	sub.s32 	%r126, %r125, %r36;
	add.s32 	%r127, %r17, %r126;
	abs.s32 	%r128, %r127;
	setp.lt.u32 	%p16, %r128, 2;
	@%p16 bra 	$L__BB1_25;
$L__BB1_21:
	ld.shared.b32 	%r129, [%r27+12];
	mov.b32 	%r130, _ZZ14detect_clashesE6sh_pos;
	mad.lo.s32 	%r131, %r34, 12, %r130;
	ld.shared.b32 	%r132, [%r131+4];
	ld.shared.b32 	%r133, [%r131+8];
	sub.ftz.f32 	%r134, %r180, %r129;
	sub.ftz.f32 	%r135, %r181, %r132;
	sub.ftz.f32 	%r136, %r182, %r133;
	mul.ftz.f32 	%r137, %r135, %r135;
	fma.rn.ftz.f32 	%r138, %r134, %r134, %r137;
	fma.rn.ftz.f32 	%r37, %r136, %r136, %r138;
	setp.gt.ftz.f32 	%p17, %r37, 0f41C80000;
	@%p17 bra 	$L__BB1_25;
	sqrt.approx.ftz.f32 	%r38, %r37;
	ld.shared.b32 	%r139, [%r28+4];
	min.s32 	%r140, %r139, 6;
	mul.wide.s32 	%rd29, %r140, 4;
	mov.b64 	%rd30, VDW_RADII;
	add.s64 	%rd31, %rd30, %rd29;
	ld.const.b32 	%r141, [%rd31];
	add.ftz.f32 	%r39, %r184, %r141;
	mul.ftz.f32 	%r142, %r18, %r39;
	setp.geu.ftz.f32 	%p18, %r38, %r142;
	@%p18 bra 	$L__BB1_25;
	atom.global.add.u32 	%r40, [%rd2], 1;
	setp.ge.s32 	%p19, %r40, %r53;
	@%p19 bra 	$L__BB1_25;
	mul.wide.s32 	%rd32, %r40, 16;
	add.s64 	%rd33, %rd1, %rd32;
	sub.ftz.f32 	%r143, %r39, %r38;
	div.approx.ftz.f32 	%r144, %r143, %r39;
	st.global.v4.b32 	[%rd33], {%r2, %r35, %r38, %r144};
$L__BB1_25:
	add.s32 	%r187, %r34, 1;
	and.b32 	%r188, %r21, 510;
	setp.ne.s32 	%p20, %r187, %r188;
	@%p20 bra 	$L__BB1_9;
$L__BB1_26:
	and.b32 	%r145, %r21, 1;
	setp.ne.b32 	%p21, %r145, 0;
	not.pred 	%p22, %p21;
	@%p22 bra 	$L__BB1_35;
	add.s32 	%r44, %r188, %r22;
	setp.ge.s32 	%p23, %r2, %r44;
	@%p23 bra 	$L__BB1_35;
	shl.b32 	%r146, %r188, 2;
	mov.b32 	%r147, _ZZ14detect_clashesE6sh_res;
	add.s32 	%r148, %r147, %r146;
	ld.shared.b32 	%r45, [%r148];
	setp.eq.s32 	%p24, %r183, %r45;
	@%p24 bra 	$L__BB1_35;
	mul.hi.s32 	%r149, %r45, 1759218605;
	shr.u32 	%r150, %r149, 31;
	shr.s32 	%r151, %r149, 12;
	add.s32 	%r152, %r151, %r150;
	setp.ne.s32 	%p25, %r16, %r152;
	@%p25 bra 	$L__BB1_31;
	mul.hi.s32 	%r153, %r45, 1759218605;
	shr.u32 	%r154, %r153, 31;
	shr.s32 	%r155, %r153, 12;
	add.s32 	%r156, %r155, %r154;
	mul.lo.s32 	%r157, %r156, 10000;
	sub.s32 	%r158, %r157, %r45;
	add.s32 	%r159, %r17, %r158;
	abs.s32 	%r160, %r159;
	setp.lt.u32 	%p26, %r160, 2;
	@%p26 bra 	$L__BB1_35;
$L__BB1_31:
	mov.b32 	%r161, _ZZ14detect_clashesE6sh_pos;
	mad.lo.s32 	%r162, %r188, 12, %r161;
	ld.shared.b32 	%r163, [%r162];
	ld.shared.b32 	%r164, [%r162+4];
	ld.shared.b32 	%r165, [%r162+8];
	sub.ftz.f32 	%r166, %r180, %r163;
	sub.ftz.f32 	%r167, %r181, %r164;
	sub.ftz.f32 	%r168, %r182, %r165;
	mul.ftz.f32 	%r169, %r167, %r167;
	fma.rn.ftz.f32 	%r170, %r166, %r166, %r169;
	fma.rn.ftz.f32 	%r46, %r168, %r168, %r170;
	setp.gt.ftz.f32 	%p27, %r46, 0f41C80000;
	@%p27 bra 	$L__BB1_35;
	sqrt.approx.ftz.f32 	%r47, %r46;
	shl.b32 	%r171, %r188, 2;
	mov.b32 	%r172, _ZZ14detect_clashesE7sh_elem;
	add.s32 	%r173, %r172, %r171;
	ld.shared.b32 	%r174, [%r173];
	min.s32 	%r175, %r174, 6;
	mul.wide.s32 	%rd34, %r175, 4;
	mov.b64 	%rd35, VDW_RADII;
	add.s64 	%rd36, %rd35, %rd34;
	ld.const.b32 	%r176, [%rd36];
	add.ftz.f32 	%r48, %r184, %r176;
	mul.ftz.f32 	%r177, %r18, %r48;
	setp.geu.ftz.f32 	%p28, %r47, %r177;
	@%p28 bra 	$L__BB1_35;
	atom.global.add.u32 	%r49, [%rd2], 1;
	setp.ge.s32 	%p29, %r49, %r53;
	@%p29 bra 	$L__BB1_35;
	mul.wide.s32 	%rd37, %r49, 16;
	add.s64 	%rd38, %rd1, %rd37;
	sub.ftz.f32 	%r178, %r48, %r47;
	div.approx.ftz.f32 	%r179, %r178, %r48;
	st.global.v4.b32 	[%rd38], {%r2, %r44, %r47, %r179};
$L__BB1_35:
	bar.sync 	0;
	add.s32 	%r186, %r186, 1;
	add.s32 	%r185, %r185, -256;
	setp.ne.s32 	%p30, %r186, %r13;
	@%p30 bra 	$L__BB1_4;
$L__BB1_36:
	ret;

}
	// .globl	compute_clash_stats
.visible .entry compute_clash_stats(
	.param .u64 .ptr .align 1 compute_clash_stats_param_0,
	.param .u32 compute_clash_stats_param_1,
	.param .u32 compute_clash_stats_param_2,
	.param .u64 .ptr .align 1 compute_clash_stats_param_3
)
{
	.reg .pred 	%p<28>;
	.reg .b32 	%r<84>;
	.reg .b64 	%rd<7>;
	// demoted variable
	.shared .align 4 .b8 _ZZ19compute_clash_statsE15sh_severe_count[128];
	// demoted variable
	.shared .align 4 .b8 _ZZ19compute_clash_statsE14sh_max_overlap[128];
	ld.param.b64 	%rd2, [compute_clash_stats_param_0];
	ld.param.b32 	%r18, [compute_clash_stats_param_1];
	ld.param.b32 	%r19, [compute_clash_stats_param_2];
	ld.param.b64 	%rd3, [compute_clash_stats_param_3];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	and.b32 	%r5, %r3, 31;
	setp.ge.s32 	%p1, %r4, %r18;
	mov.b32 	%r81, 0f00000000;
	mov.b32 	%r80, 0;
	@%p1 bra 	$L__BB2_2;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r4, 16;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.b32 	%r81, [%rd6+12];
	setp.gt.ftz.f32 	%p2, %r81, 0f3F000000;
	selp.b32 	%r80, 1, 0, %p2;
$L__BB2_2:
	shfl.sync.bfly.b32 	%r22|%p3, %r80, 16, 31, -1;
	add.s32 	%r23, %r22, %r80;
	shfl.sync.bfly.b32 	%r24|%p4, %r23, 8, 31, -1;
	add.s32 	%r25, %r24, %r23;
	shfl.sync.bfly.b32 	%r26|%p5, %r25, 4, 31, -1;
	add.s32 	%r27, %r26, %r25;
	shfl.sync.bfly.b32 	%r28|%p6, %r27, 2, 31, -1;
	add.s32 	%r29, %r28, %r27;
	shfl.sync.bfly.b32 	%r30|%p7, %r29, 1, 31, -1;
	add.s32 	%r10, %r30, %r29;
	shfl.sync.bfly.b32 	%r31|%p8, %r81, 16, 31, -1;
	max.ftz.f32 	%r32, %r81, %r31;
	shfl.sync.bfly.b32 	%r33|%p9, %r32, 8, 31, -1;
	max.ftz.f32 	%r34, %r32, %r33;
	shfl.sync.bfly.b32 	%r35|%p10, %r34, 4, 31, -1;
	max.ftz.f32 	%r36, %r34, %r35;
	shfl.sync.bfly.b32 	%r37|%p11, %r36, 2, 31, -1;
	max.ftz.f32 	%r38, %r36, %r37;
	shfl.sync.bfly.b32 	%r39|%p12, %r38, 1, 31, -1;
	max.ftz.f32 	%r11, %r38, %r39;
	setp.ne.s32 	%p13, %r5, 0;
	@%p13 bra 	$L__BB2_4;
	shr.u32 	%r40, %r3, 3;
	and.b32 	%r41, %r40, 124;
	mov.b32 	%r42, _ZZ19compute_clash_statsE15sh_severe_count;
	add.s32 	%r43, %r42, %r41;
	st.shared.b32 	[%r43], %r10;
	mov.b32 	%r44, _ZZ19compute_clash_statsE14sh_max_overlap;
	add.s32 	%r45, %r44, %r41;
	st.shared.b32 	[%r45], %r11;
$L__BB2_4:
	bar.sync 	0;
	setp.gt.u32 	%p14, %r3, 31;
	@%p14 bra 	$L__BB2_9;
	add.s32 	%r48, %r2, 31;
	shr.u32 	%r49, %r48, 5;
	setp.ge.u32 	%p15, %r5, %r49;
	mov.b32 	%r83, 0f00000000;
	mov.b32 	%r82, 0;
	@%p15 bra 	$L__BB2_7;
	shl.b32 	%r50, %r5, 2;
	mov.b32 	%r51, _ZZ19compute_clash_statsE15sh_severe_count;
	add.s32 	%r52, %r51, %r50;
	ld.shared.b32 	%r82, [%r52];
	mov.b32 	%r53, _ZZ19compute_clash_statsE14sh_max_overlap;
	add.s32 	%r54, %r53, %r50;
	ld.shared.b32 	%r83, [%r54];
$L__BB2_7:
	setp.ne.s32 	%p16, %r5, 0;
	shfl.sync.bfly.b32 	%r55|%p17, %r82, 16, 31, -1;
	add.s32 	%r56, %r55, %r82;
	shfl.sync.bfly.b32 	%r57|%p18, %r56, 8, 31, -1;
	add.s32 	%r58, %r57, %r56;
	shfl.sync.bfly.b32 	%r59|%p19, %r58, 4, 31, -1;
	add.s32 	%r60, %r59, %r58;
	shfl.sync.bfly.b32 	%r61|%p20, %r60, 2, 31, -1;
	add.s32 	%r62, %r61, %r60;
	shfl.sync.bfly.b32 	%r63|%p21, %r62, 1, 31, -1;
	add.s32 	%r16, %r63, %r62;
	shfl.sync.bfly.b32 	%r64|%p22, %r83, 16, 31, -1;
	max.ftz.f32 	%r65, %r83, %r64;
	shfl.sync.bfly.b32 	%r66|%p23, %r65, 8, 31, -1;
	max.ftz.f32 	%r67, %r65, %r66;
	shfl.sync.bfly.b32 	%r68|%p24, %r67, 4, 31, -1;
	max.ftz.f32 	%r69, %r67, %r68;
	shfl.sync.bfly.b32 	%r70|%p25, %r69, 2, 31, -1;
	max.ftz.f32 	%r71, %r69, %r70;
	shfl.sync.bfly.b32 	%r72|%p26, %r71, 1, 31, -1;
	max.ftz.f32 	%r17, %r71, %r72;
	@%p16 bra 	$L__BB2_9;
	atom.global.add.u32 	%r73, [%rd1+4], %r16;
	atom.global.max.s32 	%r74, [%rd1+8], %r17;
$L__BB2_9:
	or.b32 	%r75, %r3, %r1;
	setp.ne.s32 	%p27, %r75, 0;
	@%p27 bra 	$L__BB2_11;
	st.global.b32 	[%rd1], %r18;
	cvt.rn.f32.s32 	%r76, %r18;
	cvt.rn.f32.s32 	%r77, %r19;
	div.approx.ftz.f32 	%r78, %r76, %r77;
	mul.ftz.f32 	%r79, %r78, 0f447A0000;
	st.global.b32 	[%rd1+12], %r79;
$L__BB2_11:
	ret;

}
	// .globl	clash_detection_simple
.visible .entry clash_detection_simple(
	.param .u64 .ptr .align 1 clash_detection_simple_param_0,
	.param .u64 .ptr .align 1 clash_detection_simple_param_1,
	.param .u64 .ptr .align 1 clash_detection_simple_param_2,
	.param .u64 .ptr .align 1 clash_detection_simple_param_3,
	.param .u64 .ptr .align 1 clash_detection_simple_param_4,
	.param .u64 .ptr .align 1 clash_detection_simple_param_5,
	.param .u32 clash_detection_simple_param_6,
	.param .f32 clash_detection_simple_param_7
)
{
	.reg .pred 	%p<30>;
	.reg .b32 	%r<205>;
	.reg .b64 	%rd<46>;

	ld.param.b64 	%rd9, [clash_detection_simple_param_0];
	ld.param.b64 	%rd10, [clash_detection_simple_param_1];
	ld.param.b64 	%rd11, [clash_detection_simple_param_2];
	ld.param.b32 	%r67, [clash_detection_simple_param_6];
	ld.param.b32 	%r68, [clash_detection_simple_param_7];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd2, %rd10;
	cvta.to.global.u64 	%rd3, %rd9;
	mov.u32 	%r69, %ctaid.x;
	mov.u32 	%r70, %ntid.x;
	mul.lo.s32 	%r1, %r69, %r70;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r182, %r1, %r2;
	setp.ge.s32 	%p1, %r182, %r67;
	@%p1 bra 	$L__BB3_30;
	mul.lo.s32 	%r72, %r182, 3;
	mul.wide.s32 	%rd12, %r72, 4;
	add.s64 	%rd13, %rd3, %rd12;
	ld.global.nc.b32 	%r4, [%rd13];
	ld.global.nc.b32 	%r5, [%rd13+4];
	ld.global.nc.b32 	%r6, [%rd13+8];
	mul.wide.s32 	%rd14, %r182, 4;
	add.s64 	%rd15, %rd2, %rd14;
	ld.global.nc.b32 	%r73, [%rd15];
	add.s64 	%rd16, %rd1, %rd14;
	ld.global.nc.b32 	%r7, [%rd16];
	min.s32 	%r74, %r73, 6;
	mul.wide.s32 	%rd17, %r74, 4;
	mov.b64 	%rd18, VDW_RADII;
	add.s64 	%rd19, %rd18, %rd17;
	ld.const.b32 	%r8, [%rd19];
	add.s32 	%r195, %r182, 1;
	setp.ge.s32 	%p2, %r195, %r67;
	mov.b32 	%r199, 0;
	mov.b32 	%r200, %r199;
	mov.b32 	%r201, %r199;
	@%p2 bra 	$L__BB3_25;
	mul.hi.s32 	%r79, %r7, 1759218605;
	shr.u32 	%r80, %r79, 31;
	shr.s32 	%r81, %r79, 12;
	add.s32 	%r10, %r81, %r80;
	mul.lo.s32 	%r82, %r10, 10000;
	sub.s32 	%r11, %r7, %r82;
	mov.b32 	%r83, 0f3F800000;
	sub.ftz.f32 	%r12, %r83, %r68;
	not.b32 	%r84, %r1;
	add.s32 	%r85, %r67, %r84;
	sub.s32 	%r13, %r85, %r2;
	add.s32 	%r86, %r67, -2;
	setp.eq.s32 	%p3, %r86, %r182;
	mov.b32 	%r200, 0;
	mov.b32 	%r201, 0f00000000;
	mov.b32 	%r199, %r200;
	@%p3 bra 	$L__BB3_18;
	mul.lo.s32 	%r89, %r2, 3;
	mad.lo.s32 	%r181, %r1, 3, %r89;
	and.b32 	%r90, %r13, -2;
	neg.s32 	%r180, %r90;
	mov.b32 	%r200, 0;
	mov.b32 	%r201, 0f00000000;
$L__BB3_4:
	add.s32 	%r91, %r182, 1;
	mul.wide.s32 	%rd20, %r91, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.global.nc.b32 	%r22, [%rd4];
	setp.eq.s32 	%p4, %r7, %r22;
	add.s64 	%rd5, %rd2, %rd20;
	@%p4 bra 	$L__BB3_10;
	mul.hi.s32 	%r92, %r22, 1759218605;
	shr.u32 	%r93, %r92, 31;
	shr.s32 	%r94, %r92, 12;
	add.s32 	%r95, %r94, %r93;
	setp.ne.s32 	%p5, %r10, %r95;
	@%p5 bra 	$L__BB3_7;
	mul.lo.s32 	%r100, %r95, 10000;
	sub.s32 	%r101, %r100, %r22;
	add.s32 	%r102, %r11, %r101;
	abs.s32 	%r103, %r102;
	setp.lt.u32 	%p6, %r103, 2;
	@%p6 bra 	$L__BB3_10;
$L__BB3_7:
	add.s32 	%r104, %r181, 3;
	mul.wide.s32 	%rd21, %r104, 4;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.b32 	%r105, [%rd22];
	ld.global.nc.b32 	%r106, [%rd22+4];
	ld.global.nc.b32 	%r107, [%rd22+8];
	sub.ftz.f32 	%r108, %r4, %r105;
	sub.ftz.f32 	%r109, %r5, %r106;
	sub.ftz.f32 	%r110, %r6, %r107;
	mul.ftz.f32 	%r111, %r109, %r109;
	fma.rn.ftz.f32 	%r112, %r108, %r108, %r111;
	fma.rn.ftz.f32 	%r23, %r110, %r110, %r112;
	setp.gt.ftz.f32 	%p7, %r23, 0f41C80000;
	@%p7 bra 	$L__BB3_10;
	sqrt.approx.ftz.f32 	%r24, %r23;
	ld.global.nc.b32 	%r113, [%rd5];
	min.s32 	%r114, %r113, 6;
	mul.wide.s32 	%rd23, %r114, 4;
	mov.b64 	%rd24, VDW_RADII;
	add.s64 	%rd25, %rd24, %rd23;
	ld.const.b32 	%r115, [%rd25];
	add.ftz.f32 	%r25, %r8, %r115;
	mul.ftz.f32 	%r116, %r12, %r25;
	setp.geu.ftz.f32 	%p8, %r24, %r116;
	@%p8 bra 	$L__BB3_10;
	sub.ftz.f32 	%r117, %r25, %r24;
	div.approx.ftz.f32 	%r118, %r117, %r25;
	add.s32 	%r199, %r199, 1;
	setp.gt.ftz.f32 	%p9, %r118, 0f3F000000;
	selp.b32 	%r119, 1, 0, %p9;
	add.s32 	%r200, %r200, %r119;
	setp.gt.ftz.f32 	%p10, %r118, %r201;
	selp.f32 	%r201, %r118, %r201, %p10;
$L__BB3_10:
	ld.global.nc.b32 	%r32, [%rd4+4];
	setp.eq.s32 	%p11, %r7, %r32;
	@%p11 bra 	$L__BB3_16;
	mul.hi.s32 	%r120, %r32, 1759218605;
	shr.u32 	%r121, %r120, 31;
	shr.s32 	%r122, %r120, 12;
	add.s32 	%r123, %r122, %r121;
	setp.ne.s32 	%p12, %r10, %r123;
	@%p12 bra 	$L__BB3_13;
	mul.lo.s32 	%r128, %r123, 10000;
	sub.s32 	%r129, %r128, %r32;
	add.s32 	%r130, %r11, %r129;
	abs.s32 	%r131, %r130;
	setp.lt.u32 	%p13, %r131, 2;
	@%p13 bra 	$L__BB3_16;
$L__BB3_13:
	add.s32 	%r132, %r181, 6;
	mul.wide.s32 	%rd26, %r132, 4;
	add.s64 	%rd27, %rd3, %rd26;
	ld.global.nc.b32 	%r133, [%rd27];
	ld.global.nc.b32 	%r134, [%rd27+4];
	ld.global.nc.b32 	%r135, [%rd27+8];
	sub.ftz.f32 	%r136, %r4, %r133;
	sub.ftz.f32 	%r137, %r5, %r134;
	sub.ftz.f32 	%r138, %r6, %r135;
	mul.ftz.f32 	%r139, %r137, %r137;
	fma.rn.ftz.f32 	%r140, %r136, %r136, %r139;
	fma.rn.ftz.f32 	%r33, %r138, %r138, %r140;
	setp.gt.ftz.f32 	%p14, %r33, 0f41C80000;
	@%p14 bra 	$L__BB3_16;
	sqrt.approx.ftz.f32 	%r34, %r33;
	ld.global.nc.b32 	%r141, [%rd5+4];
	min.s32 	%r142, %r141, 6;
	mul.wide.s32 	%rd28, %r142, 4;
	mov.b64 	%rd29, VDW_RADII;
	add.s64 	%rd30, %rd29, %rd28;
	ld.const.b32 	%r143, [%rd30];
	add.ftz.f32 	%r35, %r8, %r143;
	mul.ftz.f32 	%r144, %r12, %r35;
	setp.geu.ftz.f32 	%p15, %r34, %r144;
	@%p15 bra 	$L__BB3_16;
	sub.ftz.f32 	%r145, %r35, %r34;
	div.approx.ftz.f32 	%r146, %r145, %r35;
	add.s32 	%r199, %r199, 1;
	setp.gt.ftz.f32 	%p16, %r146, 0f3F000000;
	selp.b32 	%r147, 1, 0, %p16;
	add.s32 	%r200, %r200, %r147;
	setp.gt.ftz.f32 	%p17, %r146, %r201;
	selp.f32 	%r201, %r146, %r201, %p17;
$L__BB3_16:
	add.s32 	%r182, %r182, 2;
	add.s32 	%r181, %r181, 6;
	add.s32 	%r180, %r180, 2;
	setp.ne.s32 	%p18, %r180, 0;
	@%p18 bra 	$L__BB3_4;
	add.s32 	%r195, %r182, 1;
$L__BB3_18:
	and.b32 	%r148, %r13, 1;
	setp.ne.b32 	%p19, %r148, 0;
	not.pred 	%p20, %p19;
	@%p20 bra 	$L__BB3_25;
	mul.wide.s32 	%rd31, %r195, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.b32 	%r53, [%rd32];
	setp.eq.s32 	%p21, %r7, %r53;
	@%p21 bra 	$L__BB3_25;
	mul.hi.s32 	%r149, %r53, 1759218605;
	shr.u32 	%r150, %r149, 31;
	shr.s32 	%r151, %r149, 12;
	add.s32 	%r152, %r151, %r150;
	setp.ne.s32 	%p22, %r10, %r152;
	@%p22 bra 	$L__BB3_22;
	mul.lo.s32 	%r157, %r152, 10000;
	sub.s32 	%r158, %r157, %r53;
	add.s32 	%r159, %r11, %r158;
	abs.s32 	%r160, %r159;
	setp.lt.u32 	%p23, %r160, 2;
	@%p23 bra 	$L__BB3_25;
$L__BB3_22:
	mul.lo.s32 	%r161, %r195, 3;
	mul.wide.s32 	%rd33, %r161, 4;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.nc.b32 	%r162, [%rd34];
	ld.global.nc.b32 	%r163, [%rd34+4];
	ld.global.nc.b32 	%r164, [%rd34+8];
	sub.ftz.f32 	%r165, %r4, %r162;
	sub.ftz.f32 	%r166, %r5, %r163;
	sub.ftz.f32 	%r167, %r6, %r164;
	mul.ftz.f32 	%r168, %r166, %r166;
	fma.rn.ftz.f32 	%r169, %r165, %r165, %r168;
	fma.rn.ftz.f32 	%r54, %r167, %r167, %r169;
	setp.gt.ftz.f32 	%p24, %r54, 0f41C80000;
	@%p24 bra 	$L__BB3_25;
	sqrt.approx.ftz.f32 	%r55, %r54;
	add.s64 	%rd36, %rd2, %rd31;
	ld.global.nc.b32 	%r170, [%rd36];
	min.s32 	%r171, %r170, 6;
	mul.wide.s32 	%rd37, %r171, 4;
	mov.b64 	%rd38, VDW_RADII;
	add.s64 	%rd39, %rd38, %rd37;
	ld.const.b32 	%r172, [%rd39];
	add.ftz.f32 	%r56, %r8, %r172;
	mul.ftz.f32 	%r173, %r12, %r56;
	setp.geu.ftz.f32 	%p25, %r55, %r173;
	@%p25 bra 	$L__BB3_25;
	sub.ftz.f32 	%r174, %r56, %r55;
	div.approx.ftz.f32 	%r175, %r174, %r56;
	add.s32 	%r199, %r199, 1;
	setp.gt.ftz.f32 	%p26, %r175, 0f3F000000;
	selp.b32 	%r176, 1, 0, %p26;
	add.s32 	%r200, %r200, %r176;
	setp.gt.ftz.f32 	%p27, %r175, %r201;
	selp.f32 	%r201, %r175, %r201, %p27;
$L__BB3_25:
	setp.lt.s32 	%p28, %r199, 1;
	@%p28 bra 	$L__BB3_27;
	ld.param.b64 	%rd43, [clash_detection_simple_param_3];
	cvta.to.global.u64 	%rd40, %rd43;
	atom.global.add.u32 	%r177, [%rd40], %r199;
$L__BB3_27:
	setp.lt.s32 	%p29, %r200, 1;
	@%p29 bra 	$L__BB3_29;
	ld.param.b64 	%rd44, [clash_detection_simple_param_4];
	cvta.to.global.u64 	%rd41, %rd44;
	atom.global.add.u32 	%r178, [%rd41], %r200;
$L__BB3_29:
	ld.param.b64 	%rd45, [clash_detection_simple_param_5];
	cvta.to.global.u64 	%rd42, %rd45;
	atom.global.max.s32 	%r179, [%rd42], %r201;
$L__BB3_30:
	ret;

}
