#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x125faae30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x125f9afb0 .scope module, "tb_e2e_inference" "tb_e2e_inference" 3 15;
 .timescale -9 -12;
P_0x125f108e0 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x125f10920 .param/l "OP_HALT" 1 3 70, C4<11111111>;
P_0x125f10960 .param/l "OP_SYNC" 1 3 69, C4<00000100>;
P_0x125f109a0 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x125f109e0 .param/l "OP_VECTOR" 1 3 68, C4<00000010>;
P_0x125f10a20 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x125f10a60 .param/l "SYNC_MXU" 1 3 75, C4<00000001>;
P_0x125f10aa0 .param/l "SYNC_VPU" 1 3 76, C4<00000010>;
P_0x125f10ae0 .param/l "VOP_ADD" 1 3 71, C4<00000001>;
P_0x125f10b20 .param/l "VOP_LOAD" 1 3 73, C4<00110000>;
P_0x125f10b60 .param/l "VOP_RELU" 1 3 72, C4<00010000>;
P_0x125f10ba0 .param/l "VOP_STORE" 1 3 74, C4<00110001>;
v0x600003166c70_0 .var/s "actual", 31 0;
v0x600003166d00_0 .net "axi_araddr", 39 0, L_0x60000283ddc0;  1 drivers
v0x600003166d90_0 .net "axi_arlen", 7 0, L_0x60000283de30;  1 drivers
v0x600003166e20_0 .var "axi_arready", 0 0;
v0x600003166eb0_0 .net "axi_arvalid", 0 0, L_0x60000283df10;  1 drivers
v0x600003166f40_0 .net "axi_awaddr", 39 0, L_0x60000283db20;  1 drivers
v0x600003166fd0_0 .net "axi_awlen", 7 0, L_0x60000283db90;  1 drivers
v0x600003167060_0 .var "axi_awready", 0 0;
v0x6000031670f0_0 .net "axi_awvalid", 0 0, L_0x60000283dc00;  1 drivers
L_0x11808a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003167180_0 .net "axi_bready", 0 0, L_0x11808a968;  1 drivers
v0x600003167210_0 .var "axi_bresp", 1 0;
v0x6000031672a0_0 .var "axi_bvalid", 0 0;
v0x600003167330_0 .var "axi_rdata", 255 0;
v0x6000031673c0_0 .var "axi_rlast", 0 0;
v0x600003167450_0 .net "axi_rready", 0 0, L_0x60000283df80;  1 drivers
v0x6000031674e0_0 .var "axi_rvalid", 0 0;
v0x600003167570_0 .net "axi_wdata", 255 0, L_0x60000283dc70;  1 drivers
v0x600003167600_0 .net "axi_wlast", 0 0, L_0x60000283dce0;  1 drivers
v0x600003167690_0 .var "axi_wready", 0 0;
v0x600003167720_0 .net "axi_wvalid", 0 0, L_0x60000283dd50;  1 drivers
v0x6000031677b0_0 .var "clk", 0 0;
v0x600003167840_0 .var/i "errors", 31 0;
v0x6000031678d0_0 .var/s "expected", 31 0;
v0x600003167960_0 .var "global_sync_in", 0 0;
v0x6000031679f0_0 .var/i "i", 31 0;
v0x600003167a80_0 .var "noc_rx_addr", 19 0;
v0x600003167b10_0 .var "noc_rx_data", 255 0;
v0x600003167ba0_0 .var "noc_rx_is_instr", 0 0;
v0x600003167c30_0 .net "noc_rx_ready", 0 0, L_0x60000322ee40;  1 drivers
v0x600003167cc0_0 .var "noc_rx_valid", 0 0;
L_0x11808a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003167d50_0 .net "noc_tx_addr", 19 0, L_0x11808a9f8;  1 drivers
L_0x11808a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003167de0_0 .net "noc_tx_data", 255 0, L_0x11808a9b0;  1 drivers
v0x600003167e70_0 .var "noc_tx_ready", 0 0;
L_0x11808aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003167f00_0 .net "noc_tx_valid", 0 0, L_0x11808aa40;  1 drivers
v0x600003168000_0 .var "ones_row", 255 0;
v0x600003168090_0 .var "rst_n", 0 0;
v0x600003168120_0 .var "sync_grant", 0 0;
v0x6000031681b0_0 .net "sync_request", 0 0, L_0x600002839ce0;  1 drivers
v0x600003168240_0 .net "tpc_busy", 0 0, L_0x600002839ea0;  1 drivers
v0x6000031682d0_0 .net "tpc_done", 0 0, L_0x600002839d50;  1 drivers
v0x600003168360_0 .net "tpc_error", 0 0, L_0x600002839c70;  1 drivers
v0x6000031683f0_0 .var "tpc_start", 0 0;
v0x600003168480_0 .var "tpc_start_pc", 19 0;
E_0x60000167f8c0 .event negedge, v0x600003100090_0;
S_0x125fa91f0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x125f9afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x126810000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x126810040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x126810080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1268100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x126810100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x126810140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x126810180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1268101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x126810200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x126810240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x126810280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1268102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x126810300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x126810340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x126810380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1268103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x126810400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000283ac30 .functor BUFZ 1, v0x6000031643f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000283d420 .functor OR 1, L_0x60000322bca0, L_0x60000322be80, C4<0>, C4<0>;
L_0x60000283d490 .functor AND 1, L_0x60000283d3b0, L_0x60000283d420, C4<1>, C4<1>;
L_0x60000283d500 .functor BUFZ 1, v0x600003165440_0, C4<0>, C4<0>, C4<0>;
L_0x60000283d570 .functor BUFZ 1, v0x600003164f30_0, C4<0>, C4<0>, C4<0>;
L_0x60000283e140 .functor AND 1, v0x600003167cc0_0, L_0x60000322ee40, C4<1>, C4<1>;
L_0x60000283e1b0 .functor AND 1, L_0x60000283e140, L_0x60000322eee0, C4<1>, C4<1>;
v0x600003162370_0 .net *"_ivl_24", 19 0, L_0x60000322b5c0;  1 drivers
L_0x11808a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003162400_0 .net *"_ivl_27", 3 0, L_0x11808a530;  1 drivers
v0x600003162490_0 .net *"_ivl_28", 19 0, L_0x60000322b660;  1 drivers
L_0x11808a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003162520_0 .net *"_ivl_31", 14 0, L_0x11808a578;  1 drivers
L_0x11808a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031625b0_0 .net/2u *"_ivl_34", 2 0, L_0x11808a5c0;  1 drivers
v0x600003162640_0 .net *"_ivl_38", 19 0, L_0x60000322b840;  1 drivers
L_0x11808a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031626d0_0 .net *"_ivl_41", 3 0, L_0x11808a608;  1 drivers
v0x600003162760_0 .net *"_ivl_42", 19 0, L_0x60000322b8e0;  1 drivers
L_0x11808a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031627f0_0 .net *"_ivl_45", 3 0, L_0x11808a650;  1 drivers
L_0x11808a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003162880_0 .net/2u *"_ivl_48", 2 0, L_0x11808a698;  1 drivers
v0x600003162910_0 .net *"_ivl_52", 19 0, L_0x60000322bac0;  1 drivers
L_0x11808a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031629a0_0 .net *"_ivl_55", 3 0, L_0x11808a6e0;  1 drivers
v0x600003162a30_0 .net *"_ivl_56", 19 0, L_0x60000322bb60;  1 drivers
L_0x11808a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003162ac0_0 .net *"_ivl_59", 3 0, L_0x11808a728;  1 drivers
L_0x11808a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003162b50_0 .net *"_ivl_63", 127 0, L_0x11808a770;  1 drivers
v0x600003162be0_0 .net *"_ivl_65", 127 0, L_0x60000322bd40;  1 drivers
L_0x11808a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003162c70_0 .net/2u *"_ivl_68", 2 0, L_0x11808a7b8;  1 drivers
v0x600003162d00_0 .net *"_ivl_70", 0 0, L_0x60000322bca0;  1 drivers
L_0x11808a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003162d90_0 .net/2u *"_ivl_72", 2 0, L_0x11808a800;  1 drivers
v0x600003162e20_0 .net *"_ivl_74", 0 0, L_0x60000322be80;  1 drivers
v0x600003162eb0_0 .net *"_ivl_77", 0 0, L_0x60000283d420;  1 drivers
v0x600003162f40_0 .net *"_ivl_87", 0 0, L_0x60000283e140;  1 drivers
v0x600003162fd0_0 .net *"_ivl_89", 0 0, L_0x60000322eee0;  1 drivers
v0x600003163060_0 .var "act_data_d", 31 0;
v0x6000031630f0_0 .var "act_valid_d", 0 0;
v0x600003163180_0 .var "act_valid_d2", 0 0;
v0x600003163210_0 .net "axi_araddr", 39 0, L_0x60000283ddc0;  alias, 1 drivers
v0x6000031632a0_0 .net "axi_arlen", 7 0, L_0x60000283de30;  alias, 1 drivers
v0x600003163330_0 .net "axi_arready", 0 0, v0x600003166e20_0;  1 drivers
v0x6000031633c0_0 .net "axi_arvalid", 0 0, L_0x60000283df10;  alias, 1 drivers
v0x600003163450_0 .net "axi_awaddr", 39 0, L_0x60000283db20;  alias, 1 drivers
v0x6000031634e0_0 .net "axi_awlen", 7 0, L_0x60000283db90;  alias, 1 drivers
v0x600003163570_0 .net "axi_awready", 0 0, v0x600003167060_0;  1 drivers
v0x600003163600_0 .net "axi_awvalid", 0 0, L_0x60000283dc00;  alias, 1 drivers
v0x600003163690_0 .net "axi_bready", 0 0, L_0x11808a968;  alias, 1 drivers
v0x600003163720_0 .net "axi_bresp", 1 0, v0x600003167210_0;  1 drivers
v0x6000031637b0_0 .net "axi_bvalid", 0 0, v0x6000031672a0_0;  1 drivers
v0x600003163840_0 .net "axi_rdata", 255 0, v0x600003167330_0;  1 drivers
v0x6000031638d0_0 .net "axi_rlast", 0 0, v0x6000031673c0_0;  1 drivers
v0x600003163960_0 .net "axi_rready", 0 0, L_0x60000283df80;  alias, 1 drivers
v0x6000031639f0_0 .net "axi_rvalid", 0 0, v0x6000031674e0_0;  1 drivers
v0x600003163a80_0 .net "axi_wdata", 255 0, L_0x60000283dc70;  alias, 1 drivers
v0x600003163b10_0 .net "axi_wlast", 0 0, L_0x60000283dce0;  alias, 1 drivers
v0x600003163ba0_0 .net "axi_wready", 0 0, v0x600003167690_0;  1 drivers
v0x600003163c30_0 .net "axi_wvalid", 0 0, L_0x60000283dd50;  alias, 1 drivers
v0x600003163cc0_0 .net "clk", 0 0, v0x6000031677b0_0;  1 drivers
v0x600003163d50_0 .net "dma_lcp_done", 0 0, L_0x60000283d8f0;  1 drivers
v0x600003163de0_0 .net "dma_lcp_ready", 0 0, L_0x60000322df40;  1 drivers
v0x600003163e70_0 .net "dma_sram_addr", 19 0, v0x600003100e10_0;  1 drivers
v0x600003163f00_0 .net "dma_sram_rdata", 255 0, L_0x60000283e0d0;  1 drivers
v0x600003164000_0 .net "dma_sram_re", 0 0, L_0x60000283dab0;  1 drivers
v0x600003164090_0 .net "dma_sram_ready", 0 0, L_0x60000322eda0;  1 drivers
v0x600003164120_0 .net "dma_sram_wdata", 255 0, L_0x60000283d9d0;  1 drivers
v0x6000031641b0_0 .net "dma_sram_we", 0 0, L_0x60000283da40;  1 drivers
v0x600003164240_0 .net "global_sync_in", 0 0, v0x600003167960_0;  1 drivers
v0x6000031642d0 .array "instr_mem", 4095 0, 127 0;
v0x600003164360_0 .var "instr_rdata_reg", 127 0;
v0x6000031643f0_0 .var "instr_valid_reg", 0 0;
v0x600003164480_0 .net "lcp_dma_cmd", 127 0, v0x600003102910_0;  1 drivers
v0x600003164510_0 .net "lcp_dma_valid", 0 0, L_0x600002839f80;  1 drivers
v0x6000031645a0_0 .net "lcp_imem_addr", 19 0, L_0x60000283aa00;  1 drivers
v0x600003164630_0 .net "lcp_imem_data", 127 0, v0x600003164360_0;  1 drivers
v0x6000031646c0_0 .net "lcp_imem_re", 0 0, L_0x60000283aa70;  1 drivers
v0x600003164750_0 .net "lcp_imem_valid", 0 0, L_0x60000283ac30;  1 drivers
v0x6000031647e0_0 .net "lcp_mxu_cmd", 127 0, v0x600003103600_0;  1 drivers
v0x600003164870_0 .net "lcp_mxu_valid", 0 0, L_0x60000283a220;  1 drivers
v0x600003164900_0 .net "lcp_vpu_cmd", 127 0, v0x600003104240_0;  1 drivers
v0x600003164990_0 .net "lcp_vpu_valid", 0 0, L_0x60000283a060;  1 drivers
v0x600003164a20_0 .net "mxu_a_addr", 19 0, L_0x60000322b980;  1 drivers
v0x600003164ab0_0 .net "mxu_a_rdata", 255 0, L_0x60000283dff0;  1 drivers
v0x600003164b40_0 .net "mxu_a_re", 0 0, L_0x60000322ba20;  1 drivers
v0x600003164bd0_0 .net "mxu_a_ready", 0 0, L_0x60000322ec60;  1 drivers
v0x600003164c60_0 .net "mxu_cfg_k", 15 0, L_0x600003225900;  1 drivers
v0x600003164cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000032257c0;  1 drivers
v0x600003164d80_0 .net "mxu_cfg_n", 15 0, L_0x600003225860;  1 drivers
v0x600003164e10_0 .var "mxu_col_cnt", 4 0;
v0x600003164ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003164f30_0 .var "mxu_done_reg", 0 0;
v0x600003164fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000032255e0;  1 drivers
v0x600003165050_0 .net "mxu_lcp_done", 0 0, L_0x60000283d570;  1 drivers
v0x6000031650e0_0 .net "mxu_lcp_ready", 0 0, L_0x60000283d500;  1 drivers
v0x600003165170_0 .net "mxu_o_addr", 19 0, L_0x60000322bc00;  1 drivers
v0x600003165200_0 .net "mxu_o_ready", 0 0, L_0x60000322ed00;  1 drivers
v0x600003165290_0 .net "mxu_o_wdata", 255 0, L_0x60000322bde0;  1 drivers
v0x600003165320_0 .net "mxu_o_we", 0 0, L_0x60000283d490;  1 drivers
v0x6000031653b0_0 .var "mxu_out_cnt", 15 0;
v0x600003165440_0 .var "mxu_ready_reg", 0 0;
v0x6000031654d0_0 .net "mxu_src0_addr", 15 0, L_0x600003225680;  1 drivers
v0x600003165560_0 .net "mxu_src1_addr", 15 0, L_0x600003225720;  1 drivers
v0x6000031655f0_0 .var "mxu_start_array", 0 0;
v0x600003165680_0 .var "mxu_start_array_d", 0 0;
v0x600003165710_0 .var "mxu_state", 2 0;
v0x6000031657a0_0 .net "mxu_subop", 7 0, L_0x600003225540;  1 drivers
v0x600003165830_0 .net "mxu_w_addr", 19 0, L_0x60000322b700;  1 drivers
v0x6000031658c0_0 .net "mxu_w_rdata", 255 0, v0x60000311f8d0_0;  1 drivers
v0x600003165950_0 .net "mxu_w_re", 0 0, L_0x60000322b7a0;  1 drivers
v0x6000031659e0_0 .net "mxu_w_ready", 0 0, L_0x60000322eb20;  1 drivers
v0x600003165a70_0 .net "noc_data_write", 0 0, L_0x60000283e1b0;  1 drivers
v0x600003165b00_0 .net "noc_rx_addr", 19 0, v0x600003167a80_0;  1 drivers
v0x600003165b90_0 .net "noc_rx_data", 255 0, v0x600003167b10_0;  1 drivers
v0x600003165c20_0 .net "noc_rx_is_instr", 0 0, v0x600003167ba0_0;  1 drivers
v0x600003165cb0_0 .net "noc_rx_ready", 0 0, L_0x60000322ee40;  alias, 1 drivers
v0x600003165d40_0 .net "noc_rx_valid", 0 0, v0x600003167cc0_0;  1 drivers
v0x600003165dd0_0 .net "noc_tx_addr", 19 0, L_0x11808a9f8;  alias, 1 drivers
v0x600003165e60_0 .net "noc_tx_data", 255 0, L_0x11808a9b0;  alias, 1 drivers
v0x600003165ef0_0 .net "noc_tx_ready", 0 0, v0x600003167e70_0;  1 drivers
v0x600003165f80_0 .net "noc_tx_valid", 0 0, L_0x11808aa40;  alias, 1 drivers
v0x600003166010_0 .net "rst_n", 0 0, v0x600003168090_0;  1 drivers
v0x6000031660a0_0 .net "sync_grant", 0 0, v0x600003168120_0;  1 drivers
v0x600003166130_0 .net "sync_request", 0 0, L_0x600002839ce0;  alias, 1 drivers
v0x6000031661c0_0 .net "systolic_busy", 0 0, L_0x60000283d2d0;  1 drivers
v0x600003166250_0 .net "systolic_done", 0 0, L_0x60000322b0c0;  1 drivers
v0x6000031662e0_0 .net "systolic_result", 127 0, L_0x60000322ac60;  1 drivers
v0x600003166370_0 .net "systolic_result_valid", 0 0, L_0x60000283d3b0;  1 drivers
v0x600003166400_0 .net "tpc_busy", 0 0, L_0x600002839ea0;  alias, 1 drivers
v0x600003166490_0 .net "tpc_done", 0 0, L_0x600002839d50;  alias, 1 drivers
v0x600003166520_0 .net "tpc_error", 0 0, L_0x600002839c70;  alias, 1 drivers
v0x6000031665b0_0 .net "tpc_start", 0 0, v0x6000031683f0_0;  1 drivers
v0x600003166640_0 .net "tpc_start_pc", 19 0, v0x600003168480_0;  1 drivers
v0x6000031666d0_0 .net "vpu_lcp_done", 0 0, L_0x60000283d6c0;  1 drivers
v0x600003166760_0 .net "vpu_lcp_ready", 0 0, L_0x60000322da40;  1 drivers
v0x6000031667f0_0 .net "vpu_sram_addr", 19 0, v0x600003161710_0;  1 drivers
v0x600003166880_0 .net "vpu_sram_rdata", 255 0, L_0x60000283e060;  1 drivers
v0x600003166910_0 .net "vpu_sram_re", 0 0, L_0x60000283d880;  1 drivers
v0x6000031669a0_0 .net "vpu_sram_ready", 0 0, L_0x60000322ebc0;  1 drivers
v0x600003166a30_0 .net "vpu_sram_wdata", 255 0, L_0x60000283d7a0;  1 drivers
v0x600003166ac0_0 .net "vpu_sram_we", 0 0, L_0x60000283d810;  1 drivers
v0x600003166b50_0 .var "weight_load_col_d", 1 0;
v0x600003166be0_0 .var "weight_load_en_d", 0 0;
L_0x600003225540 .part v0x600003103600_0, 112, 8;
L_0x6000032255e0 .part v0x600003103600_0, 96, 16;
L_0x600003225680 .part v0x600003103600_0, 80, 16;
L_0x600003225720 .part v0x600003103600_0, 64, 16;
L_0x6000032257c0 .part v0x600003103600_0, 48, 16;
L_0x600003225860 .part v0x600003103600_0, 32, 16;
L_0x600003225900 .part v0x600003103600_0, 16, 16;
L_0x60000322b520 .part v0x60000311f8d0_0, 0, 32;
L_0x60000322b5c0 .concat [ 16 4 0 0], L_0x600003225720, L_0x11808a530;
L_0x60000322b660 .concat [ 5 15 0 0], v0x600003164e10_0, L_0x11808a578;
L_0x60000322b700 .arith/sum 20, L_0x60000322b5c0, L_0x60000322b660;
L_0x60000322b7a0 .cmp/eq 3, v0x600003165710_0, L_0x11808a5c0;
L_0x60000322b840 .concat [ 16 4 0 0], L_0x600003225680, L_0x11808a608;
L_0x60000322b8e0 .concat [ 16 4 0 0], v0x600003164ea0_0, L_0x11808a650;
L_0x60000322b980 .arith/sum 20, L_0x60000322b840, L_0x60000322b8e0;
L_0x60000322ba20 .cmp/eq 3, v0x600003165710_0, L_0x11808a698;
L_0x60000322bac0 .concat [ 16 4 0 0], L_0x6000032255e0, L_0x11808a6e0;
L_0x60000322bb60 .concat [ 16 4 0 0], v0x6000031653b0_0, L_0x11808a728;
L_0x60000322bc00 .arith/sum 20, L_0x60000322bac0, L_0x60000322bb60;
L_0x60000322bd40 .part L_0x60000322ac60, 0, 128;
L_0x60000322bde0 .concat [ 128 128 0 0], L_0x60000322bd40, L_0x11808a770;
L_0x60000322bca0 .cmp/eq 3, v0x600003165710_0, L_0x11808a7b8;
L_0x60000322be80 .cmp/eq 3, v0x600003165710_0, L_0x11808a800;
L_0x60000322ee40 .reduce/nor L_0x600002839ea0;
L_0x60000322eee0 .reduce/nor v0x600003167ba0_0;
S_0x125f6bf60 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x125fa91f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x126822600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x126822640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x126822680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1268226c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x126822700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x126822740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x126822780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1268227c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x126822800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x126822840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x126822880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1268228c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x126822900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x126822940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x126822980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1268229c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x126822a00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x126822a40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x126822a80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x126822ac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x126822b00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x60000283d8f0 .functor BUFZ 1, v0x600003100510_0, C4<0>, C4<0>, C4<0>;
L_0x60000283d9d0 .functor BUFZ 256, v0x600003101170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000283da40 .functor BUFZ 1, v0x600003101290_0, C4<0>, C4<0>, C4<0>;
L_0x60000283dab0 .functor BUFZ 1, v0x600003100fc0_0, C4<0>, C4<0>, C4<0>;
L_0x60000283db20 .functor BUFZ 40, v0x60000313f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000283db90 .functor BUFZ 8, v0x60000313f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000283dc00 .functor BUFZ 1, v0x60000313f720_0, C4<0>, C4<0>, C4<0>;
L_0x60000283dc70 .functor BUFZ 256, v0x60000313fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000283dce0 .functor BUFZ 1, v0x60000313fde0_0, C4<0>, C4<0>, C4<0>;
L_0x60000283dd50 .functor BUFZ 1, v0x6000031386c0_0, C4<0>, C4<0>, C4<0>;
L_0x60000283ddc0 .functor BUFZ 40, v0x60000313f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000283de30 .functor BUFZ 8, v0x60000313f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000283df10 .functor BUFZ 1, v0x60000313f330_0, C4<0>, C4<0>, C4<0>;
L_0x60000283df80 .functor BUFZ 1, v0x60000313fb10_0, C4<0>, C4<0>, C4<0>;
L_0x11808a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000313ef40_0 .net/2u *"_ivl_14", 3 0, L_0x11808a920;  1 drivers
v0x60000313efd0_0 .net "axi_araddr", 39 0, L_0x60000283ddc0;  alias, 1 drivers
v0x60000313f060_0 .var "axi_araddr_reg", 39 0;
v0x60000313f0f0_0 .net "axi_arlen", 7 0, L_0x60000283de30;  alias, 1 drivers
v0x60000313f180_0 .var "axi_arlen_reg", 7 0;
v0x60000313f210_0 .net "axi_arready", 0 0, v0x600003166e20_0;  alias, 1 drivers
v0x60000313f2a0_0 .net "axi_arvalid", 0 0, L_0x60000283df10;  alias, 1 drivers
v0x60000313f330_0 .var "axi_arvalid_reg", 0 0;
v0x60000313f3c0_0 .net "axi_awaddr", 39 0, L_0x60000283db20;  alias, 1 drivers
v0x60000313f450_0 .var "axi_awaddr_reg", 39 0;
v0x60000313f4e0_0 .net "axi_awlen", 7 0, L_0x60000283db90;  alias, 1 drivers
v0x60000313f570_0 .var "axi_awlen_reg", 7 0;
v0x60000313f600_0 .net "axi_awready", 0 0, v0x600003167060_0;  alias, 1 drivers
v0x60000313f690_0 .net "axi_awvalid", 0 0, L_0x60000283dc00;  alias, 1 drivers
v0x60000313f720_0 .var "axi_awvalid_reg", 0 0;
v0x60000313f7b0_0 .net "axi_bready", 0 0, L_0x11808a968;  alias, 1 drivers
v0x60000313f840_0 .net "axi_bresp", 1 0, v0x600003167210_0;  alias, 1 drivers
v0x60000313f8d0_0 .net "axi_bvalid", 0 0, v0x6000031672a0_0;  alias, 1 drivers
v0x60000313f960_0 .net "axi_rdata", 255 0, v0x600003167330_0;  alias, 1 drivers
v0x60000313f9f0_0 .net "axi_rlast", 0 0, v0x6000031673c0_0;  alias, 1 drivers
v0x60000313fa80_0 .net "axi_rready", 0 0, L_0x60000283df80;  alias, 1 drivers
v0x60000313fb10_0 .var "axi_rready_reg", 0 0;
v0x60000313fba0_0 .net "axi_rvalid", 0 0, v0x6000031674e0_0;  alias, 1 drivers
v0x60000313fc30_0 .net "axi_wdata", 255 0, L_0x60000283dc70;  alias, 1 drivers
v0x60000313fcc0_0 .var "axi_wdata_reg", 255 0;
v0x60000313fd50_0 .net "axi_wlast", 0 0, L_0x60000283dce0;  alias, 1 drivers
v0x60000313fde0_0 .var "axi_wlast_reg", 0 0;
v0x60000313fe70_0 .net "axi_wready", 0 0, v0x600003167690_0;  alias, 1 drivers
v0x60000313ff00_0 .net "axi_wvalid", 0 0, L_0x60000283dd50;  alias, 1 drivers
v0x6000031386c0_0 .var "axi_wvalid_reg", 0 0;
v0x600003138630_0 .net "cfg_cols", 11 0, L_0x60000322dd60;  1 drivers
v0x600003100000_0 .net "cfg_rows", 11 0, L_0x60000322dcc0;  1 drivers
v0x600003100090_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003100120_0 .net "cmd", 127 0, v0x600003102910_0;  alias, 1 drivers
v0x6000031001b0_0 .net "cmd_done", 0 0, L_0x60000283d8f0;  alias, 1 drivers
v0x600003100240_0 .net "cmd_ready", 0 0, L_0x60000322df40;  alias, 1 drivers
v0x6000031002d0_0 .net "cmd_valid", 0 0, L_0x600002839f80;  alias, 1 drivers
v0x600003100360_0 .var "col_count", 11 0;
v0x6000031003f0_0 .var "cols_cfg", 11 0;
v0x600003100480_0 .var "data_buf", 255 0;
v0x600003100510_0 .var "done_reg", 0 0;
v0x6000031005a0_0 .net "ext_addr", 39 0, L_0x60000322db80;  1 drivers
v0x600003100630_0 .var "ext_base", 39 0;
v0x6000031006c0_0 .var "ext_ptr", 39 0;
v0x600003100750_0 .net "ext_stride", 11 0, L_0x60000322de00;  1 drivers
v0x6000031007e0_0 .var "ext_stride_cfg", 11 0;
v0x600003100870_0 .net "int_addr", 19 0, L_0x60000322dc20;  1 drivers
v0x600003100900_0 .var "int_base", 19 0;
v0x600003100990_0 .var "int_ptr", 19 0;
v0x600003100a20_0 .net "int_stride", 11 0, L_0x60000322dea0;  1 drivers
v0x600003100ab0_0 .var "int_stride_cfg", 11 0;
v0x600003100b40_0 .var "op_type", 7 0;
v0x600003100bd0_0 .var "row_count", 11 0;
v0x600003100c60_0 .var "rows_cfg", 11 0;
v0x600003100cf0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003100d80_0 .net "sram_addr", 19 0, v0x600003100e10_0;  alias, 1 drivers
v0x600003100e10_0 .var "sram_addr_reg", 19 0;
v0x600003100ea0_0 .net "sram_rdata", 255 0, L_0x60000283e0d0;  alias, 1 drivers
v0x600003100f30_0 .net "sram_re", 0 0, L_0x60000283dab0;  alias, 1 drivers
v0x600003100fc0_0 .var "sram_re_reg", 0 0;
v0x600003101050_0 .net "sram_ready", 0 0, L_0x60000322eda0;  alias, 1 drivers
v0x6000031010e0_0 .net "sram_wdata", 255 0, L_0x60000283d9d0;  alias, 1 drivers
v0x600003101170_0 .var "sram_wdata_reg", 255 0;
v0x600003101200_0 .net "sram_we", 0 0, L_0x60000283da40;  alias, 1 drivers
v0x600003101290_0 .var "sram_we_reg", 0 0;
v0x600003101320_0 .var "state", 3 0;
v0x6000031013b0_0 .net "subop", 7 0, L_0x60000322dae0;  1 drivers
E_0x600001640000/0 .event negedge, v0x600003100cf0_0;
E_0x600001640000/1 .event posedge, v0x600003100090_0;
E_0x600001640000 .event/or E_0x600001640000/0, E_0x600001640000/1;
L_0x60000322dae0 .part v0x600003102910_0, 112, 8;
L_0x60000322db80 .part v0x600003102910_0, 72, 40;
L_0x60000322dc20 .part v0x600003102910_0, 52, 20;
L_0x60000322dcc0 .part v0x600003102910_0, 40, 12;
L_0x60000322dd60 .part v0x600003102910_0, 28, 12;
L_0x60000322de00 .part v0x600003102910_0, 16, 12;
L_0x60000322dea0 .part v0x600003102910_0, 4, 12;
L_0x60000322df40 .cmp/eq 4, v0x600003101320_0, L_0x11808a920;
S_0x125f95dc0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x125fa91f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x126821200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x126821240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x126821280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1268212c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x126821300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x126821340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x126821380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1268213c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x126821400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x126821440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x126821480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1268214c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x126821500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x126821540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x126821580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1268215c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x126821600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x126821640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x126821680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1268216c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x126821700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x126821740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x126821780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1268217c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x126821800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x126821840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x126821880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000283ad10 .functor AND 1, L_0x600003224b40, L_0x600003224c80, C4<1>, C4<1>;
L_0x60000283a990 .functor AND 1, L_0x60000283ad10, L_0x600003224820, C4<1>, C4<1>;
L_0x60000283aa00 .functor BUFZ 20, v0x600003102f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000283aa70 .functor BUFZ 1, v0x6000031030f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000283a220 .functor BUFZ 1, v0x600003103840_0, C4<0>, C4<0>, C4<0>;
L_0x60000283a060 .functor BUFZ 1, v0x600003104480_0, C4<0>, C4<0>, C4<0>;
L_0x600002839f80 .functor BUFZ 1, v0x600003102b50_0, C4<0>, C4<0>, C4<0>;
L_0x600002839e30 .functor AND 1, L_0x6000032252c0, L_0x600003225360, C4<1>, C4<1>;
L_0x600002839ea0 .functor AND 1, L_0x600002839e30, L_0x600003225400, C4<1>, C4<1>;
L_0x600002839d50 .functor BUFZ 1, v0x600003102c70_0, C4<0>, C4<0>, C4<0>;
L_0x600002839c70 .functor BUFZ 1, v0x600003102d90_0, C4<0>, C4<0>, C4<0>;
L_0x600002839ce0 .functor BUFZ 1, v0x600003104090_0, C4<0>, C4<0>, C4<0>;
L_0x118088010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031014d0_0 .net *"_ivl_11", 23 0, L_0x118088010;  1 drivers
L_0x118088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003101560_0 .net/2u *"_ivl_12", 31 0, L_0x118088058;  1 drivers
v0x6000031015f0_0 .net *"_ivl_14", 0 0, L_0x600003224b40;  1 drivers
v0x600003101680_0 .net *"_ivl_16", 31 0, L_0x600003224be0;  1 drivers
L_0x1180880a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003101710_0 .net *"_ivl_19", 23 0, L_0x1180880a0;  1 drivers
L_0x1180880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031017a0_0 .net/2u *"_ivl_20", 31 0, L_0x1180880e8;  1 drivers
v0x600003101830_0 .net *"_ivl_22", 0 0, L_0x600003224c80;  1 drivers
v0x6000031018c0_0 .net *"_ivl_25", 0 0, L_0x60000283ad10;  1 drivers
v0x600003101950_0 .net *"_ivl_26", 31 0, L_0x600003224d20;  1 drivers
L_0x118088130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031019e0_0 .net *"_ivl_29", 23 0, L_0x118088130;  1 drivers
L_0x118088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003101a70_0 .net/2u *"_ivl_30", 31 0, L_0x118088178;  1 drivers
v0x600003101b00_0 .net *"_ivl_32", 0 0, L_0x600003224820;  1 drivers
v0x600003101b90_0 .net *"_ivl_36", 31 0, L_0x600003224640;  1 drivers
L_0x1180881c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003101c20_0 .net *"_ivl_39", 23 0, L_0x1180881c0;  1 drivers
L_0x118088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003101cb0_0 .net/2u *"_ivl_40", 31 0, L_0x118088208;  1 drivers
v0x600003101d40_0 .net *"_ivl_44", 31 0, L_0x600003224500;  1 drivers
L_0x118088250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003101dd0_0 .net *"_ivl_47", 23 0, L_0x118088250;  1 drivers
L_0x118088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003101e60_0 .net/2u *"_ivl_48", 31 0, L_0x118088298;  1 drivers
v0x600003101ef0_0 .net *"_ivl_52", 31 0, L_0x600003225180;  1 drivers
L_0x1180882e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003101f80_0 .net *"_ivl_55", 23 0, L_0x1180882e0;  1 drivers
L_0x118088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003102010_0 .net/2u *"_ivl_56", 31 0, L_0x118088328;  1 drivers
L_0x118088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031020a0_0 .net/2u *"_ivl_76", 3 0, L_0x118088370;  1 drivers
v0x600003102130_0 .net *"_ivl_78", 0 0, L_0x6000032252c0;  1 drivers
v0x6000031021c0_0 .net *"_ivl_8", 31 0, L_0x600003224aa0;  1 drivers
L_0x1180883b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003102250_0 .net/2u *"_ivl_80", 3 0, L_0x1180883b8;  1 drivers
v0x6000031022e0_0 .net *"_ivl_82", 0 0, L_0x600003225360;  1 drivers
v0x600003102370_0 .net *"_ivl_85", 0 0, L_0x600002839e30;  1 drivers
L_0x118088400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003102400_0 .net/2u *"_ivl_86", 3 0, L_0x118088400;  1 drivers
v0x600003102490_0 .net *"_ivl_88", 0 0, L_0x600003225400;  1 drivers
v0x600003102520_0 .net "all_done", 0 0, L_0x60000283a990;  1 drivers
v0x6000031025b0_0 .net "busy", 0 0, L_0x600002839ea0;  alias, 1 drivers
v0x600003102640_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x6000031026d0_0 .var "decoded_opcode", 7 0;
v0x600003102760_0 .var "decoded_subop", 7 0;
v0x6000031027f0_0 .net "dma_clear", 0 0, L_0x600003225220;  1 drivers
v0x600003102880_0 .net "dma_cmd", 127 0, v0x600003102910_0;  alias, 1 drivers
v0x600003102910_0 .var "dma_cmd_reg", 127 0;
v0x6000031029a0_0 .net "dma_done", 0 0, L_0x60000283d8f0;  alias, 1 drivers
v0x600003102a30_0 .net "dma_ready", 0 0, L_0x60000322df40;  alias, 1 drivers
v0x600003102ac0_0 .net "dma_valid", 0 0, L_0x600002839f80;  alias, 1 drivers
v0x600003102b50_0 .var "dma_valid_reg", 0 0;
v0x600003102be0_0 .net "done", 0 0, L_0x600002839d50;  alias, 1 drivers
v0x600003102c70_0 .var "done_reg", 0 0;
v0x600003102d00_0 .net "error", 0 0, L_0x600002839c70;  alias, 1 drivers
v0x600003102d90_0 .var "error_reg", 0 0;
v0x600003102e20_0 .net "global_sync_in", 0 0, v0x600003167960_0;  alias, 1 drivers
v0x600003102eb0_0 .net "imem_addr", 19 0, L_0x60000283aa00;  alias, 1 drivers
v0x600003102f40_0 .var "imem_addr_reg", 19 0;
v0x600003102fd0_0 .net "imem_data", 127 0, v0x600003164360_0;  alias, 1 drivers
v0x600003103060_0 .net "imem_re", 0 0, L_0x60000283aa70;  alias, 1 drivers
v0x6000031030f0_0 .var "imem_re_reg", 0 0;
v0x600003103180_0 .net "imem_valid", 0 0, L_0x60000283ac30;  alias, 1 drivers
v0x600003103210_0 .var "instr_reg", 127 0;
v0x6000031032a0_0 .net "loop_count", 15 0, L_0x600003224960;  1 drivers
v0x600003103330 .array "loop_counter", 3 0, 15 0;
v0x6000031033c0_0 .var "loop_sp", 1 0;
v0x600003103450 .array "loop_start_addr", 3 0, 19 0;
v0x6000031034e0_0 .net "mxu_clear", 0 0, L_0x6000032245a0;  1 drivers
v0x600003103570_0 .net "mxu_cmd", 127 0, v0x600003103600_0;  alias, 1 drivers
v0x600003103600_0 .var "mxu_cmd_reg", 127 0;
v0x600003103690_0 .net "mxu_done", 0 0, L_0x60000283d570;  alias, 1 drivers
v0x600003103720_0 .net "mxu_ready", 0 0, L_0x60000283d500;  alias, 1 drivers
v0x6000031037b0_0 .net "mxu_valid", 0 0, L_0x60000283a220;  alias, 1 drivers
v0x600003103840_0 .var "mxu_valid_reg", 0 0;
v0x6000031038d0_0 .net "opcode", 7 0, L_0x600003224f00;  1 drivers
v0x600003103960_0 .var "pc", 19 0;
v0x6000031039f0_0 .var "pending_dma", 7 0;
v0x600003103a80_0 .var "pending_mxu", 7 0;
v0x600003103b10_0 .var "pending_vpu", 7 0;
v0x600003103ba0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003103c30_0 .net "start", 0 0, v0x6000031683f0_0;  alias, 1 drivers
v0x600003103cc0_0 .net "start_pc", 19 0, v0x600003168480_0;  alias, 1 drivers
v0x600003103d50_0 .var "state", 3 0;
v0x600003103de0_0 .net "subop", 7 0, L_0x600003225040;  1 drivers
v0x600003103e70_0 .net "sync_grant", 0 0, v0x600003168120_0;  alias, 1 drivers
v0x600003103f00_0 .net "sync_mask", 7 0, L_0x600003224a00;  1 drivers
v0x600003104000_0 .net "sync_request", 0 0, L_0x600002839ce0;  alias, 1 drivers
v0x600003104090_0 .var "sync_request_reg", 0 0;
v0x600003104120_0 .net "vpu_clear", 0 0, L_0x6000032250e0;  1 drivers
v0x6000031041b0_0 .net "vpu_cmd", 127 0, v0x600003104240_0;  alias, 1 drivers
v0x600003104240_0 .var "vpu_cmd_reg", 127 0;
v0x6000031042d0_0 .net "vpu_done", 0 0, L_0x60000283d6c0;  alias, 1 drivers
v0x600003104360_0 .net "vpu_ready", 0 0, L_0x60000322da40;  alias, 1 drivers
v0x6000031043f0_0 .net "vpu_valid", 0 0, L_0x60000283a060;  alias, 1 drivers
v0x600003104480_0 .var "vpu_valid_reg", 0 0;
L_0x600003224f00 .part v0x600003164360_0, 120, 8;
L_0x600003225040 .part v0x600003164360_0, 112, 8;
L_0x600003224960 .part v0x600003164360_0, 32, 16;
L_0x600003224a00 .part v0x600003164360_0, 104, 8;
L_0x600003224aa0 .concat [ 8 24 0 0], v0x600003103a80_0, L_0x118088010;
L_0x600003224b40 .cmp/eq 32, L_0x600003224aa0, L_0x118088058;
L_0x600003224be0 .concat [ 8 24 0 0], v0x600003103b10_0, L_0x1180880a0;
L_0x600003224c80 .cmp/eq 32, L_0x600003224be0, L_0x1180880e8;
L_0x600003224d20 .concat [ 8 24 0 0], v0x6000031039f0_0, L_0x118088130;
L_0x600003224820 .cmp/eq 32, L_0x600003224d20, L_0x118088178;
L_0x600003224640 .concat [ 8 24 0 0], v0x600003103a80_0, L_0x1180881c0;
L_0x6000032245a0 .cmp/eq 32, L_0x600003224640, L_0x118088208;
L_0x600003224500 .concat [ 8 24 0 0], v0x600003103b10_0, L_0x118088250;
L_0x6000032250e0 .cmp/eq 32, L_0x600003224500, L_0x118088298;
L_0x600003225180 .concat [ 8 24 0 0], v0x6000031039f0_0, L_0x1180882e0;
L_0x600003225220 .cmp/eq 32, L_0x600003225180, L_0x118088328;
L_0x6000032252c0 .cmp/ne 4, v0x600003103d50_0, L_0x118088370;
L_0x600003225360 .cmp/ne 4, v0x600003103d50_0, L_0x1180883b8;
L_0x600003225400 .cmp/ne 4, v0x600003103d50_0, L_0x118088400;
S_0x125f6bb20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x125f95dc0;
 .timescale 0 0;
v0x600003101440_0 .var/i "i", 31 0;
S_0x125f6b6e0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x125fa91f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x125f91570 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x125f915b0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x125f915f0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x125f91630 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x125f91670 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x125f916b0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x125f916f0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x125f91730 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x60000283d0a0 .functor OR 1, L_0x60000322ad00, L_0x60000322ada0, C4<0>, C4<0>;
L_0x60000283d110 .functor AND 1, L_0x60000322ae40, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283d180 .functor AND 1, L_0x60000283d110, L_0x60000322aee0, C4<1>, C4<1>;
L_0x60000283d1f0 .functor OR 1, L_0x60000283d0a0, L_0x60000283d180, C4<0>, C4<0>;
L_0x60000283d260 .functor BUFZ 1, L_0x60000283d1f0, C4<0>, C4<0>, C4<0>;
L_0x60000283d2d0 .functor AND 1, L_0x60000322af80, L_0x60000322b020, C4<1>, C4<1>;
L_0x60000283d340 .functor AND 1, L_0x60000322b200, L_0x60000322b2a0, C4<1>, C4<1>;
L_0x60000283d3b0 .functor AND 1, L_0x60000283d340, L_0x60000322b480, C4<1>, C4<1>;
v0x60000311ad00_0 .net *"_ivl_101", 0 0, L_0x60000322b480;  1 drivers
L_0x11808a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000311ad90_0 .net/2u *"_ivl_37", 2 0, L_0x11808a188;  1 drivers
v0x60000311ae20_0 .net *"_ivl_39", 0 0, L_0x60000322ad00;  1 drivers
L_0x11808a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000311aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x11808a1d0;  1 drivers
v0x60000311af40_0 .net *"_ivl_43", 0 0, L_0x60000322ada0;  1 drivers
v0x60000311afd0_0 .net *"_ivl_46", 0 0, L_0x60000283d0a0;  1 drivers
L_0x11808a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000311b060_0 .net/2u *"_ivl_47", 2 0, L_0x11808a218;  1 drivers
v0x60000311b0f0_0 .net *"_ivl_49", 0 0, L_0x60000322ae40;  1 drivers
v0x60000311b180_0 .net *"_ivl_52", 0 0, L_0x60000283d110;  1 drivers
v0x60000311b210_0 .net *"_ivl_54", 0 0, L_0x60000322aee0;  1 drivers
v0x60000311b2a0_0 .net *"_ivl_56", 0 0, L_0x60000283d180;  1 drivers
L_0x11808a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000311b330_0 .net/2u *"_ivl_61", 2 0, L_0x11808a260;  1 drivers
v0x60000311b3c0_0 .net *"_ivl_63", 0 0, L_0x60000322af80;  1 drivers
L_0x11808a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000311b450_0 .net/2u *"_ivl_65", 2 0, L_0x11808a2a8;  1 drivers
v0x60000311b4e0_0 .net *"_ivl_67", 0 0, L_0x60000322b020;  1 drivers
L_0x11808a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000311b570_0 .net/2u *"_ivl_71", 2 0, L_0x11808a2f0;  1 drivers
L_0x11808a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000311b600_0 .net/2u *"_ivl_75", 2 0, L_0x11808a338;  1 drivers
L_0x11808a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000311b690_0 .net/2u *"_ivl_81", 2 0, L_0x11808a3c8;  1 drivers
v0x60000311b720_0 .net *"_ivl_83", 0 0, L_0x60000322b200;  1 drivers
v0x60000311b7b0_0 .net *"_ivl_85", 0 0, L_0x60000322b2a0;  1 drivers
v0x60000311b840_0 .net *"_ivl_88", 0 0, L_0x60000283d340;  1 drivers
v0x60000311b8d0_0 .net *"_ivl_89", 31 0, L_0x60000322b340;  1 drivers
L_0x11808a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000311b960_0 .net *"_ivl_92", 15 0, L_0x11808a410;  1 drivers
L_0x11808aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000311b9f0_0 .net *"_ivl_93", 31 0, L_0x11808aa88;  1 drivers
L_0x11808a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000311ba80_0 .net/2u *"_ivl_97", 31 0, L_0x11808a458;  1 drivers
v0x60000311bb10_0 .net *"_ivl_99", 31 0, L_0x60000322b3e0;  1 drivers
v0x60000311bba0_0 .net "act_data", 31 0, v0x600003163060_0;  1 drivers
v0x60000311bc30 .array "act_h", 19 0;
v0x60000311bc30_0 .net v0x60000311bc30 0, 7 0, L_0x600002839b20; 1 drivers
v0x60000311bc30_1 .net v0x60000311bc30 1, 7 0, v0x6000031055f0_0; 1 drivers
v0x60000311bc30_2 .net v0x60000311bc30 2, 7 0, v0x600003106b50_0; 1 drivers
v0x60000311bc30_3 .net v0x60000311bc30 3, 7 0, v0x600003108120_0; 1 drivers
v0x60000311bc30_4 .net v0x60000311bc30 4, 7 0, v0x600003109680_0; 1 drivers
v0x60000311bc30_5 .net v0x60000311bc30 5, 7 0, L_0x6000028399d0; 1 drivers
v0x60000311bc30_6 .net v0x60000311bc30 6, 7 0, v0x60000310abe0_0; 1 drivers
v0x60000311bc30_7 .net v0x60000311bc30 7, 7 0, v0x60000310c1b0_0; 1 drivers
v0x60000311bc30_8 .net v0x60000311bc30 8, 7 0, v0x60000310d710_0; 1 drivers
v0x60000311bc30_9 .net v0x60000311bc30 9, 7 0, v0x60000310ec70_0; 1 drivers
v0x60000311bc30_10 .net v0x60000311bc30 10, 7 0, L_0x600002839a40; 1 drivers
v0x60000311bc30_11 .net v0x60000311bc30 11, 7 0, v0x600003110240_0; 1 drivers
v0x60000311bc30_12 .net v0x60000311bc30 12, 7 0, v0x6000031117a0_0; 1 drivers
v0x60000311bc30_13 .net v0x60000311bc30 13, 7 0, v0x600003112d00_0; 1 drivers
v0x60000311bc30_14 .net v0x60000311bc30 14, 7 0, v0x6000031142d0_0; 1 drivers
v0x60000311bc30_15 .net v0x60000311bc30 15, 7 0, L_0x6000028398f0; 1 drivers
v0x60000311bc30_16 .net v0x60000311bc30 16, 7 0, v0x600003115830_0; 1 drivers
v0x60000311bc30_17 .net v0x60000311bc30 17, 7 0, v0x600003116d90_0; 1 drivers
v0x60000311bc30_18 .net v0x60000311bc30 18, 7 0, v0x600003118360_0; 1 drivers
v0x60000311bc30_19 .net v0x60000311bc30 19, 7 0, v0x6000031198c0_0; 1 drivers
v0x60000311bcc0_0 .net "act_ready", 0 0, L_0x60000322b160;  1 drivers
v0x60000311bd50_0 .net "act_valid", 0 0, v0x600003163180_0;  1 drivers
v0x60000311bde0_0 .net "busy", 0 0, L_0x60000283d2d0;  alias, 1 drivers
v0x60000311be70_0 .net "cfg_k_tiles", 15 0, L_0x600003225900;  alias, 1 drivers
L_0x11808a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311bf00_0 .net "clear_acc", 0 0, L_0x11808a4a0;  1 drivers
v0x60000311c000_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000311c090_0 .var "cycle_count", 15 0;
v0x60000311c120_0 .var "cycle_count_next", 15 0;
v0x600003104510_5 .array/port v0x600003104510, 5;
v0x60000311c1b0 .array "deskew_output", 3 0;
v0x60000311c1b0_0 .net v0x60000311c1b0 0, 31 0, v0x600003104510_5; 1 drivers
v0x600003104630_3 .array/port v0x600003104630, 3;
v0x60000311c1b0_1 .net v0x60000311c1b0 1, 31 0, v0x600003104630_3; 1 drivers
v0x600003104750_1 .array/port v0x600003104750, 1;
v0x60000311c1b0_2 .net v0x60000311c1b0 2, 31 0, v0x600003104750_1; 1 drivers
v0x60000311c1b0_3 .net v0x60000311c1b0 3, 31 0, L_0x60000283ce70; 1 drivers
v0x60000311c240_0 .net "done", 0 0, L_0x60000322b0c0;  alias, 1 drivers
L_0x11808a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000311c2d0_0 .net "drain_delay", 15 0, L_0x11808a380;  1 drivers
v0x60000311c360_0 .net "pe_enable", 0 0, L_0x60000283d1f0;  1 drivers
v0x60000311c3f0 .array "psum_bottom", 3 0;
v0x60000311c3f0_0 .net v0x60000311c3f0 0, 31 0, L_0x60000283cb60; 1 drivers
v0x60000311c3f0_1 .net v0x60000311c3f0 1, 31 0, L_0x60000283cc40; 1 drivers
v0x60000311c3f0_2 .net v0x60000311c3f0 2, 31 0, L_0x60000283cd20; 1 drivers
v0x60000311c3f0_3 .net v0x60000311c3f0 3, 31 0, L_0x60000283ce00; 1 drivers
L_0x118088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000311c480 .array "psum_v", 19 0;
v0x60000311c480_0 .net v0x60000311c480 0, 31 0, L_0x118088568; 1 drivers
L_0x1180885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000311c480_1 .net v0x60000311c480 1, 31 0, L_0x1180885b0; 1 drivers
L_0x1180885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000311c480_2 .net v0x60000311c480 2, 31 0, L_0x1180885f8; 1 drivers
L_0x118088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000311c480_3 .net v0x60000311c480 3, 31 0, L_0x118088640; 1 drivers
v0x60000311c480_4 .net v0x60000311c480 4, 31 0, v0x600003105b00_0; 1 drivers
v0x60000311c480_5 .net v0x60000311c480 5, 31 0, v0x600003107060_0; 1 drivers
v0x60000311c480_6 .net v0x60000311c480 6, 31 0, v0x600003108630_0; 1 drivers
v0x60000311c480_7 .net v0x60000311c480 7, 31 0, v0x600003109b90_0; 1 drivers
v0x60000311c480_8 .net v0x60000311c480 8, 31 0, v0x60000310b0f0_0; 1 drivers
v0x60000311c480_9 .net v0x60000311c480 9, 31 0, v0x60000310c6c0_0; 1 drivers
v0x60000311c480_10 .net v0x60000311c480 10, 31 0, v0x60000310dc20_0; 1 drivers
v0x60000311c480_11 .net v0x60000311c480 11, 31 0, v0x60000310f180_0; 1 drivers
v0x60000311c480_12 .net v0x60000311c480 12, 31 0, v0x600003110750_0; 1 drivers
v0x60000311c480_13 .net v0x60000311c480 13, 31 0, v0x600003111cb0_0; 1 drivers
v0x60000311c480_14 .net v0x60000311c480 14, 31 0, v0x600003113210_0; 1 drivers
v0x60000311c480_15 .net v0x60000311c480 15, 31 0, v0x6000031147e0_0; 1 drivers
v0x60000311c480_16 .net v0x60000311c480 16, 31 0, v0x600003115d40_0; 1 drivers
v0x60000311c480_17 .net v0x60000311c480 17, 31 0, v0x6000031172a0_0; 1 drivers
v0x60000311c480_18 .net v0x60000311c480 18, 31 0, v0x600003118870_0; 1 drivers
v0x60000311c480_19 .net v0x60000311c480 19, 31 0, v0x600003119dd0_0; 1 drivers
v0x60000311c510_0 .net "result_data", 127 0, L_0x60000322ac60;  alias, 1 drivers
L_0x11808a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311c5a0_0 .net "result_ready", 0 0, L_0x11808a4e8;  1 drivers
v0x60000311c630_0 .net "result_valid", 0 0, L_0x60000283d3b0;  alias, 1 drivers
v0x60000311c6c0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x60000311c750_0 .net "skew_enable", 0 0, L_0x60000283d260;  1 drivers
v0x60000311c7e0 .array "skew_input", 3 0;
v0x60000311c7e0_0 .net v0x60000311c7e0 0, 7 0, L_0x600003225a40; 1 drivers
v0x60000311c7e0_1 .net v0x60000311c7e0 1, 7 0, L_0x600003225b80; 1 drivers
v0x60000311c7e0_2 .net v0x60000311c7e0 2, 7 0, L_0x600003225cc0; 1 drivers
v0x60000311c7e0_3 .net v0x60000311c7e0 3, 7 0, L_0x600003225e00; 1 drivers
v0x60000311c870 .array "skew_output", 3 0;
v0x60000311c870_0 .net v0x60000311c870 0, 7 0, v0x600003104870_0; 1 drivers
v0x60000311c870_1 .net v0x60000311c870 1, 7 0, v0x600003104b40_0; 1 drivers
v0x60000311c870_2 .net v0x60000311c870 2, 7 0, v0x600003104e10_0; 1 drivers
v0x60000311c870_3 .net v0x60000311c870 3, 7 0, v0x6000031050e0_0; 1 drivers
v0x60000311c900_0 .net "start", 0 0, v0x600003165680_0;  1 drivers
v0x60000311c990_0 .var "state", 2 0;
v0x60000311ca20_0 .var "state_next", 2 0;
v0x60000311cab0_0 .net "weight_load_col", 1 0, v0x600003166b50_0;  1 drivers
v0x60000311cb40_0 .net "weight_load_data", 31 0, L_0x60000322b520;  1 drivers
v0x60000311cbd0_0 .net "weight_load_en", 0 0, v0x600003166be0_0;  1 drivers
E_0x600001640900/0 .event anyedge, v0x60000311c990_0, v0x60000311c090_0, v0x60000311c900_0, v0x60000311cbd0_0;
E_0x600001640900/1 .event anyedge, v0x60000311be70_0, v0x60000311c2d0_0;
E_0x600001640900 .event/or E_0x600001640900/0, E_0x600001640900/1;
L_0x6000032259a0 .part v0x600003163060_0, 0, 8;
L_0x118088448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003225a40 .functor MUXZ 8, L_0x118088448, L_0x6000032259a0, v0x600003163180_0, C4<>;
L_0x600003225ae0 .part v0x600003163060_0, 8, 8;
L_0x118088490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003225b80 .functor MUXZ 8, L_0x118088490, L_0x600003225ae0, v0x600003163180_0, C4<>;
L_0x600003225c20 .part v0x600003163060_0, 16, 8;
L_0x1180884d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003225cc0 .functor MUXZ 8, L_0x1180884d8, L_0x600003225c20, v0x600003163180_0, C4<>;
L_0x600003225d60 .part v0x600003163060_0, 24, 8;
L_0x118088520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003225e00 .functor MUXZ 8, L_0x118088520, L_0x600003225d60, v0x600003163180_0, C4<>;
L_0x600003225fe0 .part L_0x60000322b520, 0, 8;
L_0x600003226800 .part L_0x60000322b520, 0, 8;
L_0x600003227020 .part L_0x60000322b520, 0, 8;
L_0x600003227840 .part L_0x60000322b520, 0, 8;
L_0x600003223a20 .part L_0x60000322b520, 8, 8;
L_0x6000032233e0 .part L_0x60000322b520, 8, 8;
L_0x600003222c60 .part L_0x60000322b520, 8, 8;
L_0x600003221d60 .part L_0x60000322b520, 8, 8;
L_0x600003221680 .part L_0x60000322b520, 16, 8;
L_0x600003220d20 .part L_0x60000322b520, 16, 8;
L_0x600003222300 .part L_0x60000322b520, 16, 8;
L_0x600003228500 .part L_0x60000322b520, 16, 8;
L_0x600003228d20 .part L_0x60000322b520, 24, 8;
L_0x600003229540 .part L_0x60000322b520, 24, 8;
L_0x600003229d60 .part L_0x60000322b520, 24, 8;
L_0x60000322a580 .part L_0x60000322b520, 24, 8;
L_0x60000322ac60 .concat8 [ 32 32 32 32], L_0x60000283cee0, L_0x60000283cf50, L_0x60000283cfc0, L_0x60000283d030;
L_0x60000322ad00 .cmp/eq 3, v0x60000311c990_0, L_0x11808a188;
L_0x60000322ada0 .cmp/eq 3, v0x60000311c990_0, L_0x11808a1d0;
L_0x60000322ae40 .cmp/eq 3, v0x60000311c990_0, L_0x11808a218;
L_0x60000322aee0 .reduce/nor v0x600003166be0_0;
L_0x60000322af80 .cmp/ne 3, v0x60000311c990_0, L_0x11808a260;
L_0x60000322b020 .cmp/ne 3, v0x60000311c990_0, L_0x11808a2a8;
L_0x60000322b0c0 .cmp/eq 3, v0x60000311c990_0, L_0x11808a2f0;
L_0x60000322b160 .cmp/eq 3, v0x60000311c990_0, L_0x11808a338;
L_0x60000322b200 .cmp/eq 3, v0x60000311c990_0, L_0x11808a3c8;
L_0x60000322b2a0 .cmp/ge 16, v0x60000311c090_0, L_0x11808a380;
L_0x60000322b340 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x11808a410;
L_0x60000322b3e0 .arith/sum 32, L_0x11808aa88, L_0x11808a458;
L_0x60000322b480 .cmp/gt 32, L_0x60000322b3e0, L_0x60000322b340;
S_0x125f8c8d0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600002d3f580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002d3f5c0 .param/l "col" 1 7 248, +C4<00>;
L_0x60000283cb60 .functor BUFZ 32, v0x600003115d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125f8a280 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x125f8c8d0;
 .timescale 0 0;
v0x600003104510 .array "delay_stages", 5 0, 31 0;
v0x6000031045a0_0 .var/i "i", 31 0;
S_0x125f87c30 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600002d3f500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002d3f540 .param/l "col" 1 7 248, +C4<01>;
L_0x60000283cc40 .functor BUFZ 32, v0x6000031172a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125f855e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x125f87c30;
 .timescale 0 0;
v0x600003104630 .array "delay_stages", 3 0, 31 0;
v0x6000031046c0_0 .var/i "i", 31 0;
S_0x125f82f90 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600002d3f600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002d3f640 .param/l "col" 1 7 248, +C4<010>;
L_0x60000283cd20 .functor BUFZ 32, v0x600003118870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125f80940 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x125f82f90;
 .timescale 0 0;
v0x600003104750 .array "delay_stages", 1 0, 31 0;
v0x6000031047e0_0 .var/i "i", 31 0;
S_0x125f7e2f0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600002d3f680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002d3f6c0 .param/l "col" 1 7 248, +C4<011>;
L_0x60000283ce00 .functor BUFZ 32, v0x600003119dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125f7bca0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x125f7e2f0;
 .timescale 0 0;
L_0x60000283ce70 .functor BUFZ 32, L_0x60000283ce00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125f79650 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001640b80 .param/l "row" 1 7 142, +C4<00>;
v0x600003104900_0 .net *"_ivl_1", 7 0, L_0x6000032259a0;  1 drivers
v0x600003104990_0 .net/2u *"_ivl_2", 7 0, L_0x118088448;  1 drivers
S_0x125f77000 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x125f79650;
 .timescale 0 0;
v0x600003104870_0 .var "out_reg", 7 0;
S_0x125f749b0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001640c00 .param/l "row" 1 7 142, +C4<01>;
v0x600003104bd0_0 .net *"_ivl_1", 7 0, L_0x600003225ae0;  1 drivers
v0x600003104c60_0 .net/2u *"_ivl_2", 7 0, L_0x118088490;  1 drivers
S_0x125f72360 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x125f749b0;
 .timescale 0 0;
v0x600003104a20 .array "delay_stages", 0 0, 7 0;
v0x600003104ab0_0 .var/i "i", 31 0;
v0x600003104b40_0 .var "out_reg", 7 0;
S_0x125f6fd10 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001640c80 .param/l "row" 1 7 142, +C4<010>;
v0x600003104ea0_0 .net *"_ivl_1", 7 0, L_0x600003225c20;  1 drivers
v0x600003104f30_0 .net/2u *"_ivl_2", 7 0, L_0x1180884d8;  1 drivers
S_0x125f6d6c0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x125f6fd10;
 .timescale 0 0;
v0x600003104cf0 .array "delay_stages", 1 0, 7 0;
v0x600003104d80_0 .var/i "i", 31 0;
v0x600003104e10_0 .var "out_reg", 7 0;
S_0x125f0b3a0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001640d00 .param/l "row" 1 7 142, +C4<011>;
v0x600003105170_0 .net *"_ivl_1", 7 0, L_0x600003225d60;  1 drivers
v0x600003105200_0 .net/2u *"_ivl_2", 7 0, L_0x118088520;  1 drivers
S_0x125f0b510 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x125f0b3a0;
 .timescale 0 0;
v0x600003104fc0 .array "delay_stages", 2 0, 7 0;
v0x600003105050_0 .var/i "i", 31 0;
v0x6000031050e0_0 .var "out_reg", 7 0;
S_0x125f19540 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001640b40 .param/l "row" 1 7 213, +C4<00>;
S_0x125f196b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x125f19540;
 .timescale 0 0;
P_0x600001640dc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002839960 .functor AND 1, v0x600003166be0_0, L_0x600003225f40, C4<1>, C4<1>;
L_0x600002839810 .functor AND 1, L_0x600003226120, v0x600003165680_0, C4<1>, C4<1>;
L_0x600002839880 .functor OR 1, L_0x600003226080, L_0x600002839810, C4<0>, C4<0>;
L_0x600002839730 .functor AND 1, L_0x11808a4a0, L_0x600002839880, C4<1>, C4<1>;
L_0x6000028397a0 .functor AND 1, L_0x600002839730, L_0x600003226260, C4<1>, C4<1>;
v0x600003105dd0_0 .net *"_ivl_0", 2 0, L_0x600003225ea0;  1 drivers
L_0x118088718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003105e60_0 .net/2u *"_ivl_11", 2 0, L_0x118088718;  1 drivers
v0x600003105ef0_0 .net *"_ivl_13", 0 0, L_0x600003226080;  1 drivers
L_0x118088760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003105f80_0 .net/2u *"_ivl_15", 2 0, L_0x118088760;  1 drivers
v0x600003106010_0 .net *"_ivl_17", 0 0, L_0x600003226120;  1 drivers
v0x6000031060a0_0 .net *"_ivl_20", 0 0, L_0x600002839810;  1 drivers
v0x600003106130_0 .net *"_ivl_22", 0 0, L_0x600002839880;  1 drivers
v0x6000031061c0_0 .net *"_ivl_24", 0 0, L_0x600002839730;  1 drivers
v0x600003106250_0 .net *"_ivl_25", 31 0, L_0x6000032261c0;  1 drivers
L_0x1180887a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031062e0_0 .net *"_ivl_28", 15 0, L_0x1180887a8;  1 drivers
L_0x1180887f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003106370_0 .net/2u *"_ivl_29", 31 0, L_0x1180887f0;  1 drivers
L_0x118088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003106400_0 .net *"_ivl_3", 0 0, L_0x118088688;  1 drivers
v0x600003106490_0 .net *"_ivl_31", 0 0, L_0x600003226260;  1 drivers
L_0x1180886d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003106520_0 .net/2u *"_ivl_4", 2 0, L_0x1180886d0;  1 drivers
v0x6000031065b0_0 .net *"_ivl_6", 0 0, L_0x600003225f40;  1 drivers
v0x600003106640_0 .net "do_clear", 0 0, L_0x6000028397a0;  1 drivers
v0x6000031066d0_0 .net "load_weight", 0 0, L_0x600002839960;  1 drivers
v0x600003106760_0 .net "weight_in", 7 0, L_0x600003225fe0;  1 drivers
L_0x600003225ea0 .concat [ 2 1 0 0], v0x600003166b50_0, L_0x118088688;
L_0x600003225f40 .cmp/eq 3, L_0x600003225ea0, L_0x1180886d0;
L_0x600003226080 .cmp/eq 3, v0x60000311c990_0, L_0x118088718;
L_0x600003226120 .cmp/eq 3, v0x60000311c990_0, L_0x118088760;
L_0x6000032261c0 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x1180887a8;
L_0x600003226260 .cmp/eq 32, L_0x6000032261c0, L_0x1180887f0;
S_0x125f1b9a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f196b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3f880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3f8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003105290_0 .net *"_ivl_11", 0 0, L_0x6000032264e0;  1 drivers
v0x600003105320_0 .net *"_ivl_12", 15 0, L_0x600003226580;  1 drivers
v0x6000031053b0_0 .net/s *"_ivl_4", 15 0, L_0x600003226300;  1 drivers
v0x600003105440_0 .net/s *"_ivl_6", 15 0, L_0x6000032263a0;  1 drivers
v0x6000031054d0_0 .net/s "a_signed", 7 0, v0x600003105680_0;  1 drivers
v0x600003105560_0 .net "act_in", 7 0, L_0x600002839b20;  alias, 1 drivers
v0x6000031055f0_0 .var "act_out", 7 0;
v0x600003105680_0 .var "act_reg", 7 0;
v0x600003105710_0 .net "clear_acc", 0 0, L_0x6000028397a0;  alias, 1 drivers
v0x6000031057a0_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003105830_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x6000031058c0_0 .net "load_weight", 0 0, L_0x600002839960;  alias, 1 drivers
v0x600003105950_0 .net/s "product", 15 0, L_0x600003226440;  1 drivers
v0x6000031059e0_0 .net/s "product_ext", 31 0, L_0x600003226620;  1 drivers
v0x600003105a70_0 .net "psum_in", 31 0, L_0x118088568;  alias, 1 drivers
v0x600003105b00_0 .var "psum_out", 31 0;
v0x600003105b90_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003105c20_0 .net/s "w_signed", 7 0, v0x600003105d40_0;  1 drivers
v0x600003105cb0_0 .net "weight_in", 7 0, L_0x600003225fe0;  alias, 1 drivers
v0x600003105d40_0 .var "weight_reg", 7 0;
L_0x600003226300 .extend/s 16, v0x600003105680_0;
L_0x6000032263a0 .extend/s 16, v0x600003105d40_0;
L_0x600003226440 .arith/mult 16, L_0x600003226300, L_0x6000032263a0;
L_0x6000032264e0 .part L_0x600003226440, 15, 1;
LS_0x600003226580_0_0 .concat [ 1 1 1 1], L_0x6000032264e0, L_0x6000032264e0, L_0x6000032264e0, L_0x6000032264e0;
LS_0x600003226580_0_4 .concat [ 1 1 1 1], L_0x6000032264e0, L_0x6000032264e0, L_0x6000032264e0, L_0x6000032264e0;
LS_0x600003226580_0_8 .concat [ 1 1 1 1], L_0x6000032264e0, L_0x6000032264e0, L_0x6000032264e0, L_0x6000032264e0;
LS_0x600003226580_0_12 .concat [ 1 1 1 1], L_0x6000032264e0, L_0x6000032264e0, L_0x6000032264e0, L_0x6000032264e0;
L_0x600003226580 .concat [ 4 4 4 4], LS_0x600003226580_0_0, LS_0x600003226580_0_4, LS_0x600003226580_0_8, LS_0x600003226580_0_12;
L_0x600003226620 .concat [ 16 16 0 0], L_0x600003226440, L_0x600003226580;
S_0x125f1bb10 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x125f19540;
 .timescale 0 0;
P_0x600001640f40 .param/l "col" 1 7 214, +C4<01>;
L_0x600002839570 .functor AND 1, v0x600003166be0_0, L_0x600003226760, C4<1>, C4<1>;
L_0x6000028395e0 .functor AND 1, L_0x600003226940, v0x600003165680_0, C4<1>, C4<1>;
L_0x600002839490 .functor OR 1, L_0x6000032268a0, L_0x6000028395e0, C4<0>, C4<0>;
L_0x600002839500 .functor AND 1, L_0x11808a4a0, L_0x600002839490, C4<1>, C4<1>;
L_0x6000028393b0 .functor AND 1, L_0x600002839500, L_0x600003226a80, C4<1>, C4<1>;
v0x600003107330_0 .net *"_ivl_0", 2 0, L_0x6000032266c0;  1 drivers
L_0x1180888c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031073c0_0 .net/2u *"_ivl_11", 2 0, L_0x1180888c8;  1 drivers
v0x600003107450_0 .net *"_ivl_13", 0 0, L_0x6000032268a0;  1 drivers
L_0x118088910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031074e0_0 .net/2u *"_ivl_15", 2 0, L_0x118088910;  1 drivers
v0x600003107570_0 .net *"_ivl_17", 0 0, L_0x600003226940;  1 drivers
v0x600003107600_0 .net *"_ivl_20", 0 0, L_0x6000028395e0;  1 drivers
v0x600003107690_0 .net *"_ivl_22", 0 0, L_0x600002839490;  1 drivers
v0x600003107720_0 .net *"_ivl_24", 0 0, L_0x600002839500;  1 drivers
v0x6000031077b0_0 .net *"_ivl_25", 31 0, L_0x6000032269e0;  1 drivers
L_0x118088958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003107840_0 .net *"_ivl_28", 15 0, L_0x118088958;  1 drivers
L_0x1180889a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031078d0_0 .net/2u *"_ivl_29", 31 0, L_0x1180889a0;  1 drivers
L_0x118088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003107960_0 .net *"_ivl_3", 0 0, L_0x118088838;  1 drivers
v0x6000031079f0_0 .net *"_ivl_31", 0 0, L_0x600003226a80;  1 drivers
L_0x118088880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003107a80_0 .net/2u *"_ivl_4", 2 0, L_0x118088880;  1 drivers
v0x600003107b10_0 .net *"_ivl_6", 0 0, L_0x600003226760;  1 drivers
v0x600003107ba0_0 .net "do_clear", 0 0, L_0x6000028393b0;  1 drivers
v0x600003107c30_0 .net "load_weight", 0 0, L_0x600002839570;  1 drivers
v0x600003107cc0_0 .net "weight_in", 7 0, L_0x600003226800;  1 drivers
L_0x6000032266c0 .concat [ 2 1 0 0], v0x600003166b50_0, L_0x118088838;
L_0x600003226760 .cmp/eq 3, L_0x6000032266c0, L_0x118088880;
L_0x6000032268a0 .cmp/eq 3, v0x60000311c990_0, L_0x1180888c8;
L_0x600003226940 .cmp/eq 3, v0x60000311c990_0, L_0x118088910;
L_0x6000032269e0 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118088958;
L_0x600003226a80 .cmp/eq 32, L_0x6000032269e0, L_0x1180889a0;
S_0x125f0f840 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f1bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3f900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3f940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031067f0_0 .net *"_ivl_11", 0 0, L_0x600003226d00;  1 drivers
v0x600003106880_0 .net *"_ivl_12", 15 0, L_0x600003226da0;  1 drivers
v0x600003106910_0 .net/s *"_ivl_4", 15 0, L_0x600003226b20;  1 drivers
v0x6000031069a0_0 .net/s *"_ivl_6", 15 0, L_0x600003226bc0;  1 drivers
v0x600003106a30_0 .net/s "a_signed", 7 0, v0x600003106be0_0;  1 drivers
v0x600003106ac0_0 .net "act_in", 7 0, v0x6000031055f0_0;  alias, 1 drivers
v0x600003106b50_0 .var "act_out", 7 0;
v0x600003106be0_0 .var "act_reg", 7 0;
v0x600003106c70_0 .net "clear_acc", 0 0, L_0x6000028393b0;  alias, 1 drivers
v0x600003106d00_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003106d90_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003106e20_0 .net "load_weight", 0 0, L_0x600002839570;  alias, 1 drivers
v0x600003106eb0_0 .net/s "product", 15 0, L_0x600003226c60;  1 drivers
v0x600003106f40_0 .net/s "product_ext", 31 0, L_0x600003226e40;  1 drivers
v0x600003106fd0_0 .net "psum_in", 31 0, L_0x1180885b0;  alias, 1 drivers
v0x600003107060_0 .var "psum_out", 31 0;
v0x6000031070f0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003107180_0 .net/s "w_signed", 7 0, v0x6000031072a0_0;  1 drivers
v0x600003107210_0 .net "weight_in", 7 0, L_0x600003226800;  alias, 1 drivers
v0x6000031072a0_0 .var "weight_reg", 7 0;
L_0x600003226b20 .extend/s 16, v0x600003106be0_0;
L_0x600003226bc0 .extend/s 16, v0x6000031072a0_0;
L_0x600003226c60 .arith/mult 16, L_0x600003226b20, L_0x600003226bc0;
L_0x600003226d00 .part L_0x600003226c60, 15, 1;
LS_0x600003226da0_0_0 .concat [ 1 1 1 1], L_0x600003226d00, L_0x600003226d00, L_0x600003226d00, L_0x600003226d00;
LS_0x600003226da0_0_4 .concat [ 1 1 1 1], L_0x600003226d00, L_0x600003226d00, L_0x600003226d00, L_0x600003226d00;
LS_0x600003226da0_0_8 .concat [ 1 1 1 1], L_0x600003226d00, L_0x600003226d00, L_0x600003226d00, L_0x600003226d00;
LS_0x600003226da0_0_12 .concat [ 1 1 1 1], L_0x600003226d00, L_0x600003226d00, L_0x600003226d00, L_0x600003226d00;
L_0x600003226da0 .concat [ 4 4 4 4], LS_0x600003226da0_0_0, LS_0x600003226da0_0_4, LS_0x600003226da0_0_8, LS_0x600003226da0_0_12;
L_0x600003226e40 .concat [ 16 16 0 0], L_0x600003226c60, L_0x600003226da0;
S_0x125f0f9b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x125f19540;
 .timescale 0 0;
P_0x600001641040 .param/l "col" 1 7 214, +C4<010>;
L_0x60000283a450 .functor AND 1, v0x600003166be0_0, L_0x600003226f80, C4<1>, C4<1>;
L_0x60000283a3e0 .functor AND 1, L_0x600003227160, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283a370 .functor OR 1, L_0x6000032270c0, L_0x60000283a3e0, C4<0>, C4<0>;
L_0x600002838e00 .functor AND 1, L_0x11808a4a0, L_0x60000283a370, C4<1>, C4<1>;
L_0x600002838850 .functor AND 1, L_0x600002838e00, L_0x6000032272a0, C4<1>, C4<1>;
v0x600003108900_0 .net *"_ivl_0", 3 0, L_0x600003226ee0;  1 drivers
L_0x118088a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003108990_0 .net/2u *"_ivl_11", 2 0, L_0x118088a78;  1 drivers
v0x600003108a20_0 .net *"_ivl_13", 0 0, L_0x6000032270c0;  1 drivers
L_0x118088ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003108ab0_0 .net/2u *"_ivl_15", 2 0, L_0x118088ac0;  1 drivers
v0x600003108b40_0 .net *"_ivl_17", 0 0, L_0x600003227160;  1 drivers
v0x600003108bd0_0 .net *"_ivl_20", 0 0, L_0x60000283a3e0;  1 drivers
v0x600003108c60_0 .net *"_ivl_22", 0 0, L_0x60000283a370;  1 drivers
v0x600003108cf0_0 .net *"_ivl_24", 0 0, L_0x600002838e00;  1 drivers
v0x600003108d80_0 .net *"_ivl_25", 31 0, L_0x600003227200;  1 drivers
L_0x118088b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003108e10_0 .net *"_ivl_28", 15 0, L_0x118088b08;  1 drivers
L_0x118088b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003108ea0_0 .net/2u *"_ivl_29", 31 0, L_0x118088b50;  1 drivers
L_0x1180889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003108f30_0 .net *"_ivl_3", 1 0, L_0x1180889e8;  1 drivers
v0x600003108fc0_0 .net *"_ivl_31", 0 0, L_0x6000032272a0;  1 drivers
L_0x118088a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003109050_0 .net/2u *"_ivl_4", 3 0, L_0x118088a30;  1 drivers
v0x6000031090e0_0 .net *"_ivl_6", 0 0, L_0x600003226f80;  1 drivers
v0x600003109170_0 .net "do_clear", 0 0, L_0x600002838850;  1 drivers
v0x600003109200_0 .net "load_weight", 0 0, L_0x60000283a450;  1 drivers
v0x600003109290_0 .net "weight_in", 7 0, L_0x600003227020;  1 drivers
L_0x600003226ee0 .concat [ 2 2 0 0], v0x600003166b50_0, L_0x1180889e8;
L_0x600003226f80 .cmp/eq 4, L_0x600003226ee0, L_0x118088a30;
L_0x6000032270c0 .cmp/eq 3, v0x60000311c990_0, L_0x118088a78;
L_0x600003227160 .cmp/eq 3, v0x60000311c990_0, L_0x118088ac0;
L_0x600003227200 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118088b08;
L_0x6000032272a0 .cmp/eq 32, L_0x600003227200, L_0x118088b50;
S_0x125f04410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f0f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3f980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3f9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003107d50_0 .net *"_ivl_11", 0 0, L_0x600003227520;  1 drivers
v0x600003107de0_0 .net *"_ivl_12", 15 0, L_0x6000032275c0;  1 drivers
v0x600003107e70_0 .net/s *"_ivl_4", 15 0, L_0x600003227340;  1 drivers
v0x600003107f00_0 .net/s *"_ivl_6", 15 0, L_0x6000032273e0;  1 drivers
v0x600003108000_0 .net/s "a_signed", 7 0, v0x6000031081b0_0;  1 drivers
v0x600003108090_0 .net "act_in", 7 0, v0x600003106b50_0;  alias, 1 drivers
v0x600003108120_0 .var "act_out", 7 0;
v0x6000031081b0_0 .var "act_reg", 7 0;
v0x600003108240_0 .net "clear_acc", 0 0, L_0x600002838850;  alias, 1 drivers
v0x6000031082d0_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003108360_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x6000031083f0_0 .net "load_weight", 0 0, L_0x60000283a450;  alias, 1 drivers
v0x600003108480_0 .net/s "product", 15 0, L_0x600003227480;  1 drivers
v0x600003108510_0 .net/s "product_ext", 31 0, L_0x600003227660;  1 drivers
v0x6000031085a0_0 .net "psum_in", 31 0, L_0x1180885f8;  alias, 1 drivers
v0x600003108630_0 .var "psum_out", 31 0;
v0x6000031086c0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003108750_0 .net/s "w_signed", 7 0, v0x600003108870_0;  1 drivers
v0x6000031087e0_0 .net "weight_in", 7 0, L_0x600003227020;  alias, 1 drivers
v0x600003108870_0 .var "weight_reg", 7 0;
L_0x600003227340 .extend/s 16, v0x6000031081b0_0;
L_0x6000032273e0 .extend/s 16, v0x600003108870_0;
L_0x600003227480 .arith/mult 16, L_0x600003227340, L_0x6000032273e0;
L_0x600003227520 .part L_0x600003227480, 15, 1;
LS_0x6000032275c0_0_0 .concat [ 1 1 1 1], L_0x600003227520, L_0x600003227520, L_0x600003227520, L_0x600003227520;
LS_0x6000032275c0_0_4 .concat [ 1 1 1 1], L_0x600003227520, L_0x600003227520, L_0x600003227520, L_0x600003227520;
LS_0x6000032275c0_0_8 .concat [ 1 1 1 1], L_0x600003227520, L_0x600003227520, L_0x600003227520, L_0x600003227520;
LS_0x6000032275c0_0_12 .concat [ 1 1 1 1], L_0x600003227520, L_0x600003227520, L_0x600003227520, L_0x600003227520;
L_0x6000032275c0 .concat [ 4 4 4 4], LS_0x6000032275c0_0_0, LS_0x6000032275c0_0_4, LS_0x6000032275c0_0_8, LS_0x6000032275c0_0_12;
L_0x600003227660 .concat [ 16 16 0 0], L_0x600003227480, L_0x6000032275c0;
S_0x125f04580 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x125f19540;
 .timescale 0 0;
P_0x600001640f00 .param/l "col" 1 7 214, +C4<011>;
L_0x600002838930 .functor AND 1, v0x600003166be0_0, L_0x6000032277a0, C4<1>, C4<1>;
L_0x6000028388c0 .functor AND 1, L_0x600003227980, v0x600003165680_0, C4<1>, C4<1>;
L_0x600002838d20 .functor OR 1, L_0x6000032278e0, L_0x6000028388c0, C4<0>, C4<0>;
L_0x60000283ad80 .functor AND 1, L_0x11808a4a0, L_0x600002838d20, C4<1>, C4<1>;
L_0x60000283adf0 .functor AND 1, L_0x60000283ad80, L_0x600003227ac0, C4<1>, C4<1>;
v0x600003109e60_0 .net *"_ivl_0", 3 0, L_0x600003227700;  1 drivers
L_0x118088c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003109ef0_0 .net/2u *"_ivl_11", 2 0, L_0x118088c28;  1 drivers
v0x600003109f80_0 .net *"_ivl_13", 0 0, L_0x6000032278e0;  1 drivers
L_0x118088c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000310a010_0 .net/2u *"_ivl_15", 2 0, L_0x118088c70;  1 drivers
v0x60000310a0a0_0 .net *"_ivl_17", 0 0, L_0x600003227980;  1 drivers
v0x60000310a130_0 .net *"_ivl_20", 0 0, L_0x6000028388c0;  1 drivers
v0x60000310a1c0_0 .net *"_ivl_22", 0 0, L_0x600002838d20;  1 drivers
v0x60000310a250_0 .net *"_ivl_24", 0 0, L_0x60000283ad80;  1 drivers
v0x60000310a2e0_0 .net *"_ivl_25", 31 0, L_0x600003227a20;  1 drivers
L_0x118088cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310a370_0 .net *"_ivl_28", 15 0, L_0x118088cb8;  1 drivers
L_0x118088d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310a400_0 .net/2u *"_ivl_29", 31 0, L_0x118088d00;  1 drivers
L_0x118088b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000310a490_0 .net *"_ivl_3", 1 0, L_0x118088b98;  1 drivers
v0x60000310a520_0 .net *"_ivl_31", 0 0, L_0x600003227ac0;  1 drivers
L_0x118088be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000310a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x118088be0;  1 drivers
v0x60000310a640_0 .net *"_ivl_6", 0 0, L_0x6000032277a0;  1 drivers
v0x60000310a6d0_0 .net "do_clear", 0 0, L_0x60000283adf0;  1 drivers
v0x60000310a760_0 .net "load_weight", 0 0, L_0x600002838930;  1 drivers
v0x60000310a7f0_0 .net "weight_in", 7 0, L_0x600003227840;  1 drivers
L_0x600003227700 .concat [ 2 2 0 0], v0x600003166b50_0, L_0x118088b98;
L_0x6000032277a0 .cmp/eq 4, L_0x600003227700, L_0x118088be0;
L_0x6000032278e0 .cmp/eq 3, v0x60000311c990_0, L_0x118088c28;
L_0x600003227980 .cmp/eq 3, v0x60000311c990_0, L_0x118088c70;
L_0x600003227a20 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118088cb8;
L_0x600003227ac0 .cmp/eq 32, L_0x600003227a20, L_0x118088d00;
S_0x125f15a00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f04580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003109320_0 .net *"_ivl_11", 0 0, L_0x600003227d40;  1 drivers
v0x6000031093b0_0 .net *"_ivl_12", 15 0, L_0x600003227de0;  1 drivers
v0x600003109440_0 .net/s *"_ivl_4", 15 0, L_0x600003227b60;  1 drivers
v0x6000031094d0_0 .net/s *"_ivl_6", 15 0, L_0x600003227c00;  1 drivers
v0x600003109560_0 .net/s "a_signed", 7 0, v0x600003109710_0;  1 drivers
v0x6000031095f0_0 .net "act_in", 7 0, v0x600003108120_0;  alias, 1 drivers
v0x600003109680_0 .var "act_out", 7 0;
v0x600003109710_0 .var "act_reg", 7 0;
v0x6000031097a0_0 .net "clear_acc", 0 0, L_0x60000283adf0;  alias, 1 drivers
v0x600003109830_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x6000031098c0_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003109950_0 .net "load_weight", 0 0, L_0x600002838930;  alias, 1 drivers
v0x6000031099e0_0 .net/s "product", 15 0, L_0x600003227ca0;  1 drivers
v0x600003109a70_0 .net/s "product_ext", 31 0, L_0x600003227e80;  1 drivers
v0x600003109b00_0 .net "psum_in", 31 0, L_0x118088640;  alias, 1 drivers
v0x600003109b90_0 .var "psum_out", 31 0;
v0x600003109c20_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003109cb0_0 .net/s "w_signed", 7 0, v0x600003109dd0_0;  1 drivers
v0x600003109d40_0 .net "weight_in", 7 0, L_0x600003227840;  alias, 1 drivers
v0x600003109dd0_0 .var "weight_reg", 7 0;
L_0x600003227b60 .extend/s 16, v0x600003109710_0;
L_0x600003227c00 .extend/s 16, v0x600003109dd0_0;
L_0x600003227ca0 .arith/mult 16, L_0x600003227b60, L_0x600003227c00;
L_0x600003227d40 .part L_0x600003227ca0, 15, 1;
LS_0x600003227de0_0_0 .concat [ 1 1 1 1], L_0x600003227d40, L_0x600003227d40, L_0x600003227d40, L_0x600003227d40;
LS_0x600003227de0_0_4 .concat [ 1 1 1 1], L_0x600003227d40, L_0x600003227d40, L_0x600003227d40, L_0x600003227d40;
LS_0x600003227de0_0_8 .concat [ 1 1 1 1], L_0x600003227d40, L_0x600003227d40, L_0x600003227d40, L_0x600003227d40;
LS_0x600003227de0_0_12 .concat [ 1 1 1 1], L_0x600003227d40, L_0x600003227d40, L_0x600003227d40, L_0x600003227d40;
L_0x600003227de0 .concat [ 4 4 4 4], LS_0x600003227de0_0_0, LS_0x600003227de0_0_4, LS_0x600003227de0_0_8, LS_0x600003227de0_0_12;
L_0x600003227e80 .concat [ 16 16 0 0], L_0x600003227ca0, L_0x600003227de0;
S_0x125f15b70 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001641200 .param/l "row" 1 7 213, +C4<01>;
S_0x125f98030 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x125f15b70;
 .timescale 0 0;
P_0x600001641280 .param/l "col" 1 7 214, +C4<00>;
L_0x60000283af40 .functor AND 1, v0x600003166be0_0, L_0x600003223b60, C4<1>, C4<1>;
L_0x60000283b020 .functor AND 1, L_0x600003223e80, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283b090 .functor OR 1, L_0x6000032237a0, L_0x60000283b020, C4<0>, C4<0>;
L_0x60000283b100 .functor AND 1, L_0x11808a4a0, L_0x60000283b090, C4<1>, C4<1>;
L_0x60000283b170 .functor AND 1, L_0x60000283b100, L_0x600003223d40, C4<1>, C4<1>;
v0x60000310b3c0_0 .net *"_ivl_0", 2 0, L_0x600003227f20;  1 drivers
L_0x118088dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000310b450_0 .net/2u *"_ivl_11", 2 0, L_0x118088dd8;  1 drivers
v0x60000310b4e0_0 .net *"_ivl_13", 0 0, L_0x6000032237a0;  1 drivers
L_0x118088e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000310b570_0 .net/2u *"_ivl_15", 2 0, L_0x118088e20;  1 drivers
v0x60000310b600_0 .net *"_ivl_17", 0 0, L_0x600003223e80;  1 drivers
v0x60000310b690_0 .net *"_ivl_20", 0 0, L_0x60000283b020;  1 drivers
v0x60000310b720_0 .net *"_ivl_22", 0 0, L_0x60000283b090;  1 drivers
v0x60000310b7b0_0 .net *"_ivl_24", 0 0, L_0x60000283b100;  1 drivers
v0x60000310b840_0 .net *"_ivl_25", 31 0, L_0x600003223660;  1 drivers
L_0x118088e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310b8d0_0 .net *"_ivl_28", 15 0, L_0x118088e68;  1 drivers
L_0x118088eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310b960_0 .net/2u *"_ivl_29", 31 0, L_0x118088eb0;  1 drivers
L_0x118088d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000310b9f0_0 .net *"_ivl_3", 0 0, L_0x118088d48;  1 drivers
v0x60000310ba80_0 .net *"_ivl_31", 0 0, L_0x600003223d40;  1 drivers
L_0x118088d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000310bb10_0 .net/2u *"_ivl_4", 2 0, L_0x118088d90;  1 drivers
v0x60000310bba0_0 .net *"_ivl_6", 0 0, L_0x600003223b60;  1 drivers
v0x60000310bc30_0 .net "do_clear", 0 0, L_0x60000283b170;  1 drivers
v0x60000310bcc0_0 .net "load_weight", 0 0, L_0x60000283af40;  1 drivers
v0x60000310bd50_0 .net "weight_in", 7 0, L_0x600003223a20;  1 drivers
L_0x600003227f20 .concat [ 2 1 0 0], v0x600003166b50_0, L_0x118088d48;
L_0x600003223b60 .cmp/eq 3, L_0x600003227f20, L_0x118088d90;
L_0x6000032237a0 .cmp/eq 3, v0x60000311c990_0, L_0x118088dd8;
L_0x600003223e80 .cmp/eq 3, v0x60000311c990_0, L_0x118088e20;
L_0x600003223660 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118088e68;
L_0x600003223d40 .cmp/eq 32, L_0x600003223660, L_0x118088eb0;
S_0x125f981a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f98030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fbc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000310a880_0 .net *"_ivl_11", 0 0, L_0x600003223ac0;  1 drivers
v0x60000310a910_0 .net *"_ivl_12", 15 0, L_0x6000032232a0;  1 drivers
v0x60000310a9a0_0 .net/s *"_ivl_4", 15 0, L_0x600003223520;  1 drivers
v0x60000310aa30_0 .net/s *"_ivl_6", 15 0, L_0x600003223c00;  1 drivers
v0x60000310aac0_0 .net/s "a_signed", 7 0, v0x60000310ac70_0;  1 drivers
v0x60000310ab50_0 .net "act_in", 7 0, L_0x6000028399d0;  alias, 1 drivers
v0x60000310abe0_0 .var "act_out", 7 0;
v0x60000310ac70_0 .var "act_reg", 7 0;
v0x60000310ad00_0 .net "clear_acc", 0 0, L_0x60000283b170;  alias, 1 drivers
v0x60000310ad90_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000310ae20_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x60000310aeb0_0 .net "load_weight", 0 0, L_0x60000283af40;  alias, 1 drivers
v0x60000310af40_0 .net/s "product", 15 0, L_0x600003223200;  1 drivers
v0x60000310afd0_0 .net/s "product_ext", 31 0, L_0x600003223980;  1 drivers
v0x60000310b060_0 .net "psum_in", 31 0, v0x600003105b00_0;  alias, 1 drivers
v0x60000310b0f0_0 .var "psum_out", 31 0;
v0x60000310b180_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x60000310b210_0 .net/s "w_signed", 7 0, v0x60000310b330_0;  1 drivers
v0x60000310b2a0_0 .net "weight_in", 7 0, L_0x600003223a20;  alias, 1 drivers
v0x60000310b330_0 .var "weight_reg", 7 0;
L_0x600003223520 .extend/s 16, v0x60000310ac70_0;
L_0x600003223c00 .extend/s 16, v0x60000310b330_0;
L_0x600003223200 .arith/mult 16, L_0x600003223520, L_0x600003223c00;
L_0x600003223ac0 .part L_0x600003223200, 15, 1;
LS_0x6000032232a0_0_0 .concat [ 1 1 1 1], L_0x600003223ac0, L_0x600003223ac0, L_0x600003223ac0, L_0x600003223ac0;
LS_0x6000032232a0_0_4 .concat [ 1 1 1 1], L_0x600003223ac0, L_0x600003223ac0, L_0x600003223ac0, L_0x600003223ac0;
LS_0x6000032232a0_0_8 .concat [ 1 1 1 1], L_0x600003223ac0, L_0x600003223ac0, L_0x600003223ac0, L_0x600003223ac0;
LS_0x6000032232a0_0_12 .concat [ 1 1 1 1], L_0x600003223ac0, L_0x600003223ac0, L_0x600003223ac0, L_0x600003223ac0;
L_0x6000032232a0 .concat [ 4 4 4 4], LS_0x6000032232a0_0_0, LS_0x6000032232a0_0_4, LS_0x6000032232a0_0_8, LS_0x6000032232a0_0_12;
L_0x600003223980 .concat [ 16 16 0 0], L_0x600003223200, L_0x6000032232a0;
S_0x125f92670 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x125f15b70;
 .timescale 0 0;
P_0x600001640ec0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000283b2c0 .functor AND 1, v0x600003166be0_0, L_0x600003223840, C4<1>, C4<1>;
L_0x60000283b330 .functor AND 1, L_0x600003223480, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283b3a0 .functor OR 1, L_0x600003223700, L_0x60000283b330, C4<0>, C4<0>;
L_0x60000283b410 .functor AND 1, L_0x11808a4a0, L_0x60000283b3a0, C4<1>, C4<1>;
L_0x60000283b480 .functor AND 1, L_0x60000283b410, L_0x6000032230c0, C4<1>, C4<1>;
v0x60000310c990_0 .net *"_ivl_0", 2 0, L_0x600003223340;  1 drivers
L_0x118088f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000310ca20_0 .net/2u *"_ivl_11", 2 0, L_0x118088f88;  1 drivers
v0x60000310cab0_0 .net *"_ivl_13", 0 0, L_0x600003223700;  1 drivers
L_0x118088fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000310cb40_0 .net/2u *"_ivl_15", 2 0, L_0x118088fd0;  1 drivers
v0x60000310cbd0_0 .net *"_ivl_17", 0 0, L_0x600003223480;  1 drivers
v0x60000310cc60_0 .net *"_ivl_20", 0 0, L_0x60000283b330;  1 drivers
v0x60000310ccf0_0 .net *"_ivl_22", 0 0, L_0x60000283b3a0;  1 drivers
v0x60000310cd80_0 .net *"_ivl_24", 0 0, L_0x60000283b410;  1 drivers
v0x60000310ce10_0 .net *"_ivl_25", 31 0, L_0x6000032235c0;  1 drivers
L_0x118089018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310cea0_0 .net *"_ivl_28", 15 0, L_0x118089018;  1 drivers
L_0x118089060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310cf30_0 .net/2u *"_ivl_29", 31 0, L_0x118089060;  1 drivers
L_0x118088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000310cfc0_0 .net *"_ivl_3", 0 0, L_0x118088ef8;  1 drivers
v0x60000310d050_0 .net *"_ivl_31", 0 0, L_0x6000032230c0;  1 drivers
L_0x118088f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000310d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x118088f40;  1 drivers
v0x60000310d170_0 .net *"_ivl_6", 0 0, L_0x600003223840;  1 drivers
v0x60000310d200_0 .net "do_clear", 0 0, L_0x60000283b480;  1 drivers
v0x60000310d290_0 .net "load_weight", 0 0, L_0x60000283b2c0;  1 drivers
v0x60000310d320_0 .net "weight_in", 7 0, L_0x6000032233e0;  1 drivers
L_0x600003223340 .concat [ 2 1 0 0], v0x600003166b50_0, L_0x118088ef8;
L_0x600003223840 .cmp/eq 3, L_0x600003223340, L_0x118088f40;
L_0x600003223700 .cmp/eq 3, v0x60000311c990_0, L_0x118088f88;
L_0x600003223480 .cmp/eq 3, v0x60000311c990_0, L_0x118088fd0;
L_0x6000032235c0 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118089018;
L_0x6000032230c0 .cmp/eq 32, L_0x6000032235c0, L_0x118089060;
S_0x125f927e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f92670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000310bde0_0 .net *"_ivl_11", 0 0, L_0x600003222e40;  1 drivers
v0x60000310be70_0 .net *"_ivl_12", 15 0, L_0x600003222ee0;  1 drivers
v0x60000310bf00_0 .net/s *"_ivl_4", 15 0, L_0x600003223160;  1 drivers
v0x60000310c000_0 .net/s *"_ivl_6", 15 0, L_0x600003222f80;  1 drivers
v0x60000310c090_0 .net/s "a_signed", 7 0, v0x60000310c240_0;  1 drivers
v0x60000310c120_0 .net "act_in", 7 0, v0x60000310abe0_0;  alias, 1 drivers
v0x60000310c1b0_0 .var "act_out", 7 0;
v0x60000310c240_0 .var "act_reg", 7 0;
v0x60000310c2d0_0 .net "clear_acc", 0 0, L_0x60000283b480;  alias, 1 drivers
v0x60000310c360_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000310c3f0_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x60000310c480_0 .net "load_weight", 0 0, L_0x60000283b2c0;  alias, 1 drivers
v0x60000310c510_0 .net/s "product", 15 0, L_0x600003223020;  1 drivers
v0x60000310c5a0_0 .net/s "product_ext", 31 0, L_0x600003222d00;  1 drivers
v0x60000310c630_0 .net "psum_in", 31 0, v0x600003107060_0;  alias, 1 drivers
v0x60000310c6c0_0 .var "psum_out", 31 0;
v0x60000310c750_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x60000310c7e0_0 .net/s "w_signed", 7 0, v0x60000310c900_0;  1 drivers
v0x60000310c870_0 .net "weight_in", 7 0, L_0x6000032233e0;  alias, 1 drivers
v0x60000310c900_0 .var "weight_reg", 7 0;
L_0x600003223160 .extend/s 16, v0x60000310c240_0;
L_0x600003222f80 .extend/s 16, v0x60000310c900_0;
L_0x600003223020 .arith/mult 16, L_0x600003223160, L_0x600003222f80;
L_0x600003222e40 .part L_0x600003223020, 15, 1;
LS_0x600003222ee0_0_0 .concat [ 1 1 1 1], L_0x600003222e40, L_0x600003222e40, L_0x600003222e40, L_0x600003222e40;
LS_0x600003222ee0_0_4 .concat [ 1 1 1 1], L_0x600003222e40, L_0x600003222e40, L_0x600003222e40, L_0x600003222e40;
LS_0x600003222ee0_0_8 .concat [ 1 1 1 1], L_0x600003222e40, L_0x600003222e40, L_0x600003222e40, L_0x600003222e40;
LS_0x600003222ee0_0_12 .concat [ 1 1 1 1], L_0x600003222e40, L_0x600003222e40, L_0x600003222e40, L_0x600003222e40;
L_0x600003222ee0 .concat [ 4 4 4 4], LS_0x600003222ee0_0_0, LS_0x600003222ee0_0_4, LS_0x600003222ee0_0_8, LS_0x600003222ee0_0_12;
L_0x600003222d00 .concat [ 16 16 0 0], L_0x600003223020, L_0x600003222ee0;
S_0x125f90020 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x125f15b70;
 .timescale 0 0;
P_0x600001641440 .param/l "col" 1 7 214, +C4<010>;
L_0x60000283b5d0 .functor AND 1, v0x600003166be0_0, L_0x600003222bc0, C4<1>, C4<1>;
L_0x60000283afb0 .functor AND 1, L_0x600003222b20, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283b640 .functor OR 1, L_0x600003222a80, L_0x60000283afb0, C4<0>, C4<0>;
L_0x60000283b6b0 .functor AND 1, L_0x11808a4a0, L_0x60000283b640, C4<1>, C4<1>;
L_0x60000283b720 .functor AND 1, L_0x60000283b6b0, L_0x6000032229e0, C4<1>, C4<1>;
v0x60000310def0_0 .net *"_ivl_0", 3 0, L_0x600003222da0;  1 drivers
L_0x118089138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000310df80_0 .net/2u *"_ivl_11", 2 0, L_0x118089138;  1 drivers
v0x60000310e010_0 .net *"_ivl_13", 0 0, L_0x600003222a80;  1 drivers
L_0x118089180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000310e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x118089180;  1 drivers
v0x60000310e130_0 .net *"_ivl_17", 0 0, L_0x600003222b20;  1 drivers
v0x60000310e1c0_0 .net *"_ivl_20", 0 0, L_0x60000283afb0;  1 drivers
v0x60000310e250_0 .net *"_ivl_22", 0 0, L_0x60000283b640;  1 drivers
v0x60000310e2e0_0 .net *"_ivl_24", 0 0, L_0x60000283b6b0;  1 drivers
v0x60000310e370_0 .net *"_ivl_25", 31 0, L_0x600003222940;  1 drivers
L_0x1180891c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310e400_0 .net *"_ivl_28", 15 0, L_0x1180891c8;  1 drivers
L_0x118089210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310e490_0 .net/2u *"_ivl_29", 31 0, L_0x118089210;  1 drivers
L_0x1180890a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000310e520_0 .net *"_ivl_3", 1 0, L_0x1180890a8;  1 drivers
v0x60000310e5b0_0 .net *"_ivl_31", 0 0, L_0x6000032229e0;  1 drivers
L_0x1180890f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000310e640_0 .net/2u *"_ivl_4", 3 0, L_0x1180890f0;  1 drivers
v0x60000310e6d0_0 .net *"_ivl_6", 0 0, L_0x600003222bc0;  1 drivers
v0x60000310e760_0 .net "do_clear", 0 0, L_0x60000283b720;  1 drivers
v0x60000310e7f0_0 .net "load_weight", 0 0, L_0x60000283b5d0;  1 drivers
v0x60000310e880_0 .net "weight_in", 7 0, L_0x600003222c60;  1 drivers
L_0x600003222da0 .concat [ 2 2 0 0], v0x600003166b50_0, L_0x1180890a8;
L_0x600003222bc0 .cmp/eq 4, L_0x600003222da0, L_0x1180890f0;
L_0x600003222a80 .cmp/eq 3, v0x60000311c990_0, L_0x118089138;
L_0x600003222b20 .cmp/eq 3, v0x60000311c990_0, L_0x118089180;
L_0x600003222940 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x1180891c8;
L_0x6000032229e0 .cmp/eq 32, L_0x600003222940, L_0x118089210;
S_0x125f90190 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f90020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000310d3b0_0 .net *"_ivl_11", 0 0, L_0x6000032221c0;  1 drivers
v0x60000310d440_0 .net *"_ivl_12", 15 0, L_0x600003221fe0;  1 drivers
v0x60000310d4d0_0 .net/s *"_ivl_4", 15 0, L_0x600003222620;  1 drivers
v0x60000310d560_0 .net/s *"_ivl_6", 15 0, L_0x6000032226c0;  1 drivers
v0x60000310d5f0_0 .net/s "a_signed", 7 0, v0x60000310d7a0_0;  1 drivers
v0x60000310d680_0 .net "act_in", 7 0, v0x60000310c1b0_0;  alias, 1 drivers
v0x60000310d710_0 .var "act_out", 7 0;
v0x60000310d7a0_0 .var "act_reg", 7 0;
v0x60000310d830_0 .net "clear_acc", 0 0, L_0x60000283b720;  alias, 1 drivers
v0x60000310d8c0_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000310d950_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x60000310d9e0_0 .net "load_weight", 0 0, L_0x60000283b5d0;  alias, 1 drivers
v0x60000310da70_0 .net/s "product", 15 0, L_0x600003222120;  1 drivers
v0x60000310db00_0 .net/s "product_ext", 31 0, L_0x600003222080;  1 drivers
v0x60000310db90_0 .net "psum_in", 31 0, v0x600003108630_0;  alias, 1 drivers
v0x60000310dc20_0 .var "psum_out", 31 0;
v0x60000310dcb0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x60000310dd40_0 .net/s "w_signed", 7 0, v0x60000310de60_0;  1 drivers
v0x60000310ddd0_0 .net "weight_in", 7 0, L_0x600003222c60;  alias, 1 drivers
v0x60000310de60_0 .var "weight_reg", 7 0;
L_0x600003222620 .extend/s 16, v0x60000310d7a0_0;
L_0x6000032226c0 .extend/s 16, v0x60000310de60_0;
L_0x600003222120 .arith/mult 16, L_0x600003222620, L_0x6000032226c0;
L_0x6000032221c0 .part L_0x600003222120, 15, 1;
LS_0x600003221fe0_0_0 .concat [ 1 1 1 1], L_0x6000032221c0, L_0x6000032221c0, L_0x6000032221c0, L_0x6000032221c0;
LS_0x600003221fe0_0_4 .concat [ 1 1 1 1], L_0x6000032221c0, L_0x6000032221c0, L_0x6000032221c0, L_0x6000032221c0;
LS_0x600003221fe0_0_8 .concat [ 1 1 1 1], L_0x6000032221c0, L_0x6000032221c0, L_0x6000032221c0, L_0x6000032221c0;
LS_0x600003221fe0_0_12 .concat [ 1 1 1 1], L_0x6000032221c0, L_0x6000032221c0, L_0x6000032221c0, L_0x6000032221c0;
L_0x600003221fe0 .concat [ 4 4 4 4], LS_0x600003221fe0_0_0, LS_0x600003221fe0_0_4, LS_0x600003221fe0_0_8, LS_0x600003221fe0_0_12;
L_0x600003222080 .concat [ 16 16 0 0], L_0x600003222120, L_0x600003221fe0;
S_0x125f8d9d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x125f15b70;
 .timescale 0 0;
P_0x600001641540 .param/l "col" 1 7 214, +C4<011>;
L_0x60000283b870 .functor AND 1, v0x600003166be0_0, L_0x600003221f40, C4<1>, C4<1>;
L_0x60000283b8e0 .functor AND 1, L_0x600003221c20, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283b950 .functor OR 1, L_0x600003221e00, L_0x60000283b8e0, C4<0>, C4<0>;
L_0x60000283b9c0 .functor AND 1, L_0x11808a4a0, L_0x60000283b950, C4<1>, C4<1>;
L_0x60000283ba30 .functor AND 1, L_0x60000283b9c0, L_0x600003221ae0, C4<1>, C4<1>;
v0x60000310f450_0 .net *"_ivl_0", 3 0, L_0x600003221ea0;  1 drivers
L_0x1180892e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000310f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1180892e8;  1 drivers
v0x60000310f570_0 .net *"_ivl_13", 0 0, L_0x600003221e00;  1 drivers
L_0x118089330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000310f600_0 .net/2u *"_ivl_15", 2 0, L_0x118089330;  1 drivers
v0x60000310f690_0 .net *"_ivl_17", 0 0, L_0x600003221c20;  1 drivers
v0x60000310f720_0 .net *"_ivl_20", 0 0, L_0x60000283b8e0;  1 drivers
v0x60000310f7b0_0 .net *"_ivl_22", 0 0, L_0x60000283b950;  1 drivers
v0x60000310f840_0 .net *"_ivl_24", 0 0, L_0x60000283b9c0;  1 drivers
v0x60000310f8d0_0 .net *"_ivl_25", 31 0, L_0x600003221cc0;  1 drivers
L_0x118089378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310f960_0 .net *"_ivl_28", 15 0, L_0x118089378;  1 drivers
L_0x1180893c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000310f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1180893c0;  1 drivers
L_0x118089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000310fa80_0 .net *"_ivl_3", 1 0, L_0x118089258;  1 drivers
v0x60000310fb10_0 .net *"_ivl_31", 0 0, L_0x600003221ae0;  1 drivers
L_0x1180892a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000310fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1180892a0;  1 drivers
v0x60000310fc30_0 .net *"_ivl_6", 0 0, L_0x600003221f40;  1 drivers
v0x60000310fcc0_0 .net "do_clear", 0 0, L_0x60000283ba30;  1 drivers
v0x60000310fd50_0 .net "load_weight", 0 0, L_0x60000283b870;  1 drivers
v0x60000310fde0_0 .net "weight_in", 7 0, L_0x600003221d60;  1 drivers
L_0x600003221ea0 .concat [ 2 2 0 0], v0x600003166b50_0, L_0x118089258;
L_0x600003221f40 .cmp/eq 4, L_0x600003221ea0, L_0x1180892a0;
L_0x600003221e00 .cmp/eq 3, v0x60000311c990_0, L_0x1180892e8;
L_0x600003221c20 .cmp/eq 3, v0x60000311c990_0, L_0x118089330;
L_0x600003221cc0 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118089378;
L_0x600003221ae0 .cmp/eq 32, L_0x600003221cc0, L_0x1180893c0;
S_0x125f8db40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f8d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fa00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fa40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000310e910_0 .net *"_ivl_11", 0 0, L_0x600003221860;  1 drivers
v0x60000310e9a0_0 .net *"_ivl_12", 15 0, L_0x600003221900;  1 drivers
v0x60000310ea30_0 .net/s *"_ivl_4", 15 0, L_0x600003221b80;  1 drivers
v0x60000310eac0_0 .net/s *"_ivl_6", 15 0, L_0x6000032219a0;  1 drivers
v0x60000310eb50_0 .net/s "a_signed", 7 0, v0x60000310ed00_0;  1 drivers
v0x60000310ebe0_0 .net "act_in", 7 0, v0x60000310d710_0;  alias, 1 drivers
v0x60000310ec70_0 .var "act_out", 7 0;
v0x60000310ed00_0 .var "act_reg", 7 0;
v0x60000310ed90_0 .net "clear_acc", 0 0, L_0x60000283ba30;  alias, 1 drivers
v0x60000310ee20_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000310eeb0_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x60000310ef40_0 .net "load_weight", 0 0, L_0x60000283b870;  alias, 1 drivers
v0x60000310efd0_0 .net/s "product", 15 0, L_0x600003221a40;  1 drivers
v0x60000310f060_0 .net/s "product_ext", 31 0, L_0x600003221720;  1 drivers
v0x60000310f0f0_0 .net "psum_in", 31 0, v0x600003109b90_0;  alias, 1 drivers
v0x60000310f180_0 .var "psum_out", 31 0;
v0x60000310f210_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x60000310f2a0_0 .net/s "w_signed", 7 0, v0x60000310f3c0_0;  1 drivers
v0x60000310f330_0 .net "weight_in", 7 0, L_0x600003221d60;  alias, 1 drivers
v0x60000310f3c0_0 .var "weight_reg", 7 0;
L_0x600003221b80 .extend/s 16, v0x60000310ed00_0;
L_0x6000032219a0 .extend/s 16, v0x60000310f3c0_0;
L_0x600003221a40 .arith/mult 16, L_0x600003221b80, L_0x6000032219a0;
L_0x600003221860 .part L_0x600003221a40, 15, 1;
LS_0x600003221900_0_0 .concat [ 1 1 1 1], L_0x600003221860, L_0x600003221860, L_0x600003221860, L_0x600003221860;
LS_0x600003221900_0_4 .concat [ 1 1 1 1], L_0x600003221860, L_0x600003221860, L_0x600003221860, L_0x600003221860;
LS_0x600003221900_0_8 .concat [ 1 1 1 1], L_0x600003221860, L_0x600003221860, L_0x600003221860, L_0x600003221860;
LS_0x600003221900_0_12 .concat [ 1 1 1 1], L_0x600003221860, L_0x600003221860, L_0x600003221860, L_0x600003221860;
L_0x600003221900 .concat [ 4 4 4 4], LS_0x600003221900_0_0, LS_0x600003221900_0_4, LS_0x600003221900_0_8, LS_0x600003221900_0_12;
L_0x600003221720 .concat [ 16 16 0 0], L_0x600003221a40, L_0x600003221900;
S_0x125f8b380 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001641640 .param/l "row" 1 7 213, +C4<010>;
S_0x125f8b4f0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x125f8b380;
 .timescale 0 0;
P_0x6000016416c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000283bb80 .functor AND 1, v0x600003166be0_0, L_0x6000032215e0, C4<1>, C4<1>;
L_0x60000283bbf0 .functor AND 1, L_0x600003221540, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283bc60 .functor OR 1, L_0x6000032214a0, L_0x60000283bbf0, C4<0>, C4<0>;
L_0x60000283bcd0 .functor AND 1, L_0x11808a4a0, L_0x60000283bc60, C4<1>, C4<1>;
L_0x60000283bd40 .functor AND 1, L_0x60000283bcd0, L_0x600003221400, C4<1>, C4<1>;
v0x600003110a20_0 .net *"_ivl_0", 2 0, L_0x6000032217c0;  1 drivers
L_0x118089498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003110ab0_0 .net/2u *"_ivl_11", 2 0, L_0x118089498;  1 drivers
v0x600003110b40_0 .net *"_ivl_13", 0 0, L_0x6000032214a0;  1 drivers
L_0x1180894e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003110bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1180894e0;  1 drivers
v0x600003110c60_0 .net *"_ivl_17", 0 0, L_0x600003221540;  1 drivers
v0x600003110cf0_0 .net *"_ivl_20", 0 0, L_0x60000283bbf0;  1 drivers
v0x600003110d80_0 .net *"_ivl_22", 0 0, L_0x60000283bc60;  1 drivers
v0x600003110e10_0 .net *"_ivl_24", 0 0, L_0x60000283bcd0;  1 drivers
v0x600003110ea0_0 .net *"_ivl_25", 31 0, L_0x600003221360;  1 drivers
L_0x118089528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003110f30_0 .net *"_ivl_28", 15 0, L_0x118089528;  1 drivers
L_0x118089570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003110fc0_0 .net/2u *"_ivl_29", 31 0, L_0x118089570;  1 drivers
L_0x118089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003111050_0 .net *"_ivl_3", 0 0, L_0x118089408;  1 drivers
v0x6000031110e0_0 .net *"_ivl_31", 0 0, L_0x600003221400;  1 drivers
L_0x118089450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003111170_0 .net/2u *"_ivl_4", 2 0, L_0x118089450;  1 drivers
v0x600003111200_0 .net *"_ivl_6", 0 0, L_0x6000032215e0;  1 drivers
v0x600003111290_0 .net "do_clear", 0 0, L_0x60000283bd40;  1 drivers
v0x600003111320_0 .net "load_weight", 0 0, L_0x60000283bb80;  1 drivers
v0x6000031113b0_0 .net "weight_in", 7 0, L_0x600003221680;  1 drivers
L_0x6000032217c0 .concat [ 2 1 0 0], v0x600003166b50_0, L_0x118089408;
L_0x6000032215e0 .cmp/eq 3, L_0x6000032217c0, L_0x118089450;
L_0x6000032214a0 .cmp/eq 3, v0x60000311c990_0, L_0x118089498;
L_0x600003221540 .cmp/eq 3, v0x60000311c990_0, L_0x1180894e0;
L_0x600003221360 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118089528;
L_0x600003221400 .cmp/eq 32, L_0x600003221360, L_0x118089570;
S_0x125f88d30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f8b4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fdc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000310fe70_0 .net *"_ivl_11", 0 0, L_0x600003221180;  1 drivers
v0x60000310ff00_0 .net *"_ivl_12", 15 0, L_0x600003220fa0;  1 drivers
v0x600003110000_0 .net/s *"_ivl_4", 15 0, L_0x600003221220;  1 drivers
v0x600003110090_0 .net/s *"_ivl_6", 15 0, L_0x6000032212c0;  1 drivers
v0x600003110120_0 .net/s "a_signed", 7 0, v0x6000031102d0_0;  1 drivers
v0x6000031101b0_0 .net "act_in", 7 0, L_0x600002839a40;  alias, 1 drivers
v0x600003110240_0 .var "act_out", 7 0;
v0x6000031102d0_0 .var "act_reg", 7 0;
v0x600003110360_0 .net "clear_acc", 0 0, L_0x60000283bd40;  alias, 1 drivers
v0x6000031103f0_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003110480_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003110510_0 .net "load_weight", 0 0, L_0x60000283bb80;  alias, 1 drivers
v0x6000031105a0_0 .net/s "product", 15 0, L_0x6000032210e0;  1 drivers
v0x600003110630_0 .net/s "product_ext", 31 0, L_0x600003221040;  1 drivers
v0x6000031106c0_0 .net "psum_in", 31 0, v0x60000310b0f0_0;  alias, 1 drivers
v0x600003110750_0 .var "psum_out", 31 0;
v0x6000031107e0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003110870_0 .net/s "w_signed", 7 0, v0x600003110990_0;  1 drivers
v0x600003110900_0 .net "weight_in", 7 0, L_0x600003221680;  alias, 1 drivers
v0x600003110990_0 .var "weight_reg", 7 0;
L_0x600003221220 .extend/s 16, v0x6000031102d0_0;
L_0x6000032212c0 .extend/s 16, v0x600003110990_0;
L_0x6000032210e0 .arith/mult 16, L_0x600003221220, L_0x6000032212c0;
L_0x600003221180 .part L_0x6000032210e0, 15, 1;
LS_0x600003220fa0_0_0 .concat [ 1 1 1 1], L_0x600003221180, L_0x600003221180, L_0x600003221180, L_0x600003221180;
LS_0x600003220fa0_0_4 .concat [ 1 1 1 1], L_0x600003221180, L_0x600003221180, L_0x600003221180, L_0x600003221180;
LS_0x600003220fa0_0_8 .concat [ 1 1 1 1], L_0x600003221180, L_0x600003221180, L_0x600003221180, L_0x600003221180;
LS_0x600003220fa0_0_12 .concat [ 1 1 1 1], L_0x600003221180, L_0x600003221180, L_0x600003221180, L_0x600003221180;
L_0x600003220fa0 .concat [ 4 4 4 4], LS_0x600003220fa0_0_0, LS_0x600003220fa0_0_4, LS_0x600003220fa0_0_8, LS_0x600003220fa0_0_12;
L_0x600003221040 .concat [ 16 16 0 0], L_0x6000032210e0, L_0x600003220fa0;
S_0x125f88ea0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x125f8b380;
 .timescale 0 0;
P_0x6000016417c0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000283be90 .functor AND 1, v0x600003166be0_0, L_0x600003220f00, C4<1>, C4<1>;
L_0x60000283bf00 .functor AND 1, L_0x600003220be0, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283bf70 .functor OR 1, L_0x600003220dc0, L_0x60000283bf00, C4<0>, C4<0>;
L_0x600002837f70 .functor AND 1, L_0x11808a4a0, L_0x60000283bf70, C4<1>, C4<1>;
L_0x600002837b10 .functor AND 1, L_0x600002837f70, L_0x600003220aa0, C4<1>, C4<1>;
v0x600003111f80_0 .net *"_ivl_0", 2 0, L_0x600003220e60;  1 drivers
L_0x118089648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003112010_0 .net/2u *"_ivl_11", 2 0, L_0x118089648;  1 drivers
v0x6000031120a0_0 .net *"_ivl_13", 0 0, L_0x600003220dc0;  1 drivers
L_0x118089690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003112130_0 .net/2u *"_ivl_15", 2 0, L_0x118089690;  1 drivers
v0x6000031121c0_0 .net *"_ivl_17", 0 0, L_0x600003220be0;  1 drivers
v0x600003112250_0 .net *"_ivl_20", 0 0, L_0x60000283bf00;  1 drivers
v0x6000031122e0_0 .net *"_ivl_22", 0 0, L_0x60000283bf70;  1 drivers
v0x600003112370_0 .net *"_ivl_24", 0 0, L_0x600002837f70;  1 drivers
v0x600003112400_0 .net *"_ivl_25", 31 0, L_0x600003220c80;  1 drivers
L_0x1180896d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003112490_0 .net *"_ivl_28", 15 0, L_0x1180896d8;  1 drivers
L_0x118089720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003112520_0 .net/2u *"_ivl_29", 31 0, L_0x118089720;  1 drivers
L_0x1180895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031125b0_0 .net *"_ivl_3", 0 0, L_0x1180895b8;  1 drivers
v0x600003112640_0 .net *"_ivl_31", 0 0, L_0x600003220aa0;  1 drivers
L_0x118089600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031126d0_0 .net/2u *"_ivl_4", 2 0, L_0x118089600;  1 drivers
v0x600003112760_0 .net *"_ivl_6", 0 0, L_0x600003220f00;  1 drivers
v0x6000031127f0_0 .net "do_clear", 0 0, L_0x600002837b10;  1 drivers
v0x600003112880_0 .net "load_weight", 0 0, L_0x60000283be90;  1 drivers
v0x600003112910_0 .net "weight_in", 7 0, L_0x600003220d20;  1 drivers
L_0x600003220e60 .concat [ 2 1 0 0], v0x600003166b50_0, L_0x1180895b8;
L_0x600003220f00 .cmp/eq 3, L_0x600003220e60, L_0x118089600;
L_0x600003220dc0 .cmp/eq 3, v0x60000311c990_0, L_0x118089648;
L_0x600003220be0 .cmp/eq 3, v0x60000311c990_0, L_0x118089690;
L_0x600003220c80 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x1180896d8;
L_0x600003220aa0 .cmp/eq 32, L_0x600003220c80, L_0x118089720;
S_0x125f866e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f88ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fa80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003111440_0 .net *"_ivl_11", 0 0, L_0x6000032224e0;  1 drivers
v0x6000031114d0_0 .net *"_ivl_12", 15 0, L_0x600003222580;  1 drivers
v0x600003111560_0 .net/s *"_ivl_4", 15 0, L_0x600003220b40;  1 drivers
v0x6000031115f0_0 .net/s *"_ivl_6", 15 0, L_0x600003220960;  1 drivers
v0x600003111680_0 .net/s "a_signed", 7 0, v0x600003111830_0;  1 drivers
v0x600003111710_0 .net "act_in", 7 0, v0x600003110240_0;  alias, 1 drivers
v0x6000031117a0_0 .var "act_out", 7 0;
v0x600003111830_0 .var "act_reg", 7 0;
v0x6000031118c0_0 .net "clear_acc", 0 0, L_0x600002837b10;  alias, 1 drivers
v0x600003111950_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x6000031119e0_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003111a70_0 .net "load_weight", 0 0, L_0x60000283be90;  alias, 1 drivers
v0x600003111b00_0 .net/s "product", 15 0, L_0x600003220a00;  1 drivers
v0x600003111b90_0 .net/s "product_ext", 31 0, L_0x6000032223a0;  1 drivers
v0x600003111c20_0 .net "psum_in", 31 0, v0x60000310c6c0_0;  alias, 1 drivers
v0x600003111cb0_0 .var "psum_out", 31 0;
v0x600003111d40_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003111dd0_0 .net/s "w_signed", 7 0, v0x600003111ef0_0;  1 drivers
v0x600003111e60_0 .net "weight_in", 7 0, L_0x600003220d20;  alias, 1 drivers
v0x600003111ef0_0 .var "weight_reg", 7 0;
L_0x600003220b40 .extend/s 16, v0x600003111830_0;
L_0x600003220960 .extend/s 16, v0x600003111ef0_0;
L_0x600003220a00 .arith/mult 16, L_0x600003220b40, L_0x600003220960;
L_0x6000032224e0 .part L_0x600003220a00, 15, 1;
LS_0x600003222580_0_0 .concat [ 1 1 1 1], L_0x6000032224e0, L_0x6000032224e0, L_0x6000032224e0, L_0x6000032224e0;
LS_0x600003222580_0_4 .concat [ 1 1 1 1], L_0x6000032224e0, L_0x6000032224e0, L_0x6000032224e0, L_0x6000032224e0;
LS_0x600003222580_0_8 .concat [ 1 1 1 1], L_0x6000032224e0, L_0x6000032224e0, L_0x6000032224e0, L_0x6000032224e0;
LS_0x600003222580_0_12 .concat [ 1 1 1 1], L_0x6000032224e0, L_0x6000032224e0, L_0x6000032224e0, L_0x6000032224e0;
L_0x600003222580 .concat [ 4 4 4 4], LS_0x600003222580_0_0, LS_0x600003222580_0_4, LS_0x600003222580_0_8, LS_0x600003222580_0_12;
L_0x6000032223a0 .concat [ 16 16 0 0], L_0x600003220a00, L_0x600003222580;
S_0x125f86850 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x125f8b380;
 .timescale 0 0;
P_0x6000016418c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600002836df0 .functor AND 1, v0x600003166be0_0, L_0x600003222260, C4<1>, C4<1>;
L_0x600002836990 .functor AND 1, L_0x600003220820, v0x600003165680_0, C4<1>, C4<1>;
L_0x600002836530 .functor OR 1, L_0x6000032206e0, L_0x600002836990, C4<0>, C4<0>;
L_0x6000028360d0 .functor AND 1, L_0x11808a4a0, L_0x600002836530, C4<1>, C4<1>;
L_0x600002835c70 .functor AND 1, L_0x6000028360d0, L_0x6000032238e0, C4<1>, C4<1>;
v0x6000031134e0_0 .net *"_ivl_0", 3 0, L_0x600003222440;  1 drivers
L_0x1180897f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003113570_0 .net/2u *"_ivl_11", 2 0, L_0x1180897f8;  1 drivers
v0x600003113600_0 .net *"_ivl_13", 0 0, L_0x6000032206e0;  1 drivers
L_0x118089840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003113690_0 .net/2u *"_ivl_15", 2 0, L_0x118089840;  1 drivers
v0x600003113720_0 .net *"_ivl_17", 0 0, L_0x600003220820;  1 drivers
v0x6000031137b0_0 .net *"_ivl_20", 0 0, L_0x600002836990;  1 drivers
v0x600003113840_0 .net *"_ivl_22", 0 0, L_0x600002836530;  1 drivers
v0x6000031138d0_0 .net *"_ivl_24", 0 0, L_0x6000028360d0;  1 drivers
v0x600003113960_0 .net *"_ivl_25", 31 0, L_0x6000032208c0;  1 drivers
L_0x118089888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031139f0_0 .net *"_ivl_28", 15 0, L_0x118089888;  1 drivers
L_0x1180898d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003113a80_0 .net/2u *"_ivl_29", 31 0, L_0x1180898d0;  1 drivers
L_0x118089768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003113b10_0 .net *"_ivl_3", 1 0, L_0x118089768;  1 drivers
v0x600003113ba0_0 .net *"_ivl_31", 0 0, L_0x6000032238e0;  1 drivers
L_0x1180897b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003113c30_0 .net/2u *"_ivl_4", 3 0, L_0x1180897b0;  1 drivers
v0x600003113cc0_0 .net *"_ivl_6", 0 0, L_0x600003222260;  1 drivers
v0x600003113d50_0 .net "do_clear", 0 0, L_0x600002835c70;  1 drivers
v0x600003113de0_0 .net "load_weight", 0 0, L_0x600002836df0;  1 drivers
v0x600003113e70_0 .net "weight_in", 7 0, L_0x600003222300;  1 drivers
L_0x600003222440 .concat [ 2 2 0 0], v0x600003166b50_0, L_0x118089768;
L_0x600003222260 .cmp/eq 4, L_0x600003222440, L_0x1180897b0;
L_0x6000032206e0 .cmp/eq 3, v0x60000311c990_0, L_0x1180897f8;
L_0x600003220820 .cmp/eq 3, v0x60000311c990_0, L_0x118089840;
L_0x6000032208c0 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118089888;
L_0x6000032238e0 .cmp/eq 32, L_0x6000032208c0, L_0x1180898d0;
S_0x125f84090 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f86850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031129a0_0 .net *"_ivl_11", 0 0, L_0x6000032281e0;  1 drivers
v0x600003112a30_0 .net *"_ivl_12", 15 0, L_0x600003228280;  1 drivers
v0x600003112ac0_0 .net/s *"_ivl_4", 15 0, L_0x600003228000;  1 drivers
v0x600003112b50_0 .net/s *"_ivl_6", 15 0, L_0x6000032280a0;  1 drivers
v0x600003112be0_0 .net/s "a_signed", 7 0, v0x600003112d90_0;  1 drivers
v0x600003112c70_0 .net "act_in", 7 0, v0x6000031117a0_0;  alias, 1 drivers
v0x600003112d00_0 .var "act_out", 7 0;
v0x600003112d90_0 .var "act_reg", 7 0;
v0x600003112e20_0 .net "clear_acc", 0 0, L_0x600002835c70;  alias, 1 drivers
v0x600003112eb0_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003112f40_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003112fd0_0 .net "load_weight", 0 0, L_0x600002836df0;  alias, 1 drivers
v0x600003113060_0 .net/s "product", 15 0, L_0x600003228140;  1 drivers
v0x6000031130f0_0 .net/s "product_ext", 31 0, L_0x600003228320;  1 drivers
v0x600003113180_0 .net "psum_in", 31 0, v0x60000310dc20_0;  alias, 1 drivers
v0x600003113210_0 .var "psum_out", 31 0;
v0x6000031132a0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003113330_0 .net/s "w_signed", 7 0, v0x600003113450_0;  1 drivers
v0x6000031133c0_0 .net "weight_in", 7 0, L_0x600003222300;  alias, 1 drivers
v0x600003113450_0 .var "weight_reg", 7 0;
L_0x600003228000 .extend/s 16, v0x600003112d90_0;
L_0x6000032280a0 .extend/s 16, v0x600003113450_0;
L_0x600003228140 .arith/mult 16, L_0x600003228000, L_0x6000032280a0;
L_0x6000032281e0 .part L_0x600003228140, 15, 1;
LS_0x600003228280_0_0 .concat [ 1 1 1 1], L_0x6000032281e0, L_0x6000032281e0, L_0x6000032281e0, L_0x6000032281e0;
LS_0x600003228280_0_4 .concat [ 1 1 1 1], L_0x6000032281e0, L_0x6000032281e0, L_0x6000032281e0, L_0x6000032281e0;
LS_0x600003228280_0_8 .concat [ 1 1 1 1], L_0x6000032281e0, L_0x6000032281e0, L_0x6000032281e0, L_0x6000032281e0;
LS_0x600003228280_0_12 .concat [ 1 1 1 1], L_0x6000032281e0, L_0x6000032281e0, L_0x6000032281e0, L_0x6000032281e0;
L_0x600003228280 .concat [ 4 4 4 4], LS_0x600003228280_0_0, LS_0x600003228280_0_4, LS_0x600003228280_0_8, LS_0x600003228280_0_12;
L_0x600003228320 .concat [ 16 16 0 0], L_0x600003228140, L_0x600003228280;
S_0x125f84200 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x125f8b380;
 .timescale 0 0;
P_0x6000016419c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002834f50 .functor AND 1, v0x600003166be0_0, L_0x600003228460, C4<1>, C4<1>;
L_0x600002834af0 .functor AND 1, L_0x600003228640, v0x600003165680_0, C4<1>, C4<1>;
L_0x600002834690 .functor OR 1, L_0x6000032285a0, L_0x600002834af0, C4<0>, C4<0>;
L_0x600002834230 .functor AND 1, L_0x11808a4a0, L_0x600002834690, C4<1>, C4<1>;
L_0x6000028341c0 .functor AND 1, L_0x600002834230, L_0x600003228780, C4<1>, C4<1>;
v0x600003114ab0_0 .net *"_ivl_0", 3 0, L_0x6000032283c0;  1 drivers
L_0x1180899a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003114b40_0 .net/2u *"_ivl_11", 2 0, L_0x1180899a8;  1 drivers
v0x600003114bd0_0 .net *"_ivl_13", 0 0, L_0x6000032285a0;  1 drivers
L_0x1180899f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003114c60_0 .net/2u *"_ivl_15", 2 0, L_0x1180899f0;  1 drivers
v0x600003114cf0_0 .net *"_ivl_17", 0 0, L_0x600003228640;  1 drivers
v0x600003114d80_0 .net *"_ivl_20", 0 0, L_0x600002834af0;  1 drivers
v0x600003114e10_0 .net *"_ivl_22", 0 0, L_0x600002834690;  1 drivers
v0x600003114ea0_0 .net *"_ivl_24", 0 0, L_0x600002834230;  1 drivers
v0x600003114f30_0 .net *"_ivl_25", 31 0, L_0x6000032286e0;  1 drivers
L_0x118089a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003114fc0_0 .net *"_ivl_28", 15 0, L_0x118089a38;  1 drivers
L_0x118089a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003115050_0 .net/2u *"_ivl_29", 31 0, L_0x118089a80;  1 drivers
L_0x118089918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031150e0_0 .net *"_ivl_3", 1 0, L_0x118089918;  1 drivers
v0x600003115170_0 .net *"_ivl_31", 0 0, L_0x600003228780;  1 drivers
L_0x118089960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003115200_0 .net/2u *"_ivl_4", 3 0, L_0x118089960;  1 drivers
v0x600003115290_0 .net *"_ivl_6", 0 0, L_0x600003228460;  1 drivers
v0x600003115320_0 .net "do_clear", 0 0, L_0x6000028341c0;  1 drivers
v0x6000031153b0_0 .net "load_weight", 0 0, L_0x600002834f50;  1 drivers
v0x600003115440_0 .net "weight_in", 7 0, L_0x600003228500;  1 drivers
L_0x6000032283c0 .concat [ 2 2 0 0], v0x600003166b50_0, L_0x118089918;
L_0x600003228460 .cmp/eq 4, L_0x6000032283c0, L_0x118089960;
L_0x6000032285a0 .cmp/eq 3, v0x60000311c990_0, L_0x1180899a8;
L_0x600003228640 .cmp/eq 3, v0x60000311c990_0, L_0x1180899f0;
L_0x6000032286e0 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118089a38;
L_0x600003228780 .cmp/eq 32, L_0x6000032286e0, L_0x118089a80;
S_0x125f81a40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f84200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fe00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fe40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003113f00_0 .net *"_ivl_11", 0 0, L_0x600003228a00;  1 drivers
v0x600003114000_0 .net *"_ivl_12", 15 0, L_0x600003228aa0;  1 drivers
v0x600003114090_0 .net/s *"_ivl_4", 15 0, L_0x600003228820;  1 drivers
v0x600003114120_0 .net/s *"_ivl_6", 15 0, L_0x6000032288c0;  1 drivers
v0x6000031141b0_0 .net/s "a_signed", 7 0, v0x600003114360_0;  1 drivers
v0x600003114240_0 .net "act_in", 7 0, v0x600003112d00_0;  alias, 1 drivers
v0x6000031142d0_0 .var "act_out", 7 0;
v0x600003114360_0 .var "act_reg", 7 0;
v0x6000031143f0_0 .net "clear_acc", 0 0, L_0x6000028341c0;  alias, 1 drivers
v0x600003114480_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003114510_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x6000031145a0_0 .net "load_weight", 0 0, L_0x600002834f50;  alias, 1 drivers
v0x600003114630_0 .net/s "product", 15 0, L_0x600003228960;  1 drivers
v0x6000031146c0_0 .net/s "product_ext", 31 0, L_0x600003228b40;  1 drivers
v0x600003114750_0 .net "psum_in", 31 0, v0x60000310f180_0;  alias, 1 drivers
v0x6000031147e0_0 .var "psum_out", 31 0;
v0x600003114870_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003114900_0 .net/s "w_signed", 7 0, v0x600003114a20_0;  1 drivers
v0x600003114990_0 .net "weight_in", 7 0, L_0x600003228500;  alias, 1 drivers
v0x600003114a20_0 .var "weight_reg", 7 0;
L_0x600003228820 .extend/s 16, v0x600003114360_0;
L_0x6000032288c0 .extend/s 16, v0x600003114a20_0;
L_0x600003228960 .arith/mult 16, L_0x600003228820, L_0x6000032288c0;
L_0x600003228a00 .part L_0x600003228960, 15, 1;
LS_0x600003228aa0_0_0 .concat [ 1 1 1 1], L_0x600003228a00, L_0x600003228a00, L_0x600003228a00, L_0x600003228a00;
LS_0x600003228aa0_0_4 .concat [ 1 1 1 1], L_0x600003228a00, L_0x600003228a00, L_0x600003228a00, L_0x600003228a00;
LS_0x600003228aa0_0_8 .concat [ 1 1 1 1], L_0x600003228a00, L_0x600003228a00, L_0x600003228a00, L_0x600003228a00;
LS_0x600003228aa0_0_12 .concat [ 1 1 1 1], L_0x600003228a00, L_0x600003228a00, L_0x600003228a00, L_0x600003228a00;
L_0x600003228aa0 .concat [ 4 4 4 4], LS_0x600003228aa0_0_0, LS_0x600003228aa0_0_4, LS_0x600003228aa0_0_8, LS_0x600003228aa0_0_12;
L_0x600003228b40 .concat [ 16 16 0 0], L_0x600003228960, L_0x600003228aa0;
S_0x125f81bb0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001641ac0 .param/l "row" 1 7 213, +C4<011>;
S_0x125f7f3f0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x125f81bb0;
 .timescale 0 0;
P_0x600001641b40 .param/l "col" 1 7 214, +C4<00>;
L_0x600002834000 .functor AND 1, v0x600003166be0_0, L_0x600003228c80, C4<1>, C4<1>;
L_0x600002834070 .functor AND 1, L_0x600003228e60, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283c000 .functor OR 1, L_0x600003228dc0, L_0x600002834070, C4<0>, C4<0>;
L_0x60000283c070 .functor AND 1, L_0x11808a4a0, L_0x60000283c000, C4<1>, C4<1>;
L_0x60000283c0e0 .functor AND 1, L_0x60000283c070, L_0x600003228fa0, C4<1>, C4<1>;
v0x600003116010_0 .net *"_ivl_0", 2 0, L_0x600003228be0;  1 drivers
L_0x118089b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031160a0_0 .net/2u *"_ivl_11", 2 0, L_0x118089b58;  1 drivers
v0x600003116130_0 .net *"_ivl_13", 0 0, L_0x600003228dc0;  1 drivers
L_0x118089ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031161c0_0 .net/2u *"_ivl_15", 2 0, L_0x118089ba0;  1 drivers
v0x600003116250_0 .net *"_ivl_17", 0 0, L_0x600003228e60;  1 drivers
v0x6000031162e0_0 .net *"_ivl_20", 0 0, L_0x600002834070;  1 drivers
v0x600003116370_0 .net *"_ivl_22", 0 0, L_0x60000283c000;  1 drivers
v0x600003116400_0 .net *"_ivl_24", 0 0, L_0x60000283c070;  1 drivers
v0x600003116490_0 .net *"_ivl_25", 31 0, L_0x600003228f00;  1 drivers
L_0x118089be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003116520_0 .net *"_ivl_28", 15 0, L_0x118089be8;  1 drivers
L_0x118089c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031165b0_0 .net/2u *"_ivl_29", 31 0, L_0x118089c30;  1 drivers
L_0x118089ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003116640_0 .net *"_ivl_3", 0 0, L_0x118089ac8;  1 drivers
v0x6000031166d0_0 .net *"_ivl_31", 0 0, L_0x600003228fa0;  1 drivers
L_0x118089b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003116760_0 .net/2u *"_ivl_4", 2 0, L_0x118089b10;  1 drivers
v0x6000031167f0_0 .net *"_ivl_6", 0 0, L_0x600003228c80;  1 drivers
v0x600003116880_0 .net "do_clear", 0 0, L_0x60000283c0e0;  1 drivers
v0x600003116910_0 .net "load_weight", 0 0, L_0x600002834000;  1 drivers
v0x6000031169a0_0 .net "weight_in", 7 0, L_0x600003228d20;  1 drivers
L_0x600003228be0 .concat [ 2 1 0 0], v0x600003166b50_0, L_0x118089ac8;
L_0x600003228c80 .cmp/eq 3, L_0x600003228be0, L_0x118089b10;
L_0x600003228dc0 .cmp/eq 3, v0x60000311c990_0, L_0x118089b58;
L_0x600003228e60 .cmp/eq 3, v0x60000311c990_0, L_0x118089ba0;
L_0x600003228f00 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118089be8;
L_0x600003228fa0 .cmp/eq 32, L_0x600003228f00, L_0x118089c30;
S_0x125f7f560 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f7f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3fe80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3fec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031154d0_0 .net *"_ivl_11", 0 0, L_0x600003229220;  1 drivers
v0x600003115560_0 .net *"_ivl_12", 15 0, L_0x6000032292c0;  1 drivers
v0x6000031155f0_0 .net/s *"_ivl_4", 15 0, L_0x600003229040;  1 drivers
v0x600003115680_0 .net/s *"_ivl_6", 15 0, L_0x6000032290e0;  1 drivers
v0x600003115710_0 .net/s "a_signed", 7 0, v0x6000031158c0_0;  1 drivers
v0x6000031157a0_0 .net "act_in", 7 0, L_0x6000028398f0;  alias, 1 drivers
v0x600003115830_0 .var "act_out", 7 0;
v0x6000031158c0_0 .var "act_reg", 7 0;
v0x600003115950_0 .net "clear_acc", 0 0, L_0x60000283c0e0;  alias, 1 drivers
v0x6000031159e0_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003115a70_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003115b00_0 .net "load_weight", 0 0, L_0x600002834000;  alias, 1 drivers
v0x600003115b90_0 .net/s "product", 15 0, L_0x600003229180;  1 drivers
v0x600003115c20_0 .net/s "product_ext", 31 0, L_0x600003229360;  1 drivers
v0x600003115cb0_0 .net "psum_in", 31 0, v0x600003110750_0;  alias, 1 drivers
v0x600003115d40_0 .var "psum_out", 31 0;
v0x600003115dd0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003115e60_0 .net/s "w_signed", 7 0, v0x600003115f80_0;  1 drivers
v0x600003115ef0_0 .net "weight_in", 7 0, L_0x600003228d20;  alias, 1 drivers
v0x600003115f80_0 .var "weight_reg", 7 0;
L_0x600003229040 .extend/s 16, v0x6000031158c0_0;
L_0x6000032290e0 .extend/s 16, v0x600003115f80_0;
L_0x600003229180 .arith/mult 16, L_0x600003229040, L_0x6000032290e0;
L_0x600003229220 .part L_0x600003229180, 15, 1;
LS_0x6000032292c0_0_0 .concat [ 1 1 1 1], L_0x600003229220, L_0x600003229220, L_0x600003229220, L_0x600003229220;
LS_0x6000032292c0_0_4 .concat [ 1 1 1 1], L_0x600003229220, L_0x600003229220, L_0x600003229220, L_0x600003229220;
LS_0x6000032292c0_0_8 .concat [ 1 1 1 1], L_0x600003229220, L_0x600003229220, L_0x600003229220, L_0x600003229220;
LS_0x6000032292c0_0_12 .concat [ 1 1 1 1], L_0x600003229220, L_0x600003229220, L_0x600003229220, L_0x600003229220;
L_0x6000032292c0 .concat [ 4 4 4 4], LS_0x6000032292c0_0_0, LS_0x6000032292c0_0_4, LS_0x6000032292c0_0_8, LS_0x6000032292c0_0_12;
L_0x600003229360 .concat [ 16 16 0 0], L_0x600003229180, L_0x6000032292c0;
S_0x125f7cda0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x125f81bb0;
 .timescale 0 0;
P_0x600001641c40 .param/l "col" 1 7 214, +C4<01>;
L_0x60000283c230 .functor AND 1, v0x600003166be0_0, L_0x6000032294a0, C4<1>, C4<1>;
L_0x60000283c2a0 .functor AND 1, L_0x600003229680, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283c310 .functor OR 1, L_0x6000032295e0, L_0x60000283c2a0, C4<0>, C4<0>;
L_0x60000283c380 .functor AND 1, L_0x11808a4a0, L_0x60000283c310, C4<1>, C4<1>;
L_0x60000283c3f0 .functor AND 1, L_0x60000283c380, L_0x6000032297c0, C4<1>, C4<1>;
v0x600003117570_0 .net *"_ivl_0", 2 0, L_0x600003229400;  1 drivers
L_0x118089d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003117600_0 .net/2u *"_ivl_11", 2 0, L_0x118089d08;  1 drivers
v0x600003117690_0 .net *"_ivl_13", 0 0, L_0x6000032295e0;  1 drivers
L_0x118089d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003117720_0 .net/2u *"_ivl_15", 2 0, L_0x118089d50;  1 drivers
v0x6000031177b0_0 .net *"_ivl_17", 0 0, L_0x600003229680;  1 drivers
v0x600003117840_0 .net *"_ivl_20", 0 0, L_0x60000283c2a0;  1 drivers
v0x6000031178d0_0 .net *"_ivl_22", 0 0, L_0x60000283c310;  1 drivers
v0x600003117960_0 .net *"_ivl_24", 0 0, L_0x60000283c380;  1 drivers
v0x6000031179f0_0 .net *"_ivl_25", 31 0, L_0x600003229720;  1 drivers
L_0x118089d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003117a80_0 .net *"_ivl_28", 15 0, L_0x118089d98;  1 drivers
L_0x118089de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003117b10_0 .net/2u *"_ivl_29", 31 0, L_0x118089de0;  1 drivers
L_0x118089c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003117ba0_0 .net *"_ivl_3", 0 0, L_0x118089c78;  1 drivers
v0x600003117c30_0 .net *"_ivl_31", 0 0, L_0x6000032297c0;  1 drivers
L_0x118089cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003117cc0_0 .net/2u *"_ivl_4", 2 0, L_0x118089cc0;  1 drivers
v0x600003117d50_0 .net *"_ivl_6", 0 0, L_0x6000032294a0;  1 drivers
v0x600003117de0_0 .net "do_clear", 0 0, L_0x60000283c3f0;  1 drivers
v0x600003117e70_0 .net "load_weight", 0 0, L_0x60000283c230;  1 drivers
v0x600003117f00_0 .net "weight_in", 7 0, L_0x600003229540;  1 drivers
L_0x600003229400 .concat [ 2 1 0 0], v0x600003166b50_0, L_0x118089c78;
L_0x6000032294a0 .cmp/eq 3, L_0x600003229400, L_0x118089cc0;
L_0x6000032295e0 .cmp/eq 3, v0x60000311c990_0, L_0x118089d08;
L_0x600003229680 .cmp/eq 3, v0x60000311c990_0, L_0x118089d50;
L_0x600003229720 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118089d98;
L_0x6000032297c0 .cmp/eq 32, L_0x600003229720, L_0x118089de0;
S_0x125f7cf10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f7cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3ff00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3ff40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003116a30_0 .net *"_ivl_11", 0 0, L_0x600003229a40;  1 drivers
v0x600003116ac0_0 .net *"_ivl_12", 15 0, L_0x600003229ae0;  1 drivers
v0x600003116b50_0 .net/s *"_ivl_4", 15 0, L_0x600003229860;  1 drivers
v0x600003116be0_0 .net/s *"_ivl_6", 15 0, L_0x600003229900;  1 drivers
v0x600003116c70_0 .net/s "a_signed", 7 0, v0x600003116e20_0;  1 drivers
v0x600003116d00_0 .net "act_in", 7 0, v0x600003115830_0;  alias, 1 drivers
v0x600003116d90_0 .var "act_out", 7 0;
v0x600003116e20_0 .var "act_reg", 7 0;
v0x600003116eb0_0 .net "clear_acc", 0 0, L_0x60000283c3f0;  alias, 1 drivers
v0x600003116f40_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003116fd0_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003117060_0 .net "load_weight", 0 0, L_0x60000283c230;  alias, 1 drivers
v0x6000031170f0_0 .net/s "product", 15 0, L_0x6000032299a0;  1 drivers
v0x600003117180_0 .net/s "product_ext", 31 0, L_0x600003229b80;  1 drivers
v0x600003117210_0 .net "psum_in", 31 0, v0x600003111cb0_0;  alias, 1 drivers
v0x6000031172a0_0 .var "psum_out", 31 0;
v0x600003117330_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x6000031173c0_0 .net/s "w_signed", 7 0, v0x6000031174e0_0;  1 drivers
v0x600003117450_0 .net "weight_in", 7 0, L_0x600003229540;  alias, 1 drivers
v0x6000031174e0_0 .var "weight_reg", 7 0;
L_0x600003229860 .extend/s 16, v0x600003116e20_0;
L_0x600003229900 .extend/s 16, v0x6000031174e0_0;
L_0x6000032299a0 .arith/mult 16, L_0x600003229860, L_0x600003229900;
L_0x600003229a40 .part L_0x6000032299a0, 15, 1;
LS_0x600003229ae0_0_0 .concat [ 1 1 1 1], L_0x600003229a40, L_0x600003229a40, L_0x600003229a40, L_0x600003229a40;
LS_0x600003229ae0_0_4 .concat [ 1 1 1 1], L_0x600003229a40, L_0x600003229a40, L_0x600003229a40, L_0x600003229a40;
LS_0x600003229ae0_0_8 .concat [ 1 1 1 1], L_0x600003229a40, L_0x600003229a40, L_0x600003229a40, L_0x600003229a40;
LS_0x600003229ae0_0_12 .concat [ 1 1 1 1], L_0x600003229a40, L_0x600003229a40, L_0x600003229a40, L_0x600003229a40;
L_0x600003229ae0 .concat [ 4 4 4 4], LS_0x600003229ae0_0_0, LS_0x600003229ae0_0_4, LS_0x600003229ae0_0_8, LS_0x600003229ae0_0_12;
L_0x600003229b80 .concat [ 16 16 0 0], L_0x6000032299a0, L_0x600003229ae0;
S_0x125f7a750 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x125f81bb0;
 .timescale 0 0;
P_0x600001641d40 .param/l "col" 1 7 214, +C4<010>;
L_0x60000283c540 .functor AND 1, v0x600003166be0_0, L_0x600003229cc0, C4<1>, C4<1>;
L_0x60000283c5b0 .functor AND 1, L_0x600003229ea0, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283c620 .functor OR 1, L_0x600003229e00, L_0x60000283c5b0, C4<0>, C4<0>;
L_0x60000283c690 .functor AND 1, L_0x11808a4a0, L_0x60000283c620, C4<1>, C4<1>;
L_0x60000283c700 .functor AND 1, L_0x60000283c690, L_0x600003229fe0, C4<1>, C4<1>;
v0x600003118b40_0 .net *"_ivl_0", 3 0, L_0x600003229c20;  1 drivers
L_0x118089eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003118bd0_0 .net/2u *"_ivl_11", 2 0, L_0x118089eb8;  1 drivers
v0x600003118c60_0 .net *"_ivl_13", 0 0, L_0x600003229e00;  1 drivers
L_0x118089f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003118cf0_0 .net/2u *"_ivl_15", 2 0, L_0x118089f00;  1 drivers
v0x600003118d80_0 .net *"_ivl_17", 0 0, L_0x600003229ea0;  1 drivers
v0x600003118e10_0 .net *"_ivl_20", 0 0, L_0x60000283c5b0;  1 drivers
v0x600003118ea0_0 .net *"_ivl_22", 0 0, L_0x60000283c620;  1 drivers
v0x600003118f30_0 .net *"_ivl_24", 0 0, L_0x60000283c690;  1 drivers
v0x600003118fc0_0 .net *"_ivl_25", 31 0, L_0x600003229f40;  1 drivers
L_0x118089f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003119050_0 .net *"_ivl_28", 15 0, L_0x118089f48;  1 drivers
L_0x118089f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031190e0_0 .net/2u *"_ivl_29", 31 0, L_0x118089f90;  1 drivers
L_0x118089e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003119170_0 .net *"_ivl_3", 1 0, L_0x118089e28;  1 drivers
v0x600003119200_0 .net *"_ivl_31", 0 0, L_0x600003229fe0;  1 drivers
L_0x118089e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003119290_0 .net/2u *"_ivl_4", 3 0, L_0x118089e70;  1 drivers
v0x600003119320_0 .net *"_ivl_6", 0 0, L_0x600003229cc0;  1 drivers
v0x6000031193b0_0 .net "do_clear", 0 0, L_0x60000283c700;  1 drivers
v0x600003119440_0 .net "load_weight", 0 0, L_0x60000283c540;  1 drivers
v0x6000031194d0_0 .net "weight_in", 7 0, L_0x600003229d60;  1 drivers
L_0x600003229c20 .concat [ 2 2 0 0], v0x600003166b50_0, L_0x118089e28;
L_0x600003229cc0 .cmp/eq 4, L_0x600003229c20, L_0x118089e70;
L_0x600003229e00 .cmp/eq 3, v0x60000311c990_0, L_0x118089eb8;
L_0x600003229ea0 .cmp/eq 3, v0x60000311c990_0, L_0x118089f00;
L_0x600003229f40 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x118089f48;
L_0x600003229fe0 .cmp/eq 32, L_0x600003229f40, L_0x118089f90;
S_0x125f7a8c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f7a750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3ff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3ffc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003118000_0 .net *"_ivl_11", 0 0, L_0x60000322a260;  1 drivers
v0x600003118090_0 .net *"_ivl_12", 15 0, L_0x60000322a300;  1 drivers
v0x600003118120_0 .net/s *"_ivl_4", 15 0, L_0x60000322a080;  1 drivers
v0x6000031181b0_0 .net/s *"_ivl_6", 15 0, L_0x60000322a120;  1 drivers
v0x600003118240_0 .net/s "a_signed", 7 0, v0x6000031183f0_0;  1 drivers
v0x6000031182d0_0 .net "act_in", 7 0, v0x600003116d90_0;  alias, 1 drivers
v0x600003118360_0 .var "act_out", 7 0;
v0x6000031183f0_0 .var "act_reg", 7 0;
v0x600003118480_0 .net "clear_acc", 0 0, L_0x60000283c700;  alias, 1 drivers
v0x600003118510_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x6000031185a0_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003118630_0 .net "load_weight", 0 0, L_0x60000283c540;  alias, 1 drivers
v0x6000031186c0_0 .net/s "product", 15 0, L_0x60000322a1c0;  1 drivers
v0x600003118750_0 .net/s "product_ext", 31 0, L_0x60000322a3a0;  1 drivers
v0x6000031187e0_0 .net "psum_in", 31 0, v0x600003113210_0;  alias, 1 drivers
v0x600003118870_0 .var "psum_out", 31 0;
v0x600003118900_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003118990_0 .net/s "w_signed", 7 0, v0x600003118ab0_0;  1 drivers
v0x600003118a20_0 .net "weight_in", 7 0, L_0x600003229d60;  alias, 1 drivers
v0x600003118ab0_0 .var "weight_reg", 7 0;
L_0x60000322a080 .extend/s 16, v0x6000031183f0_0;
L_0x60000322a120 .extend/s 16, v0x600003118ab0_0;
L_0x60000322a1c0 .arith/mult 16, L_0x60000322a080, L_0x60000322a120;
L_0x60000322a260 .part L_0x60000322a1c0, 15, 1;
LS_0x60000322a300_0_0 .concat [ 1 1 1 1], L_0x60000322a260, L_0x60000322a260, L_0x60000322a260, L_0x60000322a260;
LS_0x60000322a300_0_4 .concat [ 1 1 1 1], L_0x60000322a260, L_0x60000322a260, L_0x60000322a260, L_0x60000322a260;
LS_0x60000322a300_0_8 .concat [ 1 1 1 1], L_0x60000322a260, L_0x60000322a260, L_0x60000322a260, L_0x60000322a260;
LS_0x60000322a300_0_12 .concat [ 1 1 1 1], L_0x60000322a260, L_0x60000322a260, L_0x60000322a260, L_0x60000322a260;
L_0x60000322a300 .concat [ 4 4 4 4], LS_0x60000322a300_0_0, LS_0x60000322a300_0_4, LS_0x60000322a300_0_8, LS_0x60000322a300_0_12;
L_0x60000322a3a0 .concat [ 16 16 0 0], L_0x60000322a1c0, L_0x60000322a300;
S_0x125f73460 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x125f81bb0;
 .timescale 0 0;
P_0x600001641e40 .param/l "col" 1 7 214, +C4<011>;
L_0x60000283c850 .functor AND 1, v0x600003166be0_0, L_0x60000322a4e0, C4<1>, C4<1>;
L_0x60000283c8c0 .functor AND 1, L_0x60000322a6c0, v0x600003165680_0, C4<1>, C4<1>;
L_0x60000283c930 .functor OR 1, L_0x60000322a620, L_0x60000283c8c0, C4<0>, C4<0>;
L_0x60000283c9a0 .functor AND 1, L_0x11808a4a0, L_0x60000283c930, C4<1>, C4<1>;
L_0x60000283ca10 .functor AND 1, L_0x60000283c9a0, L_0x60000322a800, C4<1>, C4<1>;
v0x60000311a0a0_0 .net *"_ivl_0", 3 0, L_0x60000322a440;  1 drivers
L_0x11808a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000311a130_0 .net/2u *"_ivl_11", 2 0, L_0x11808a068;  1 drivers
v0x60000311a1c0_0 .net *"_ivl_13", 0 0, L_0x60000322a620;  1 drivers
L_0x11808a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000311a250_0 .net/2u *"_ivl_15", 2 0, L_0x11808a0b0;  1 drivers
v0x60000311a2e0_0 .net *"_ivl_17", 0 0, L_0x60000322a6c0;  1 drivers
v0x60000311a370_0 .net *"_ivl_20", 0 0, L_0x60000283c8c0;  1 drivers
v0x60000311a400_0 .net *"_ivl_22", 0 0, L_0x60000283c930;  1 drivers
v0x60000311a490_0 .net *"_ivl_24", 0 0, L_0x60000283c9a0;  1 drivers
v0x60000311a520_0 .net *"_ivl_25", 31 0, L_0x60000322a760;  1 drivers
L_0x11808a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000311a5b0_0 .net *"_ivl_28", 15 0, L_0x11808a0f8;  1 drivers
L_0x11808a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000311a640_0 .net/2u *"_ivl_29", 31 0, L_0x11808a140;  1 drivers
L_0x118089fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000311a6d0_0 .net *"_ivl_3", 1 0, L_0x118089fd8;  1 drivers
v0x60000311a760_0 .net *"_ivl_31", 0 0, L_0x60000322a800;  1 drivers
L_0x11808a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000311a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x11808a020;  1 drivers
v0x60000311a880_0 .net *"_ivl_6", 0 0, L_0x60000322a4e0;  1 drivers
v0x60000311a910_0 .net "do_clear", 0 0, L_0x60000283ca10;  1 drivers
v0x60000311a9a0_0 .net "load_weight", 0 0, L_0x60000283c850;  1 drivers
v0x60000311aa30_0 .net "weight_in", 7 0, L_0x60000322a580;  1 drivers
L_0x60000322a440 .concat [ 2 2 0 0], v0x600003166b50_0, L_0x118089fd8;
L_0x60000322a4e0 .cmp/eq 4, L_0x60000322a440, L_0x11808a020;
L_0x60000322a620 .cmp/eq 3, v0x60000311c990_0, L_0x11808a068;
L_0x60000322a6c0 .cmp/eq 3, v0x60000311c990_0, L_0x11808a0b0;
L_0x60000322a760 .concat [ 16 16 0 0], v0x60000311c090_0, L_0x11808a0f8;
L_0x60000322a800 .cmp/eq 32, L_0x60000322a760, L_0x11808a140;
S_0x125f735d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125f73460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d3bf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d3bfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003119560_0 .net *"_ivl_11", 0 0, L_0x60000322aa80;  1 drivers
v0x6000031195f0_0 .net *"_ivl_12", 15 0, L_0x60000322ab20;  1 drivers
v0x600003119680_0 .net/s *"_ivl_4", 15 0, L_0x60000322a8a0;  1 drivers
v0x600003119710_0 .net/s *"_ivl_6", 15 0, L_0x60000322a940;  1 drivers
v0x6000031197a0_0 .net/s "a_signed", 7 0, v0x600003119950_0;  1 drivers
v0x600003119830_0 .net "act_in", 7 0, v0x600003118360_0;  alias, 1 drivers
v0x6000031198c0_0 .var "act_out", 7 0;
v0x600003119950_0 .var "act_reg", 7 0;
v0x6000031199e0_0 .net "clear_acc", 0 0, L_0x60000283ca10;  alias, 1 drivers
v0x600003119a70_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003119b00_0 .net "enable", 0 0, L_0x60000283d1f0;  alias, 1 drivers
v0x600003119b90_0 .net "load_weight", 0 0, L_0x60000283c850;  alias, 1 drivers
v0x600003119c20_0 .net/s "product", 15 0, L_0x60000322a9e0;  1 drivers
v0x600003119cb0_0 .net/s "product_ext", 31 0, L_0x60000322abc0;  1 drivers
v0x600003119d40_0 .net "psum_in", 31 0, v0x6000031147e0_0;  alias, 1 drivers
v0x600003119dd0_0 .var "psum_out", 31 0;
v0x600003119e60_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003119ef0_0 .net/s "w_signed", 7 0, v0x60000311a010_0;  1 drivers
v0x600003119f80_0 .net "weight_in", 7 0, L_0x60000322a580;  alias, 1 drivers
v0x60000311a010_0 .var "weight_reg", 7 0;
L_0x60000322a8a0 .extend/s 16, v0x600003119950_0;
L_0x60000322a940 .extend/s 16, v0x60000311a010_0;
L_0x60000322a9e0 .arith/mult 16, L_0x60000322a8a0, L_0x60000322a940;
L_0x60000322aa80 .part L_0x60000322a9e0, 15, 1;
LS_0x60000322ab20_0_0 .concat [ 1 1 1 1], L_0x60000322aa80, L_0x60000322aa80, L_0x60000322aa80, L_0x60000322aa80;
LS_0x60000322ab20_0_4 .concat [ 1 1 1 1], L_0x60000322aa80, L_0x60000322aa80, L_0x60000322aa80, L_0x60000322aa80;
LS_0x60000322ab20_0_8 .concat [ 1 1 1 1], L_0x60000322aa80, L_0x60000322aa80, L_0x60000322aa80, L_0x60000322aa80;
LS_0x60000322ab20_0_12 .concat [ 1 1 1 1], L_0x60000322aa80, L_0x60000322aa80, L_0x60000322aa80, L_0x60000322aa80;
L_0x60000322ab20 .concat [ 4 4 4 4], LS_0x60000322ab20_0_0, LS_0x60000322ab20_0_4, LS_0x60000322ab20_0_8, LS_0x60000322ab20_0_12;
L_0x60000322abc0 .concat [ 16 16 0 0], L_0x60000322a9e0, L_0x60000322ab20;
S_0x125f70e10 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001641f40 .param/l "row" 1 7 198, +C4<00>;
L_0x600002839b20 .functor BUFZ 8, v0x600003104870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125f70f80 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001641fc0 .param/l "row" 1 7 198, +C4<01>;
L_0x6000028399d0 .functor BUFZ 8, v0x600003104b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125f6e7c0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001642040 .param/l "row" 1 7 198, +C4<010>;
L_0x600002839a40 .functor BUFZ 8, v0x600003104e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125f6e930 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x6000016420c0 .param/l "row" 1 7 198, +C4<011>;
L_0x6000028398f0 .functor BUFZ 8, v0x6000031050e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125fab210 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001642140 .param/l "col" 1 7 279, +C4<00>;
L_0x60000283cee0 .functor BUFZ 32, v0x600003104510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000311aac0_0 .net *"_ivl_2", 31 0, L_0x60000283cee0;  1 drivers
S_0x125fab380 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x6000016421c0 .param/l "col" 1 7 279, +C4<01>;
L_0x60000283cf50 .functor BUFZ 32, v0x600003104630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000311ab50_0 .net *"_ivl_2", 31 0, L_0x60000283cf50;  1 drivers
S_0x125fa7260 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001642240 .param/l "col" 1 7 279, +C4<010>;
L_0x60000283cfc0 .functor BUFZ 32, v0x600003104750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000311abe0_0 .net *"_ivl_2", 31 0, L_0x60000283cfc0;  1 drivers
S_0x125fa73d0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x6000016422c0 .param/l "col" 1 7 279, +C4<011>;
L_0x60000283d030 .functor BUFZ 32, L_0x60000283ce70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000311ac70_0 .net *"_ivl_2", 31 0, L_0x60000283d030;  1 drivers
S_0x125f9a740 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001642340 .param/l "col" 1 7 206, +C4<00>;
S_0x125f9a8b0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x6000016423c0 .param/l "col" 1 7 206, +C4<01>;
S_0x125f9aa20 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x600001642440 .param/l "col" 1 7 206, +C4<010>;
S_0x125f9ab90 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x125f6b6e0;
 .timescale 0 0;
P_0x6000016424c0 .param/l "col" 1 7 206, +C4<011>;
S_0x125f6a0a0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x125fa91f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x125f6ad50 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x125f6ad90 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x125f6add0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x125f6ae10 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x125f6ae50 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x125f6ae90 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x60000283dff0 .functor BUFZ 256, v0x60000311f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000283e060 .functor BUFZ 256, v0x60000311ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000283e0d0 .functor BUFZ 256, v0x60000311ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000311e2e0_0 .var/i "b", 31 0;
v0x60000311e370 .array "bank_addr", 3 0, 7 0;
v0x60000311e400_0 .net "bank_dma", 1 0, L_0x60000322e760;  1 drivers
v0x60000311e490_0 .var "bank_dma_d", 1 0;
v0x60000311e520_0 .net "bank_mxu_a", 1 0, L_0x60000322e580;  1 drivers
v0x60000311e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x60000311e640_0 .net "bank_mxu_o", 1 0, L_0x60000322e620;  1 drivers
v0x60000311e6d0_0 .net "bank_mxu_w", 1 0, L_0x60000322e4e0;  1 drivers
v0x60000311e760_0 .var "bank_mxu_w_d", 1 0;
v0x60000311e7f0 .array "bank_rdata", 3 0;
v0x60000311e7f0_0 .net v0x60000311e7f0 0, 255 0, v0x60000311cf30_0; 1 drivers
v0x60000311e7f0_1 .net v0x60000311e7f0 1, 255 0, v0x60000311d440_0; 1 drivers
v0x60000311e7f0_2 .net v0x60000311e7f0 2, 255 0, v0x60000311d950_0; 1 drivers
v0x60000311e7f0_3 .net v0x60000311e7f0 3, 255 0, v0x60000311de60_0; 1 drivers
v0x60000311e880_0 .var "bank_re", 3 0;
v0x60000311e910_0 .net "bank_vpu", 1 0, L_0x60000322e6c0;  1 drivers
v0x60000311e9a0_0 .var "bank_vpu_d", 1 0;
v0x60000311ea30 .array "bank_wdata", 3 0, 255 0;
v0x60000311eac0_0 .var "bank_we", 3 0;
v0x60000311eb50_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000311ebe0_0 .net "dma_addr", 19 0, v0x600003100e10_0;  alias, 1 drivers
v0x60000311ec70_0 .net "dma_rdata", 255 0, L_0x60000283e0d0;  alias, 1 drivers
v0x60000311ed00_0 .var "dma_rdata_reg", 255 0;
v0x60000311ed90_0 .net "dma_re", 0 0, L_0x60000283dab0;  alias, 1 drivers
v0x60000311ee20_0 .net "dma_ready", 0 0, L_0x60000322eda0;  alias, 1 drivers
v0x60000311eeb0_0 .net "dma_wdata", 255 0, L_0x60000283d9d0;  alias, 1 drivers
v0x60000311ef40_0 .net "dma_we", 0 0, L_0x60000283da40;  alias, 1 drivers
v0x60000311efd0_0 .var "grant_dma", 3 0;
v0x60000311f060_0 .var "grant_mxu_a", 3 0;
v0x60000311f0f0_0 .var "grant_mxu_o", 3 0;
v0x60000311f180_0 .var "grant_mxu_w", 3 0;
v0x60000311f210_0 .var "grant_vpu", 3 0;
v0x60000311f2a0_0 .net "mxu_a_addr", 19 0, L_0x60000322b980;  alias, 1 drivers
v0x60000311f330_0 .net "mxu_a_rdata", 255 0, L_0x60000283dff0;  alias, 1 drivers
v0x60000311f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000311f450_0 .net "mxu_a_re", 0 0, L_0x60000322ba20;  alias, 1 drivers
v0x60000311f4e0_0 .net "mxu_a_ready", 0 0, L_0x60000322ec60;  alias, 1 drivers
v0x60000311f570_0 .net "mxu_o_addr", 19 0, L_0x60000322bc00;  alias, 1 drivers
v0x60000311f600_0 .net "mxu_o_ready", 0 0, L_0x60000322ed00;  alias, 1 drivers
v0x60000311f690_0 .net "mxu_o_wdata", 255 0, L_0x60000322bde0;  alias, 1 drivers
v0x60000311f720_0 .net "mxu_o_we", 0 0, L_0x60000283d490;  alias, 1 drivers
v0x60000311f7b0_0 .net "mxu_w_addr", 19 0, L_0x60000322b700;  alias, 1 drivers
v0x60000311f840_0 .net "mxu_w_rdata", 255 0, v0x60000311f8d0_0;  alias, 1 drivers
v0x60000311f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000311f960_0 .net "mxu_w_re", 0 0, L_0x60000322b7a0;  alias, 1 drivers
v0x60000311f9f0_0 .net "mxu_w_ready", 0 0, L_0x60000322eb20;  alias, 1 drivers
v0x60000311fa80_0 .var "req_dma", 3 0;
v0x60000311fb10_0 .var "req_mxu_a", 3 0;
v0x60000311fba0_0 .var "req_mxu_o", 3 0;
v0x60000311fc30_0 .var "req_mxu_w", 3 0;
v0x60000311fcc0_0 .var "req_vpu", 3 0;
v0x60000311fd50_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x60000311fde0_0 .net "vpu_addr", 19 0, v0x600003161710_0;  alias, 1 drivers
v0x60000311fe70_0 .net "vpu_rdata", 255 0, L_0x60000283e060;  alias, 1 drivers
v0x60000311ff00_0 .var "vpu_rdata_reg", 255 0;
v0x600003160000_0 .net "vpu_re", 0 0, L_0x60000283d880;  alias, 1 drivers
v0x600003160090_0 .net "vpu_ready", 0 0, L_0x60000322ebc0;  alias, 1 drivers
v0x600003160120_0 .net "vpu_wdata", 255 0, L_0x60000283d7a0;  alias, 1 drivers
v0x6000031601b0_0 .net "vpu_we", 0 0, L_0x60000283d810;  alias, 1 drivers
v0x600003160240_0 .net "word_dma", 7 0, L_0x60000322ea80;  1 drivers
v0x6000031602d0_0 .net "word_mxu_a", 7 0, L_0x60000322e8a0;  1 drivers
v0x600003160360_0 .net "word_mxu_o", 7 0, L_0x60000322e940;  1 drivers
v0x6000031603f0_0 .net "word_mxu_w", 7 0, L_0x60000322e800;  1 drivers
v0x600003160480_0 .net "word_vpu", 7 0, L_0x60000322e9e0;  1 drivers
E_0x600001642cc0/0 .event anyedge, v0x60000311e760_0, v0x60000311cf30_0, v0x60000311d440_0, v0x60000311d950_0;
E_0x600001642cc0/1 .event anyedge, v0x60000311de60_0, v0x60000311e5b0_0, v0x60000311e9a0_0, v0x60000311e490_0;
E_0x600001642cc0 .event/or E_0x600001642cc0/0, E_0x600001642cc0/1;
E_0x600001642d40/0 .event anyedge, v0x60000311fc30_0, v0x60000311fb10_0, v0x60000311fba0_0, v0x60000311fcc0_0;
E_0x600001642d40/1 .event anyedge, v0x60000311fa80_0, v0x60000311f180_0, v0x6000031603f0_0, v0x60000311f060_0;
E_0x600001642d40/2 .event anyedge, v0x6000031602d0_0, v0x60000311f0f0_0, v0x600003160360_0, v0x60000311f690_0;
E_0x600001642d40/3 .event anyedge, v0x60000311f210_0, v0x600003160480_0, v0x600003160120_0, v0x6000031601b0_0;
E_0x600001642d40/4 .event anyedge, v0x600003160000_0, v0x60000311efd0_0, v0x600003160240_0, v0x6000031010e0_0;
E_0x600001642d40/5 .event anyedge, v0x600003101200_0, v0x600003100f30_0;
E_0x600001642d40 .event/or E_0x600001642d40/0, E_0x600001642d40/1, E_0x600001642d40/2, E_0x600001642d40/3, E_0x600001642d40/4, E_0x600001642d40/5;
E_0x600001642d80/0 .event anyedge, v0x60000311f960_0, v0x60000311e6d0_0, v0x60000311f450_0, v0x60000311e520_0;
E_0x600001642d80/1 .event anyedge, v0x60000311f720_0, v0x60000311e640_0, v0x6000031601b0_0, v0x600003160000_0;
E_0x600001642d80/2 .event anyedge, v0x60000311e910_0, v0x600003101200_0, v0x600003100f30_0, v0x60000311e400_0;
E_0x600001642d80 .event/or E_0x600001642d80/0, E_0x600001642d80/1, E_0x600001642d80/2;
L_0x60000322dfe0 .part v0x60000311eac0_0, 0, 1;
L_0x60000322e080 .part v0x60000311e880_0, 0, 1;
L_0x60000322e120 .part v0x60000311eac0_0, 1, 1;
L_0x60000322e1c0 .part v0x60000311e880_0, 1, 1;
L_0x60000322e260 .part v0x60000311eac0_0, 2, 1;
L_0x60000322e300 .part v0x60000311e880_0, 2, 1;
L_0x60000322e3a0 .part v0x60000311eac0_0, 3, 1;
L_0x60000322e440 .part v0x60000311e880_0, 3, 1;
L_0x60000322e4e0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x60000322b700 (v0x60000311e0a0_0) S_0x125f9b970;
L_0x60000322e580 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x60000322b980 (v0x60000311e0a0_0) S_0x125f9b970;
L_0x60000322e620 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x60000322bc00 (v0x60000311e0a0_0) S_0x125f9b970;
L_0x60000322e6c0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, v0x600003161710_0 (v0x60000311e0a0_0) S_0x125f9b970;
L_0x60000322e760 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, v0x600003100e10_0 (v0x60000311e0a0_0) S_0x125f9b970;
L_0x60000322e800 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x60000322b700 (v0x60000311e1c0_0) S_0x125f9bae0;
L_0x60000322e8a0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x60000322b980 (v0x60000311e1c0_0) S_0x125f9bae0;
L_0x60000322e940 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x60000322bc00 (v0x60000311e1c0_0) S_0x125f9bae0;
L_0x60000322e9e0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, v0x600003161710_0 (v0x60000311e1c0_0) S_0x125f9bae0;
L_0x60000322ea80 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, v0x600003100e10_0 (v0x60000311e1c0_0) S_0x125f9bae0;
L_0x60000322eb20 .part/v v0x60000311f180_0, L_0x60000322e4e0, 1;
L_0x60000322ec60 .part/v v0x60000311f060_0, L_0x60000322e580, 1;
L_0x60000322ed00 .part/v v0x60000311f0f0_0, L_0x60000322e620, 1;
L_0x60000322ebc0 .part/v v0x60000311f210_0, L_0x60000322e6c0, 1;
L_0x60000322eda0 .part/v v0x60000311efd0_0, L_0x60000322e760, 1;
S_0x125f6b140 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x125f6a0a0;
 .timescale 0 0;
P_0x600001642dc0 .param/l "i" 1 9 184, +C4<00>;
S_0x125fa11b0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x125f6b140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d3f780 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d3f7c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000311e370_0 .array/port v0x60000311e370, 0;
v0x60000311ccf0_0 .net "addr", 7 0, v0x60000311e370_0;  1 drivers
v0x60000311cd80_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000311ce10_0 .var/i "i", 31 0;
v0x60000311cea0 .array "mem", 255 0, 255 0;
v0x60000311cf30_0 .var "rdata", 255 0;
v0x60000311cfc0_0 .net "re", 0 0, L_0x60000322e080;  1 drivers
v0x60000311ea30_0 .array/port v0x60000311ea30, 0;
v0x60000311d050_0 .net "wdata", 255 0, v0x60000311ea30_0;  1 drivers
v0x60000311d0e0_0 .net "we", 0 0, L_0x60000322dfe0;  1 drivers
E_0x600001642ec0 .event posedge, v0x600003100090_0;
S_0x125fa1320 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x125f6a0a0;
 .timescale 0 0;
P_0x600001642f40 .param/l "i" 1 9 184, +C4<01>;
S_0x125fa1490 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x125fa1320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d3f800 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d3f840 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000311e370_1 .array/port v0x60000311e370, 1;
v0x60000311d200_0 .net "addr", 7 0, v0x60000311e370_1;  1 drivers
v0x60000311d290_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000311d320_0 .var/i "i", 31 0;
v0x60000311d3b0 .array "mem", 255 0, 255 0;
v0x60000311d440_0 .var "rdata", 255 0;
v0x60000311d4d0_0 .net "re", 0 0, L_0x60000322e1c0;  1 drivers
v0x60000311ea30_1 .array/port v0x60000311ea30, 1;
v0x60000311d560_0 .net "wdata", 255 0, v0x60000311ea30_1;  1 drivers
v0x60000311d5f0_0 .net "we", 0 0, L_0x60000322e120;  1 drivers
S_0x125f9b3b0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x125f6a0a0;
 .timescale 0 0;
P_0x600001643080 .param/l "i" 1 9 184, +C4<010>;
S_0x125f9b520 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x125f9b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d00000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d00040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000311e370_2 .array/port v0x60000311e370, 2;
v0x60000311d710_0 .net "addr", 7 0, v0x60000311e370_2;  1 drivers
v0x60000311d7a0_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000311d830_0 .var/i "i", 31 0;
v0x60000311d8c0 .array "mem", 255 0, 255 0;
v0x60000311d950_0 .var "rdata", 255 0;
v0x60000311d9e0_0 .net "re", 0 0, L_0x60000322e300;  1 drivers
v0x60000311ea30_2 .array/port v0x60000311ea30, 2;
v0x60000311da70_0 .net "wdata", 255 0, v0x60000311ea30_2;  1 drivers
v0x60000311db00_0 .net "we", 0 0, L_0x60000322e260;  1 drivers
S_0x125f9b690 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x125f6a0a0;
 .timescale 0 0;
P_0x6000016431c0 .param/l "i" 1 9 184, +C4<011>;
S_0x125f9b800 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x125f9b690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d00080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d000c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000311e370_3 .array/port v0x60000311e370, 3;
v0x60000311dc20_0 .net "addr", 7 0, v0x60000311e370_3;  1 drivers
v0x60000311dcb0_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x60000311dd40_0 .var/i "i", 31 0;
v0x60000311ddd0 .array "mem", 255 0, 255 0;
v0x60000311de60_0 .var "rdata", 255 0;
v0x60000311def0_0 .net "re", 0 0, L_0x60000322e440;  1 drivers
v0x60000311ea30_3 .array/port v0x60000311ea30, 3;
v0x60000311df80_0 .net "wdata", 255 0, v0x60000311ea30_3;  1 drivers
v0x60000311e010_0 .net "we", 0 0, L_0x60000322e3a0;  1 drivers
S_0x125f9b970 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x125f6a0a0;
 .timescale 0 0;
v0x60000311e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x125f9b970
TD_tb_e2e_inference.dut.sram_inst.get_bank ;
    %load/vec4 v0x60000311e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000311e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x125f9bae0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x125f6a0a0;
 .timescale 0 0;
v0x60000311e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x125f9bae0
TD_tb_e2e_inference.dut.sram_inst.get_word ;
    %load/vec4 v0x60000311e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x125f9be50 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x125fa91f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12680e800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12680e840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12680e880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12680e8c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12680e900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12680e940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12680e980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12680e9c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12680ea00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12680ea40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12680ea80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12680eac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12680eb00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12680eb40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12680eb80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12680ebc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12680ec00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12680ec40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12680ec80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12680ecc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12680ed00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12680ed40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12680ed80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12680edc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12680ee00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12680ee40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12680ee80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12680eec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12680ef00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x60000283d5e0 .functor BUFZ 256, L_0x60000322d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000283d650 .functor BUFZ 256, L_0x60000322d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000283d6c0 .functor BUFZ 1, v0x600003160ea0_0, C4<0>, C4<0>, C4<0>;
L_0x60000283d7a0 .functor BUFZ 256, v0x600003161a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000283d810 .functor BUFZ 1, v0x600003161b90_0, C4<0>, C4<0>, C4<0>;
L_0x60000283d880 .functor BUFZ 1, v0x6000031618c0_0, C4<0>, C4<0>, C4<0>;
v0x600003160510_0 .net *"_ivl_48", 255 0, L_0x60000322d7c0;  1 drivers
v0x6000031605a0_0 .net *"_ivl_50", 6 0, L_0x60000322d860;  1 drivers
L_0x11808a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003160630_0 .net *"_ivl_53", 1 0, L_0x11808a848;  1 drivers
v0x6000031606c0_0 .net *"_ivl_56", 255 0, L_0x60000322d900;  1 drivers
v0x600003160750_0 .net *"_ivl_58", 6 0, L_0x60000322d9a0;  1 drivers
L_0x11808a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031607e0_0 .net *"_ivl_61", 1 0, L_0x11808a890;  1 drivers
L_0x11808a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003160870_0 .net/2u *"_ivl_64", 2 0, L_0x11808a8d8;  1 drivers
v0x600003160900_0 .var "addr_reg", 19 0;
v0x600003160990_0 .var "alu_result", 255 0;
v0x600003160a20_0 .net "clk", 0 0, v0x6000031677b0_0;  alias, 1 drivers
v0x600003160ab0_0 .net "cmd", 127 0, v0x600003104240_0;  alias, 1 drivers
v0x600003160b40_0 .net "cmd_done", 0 0, L_0x60000283d6c0;  alias, 1 drivers
v0x600003160bd0_0 .net "cmd_ready", 0 0, L_0x60000322da40;  alias, 1 drivers
v0x600003160c60_0 .var "cmd_reg", 127 0;
v0x600003160cf0_0 .net "cmd_valid", 0 0, L_0x60000283a060;  alias, 1 drivers
v0x600003160d80_0 .net "count", 15 0, L_0x60000322d720;  1 drivers
v0x600003160e10_0 .var "count_reg", 15 0;
v0x600003160ea0_0 .var "done_reg", 0 0;
v0x600003160f30_0 .var "elem_count", 15 0;
v0x600003160fc0_0 .net "imm", 15 0, L_0x60000322d5e0;  1 drivers
v0x600003161050_0 .var "imm_reg", 15 0;
v0x6000031610e0_0 .var/i "lane", 31 0;
v0x600003161170 .array "lane_a", 15 0;
v0x600003161170_0 .net v0x600003161170 0, 15 0, L_0x60000322bf20; 1 drivers
v0x600003161170_1 .net v0x600003161170 1, 15 0, L_0x60000322c000; 1 drivers
v0x600003161170_2 .net v0x600003161170 2, 15 0, L_0x60000322c140; 1 drivers
v0x600003161170_3 .net v0x600003161170 3, 15 0, L_0x60000322c280; 1 drivers
v0x600003161170_4 .net v0x600003161170 4, 15 0, L_0x60000322c3c0; 1 drivers
v0x600003161170_5 .net v0x600003161170 5, 15 0, L_0x60000322c500; 1 drivers
v0x600003161170_6 .net v0x600003161170 6, 15 0, L_0x60000322c640; 1 drivers
v0x600003161170_7 .net v0x600003161170 7, 15 0, L_0x60000322c780; 1 drivers
v0x600003161170_8 .net v0x600003161170 8, 15 0, L_0x60000322c8c0; 1 drivers
v0x600003161170_9 .net v0x600003161170 9, 15 0, L_0x60000322ca00; 1 drivers
v0x600003161170_10 .net v0x600003161170 10, 15 0, L_0x60000322cbe0; 1 drivers
v0x600003161170_11 .net v0x600003161170 11, 15 0, L_0x60000322cc80; 1 drivers
v0x600003161170_12 .net v0x600003161170 12, 15 0, L_0x60000322cdc0; 1 drivers
v0x600003161170_13 .net v0x600003161170 13, 15 0, L_0x60000322cf00; 1 drivers
v0x600003161170_14 .net v0x600003161170 14, 15 0, L_0x60000322d040; 1 drivers
v0x600003161170_15 .net v0x600003161170 15, 15 0, L_0x60000322d180; 1 drivers
v0x600003161200 .array "lane_b", 15 0;
v0x600003161200_0 .net v0x600003161200 0, 15 0, L_0x600003220640; 1 drivers
v0x600003161200_1 .net v0x600003161200 1, 15 0, L_0x60000322c0a0; 1 drivers
v0x600003161200_2 .net v0x600003161200 2, 15 0, L_0x60000322c1e0; 1 drivers
v0x600003161200_3 .net v0x600003161200 3, 15 0, L_0x60000322c320; 1 drivers
v0x600003161200_4 .net v0x600003161200 4, 15 0, L_0x60000322c460; 1 drivers
v0x600003161200_5 .net v0x600003161200 5, 15 0, L_0x60000322c5a0; 1 drivers
v0x600003161200_6 .net v0x600003161200 6, 15 0, L_0x60000322c6e0; 1 drivers
v0x600003161200_7 .net v0x600003161200 7, 15 0, L_0x60000322c820; 1 drivers
v0x600003161200_8 .net v0x600003161200 8, 15 0, L_0x60000322c960; 1 drivers
v0x600003161200_9 .net v0x600003161200 9, 15 0, L_0x60000322cb40; 1 drivers
v0x600003161200_10 .net v0x600003161200 10, 15 0, L_0x60000322caa0; 1 drivers
v0x600003161200_11 .net v0x600003161200 11, 15 0, L_0x60000322cd20; 1 drivers
v0x600003161200_12 .net v0x600003161200 12, 15 0, L_0x60000322ce60; 1 drivers
v0x600003161200_13 .net v0x600003161200 13, 15 0, L_0x60000322cfa0; 1 drivers
v0x600003161200_14 .net v0x600003161200 14, 15 0, L_0x60000322d0e0; 1 drivers
v0x600003161200_15 .net v0x600003161200 15, 15 0, L_0x60000322d220; 1 drivers
v0x600003161290 .array "lane_result", 15 0, 15 0;
v0x600003161320_0 .net "mem_addr", 19 0, L_0x60000322d680;  1 drivers
v0x6000031613b0_0 .var "mem_addr_reg", 19 0;
v0x600003161440_0 .net "opcode", 7 0, L_0x60000322d2c0;  1 drivers
v0x6000031614d0_0 .var "reduce_result", 15 0;
v0x600003161560 .array "reduce_tree", 79 0, 15 0;
v0x6000031615f0_0 .net "rst_n", 0 0, v0x600003168090_0;  alias, 1 drivers
v0x600003161680_0 .net "sram_addr", 19 0, v0x600003161710_0;  alias, 1 drivers
v0x600003161710_0 .var "sram_addr_reg", 19 0;
v0x6000031617a0_0 .net "sram_rdata", 255 0, L_0x60000283e060;  alias, 1 drivers
v0x600003161830_0 .net "sram_re", 0 0, L_0x60000283d880;  alias, 1 drivers
v0x6000031618c0_0 .var "sram_re_reg", 0 0;
v0x600003161950_0 .net "sram_ready", 0 0, L_0x60000322ebc0;  alias, 1 drivers
v0x6000031619e0_0 .net "sram_wdata", 255 0, L_0x60000283d7a0;  alias, 1 drivers
v0x600003161a70_0 .var "sram_wdata_reg", 255 0;
v0x600003161b00_0 .net "sram_we", 0 0, L_0x60000283d810;  alias, 1 drivers
v0x600003161b90_0 .var "sram_we_reg", 0 0;
v0x600003161c20_0 .var/i "stage", 31 0;
v0x600003161cb0_0 .var "state", 2 0;
v0x600003161d40_0 .net "subop", 7 0, L_0x60000322d360;  1 drivers
v0x600003161dd0_0 .var "subop_reg", 7 0;
v0x600003161e60_0 .net "vd", 4 0, L_0x60000322d400;  1 drivers
v0x600003161ef0_0 .var "vd_reg", 4 0;
v0x600003161f80 .array "vrf", 31 0, 255 0;
v0x600003162010_0 .net "vs1", 4 0, L_0x60000322d4a0;  1 drivers
v0x6000031620a0_0 .net "vs1_data", 255 0, L_0x60000283d5e0;  1 drivers
v0x600003162130_0 .var "vs1_reg", 4 0;
v0x6000031621c0_0 .net "vs2", 4 0, L_0x60000322d540;  1 drivers
v0x600003162250_0 .net "vs2_data", 255 0, L_0x60000283d650;  1 drivers
v0x6000031622e0_0 .var "vs2_reg", 4 0;
E_0x600001643ac0/0 .event anyedge, v0x600003161170_0, v0x600003161170_1, v0x600003161170_2, v0x600003161170_3;
E_0x600001643ac0/1 .event anyedge, v0x600003161170_4, v0x600003161170_5, v0x600003161170_6, v0x600003161170_7;
E_0x600001643ac0/2 .event anyedge, v0x600003161170_8, v0x600003161170_9, v0x600003161170_10, v0x600003161170_11;
E_0x600001643ac0/3 .event anyedge, v0x600003161170_12, v0x600003161170_13, v0x600003161170_14, v0x600003161170_15;
v0x600003161560_0 .array/port v0x600003161560, 0;
v0x600003161560_1 .array/port v0x600003161560, 1;
v0x600003161560_2 .array/port v0x600003161560, 2;
E_0x600001643ac0/4 .event anyedge, v0x600003161dd0_0, v0x600003161560_0, v0x600003161560_1, v0x600003161560_2;
v0x600003161560_3 .array/port v0x600003161560, 3;
v0x600003161560_4 .array/port v0x600003161560, 4;
v0x600003161560_5 .array/port v0x600003161560, 5;
v0x600003161560_6 .array/port v0x600003161560, 6;
E_0x600001643ac0/5 .event anyedge, v0x600003161560_3, v0x600003161560_4, v0x600003161560_5, v0x600003161560_6;
v0x600003161560_7 .array/port v0x600003161560, 7;
v0x600003161560_8 .array/port v0x600003161560, 8;
v0x600003161560_9 .array/port v0x600003161560, 9;
v0x600003161560_10 .array/port v0x600003161560, 10;
E_0x600001643ac0/6 .event anyedge, v0x600003161560_7, v0x600003161560_8, v0x600003161560_9, v0x600003161560_10;
v0x600003161560_11 .array/port v0x600003161560, 11;
v0x600003161560_12 .array/port v0x600003161560, 12;
v0x600003161560_13 .array/port v0x600003161560, 13;
v0x600003161560_14 .array/port v0x600003161560, 14;
E_0x600001643ac0/7 .event anyedge, v0x600003161560_11, v0x600003161560_12, v0x600003161560_13, v0x600003161560_14;
v0x600003161560_15 .array/port v0x600003161560, 15;
v0x600003161560_16 .array/port v0x600003161560, 16;
v0x600003161560_17 .array/port v0x600003161560, 17;
v0x600003161560_18 .array/port v0x600003161560, 18;
E_0x600001643ac0/8 .event anyedge, v0x600003161560_15, v0x600003161560_16, v0x600003161560_17, v0x600003161560_18;
v0x600003161560_19 .array/port v0x600003161560, 19;
v0x600003161560_20 .array/port v0x600003161560, 20;
v0x600003161560_21 .array/port v0x600003161560, 21;
v0x600003161560_22 .array/port v0x600003161560, 22;
E_0x600001643ac0/9 .event anyedge, v0x600003161560_19, v0x600003161560_20, v0x600003161560_21, v0x600003161560_22;
v0x600003161560_23 .array/port v0x600003161560, 23;
v0x600003161560_24 .array/port v0x600003161560, 24;
v0x600003161560_25 .array/port v0x600003161560, 25;
v0x600003161560_26 .array/port v0x600003161560, 26;
E_0x600001643ac0/10 .event anyedge, v0x600003161560_23, v0x600003161560_24, v0x600003161560_25, v0x600003161560_26;
v0x600003161560_27 .array/port v0x600003161560, 27;
v0x600003161560_28 .array/port v0x600003161560, 28;
v0x600003161560_29 .array/port v0x600003161560, 29;
v0x600003161560_30 .array/port v0x600003161560, 30;
E_0x600001643ac0/11 .event anyedge, v0x600003161560_27, v0x600003161560_28, v0x600003161560_29, v0x600003161560_30;
v0x600003161560_31 .array/port v0x600003161560, 31;
v0x600003161560_32 .array/port v0x600003161560, 32;
v0x600003161560_33 .array/port v0x600003161560, 33;
v0x600003161560_34 .array/port v0x600003161560, 34;
E_0x600001643ac0/12 .event anyedge, v0x600003161560_31, v0x600003161560_32, v0x600003161560_33, v0x600003161560_34;
v0x600003161560_35 .array/port v0x600003161560, 35;
v0x600003161560_36 .array/port v0x600003161560, 36;
v0x600003161560_37 .array/port v0x600003161560, 37;
v0x600003161560_38 .array/port v0x600003161560, 38;
E_0x600001643ac0/13 .event anyedge, v0x600003161560_35, v0x600003161560_36, v0x600003161560_37, v0x600003161560_38;
v0x600003161560_39 .array/port v0x600003161560, 39;
v0x600003161560_40 .array/port v0x600003161560, 40;
v0x600003161560_41 .array/port v0x600003161560, 41;
v0x600003161560_42 .array/port v0x600003161560, 42;
E_0x600001643ac0/14 .event anyedge, v0x600003161560_39, v0x600003161560_40, v0x600003161560_41, v0x600003161560_42;
v0x600003161560_43 .array/port v0x600003161560, 43;
v0x600003161560_44 .array/port v0x600003161560, 44;
v0x600003161560_45 .array/port v0x600003161560, 45;
v0x600003161560_46 .array/port v0x600003161560, 46;
E_0x600001643ac0/15 .event anyedge, v0x600003161560_43, v0x600003161560_44, v0x600003161560_45, v0x600003161560_46;
v0x600003161560_47 .array/port v0x600003161560, 47;
v0x600003161560_48 .array/port v0x600003161560, 48;
v0x600003161560_49 .array/port v0x600003161560, 49;
v0x600003161560_50 .array/port v0x600003161560, 50;
E_0x600001643ac0/16 .event anyedge, v0x600003161560_47, v0x600003161560_48, v0x600003161560_49, v0x600003161560_50;
v0x600003161560_51 .array/port v0x600003161560, 51;
v0x600003161560_52 .array/port v0x600003161560, 52;
v0x600003161560_53 .array/port v0x600003161560, 53;
v0x600003161560_54 .array/port v0x600003161560, 54;
E_0x600001643ac0/17 .event anyedge, v0x600003161560_51, v0x600003161560_52, v0x600003161560_53, v0x600003161560_54;
v0x600003161560_55 .array/port v0x600003161560, 55;
v0x600003161560_56 .array/port v0x600003161560, 56;
v0x600003161560_57 .array/port v0x600003161560, 57;
v0x600003161560_58 .array/port v0x600003161560, 58;
E_0x600001643ac0/18 .event anyedge, v0x600003161560_55, v0x600003161560_56, v0x600003161560_57, v0x600003161560_58;
v0x600003161560_59 .array/port v0x600003161560, 59;
v0x600003161560_60 .array/port v0x600003161560, 60;
v0x600003161560_61 .array/port v0x600003161560, 61;
v0x600003161560_62 .array/port v0x600003161560, 62;
E_0x600001643ac0/19 .event anyedge, v0x600003161560_59, v0x600003161560_60, v0x600003161560_61, v0x600003161560_62;
v0x600003161560_63 .array/port v0x600003161560, 63;
v0x600003161560_64 .array/port v0x600003161560, 64;
v0x600003161560_65 .array/port v0x600003161560, 65;
v0x600003161560_66 .array/port v0x600003161560, 66;
E_0x600001643ac0/20 .event anyedge, v0x600003161560_63, v0x600003161560_64, v0x600003161560_65, v0x600003161560_66;
v0x600003161560_67 .array/port v0x600003161560, 67;
v0x600003161560_68 .array/port v0x600003161560, 68;
v0x600003161560_69 .array/port v0x600003161560, 69;
v0x600003161560_70 .array/port v0x600003161560, 70;
E_0x600001643ac0/21 .event anyedge, v0x600003161560_67, v0x600003161560_68, v0x600003161560_69, v0x600003161560_70;
v0x600003161560_71 .array/port v0x600003161560, 71;
v0x600003161560_72 .array/port v0x600003161560, 72;
v0x600003161560_73 .array/port v0x600003161560, 73;
v0x600003161560_74 .array/port v0x600003161560, 74;
E_0x600001643ac0/22 .event anyedge, v0x600003161560_71, v0x600003161560_72, v0x600003161560_73, v0x600003161560_74;
v0x600003161560_75 .array/port v0x600003161560, 75;
v0x600003161560_76 .array/port v0x600003161560, 76;
v0x600003161560_77 .array/port v0x600003161560, 77;
v0x600003161560_78 .array/port v0x600003161560, 78;
E_0x600001643ac0/23 .event anyedge, v0x600003161560_75, v0x600003161560_76, v0x600003161560_77, v0x600003161560_78;
v0x600003161560_79 .array/port v0x600003161560, 79;
E_0x600001643ac0/24 .event anyedge, v0x600003161560_79;
E_0x600001643ac0 .event/or E_0x600001643ac0/0, E_0x600001643ac0/1, E_0x600001643ac0/2, E_0x600001643ac0/3, E_0x600001643ac0/4, E_0x600001643ac0/5, E_0x600001643ac0/6, E_0x600001643ac0/7, E_0x600001643ac0/8, E_0x600001643ac0/9, E_0x600001643ac0/10, E_0x600001643ac0/11, E_0x600001643ac0/12, E_0x600001643ac0/13, E_0x600001643ac0/14, E_0x600001643ac0/15, E_0x600001643ac0/16, E_0x600001643ac0/17, E_0x600001643ac0/18, E_0x600001643ac0/19, E_0x600001643ac0/20, E_0x600001643ac0/21, E_0x600001643ac0/22, E_0x600001643ac0/23, E_0x600001643ac0/24;
L_0x60000322bf20 .part L_0x60000283d5e0, 0, 16;
L_0x600003220640 .part L_0x60000283d650, 0, 16;
L_0x60000322c000 .part L_0x60000283d5e0, 16, 16;
L_0x60000322c0a0 .part L_0x60000283d650, 16, 16;
L_0x60000322c140 .part L_0x60000283d5e0, 32, 16;
L_0x60000322c1e0 .part L_0x60000283d650, 32, 16;
L_0x60000322c280 .part L_0x60000283d5e0, 48, 16;
L_0x60000322c320 .part L_0x60000283d650, 48, 16;
L_0x60000322c3c0 .part L_0x60000283d5e0, 64, 16;
L_0x60000322c460 .part L_0x60000283d650, 64, 16;
L_0x60000322c500 .part L_0x60000283d5e0, 80, 16;
L_0x60000322c5a0 .part L_0x60000283d650, 80, 16;
L_0x60000322c640 .part L_0x60000283d5e0, 96, 16;
L_0x60000322c6e0 .part L_0x60000283d650, 96, 16;
L_0x60000322c780 .part L_0x60000283d5e0, 112, 16;
L_0x60000322c820 .part L_0x60000283d650, 112, 16;
L_0x60000322c8c0 .part L_0x60000283d5e0, 128, 16;
L_0x60000322c960 .part L_0x60000283d650, 128, 16;
L_0x60000322ca00 .part L_0x60000283d5e0, 144, 16;
L_0x60000322cb40 .part L_0x60000283d650, 144, 16;
L_0x60000322cbe0 .part L_0x60000283d5e0, 160, 16;
L_0x60000322caa0 .part L_0x60000283d650, 160, 16;
L_0x60000322cc80 .part L_0x60000283d5e0, 176, 16;
L_0x60000322cd20 .part L_0x60000283d650, 176, 16;
L_0x60000322cdc0 .part L_0x60000283d5e0, 192, 16;
L_0x60000322ce60 .part L_0x60000283d650, 192, 16;
L_0x60000322cf00 .part L_0x60000283d5e0, 208, 16;
L_0x60000322cfa0 .part L_0x60000283d650, 208, 16;
L_0x60000322d040 .part L_0x60000283d5e0, 224, 16;
L_0x60000322d0e0 .part L_0x60000283d650, 224, 16;
L_0x60000322d180 .part L_0x60000283d5e0, 240, 16;
L_0x60000322d220 .part L_0x60000283d650, 240, 16;
L_0x60000322d2c0 .part v0x600003104240_0, 120, 8;
L_0x60000322d360 .part v0x600003104240_0, 112, 8;
L_0x60000322d400 .part v0x600003104240_0, 107, 5;
L_0x60000322d4a0 .part v0x600003104240_0, 102, 5;
L_0x60000322d540 .part v0x600003104240_0, 97, 5;
L_0x60000322d5e0 .part v0x600003104240_0, 32, 16;
L_0x60000322d680 .part v0x600003104240_0, 76, 20;
L_0x60000322d720 .part v0x600003104240_0, 48, 16;
L_0x60000322d7c0 .array/port v0x600003161f80, L_0x60000322d860;
L_0x60000322d860 .concat [ 5 2 0 0], v0x600003162130_0, L_0x11808a848;
L_0x60000322d900 .array/port v0x600003161f80, L_0x60000322d9a0;
L_0x60000322d9a0 .concat [ 5 2 0 0], v0x6000031622e0_0, L_0x11808a890;
L_0x60000322da40 .cmp/eq 3, v0x600003161cb0_0, L_0x11808a8d8;
S_0x125f9c2d0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643b00 .param/l "i" 1 10 137, +C4<00>;
v0x600003161290_0 .array/port v0x600003161290, 0;
v0x600003161290_1 .array/port v0x600003161290, 1;
v0x600003161290_2 .array/port v0x600003161290, 2;
v0x600003161290_3 .array/port v0x600003161290, 3;
E_0x600001643b80/0 .event anyedge, v0x600003161290_0, v0x600003161290_1, v0x600003161290_2, v0x600003161290_3;
v0x600003161290_4 .array/port v0x600003161290, 4;
v0x600003161290_5 .array/port v0x600003161290, 5;
v0x600003161290_6 .array/port v0x600003161290, 6;
v0x600003161290_7 .array/port v0x600003161290, 7;
E_0x600001643b80/1 .event anyedge, v0x600003161290_4, v0x600003161290_5, v0x600003161290_6, v0x600003161290_7;
v0x600003161290_8 .array/port v0x600003161290, 8;
v0x600003161290_9 .array/port v0x600003161290, 9;
v0x600003161290_10 .array/port v0x600003161290, 10;
v0x600003161290_11 .array/port v0x600003161290, 11;
E_0x600001643b80/2 .event anyedge, v0x600003161290_8, v0x600003161290_9, v0x600003161290_10, v0x600003161290_11;
v0x600003161290_12 .array/port v0x600003161290, 12;
v0x600003161290_13 .array/port v0x600003161290, 13;
v0x600003161290_14 .array/port v0x600003161290, 14;
v0x600003161290_15 .array/port v0x600003161290, 15;
E_0x600001643b80/3 .event anyedge, v0x600003161290_12, v0x600003161290_13, v0x600003161290_14, v0x600003161290_15;
E_0x600001643b80 .event/or E_0x600001643b80/0, E_0x600001643b80/1, E_0x600001643b80/2, E_0x600001643b80/3;
E_0x600001643bc0/0 .event anyedge, v0x600003161dd0_0, v0x600003161170_0, v0x600003161170_1, v0x600003161170_2;
E_0x600001643bc0/1 .event anyedge, v0x600003161170_3, v0x600003161170_4, v0x600003161170_5, v0x600003161170_6;
E_0x600001643bc0/2 .event anyedge, v0x600003161170_7, v0x600003161170_8, v0x600003161170_9, v0x600003161170_10;
E_0x600001643bc0/3 .event anyedge, v0x600003161170_11, v0x600003161170_12, v0x600003161170_13, v0x600003161170_14;
E_0x600001643bc0/4 .event anyedge, v0x600003161170_15, v0x600003161200_0, v0x600003161200_1, v0x600003161200_2;
E_0x600001643bc0/5 .event anyedge, v0x600003161200_3, v0x600003161200_4, v0x600003161200_5, v0x600003161200_6;
E_0x600001643bc0/6 .event anyedge, v0x600003161200_7, v0x600003161200_8, v0x600003161200_9, v0x600003161200_10;
E_0x600001643bc0/7 .event anyedge, v0x600003161200_11, v0x600003161200_12, v0x600003161200_13, v0x600003161200_14;
E_0x600001643bc0/8 .event anyedge, v0x600003161200_15, v0x600003161050_0;
E_0x600001643bc0 .event/or E_0x600001643bc0/0, E_0x600001643bc0/1, E_0x600001643bc0/2, E_0x600001643bc0/3, E_0x600001643bc0/4, E_0x600001643bc0/5, E_0x600001643bc0/6, E_0x600001643bc0/7, E_0x600001643bc0/8;
S_0x125f9c440 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643c00 .param/l "i" 1 10 137, +C4<01>;
S_0x125f9c5b0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643c80 .param/l "i" 1 10 137, +C4<010>;
S_0x125f9c720 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643d00 .param/l "i" 1 10 137, +C4<011>;
S_0x125f9c890 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643dc0 .param/l "i" 1 10 137, +C4<0100>;
S_0x125f9ca00 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643e40 .param/l "i" 1 10 137, +C4<0101>;
S_0x125f9cb70 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643ec0 .param/l "i" 1 10 137, +C4<0110>;
S_0x125f9cce0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643f40 .param/l "i" 1 10 137, +C4<0111>;
S_0x125f9ce50 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001643d80 .param/l "i" 1 10 137, +C4<01000>;
S_0x125f9cfc0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001644000 .param/l "i" 1 10 137, +C4<01001>;
S_0x125f9d130 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001644080 .param/l "i" 1 10 137, +C4<01010>;
S_0x125f9d2a0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001644100 .param/l "i" 1 10 137, +C4<01011>;
S_0x125f9d410 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001644180 .param/l "i" 1 10 137, +C4<01100>;
S_0x125f9d580 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001644200 .param/l "i" 1 10 137, +C4<01101>;
S_0x125f9d6f0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001644280 .param/l "i" 1 10 137, +C4<01110>;
S_0x125f9d860 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x125f9be50;
 .timescale 0 0;
P_0x600001644300 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x125f95dc0;
T_2 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003103ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003103a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003103b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031039f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003103690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003103a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003103a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003103a80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000031042d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003103b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600003103b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003103b10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000031029a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031039f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000031039f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000031039f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600003103840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600003103720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600003103a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003103a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600003104480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003104360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600003103b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003103b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600003102b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600003102a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000031039f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000031039f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x125f95dc0;
T_3 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003103ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003103210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031033c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003102f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031030f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003103600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003103840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003104240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003104480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003102910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003102b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003102c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003102d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003104090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031026d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003102760_0, 0;
    %fork t_1, S_0x125f6bb20;
    %jmp t_0;
    .scope S_0x125f6bb20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003101440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600003101440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003101440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003103450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003101440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003103330, 0, 4;
    %load/vec4 v0x600003101440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003101440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x125f95dc0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003103840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600003103720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003103840_0, 0;
T_3.4 ;
    %load/vec4 v0x600003104480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003104360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003104480_0, 0;
T_3.7 ;
    %load/vec4 v0x600003102b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600003102a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003102b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003102c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031030f0_0, 0;
    %load/vec4 v0x600003103d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600003103c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600003103cc0_0;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031033c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003102d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600003103960_0;
    %assign/vec4 v0x600003102f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031030f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600003103180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600003102fd0_0;
    %assign/vec4 v0x600003103210_0, 0;
    %load/vec4 v0x600003102fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000031026d0_0, 0;
    %load/vec4 v0x600003102fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003102760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000031026d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003102d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000031033c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000031033c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003103450, 0, 4;
    %load/vec4 v0x600003103210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000031033c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003103330, 0, 4;
    %load/vec4 v0x6000031033c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000031033c0_0, 0;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003102d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000031033c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000031033c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003103330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000031033c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003103330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000031033c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003103330, 0, 4;
    %load/vec4 v0x6000031033c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003103450, 4;
    %assign/vec4 v0x600003103960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000031033c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000031033c0_0, 0;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003102d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003104090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600003102520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003102c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600003102520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000031026d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600003103210_0;
    %assign/vec4 v0x600003103600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003103840_0, 0;
    %load/vec4 v0x600003103720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600003103210_0;
    %assign/vec4 v0x600003104240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003104480_0, 0;
    %load/vec4 v0x600003104360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600003103210_0;
    %assign/vec4 v0x600003102910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003102b50_0, 0;
    %load/vec4 v0x600003102a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600003102760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000031034e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003104120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000031027f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600003102520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600003103e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003104090_0, 0;
    %load/vec4 v0x600003103960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600003103c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600003103cc0_0;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031033c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003102c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600003103c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003102d90_0, 0;
    %load/vec4 v0x600003103cc0_0;
    %assign/vec4 v0x600003103960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031033c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003103d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x125f77000;
T_4 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000311c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003104870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000311c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311c7e0, 4;
    %assign/vec4 v0x600003104870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x125f72360;
T_5 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000311c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003104ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003104ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003104ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104a20, 0, 4;
    %load/vec4 v0x600003104ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003104ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003104b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000311c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003104ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003104ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003104ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003104a20, 4;
    %ix/getv/s 3, v0x600003104ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104a20, 0, 4;
    %load/vec4 v0x600003104ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003104ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003104a20, 4;
    %assign/vec4 v0x600003104b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x125f6d6c0;
T_6 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000311c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003104d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003104d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003104d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104cf0, 0, 4;
    %load/vec4 v0x600003104d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003104d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003104e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000311c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003104d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003104d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003104d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003104cf0, 4;
    %ix/getv/s 3, v0x600003104d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104cf0, 0, 4;
    %load/vec4 v0x600003104d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003104d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003104cf0, 4;
    %assign/vec4 v0x600003104e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x125f0b510;
T_7 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000311c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003105050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003105050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003105050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104fc0, 0, 4;
    %load/vec4 v0x600003105050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003105050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031050e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000311c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003105050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003105050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003105050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003104fc0, 4;
    %ix/getv/s 3, v0x600003105050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104fc0, 0, 4;
    %load/vec4 v0x600003105050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003105050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003104fc0, 4;
    %assign/vec4 v0x6000031050e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x125f1b9a0;
T_8 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003105b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003105d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003105680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031055f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003105b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000031058c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003105cb0_0;
    %assign/vec4 v0x600003105d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600003105830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003105560_0;
    %assign/vec4 v0x600003105680_0, 0;
    %load/vec4 v0x600003105680_0;
    %assign/vec4 v0x6000031055f0_0, 0;
    %load/vec4 v0x600003105710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000031059e0_0;
    %assign/vec4 v0x600003105b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003105a70_0;
    %load/vec4 v0x6000031059e0_0;
    %add;
    %assign/vec4 v0x600003105b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x125f0f840;
T_9 ;
    %wait E_0x600001640000;
    %load/vec4 v0x6000031070f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031072a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003106be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003106b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003107060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003106e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600003107210_0;
    %assign/vec4 v0x6000031072a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600003106d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600003106ac0_0;
    %assign/vec4 v0x600003106be0_0, 0;
    %load/vec4 v0x600003106be0_0;
    %assign/vec4 v0x600003106b50_0, 0;
    %load/vec4 v0x600003106c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600003106f40_0;
    %assign/vec4 v0x600003107060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600003106fd0_0;
    %load/vec4 v0x600003106f40_0;
    %add;
    %assign/vec4 v0x600003107060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x125f04410;
T_10 ;
    %wait E_0x600001640000;
    %load/vec4 v0x6000031086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003108870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031081b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003108120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003108630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000031083f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000031087e0_0;
    %assign/vec4 v0x600003108870_0, 0;
T_10.2 ;
    %load/vec4 v0x600003108360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003108090_0;
    %assign/vec4 v0x6000031081b0_0, 0;
    %load/vec4 v0x6000031081b0_0;
    %assign/vec4 v0x600003108120_0, 0;
    %load/vec4 v0x600003108240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003108510_0;
    %assign/vec4 v0x600003108630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000031085a0_0;
    %load/vec4 v0x600003108510_0;
    %add;
    %assign/vec4 v0x600003108630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x125f15a00;
T_11 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003109c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003109dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003109710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003109680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003109b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003109950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003109d40_0;
    %assign/vec4 v0x600003109dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000031098c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000031095f0_0;
    %assign/vec4 v0x600003109710_0, 0;
    %load/vec4 v0x600003109710_0;
    %assign/vec4 v0x600003109680_0, 0;
    %load/vec4 v0x6000031097a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003109a70_0;
    %assign/vec4 v0x600003109b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003109b00_0;
    %load/vec4 v0x600003109a70_0;
    %add;
    %assign/vec4 v0x600003109b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x125f981a0;
T_12 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000310b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000310b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000310aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000310b2a0_0;
    %assign/vec4 v0x60000310b330_0, 0;
T_12.2 ;
    %load/vec4 v0x60000310ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60000310ab50_0;
    %assign/vec4 v0x60000310ac70_0, 0;
    %load/vec4 v0x60000310ac70_0;
    %assign/vec4 v0x60000310abe0_0, 0;
    %load/vec4 v0x60000310ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x60000310afd0_0;
    %assign/vec4 v0x60000310b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x60000310b060_0;
    %load/vec4 v0x60000310afd0_0;
    %add;
    %assign/vec4 v0x60000310b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x125f927e0;
T_13 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000310c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000310c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000310c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x60000310c870_0;
    %assign/vec4 v0x60000310c900_0, 0;
T_13.2 ;
    %load/vec4 v0x60000310c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x60000310c120_0;
    %assign/vec4 v0x60000310c240_0, 0;
    %load/vec4 v0x60000310c240_0;
    %assign/vec4 v0x60000310c1b0_0, 0;
    %load/vec4 v0x60000310c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x60000310c5a0_0;
    %assign/vec4 v0x60000310c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x60000310c630_0;
    %load/vec4 v0x60000310c5a0_0;
    %add;
    %assign/vec4 v0x60000310c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x125f90190;
T_14 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000310dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000310dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000310d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60000310ddd0_0;
    %assign/vec4 v0x60000310de60_0, 0;
T_14.2 ;
    %load/vec4 v0x60000310d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x60000310d680_0;
    %assign/vec4 v0x60000310d7a0_0, 0;
    %load/vec4 v0x60000310d7a0_0;
    %assign/vec4 v0x60000310d710_0, 0;
    %load/vec4 v0x60000310d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x60000310db00_0;
    %assign/vec4 v0x60000310dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x60000310db90_0;
    %load/vec4 v0x60000310db00_0;
    %add;
    %assign/vec4 v0x60000310dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x125f8db40;
T_15 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000310f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000310ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000310f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000310ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000310f330_0;
    %assign/vec4 v0x60000310f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x60000310eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000310ebe0_0;
    %assign/vec4 v0x60000310ed00_0, 0;
    %load/vec4 v0x60000310ed00_0;
    %assign/vec4 v0x60000310ec70_0, 0;
    %load/vec4 v0x60000310ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000310f060_0;
    %assign/vec4 v0x60000310f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000310f0f0_0;
    %load/vec4 v0x60000310f060_0;
    %add;
    %assign/vec4 v0x60000310f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x125f88d30;
T_16 ;
    %wait E_0x600001640000;
    %load/vec4 v0x6000031107e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003110990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031102d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003110240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003110750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003110510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003110900_0;
    %assign/vec4 v0x600003110990_0, 0;
T_16.2 ;
    %load/vec4 v0x600003110480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000031101b0_0;
    %assign/vec4 v0x6000031102d0_0, 0;
    %load/vec4 v0x6000031102d0_0;
    %assign/vec4 v0x600003110240_0, 0;
    %load/vec4 v0x600003110360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003110630_0;
    %assign/vec4 v0x600003110750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000031106c0_0;
    %load/vec4 v0x600003110630_0;
    %add;
    %assign/vec4 v0x600003110750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x125f866e0;
T_17 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003111d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003111ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003111830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031117a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003111cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003111a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003111e60_0;
    %assign/vec4 v0x600003111ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000031119e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003111710_0;
    %assign/vec4 v0x600003111830_0, 0;
    %load/vec4 v0x600003111830_0;
    %assign/vec4 v0x6000031117a0_0, 0;
    %load/vec4 v0x6000031118c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003111b90_0;
    %assign/vec4 v0x600003111cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003111c20_0;
    %load/vec4 v0x600003111b90_0;
    %add;
    %assign/vec4 v0x600003111cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x125f84090;
T_18 ;
    %wait E_0x600001640000;
    %load/vec4 v0x6000031132a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003113450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003112d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003112d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003113210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003112fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000031133c0_0;
    %assign/vec4 v0x600003113450_0, 0;
T_18.2 ;
    %load/vec4 v0x600003112f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003112c70_0;
    %assign/vec4 v0x600003112d90_0, 0;
    %load/vec4 v0x600003112d90_0;
    %assign/vec4 v0x600003112d00_0, 0;
    %load/vec4 v0x600003112e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000031130f0_0;
    %assign/vec4 v0x600003113210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003113180_0;
    %load/vec4 v0x6000031130f0_0;
    %add;
    %assign/vec4 v0x600003113210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x125f81a40;
T_19 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003114870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003114a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003114360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031142d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031147e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000031145a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003114990_0;
    %assign/vec4 v0x600003114a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600003114510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003114240_0;
    %assign/vec4 v0x600003114360_0, 0;
    %load/vec4 v0x600003114360_0;
    %assign/vec4 v0x6000031142d0_0, 0;
    %load/vec4 v0x6000031143f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000031146c0_0;
    %assign/vec4 v0x6000031147e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003114750_0;
    %load/vec4 v0x6000031146c0_0;
    %add;
    %assign/vec4 v0x6000031147e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x125f7f560;
T_20 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003115dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003115f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031158c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003115830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003115d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003115b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003115ef0_0;
    %assign/vec4 v0x600003115f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600003115a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000031157a0_0;
    %assign/vec4 v0x6000031158c0_0, 0;
    %load/vec4 v0x6000031158c0_0;
    %assign/vec4 v0x600003115830_0, 0;
    %load/vec4 v0x600003115950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003115c20_0;
    %assign/vec4 v0x600003115d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003115cb0_0;
    %load/vec4 v0x600003115c20_0;
    %add;
    %assign/vec4 v0x600003115d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x125f7cf10;
T_21 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003117330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031174e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003116e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003116d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031172a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003117060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003117450_0;
    %assign/vec4 v0x6000031174e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600003116fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003116d00_0;
    %assign/vec4 v0x600003116e20_0, 0;
    %load/vec4 v0x600003116e20_0;
    %assign/vec4 v0x600003116d90_0, 0;
    %load/vec4 v0x600003116eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003117180_0;
    %assign/vec4 v0x6000031172a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003117210_0;
    %load/vec4 v0x600003117180_0;
    %add;
    %assign/vec4 v0x6000031172a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x125f7a8c0;
T_22 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003118900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003118ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031183f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003118360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003118870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003118630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003118a20_0;
    %assign/vec4 v0x600003118ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000031185a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000031182d0_0;
    %assign/vec4 v0x6000031183f0_0, 0;
    %load/vec4 v0x6000031183f0_0;
    %assign/vec4 v0x600003118360_0, 0;
    %load/vec4 v0x600003118480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003118750_0;
    %assign/vec4 v0x600003118870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000031187e0_0;
    %load/vec4 v0x600003118750_0;
    %add;
    %assign/vec4 v0x600003118870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x125f735d0;
T_23 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003119e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000311a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003119950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031198c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003119dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003119b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003119f80_0;
    %assign/vec4 v0x60000311a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600003119b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003119830_0;
    %assign/vec4 v0x600003119950_0, 0;
    %load/vec4 v0x600003119950_0;
    %assign/vec4 v0x6000031198c0_0, 0;
    %load/vec4 v0x6000031199e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003119cb0_0;
    %assign/vec4 v0x600003119dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003119d40_0;
    %load/vec4 v0x600003119cb0_0;
    %add;
    %assign/vec4 v0x600003119dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x125f8a280;
T_24 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000311c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031045a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000031045a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031045a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104510, 0, 4;
    %load/vec4 v0x6000031045a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031045a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000311c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031045a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000031045a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000031045a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003104510, 4;
    %ix/getv/s 3, v0x6000031045a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104510, 0, 4;
    %load/vec4 v0x6000031045a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031045a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x125f855e0;
T_25 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000311c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031046c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000031046c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031046c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104630, 0, 4;
    %load/vec4 v0x6000031046c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031046c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000311c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031046c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000031046c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000031046c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003104630, 4;
    %ix/getv/s 3, v0x6000031046c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104630, 0, 4;
    %load/vec4 v0x6000031046c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031046c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x125f80940;
T_26 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000311c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031047e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000031047e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031047e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104750, 0, 4;
    %load/vec4 v0x6000031047e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031047e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000311c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031047e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000031047e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000031047e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003104750, 4;
    %ix/getv/s 3, v0x6000031047e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003104750, 0, 4;
    %load/vec4 v0x6000031047e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031047e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x125f6b6e0;
T_27 ;
    %wait E_0x600001640000;
    %load/vec4 v0x60000311c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000311c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000311c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000311ca20_0;
    %assign/vec4 v0x60000311c990_0, 0;
    %load/vec4 v0x60000311c120_0;
    %assign/vec4 v0x60000311c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x125f6b6e0;
T_28 ;
    %wait E_0x600001640900;
    %load/vec4 v0x60000311c990_0;
    %store/vec4 v0x60000311ca20_0, 0, 3;
    %load/vec4 v0x60000311c090_0;
    %store/vec4 v0x60000311c120_0, 0, 16;
    %load/vec4 v0x60000311c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x60000311c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x60000311cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x60000311ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000311c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x60000311cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000311ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000311c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x60000311c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000311c120_0, 0, 16;
    %load/vec4 v0x60000311be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000311c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000311ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000311c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x60000311c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000311c120_0, 0, 16;
    %load/vec4 v0x60000311c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000311c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000311ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000311c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000311ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x125f9c2d0;
T_29 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x125f9c2d0;
T_30 ;
    %wait E_0x600001643b80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x125f9c440;
T_31 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x125f9c440;
T_32 ;
    %wait E_0x600001643b80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x125f9c5b0;
T_33 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x125f9c5b0;
T_34 ;
    %wait E_0x600001643b80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x125f9c720;
T_35 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x125f9c720;
T_36 ;
    %wait E_0x600001643b80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x125f9c890;
T_37 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x125f9c890;
T_38 ;
    %wait E_0x600001643b80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x125f9ca00;
T_39 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x125f9ca00;
T_40 ;
    %wait E_0x600001643b80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x125f9cb70;
T_41 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x125f9cb70;
T_42 ;
    %wait E_0x600001643b80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x125f9cce0;
T_43 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x125f9cce0;
T_44 ;
    %wait E_0x600001643b80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x125f9ce50;
T_45 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x125f9ce50;
T_46 ;
    %wait E_0x600001643b80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x125f9cfc0;
T_47 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x125f9cfc0;
T_48 ;
    %wait E_0x600001643b80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x125f9d130;
T_49 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x125f9d130;
T_50 ;
    %wait E_0x600001643b80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x125f9d2a0;
T_51 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x125f9d2a0;
T_52 ;
    %wait E_0x600001643b80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x125f9d410;
T_53 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x125f9d410;
T_54 ;
    %wait E_0x600001643b80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x125f9d580;
T_55 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x125f9d580;
T_56 ;
    %wait E_0x600001643b80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x125f9d6f0;
T_57 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x125f9d6f0;
T_58 ;
    %wait E_0x600001643b80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x125f9d860;
T_59 ;
    %wait E_0x600001643bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003161050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003161290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x125f9d860;
T_60 ;
    %wait E_0x600001643b80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003160990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x125f9be50;
T_61 ;
    %wait E_0x600001643ac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031610e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000031610e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000031610e0_0;
    %load/vec4a v0x600003161170, 4;
    %ix/getv/s 4, v0x6000031610e0_0;
    %store/vec4a v0x600003161560, 4, 0;
    %load/vec4 v0x6000031610e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031610e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003161c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003161c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031610e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000031610e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003161c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %load/vec4 v0x600003161c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003161560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %add;
    %load/vec4 v0x600003161c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003161560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003161c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003161560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003161c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003161560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003161c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031610e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003161560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000031610e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031610e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003161c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003161c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003161560, 4;
    %store/vec4 v0x6000031614d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x125f9be50;
T_62 ;
    %wait E_0x600001640000;
    %load/vec4 v0x6000031615f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003160c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003160f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003160900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003161b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031618c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003160ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003161dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003161ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003162130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031622e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003161050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031613b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003160e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003161b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031618c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003160ea0_0, 0;
    %load/vec4 v0x600003161cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600003160cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600003160ab0_0;
    %assign/vec4 v0x600003160c60_0, 0;
    %load/vec4 v0x600003161d40_0;
    %assign/vec4 v0x600003161dd0_0, 0;
    %load/vec4 v0x600003161e60_0;
    %assign/vec4 v0x600003161ef0_0, 0;
    %load/vec4 v0x600003162010_0;
    %assign/vec4 v0x600003162130_0, 0;
    %load/vec4 v0x6000031621c0_0;
    %assign/vec4 v0x6000031622e0_0, 0;
    %load/vec4 v0x600003160fc0_0;
    %assign/vec4 v0x600003161050_0, 0;
    %load/vec4 v0x600003161320_0;
    %assign/vec4 v0x6000031613b0_0, 0;
    %load/vec4 v0x600003160d80_0;
    %assign/vec4 v0x600003160e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600003160e10_0;
    %assign/vec4 v0x600003160f30_0, 0;
    %load/vec4 v0x6000031613b0_0;
    %assign/vec4 v0x600003160900_0, 0;
    %load/vec4 v0x600003161dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031618c0_0, 0;
    %load/vec4 v0x6000031613b0_0;
    %assign/vec4 v0x600003161710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003161b90_0, 0;
    %load/vec4 v0x6000031613b0_0;
    %assign/vec4 v0x600003161710_0, 0;
    %load/vec4 v0x6000031620a0_0;
    %assign/vec4 v0x600003161a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600003160990_0;
    %load/vec4 v0x600003161ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003161f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600003161950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600003161dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000031617a0_0;
    %load/vec4 v0x600003161ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003161f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000031614d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003161ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003161f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003160ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003161cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x125f6bf60;
T_63 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003100cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003100b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003100bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003100360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003100c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031003f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031007e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003100ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003100630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000031006c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003100900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003100990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003100480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003100e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003101170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003101290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003100fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000313f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000313f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000313f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000313f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000313fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000313fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031386c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000313fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003100510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003101290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003100fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003100510_0, 0;
    %load/vec4 v0x600003101320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000031002d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000031013b0_0;
    %assign/vec4 v0x600003100b40_0, 0;
    %load/vec4 v0x6000031005a0_0;
    %assign/vec4 v0x600003100630_0, 0;
    %load/vec4 v0x600003100870_0;
    %assign/vec4 v0x600003100900_0, 0;
    %load/vec4 v0x600003100000_0;
    %assign/vec4 v0x600003100c60_0, 0;
    %load/vec4 v0x600003138630_0;
    %assign/vec4 v0x6000031003f0_0, 0;
    %load/vec4 v0x600003100750_0;
    %assign/vec4 v0x6000031007e0_0, 0;
    %load/vec4 v0x600003100a20_0;
    %assign/vec4 v0x600003100ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600003100630_0;
    %assign/vec4 v0x6000031006c0_0, 0;
    %load/vec4 v0x600003100900_0;
    %assign/vec4 v0x600003100990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003100bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003100360_0, 0;
    %load/vec4 v0x600003100b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000031006c0_0;
    %assign/vec4 v0x60000313f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000313f330_0, 0;
    %load/vec4 v0x60000313f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x60000313f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000313f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000313fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x60000313fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x60000313fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x60000313f960_0;
    %assign/vec4 v0x600003100480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000313fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600003100990_0;
    %assign/vec4 v0x600003100e10_0, 0;
    %load/vec4 v0x600003100480_0;
    %assign/vec4 v0x600003101170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003101290_0, 0;
    %load/vec4 v0x600003101050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600003100990_0;
    %assign/vec4 v0x600003100e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003100fc0_0, 0;
    %load/vec4 v0x600003101050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600003100ea0_0;
    %assign/vec4 v0x600003100480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000031006c0_0;
    %assign/vec4 v0x60000313f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000313f720_0, 0;
    %load/vec4 v0x60000313f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x60000313f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000313f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600003100480_0;
    %assign/vec4 v0x60000313fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000313fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031386c0_0, 0;
    %load/vec4 v0x60000313fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000031386c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031386c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000313fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x60000313f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600003100360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003100360_0, 0;
    %load/vec4 v0x6000031006c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000031006c0_0, 0;
    %load/vec4 v0x600003100990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003100990_0, 0;
    %load/vec4 v0x6000031003f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003100360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600003100b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600003100bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003100bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003100360_0, 0;
    %load/vec4 v0x600003100c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003100bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600003100630_0;
    %load/vec4 v0x600003100bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000031007e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000031006c0_0, 0;
    %load/vec4 v0x600003100900_0;
    %load/vec4 v0x600003100bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003100ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003100990_0, 0;
    %load/vec4 v0x600003100b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003100510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003101320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x125fa11b0;
T_64 ;
    %wait E_0x600001642ec0;
    %load/vec4 v0x60000311d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x60000311d050_0;
    %load/vec4 v0x60000311ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000311cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x60000311cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x60000311ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000311cea0, 4;
    %assign/vec4 v0x60000311cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x125fa11b0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000311ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x60000311ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000311ce10_0;
    %store/vec4a v0x60000311cea0, 4, 0;
    %load/vec4 v0x60000311ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000311ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x125fa1490;
T_66 ;
    %wait E_0x600001642ec0;
    %load/vec4 v0x60000311d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x60000311d560_0;
    %load/vec4 v0x60000311d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000311d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x60000311d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x60000311d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000311d3b0, 4;
    %assign/vec4 v0x60000311d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x125fa1490;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000311d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x60000311d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000311d320_0;
    %store/vec4a v0x60000311d3b0, 4, 0;
    %load/vec4 v0x60000311d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000311d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x125f9b520;
T_68 ;
    %wait E_0x600001642ec0;
    %load/vec4 v0x60000311db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x60000311da70_0;
    %load/vec4 v0x60000311d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000311d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x60000311d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x60000311d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000311d8c0, 4;
    %assign/vec4 v0x60000311d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x125f9b520;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000311d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x60000311d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000311d830_0;
    %store/vec4a v0x60000311d8c0, 4, 0;
    %load/vec4 v0x60000311d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000311d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x125f9b800;
T_70 ;
    %wait E_0x600001642ec0;
    %load/vec4 v0x60000311e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x60000311df80_0;
    %load/vec4 v0x60000311dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000311ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x60000311def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x60000311dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000311ddd0, 4;
    %assign/vec4 v0x60000311de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x125f9b800;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000311dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x60000311dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000311dd40_0;
    %store/vec4a v0x60000311ddd0, 4, 0;
    %load/vec4 v0x60000311dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000311dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x125f6a0a0;
T_72 ;
    %wait E_0x600001642d80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000311e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x60000311e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x60000311f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x60000311e6d0_0;
    %pad/u 32;
    %load/vec4 v0x60000311e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311fc30_0, 4, 1;
    %load/vec4 v0x60000311f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x60000311e520_0;
    %pad/u 32;
    %load/vec4 v0x60000311e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311fb10_0, 4, 1;
    %load/vec4 v0x60000311f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x60000311e640_0;
    %pad/u 32;
    %load/vec4 v0x60000311e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311fba0_0, 4, 1;
    %load/vec4 v0x6000031601b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003160000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x60000311e910_0;
    %pad/u 32;
    %load/vec4 v0x60000311e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311fcc0_0, 4, 1;
    %load/vec4 v0x60000311ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x60000311ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x60000311e400_0;
    %pad/u 32;
    %load/vec4 v0x60000311e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311fa80_0, 4, 1;
    %load/vec4 v0x60000311e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000311e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x125f6a0a0;
T_73 ;
    %wait E_0x600001642d40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000311e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x60000311e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x60000311fc30_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311f180_0, 4, 1;
    %load/vec4 v0x60000311fb10_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x60000311fc30_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311f060_0, 4, 1;
    %load/vec4 v0x60000311fba0_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x60000311fc30_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x60000311fb10_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311f0f0_0, 4, 1;
    %load/vec4 v0x60000311fcc0_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x60000311fc30_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x60000311fb10_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x60000311fba0_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311f210_0, 4, 1;
    %load/vec4 v0x60000311fa80_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x60000311fc30_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x60000311fb10_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x60000311fba0_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x60000311fcc0_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311efd0_0, 4, 1;
    %load/vec4 v0x60000311f180_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000031603f0_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x60000311f060_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000031602d0_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x60000311f0f0_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003160360_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311e370, 4, 0;
    %load/vec4 v0x60000311f690_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x60000311f210_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003160480_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311e370, 4, 0;
    %load/vec4 v0x600003160120_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311ea30, 4, 0;
    %load/vec4 v0x6000031601b0_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311eac0_0, 4, 1;
    %load/vec4 v0x600003160000_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x60000311efd0_0;
    %load/vec4 v0x60000311e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003160240_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311e370, 4, 0;
    %load/vec4 v0x60000311eeb0_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311ea30, 4, 0;
    %load/vec4 v0x60000311ef40_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311eac0_0, 4, 1;
    %load/vec4 v0x60000311ed90_0;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4a v0x60000311ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000311e2e0_0;
    %store/vec4 v0x60000311e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x60000311e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000311e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x125f6a0a0;
T_74 ;
    %wait E_0x600001642ec0;
    %load/vec4 v0x60000311e6d0_0;
    %assign/vec4 v0x60000311e760_0, 0;
    %load/vec4 v0x60000311e520_0;
    %assign/vec4 v0x60000311e5b0_0, 0;
    %load/vec4 v0x60000311e910_0;
    %assign/vec4 v0x60000311e9a0_0, 0;
    %load/vec4 v0x60000311e400_0;
    %assign/vec4 v0x60000311e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x125f6a0a0;
T_75 ;
    %wait E_0x600001642cc0;
    %load/vec4 v0x60000311e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000311e7f0, 4;
    %store/vec4 v0x60000311f8d0_0, 0, 256;
    %load/vec4 v0x60000311e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000311e7f0, 4;
    %store/vec4 v0x60000311f3c0_0, 0, 256;
    %load/vec4 v0x60000311e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000311e7f0, 4;
    %store/vec4 v0x60000311ff00_0, 0, 256;
    %load/vec4 v0x60000311e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000311e7f0, 4;
    %store/vec4 v0x60000311ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x125fa91f0;
T_76 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003166010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003164360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031643f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000031646c0_0;
    %assign/vec4 v0x6000031643f0_0, 0;
    %load/vec4 v0x6000031646c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000031645a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000031642d0, 4;
    %assign/vec4 v0x600003164360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x125fa91f0;
T_77 ;
    %wait E_0x600001642ec0;
    %load/vec4 v0x600003165d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003165cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003165c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003165b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003165b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031642d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x125fa91f0;
T_78 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003166010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003166be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003166b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031630f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003163180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003165680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003163060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003165710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003166be0_0, 0;
    %load/vec4 v0x600003164e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003166b50_0, 0;
    %load/vec4 v0x600003165710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000031630f0_0, 0;
    %load/vec4 v0x6000031630f0_0;
    %assign/vec4 v0x600003163180_0, 0;
    %load/vec4 v0x6000031655f0_0;
    %assign/vec4 v0x600003165680_0, 0;
    %load/vec4 v0x600003164ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003163060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x125fa91f0;
T_79 ;
    %wait E_0x600001640000;
    %load/vec4 v0x600003166010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003165710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003164ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031653b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003164e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031655f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003165440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003164f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031655f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003164f30_0, 0;
    %load/vec4 v0x600003166370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003165200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003165710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003165710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000031653b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000031653b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600003165710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003165440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031653b0_0, 0;
    %load/vec4 v0x600003164870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003165440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003164e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003165710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000031659e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003164e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003164e10_0, 0;
    %load/vec4 v0x600003164e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031655f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003164ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003165710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003164bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003164ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003164ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600003166250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003165710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000031653b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003165710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003164f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003165710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x125f9afb0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031677b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003168090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031683f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003168480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003167960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003168120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003167b10_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003167a80_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003167cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003167ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003167e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003167060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003166e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003167690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031672a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031674e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031673c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003167210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003167330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x125f9afb0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000031677b0_0;
    %inv;
    %store/vec4 v0x6000031677b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x125f9afb0;
T_82 ;
    %vpi_call/w 3 83 "$display", "\000" {0 0 0};
    %vpi_call/w 3 84 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 85 "$display", "\342\225\221        E2E Inference Layer Test: Y = ReLU(X\303\227W + bias)        \342\225\221" {0 0 0};
    %vpi_call/w 3 86 "$display", "\342\225\221        Single Row: 4 inputs \342\206\222 4 outputs                      \342\225\221" {0 0 0};
    %vpi_call/w 3 87 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 88 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003167840_0, 0, 32;
    %vpi_call/w 3 95 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %store/vec4 v0x600003168000_0, 0, 256;
    %load/vec4 v0x600003168000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311cea0, 4, 0;
    %load/vec4 v0x600003168000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311d3b0, 4, 0;
    %load/vec4 v0x600003168000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311d8c0, 4, 0;
    %load/vec4 v0x600003168000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311ddd0, 4, 0;
    %vpi_call/w 3 103 "$display", "  X: 4\303\2274 matrix of 1s" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311cea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311d3b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311d8c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311ddd0, 4, 0;
    %vpi_call/w 3 110 "$display", "  W: 4\303\2274 identity matrix" {0 0 0};
    %pushi/vec4 2147483648, 0, 191;
    %concati/vec4 4294967295, 0, 33;
    %concati/vec4 4294967294, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000311cea0, 4, 0;
    %vpi_call/w 3 115 "$display", "  Bias: [-2, -1, 0, 1]" {0 0 0};
    %vpi_call/w 3 117 "$display", "  Expected: Z=[1,1,1,1] \342\206\222 Z+b=[-1,0,1,2] \342\206\222 ReLU=[0,0,1,2]" {0 0 0};
    %vpi_call/w 3 122 "$display", "\000" {0 0 0};
    %vpi_call/w 3 123 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2147483648, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000031679f0_0;
    %store/vec4a v0x6000031642d0, 4, 0;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 152 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[EXEC] Running inference..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003168090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003168090_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x60000167f8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031683f0_0, 0, 1;
    %wait E_0x600001642ec0;
    %wait E_0x600001642ec0;
    %wait E_0x60000167f8c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031683f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000031679f0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001642ec0;
    %load/vec4 v0x6000031682d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 172 "$display", "  Completed in %0d cycles", v0x6000031679f0_0 {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000031679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031679f0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000031679f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 178 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600003167840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003167840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 187 "$display", "\000" {0 0 0};
    %vpi_call/w 3 188 "$display", "[VERIFY] Checking output..." {0 0 0};
    %vpi_call/w 3 191 "$display", "  Output Y (row 0): %h", &APV<v0x60000311cea0, 16, 0, 128> {0 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311cea0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600003166c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031678d0_0, 0, 32;
    %load/vec4 v0x600003166c70_0;
    %load/vec4 v0x6000031678d0_0;
    %cmp/e;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 197 "$display", "    PASS: Y[0] = %0d", v0x600003166c70_0 {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 198 "$display", "    FAIL: Y[0] = %0d, expected %0d", v0x600003166c70_0, v0x6000031678d0_0 {0 0 0};
    %load/vec4 v0x600003167840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003167840_0, 0, 32;
T_82.7 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311cea0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x600003166c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031678d0_0, 0, 32;
    %load/vec4 v0x600003166c70_0;
    %load/vec4 v0x6000031678d0_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 202 "$display", "    PASS: Y[1] = %0d", v0x600003166c70_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 203 "$display", "    FAIL: Y[1] = %0d, expected %0d", v0x600003166c70_0, v0x6000031678d0_0 {0 0 0};
    %load/vec4 v0x600003167840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003167840_0, 0, 32;
T_82.9 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311cea0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x600003166c70_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031678d0_0, 0, 32;
    %load/vec4 v0x600003166c70_0;
    %load/vec4 v0x6000031678d0_0;
    %cmp/e;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 207 "$display", "    PASS: Y[2] = %0d", v0x600003166c70_0 {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 208 "$display", "    FAIL: Y[2] = %0d, expected %0d", v0x600003166c70_0, v0x6000031678d0_0 {0 0 0};
    %load/vec4 v0x600003167840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003167840_0, 0, 32;
T_82.11 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000311cea0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x600003166c70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000031678d0_0, 0, 32;
    %load/vec4 v0x600003166c70_0;
    %load/vec4 v0x6000031678d0_0;
    %cmp/e;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 212 "$display", "    PASS: Y[3] = %0d", v0x600003166c70_0 {0 0 0};
    %jmp T_82.13;
T_82.12 ;
    %vpi_call/w 3 213 "$display", "    FAIL: Y[3] = %0d, expected %0d", v0x600003166c70_0, v0x6000031678d0_0 {0 0 0};
    %load/vec4 v0x600003167840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003167840_0, 0, 32;
T_82.13 ;
    %vpi_call/w 3 218 "$display", "\000" {0 0 0};
    %vpi_call/w 3 219 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 220 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 221 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600003167840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 223 "$display", "\342\225\221   PASSED: E2E inference layer (GEMM\342\206\222ADD\342\206\222ReLU)              \342\225\221" {0 0 0};
    %vpi_call/w 3 224 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 225 "$display", ">>> E2E INFERENCE TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 227 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600003167840_0 {0 0 0};
    %vpi_call/w 3 228 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 229 "$display", ">>> E2E INFERENCE TEST FAILED <<<" {0 0 0};
T_82.15 ;
    %delay 100000, 0;
    %vpi_call/w 3 233 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x125f9afb0;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 238 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 239 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_inference.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
