// Seed: 4084182824
module module_0 (
    input supply1 id_0
    , id_39,
    input supply0 id_1,
    output wor id_2,
    output wire id_3,
    output supply1 id_4,
    output wor id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11,
    input tri id_12,
    input tri0 id_13,
    output tri1 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input uwire id_17,
    output wand id_18,
    output tri1 id_19,
    input supply0 id_20,
    output tri0 id_21,
    input wire id_22,
    output wire id_23,
    output wire id_24,
    output wire id_25,
    output tri0 id_26,
    input wor id_27,
    output tri0 id_28,
    output supply1 id_29,
    output wor id_30,
    input supply1 id_31,
    input wand id_32,
    output wor id_33,
    input wor id_34,
    input uwire id_35,
    input supply1 id_36,
    output supply0 id_37
);
  wire  id_40 [1 'b0 : 1];
  logic id_41;
  assign id_15 = id_31;
  logic id_42;
  assign id_33 = 1;
  wire id_43;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2
    , id_9,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input wor id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_6,
      id_4,
      id_2,
      id_6,
      id_4,
      id_1,
      id_1,
      id_6,
      id_0,
      id_5,
      id_1,
      id_4,
      id_2,
      id_7,
      id_5,
      id_6,
      id_6,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_1,
      id_2,
      id_4,
      id_6,
      id_0,
      id_1,
      id_2,
      id_1,
      id_7,
      id_5,
      id_4
  );
endmodule
