<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-dw-mid.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-dw-mid.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Special handling for DW core on Intel MID platform</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation,</span>
<span class="cm"> * Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &quot;spi-dw.h&quot;</span>

<span class="cp">#ifdef CONFIG_SPI_DW_MID_DMA</span>
<span class="cp">#include &lt;linux/intel_mid_dma.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>

<span class="k">struct</span> <span class="n">mid_dma</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_slave</span>	<span class="n">dmas_tx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_slave</span>	<span class="n">dmas_rx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">mid_spi_dma_chan_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">param</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_spi</span> <span class="o">*</span><span class="n">dws</span> <span class="o">=</span> <span class="n">param</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">dmac</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">dmac</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">==</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mid_spi_dma_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_spi</span> <span class="o">*</span><span class="n">dws</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mid_dma</span> <span class="o">*</span><span class="n">dw_dma</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_slave</span> <span class="o">*</span><span class="n">rxs</span><span class="p">,</span> <span class="o">*</span><span class="n">txs</span><span class="p">;</span>
	<span class="n">dma_cap_mask_t</span> <span class="n">mask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Get pci device for DMA controller, currently it could only</span>
<span class="cm">	 * be the DMA controller of either Moorestown or Medfield</span>
<span class="cm">	 */</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">dmac</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="mh">0x0813</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">dmac</span><span class="p">)</span>
		<span class="n">dws</span><span class="o">-&gt;</span><span class="n">dmac</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="mh">0x0827</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">dma_cap_zero</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* 1. Init rx channel */</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">rxchan</span> <span class="o">=</span> <span class="n">dma_request_channel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">mid_spi_dma_chan_filter</span><span class="p">,</span> <span class="n">dws</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">rxchan</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_exit</span><span class="p">;</span>
	<span class="n">rxs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dw_dma</span><span class="o">-&gt;</span><span class="n">dmas_rx</span><span class="p">;</span>
	<span class="n">rxs</span><span class="o">-&gt;</span><span class="n">hs_mode</span> <span class="o">=</span> <span class="n">LNW_DMA_HW_HS</span><span class="p">;</span>
	<span class="n">rxs</span><span class="o">-&gt;</span><span class="n">cfg_mode</span> <span class="o">=</span> <span class="n">LNW_DMA_PER_TO_MEM</span><span class="p">;</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">rxchan</span><span class="o">-&gt;</span><span class="n">private</span> <span class="o">=</span> <span class="n">rxs</span><span class="p">;</span>

	<span class="cm">/* 2. Init tx channel */</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">txchan</span> <span class="o">=</span> <span class="n">dma_request_channel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">mid_spi_dma_chan_filter</span><span class="p">,</span> <span class="n">dws</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">txchan</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">free_rxchan</span><span class="p">;</span>
	<span class="n">txs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dw_dma</span><span class="o">-&gt;</span><span class="n">dmas_tx</span><span class="p">;</span>
	<span class="n">txs</span><span class="o">-&gt;</span><span class="n">hs_mode</span> <span class="o">=</span> <span class="n">LNW_DMA_HW_HS</span><span class="p">;</span>
	<span class="n">txs</span><span class="o">-&gt;</span><span class="n">cfg_mode</span> <span class="o">=</span> <span class="n">LNW_DMA_MEM_TO_PER</span><span class="p">;</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">txchan</span><span class="o">-&gt;</span><span class="n">private</span> <span class="o">=</span> <span class="n">txs</span><span class="p">;</span>

	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_inited</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">free_rxchan:</span>
	<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">rxchan</span><span class="p">);</span>
<span class="nl">err_exit:</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mid_spi_dma_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_spi</span> <span class="o">*</span><span class="n">dws</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">txchan</span><span class="p">);</span>
	<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">rxchan</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * dws-&gt;dma_chan_done is cleared before the dma transfer starts,</span>
<span class="cm"> * callback for rx/tx channel will each increment it by 1.</span>
<span class="cm"> * Reaching 2 means the whole spi transaction is done.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dw_spi_dma_done</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_spi</span> <span class="o">*</span><span class="n">dws</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_chan_done</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">dw_spi_xfer_done</span><span class="p">(</span><span class="n">dws</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mid_spi_dma_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_spi</span> <span class="o">*</span><span class="n">dws</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cs_change</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txdesc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">*</span><span class="n">rxdesc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">txchan</span><span class="p">,</span> <span class="o">*</span><span class="n">rxchan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="n">txconf</span><span class="p">,</span> <span class="n">rxconf</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">dma_ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* 1. setup DMA related registers */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cs_change</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spi_enable_chip</span><span class="p">(</span><span class="n">dws</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">dw_writew</span><span class="p">(</span><span class="n">dws</span><span class="p">,</span> <span class="n">DW_SPI_DMARDLR</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="n">dw_writew</span><span class="p">(</span><span class="n">dws</span><span class="p">,</span> <span class="n">DW_SPI_DMATDLR</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">)</span>
			<span class="n">dma_ctrl</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">)</span>
			<span class="n">dma_ctrl</span> <span class="o">|=</span> <span class="mh">0x1</span><span class="p">;</span>
		<span class="n">dw_writew</span><span class="p">(</span><span class="n">dws</span><span class="p">,</span> <span class="n">DW_SPI_DMACR</span><span class="p">,</span> <span class="n">dma_ctrl</span><span class="p">);</span>
		<span class="n">spi_enable_chip</span><span class="p">(</span><span class="n">dws</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_chan_done</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">txchan</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">txchan</span><span class="p">;</span>
	<span class="n">rxchan</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">rxchan</span><span class="p">;</span>

	<span class="cm">/* 2. Prepare the TX dma transfer */</span>
	<span class="n">txconf</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">;</span>
	<span class="n">txconf</span><span class="p">.</span><span class="n">dst_addr</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_addr</span><span class="p">;</span>
	<span class="n">txconf</span><span class="p">.</span><span class="n">dst_maxburst</span> <span class="o">=</span> <span class="n">LNW_DMA_MSIZE_16</span><span class="p">;</span>
	<span class="n">txconf</span><span class="p">.</span><span class="n">src_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span><span class="p">;</span>
	<span class="n">txconf</span><span class="p">.</span><span class="n">dst_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_2_BYTES</span><span class="p">;</span>
	<span class="n">txconf</span><span class="p">.</span><span class="n">device_fc</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">txchan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">device_control</span><span class="p">(</span><span class="n">txchan</span><span class="p">,</span> <span class="n">DMA_SLAVE_CONFIG</span><span class="p">,</span>
				       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">txconf</span><span class="p">);</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">tx_sgl</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">tx_sgl</span><span class="p">));</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">tx_sgl</span><span class="p">.</span><span class="n">dma_address</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">;</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">tx_sgl</span><span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>

	<span class="n">txdesc</span> <span class="o">=</span> <span class="n">dmaengine_prep_slave_sg</span><span class="p">(</span><span class="n">txchan</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">tx_sgl</span><span class="p">,</span>
				<span class="mi">1</span><span class="p">,</span>
				<span class="n">DMA_MEM_TO_DEV</span><span class="p">,</span>
				<span class="n">DMA_PREP_INTERRUPT</span> <span class="o">|</span> <span class="n">DMA_COMPL_SKIP_DEST_UNMAP</span><span class="p">);</span>
	<span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="n">dw_spi_dma_done</span><span class="p">;</span>
	<span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="n">dws</span><span class="p">;</span>

	<span class="cm">/* 3. Prepare the RX dma transfer */</span>
	<span class="n">rxconf</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">;</span>
	<span class="n">rxconf</span><span class="p">.</span><span class="n">src_addr</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_addr</span><span class="p">;</span>
	<span class="n">rxconf</span><span class="p">.</span><span class="n">src_maxburst</span> <span class="o">=</span> <span class="n">LNW_DMA_MSIZE_16</span><span class="p">;</span>
	<span class="n">rxconf</span><span class="p">.</span><span class="n">dst_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span><span class="p">;</span>
	<span class="n">rxconf</span><span class="p">.</span><span class="n">src_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_2_BYTES</span><span class="p">;</span>
	<span class="n">rxconf</span><span class="p">.</span><span class="n">device_fc</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">rxchan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">device_control</span><span class="p">(</span><span class="n">rxchan</span><span class="p">,</span> <span class="n">DMA_SLAVE_CONFIG</span><span class="p">,</span>
				       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">rxconf</span><span class="p">);</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">rx_sgl</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">rx_sgl</span><span class="p">));</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">rx_sgl</span><span class="p">.</span><span class="n">dma_address</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">;</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">rx_sgl</span><span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">dws</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>

	<span class="n">rxdesc</span> <span class="o">=</span> <span class="n">dmaengine_prep_slave_sg</span><span class="p">(</span><span class="n">rxchan</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">rx_sgl</span><span class="p">,</span>
				<span class="mi">1</span><span class="p">,</span>
				<span class="n">DMA_DEV_TO_MEM</span><span class="p">,</span>
				<span class="n">DMA_PREP_INTERRUPT</span> <span class="o">|</span> <span class="n">DMA_COMPL_SKIP_DEST_UNMAP</span><span class="p">);</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="n">dw_spi_dma_done</span><span class="p">;</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="n">dws</span><span class="p">;</span>

	<span class="cm">/* rx must be started before tx due to spi instinct */</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">tx_submit</span><span class="p">(</span><span class="n">rxdesc</span><span class="p">);</span>
	<span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">tx_submit</span><span class="p">(</span><span class="n">txdesc</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dw_spi_dma_ops</span> <span class="n">mid_dma_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dma_init</span>	<span class="o">=</span> <span class="n">mid_spi_dma_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_exit</span>	<span class="o">=</span> <span class="n">mid_spi_dma_exit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_transfer</span>	<span class="o">=</span> <span class="n">mid_spi_dma_transfer</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="cm">/* Some specific info for SPI0 controller on Moorestown */</span>

<span class="cm">/* HW info for MRST CLk Control Unit, one 32b reg */</span>
<span class="cp">#define MRST_SPI_CLK_BASE	100000000	</span><span class="cm">/* 100m */</span><span class="cp"></span>
<span class="cp">#define MRST_CLK_SPI0_REG	0xff11d86c</span>
<span class="cp">#define CLK_SPI_BDIV_OFFSET	0</span>
<span class="cp">#define CLK_SPI_BDIV_MASK	0x00000007</span>
<span class="cp">#define CLK_SPI_CDIV_OFFSET	9</span>
<span class="cp">#define CLK_SPI_CDIV_MASK	0x00000e00</span>
<span class="cp">#define CLK_SPI_DISABLE_OFFSET	8</span>

<span class="kt">int</span> <span class="nf">dw_spi_mid_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_spi</span> <span class="o">*</span><span class="n">dws</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">clk_reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clk_cdiv</span><span class="p">;</span>

	<span class="n">clk_reg</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">MRST_CLK_SPI0_REG</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk_reg</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="cm">/* get SPI controller operating freq info */</span>
	<span class="n">clk_cdiv</span>  <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">clk_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CLK_SPI_CDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">CLK_SPI_CDIV_OFFSET</span><span class="p">;</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">max_freq</span> <span class="o">=</span> <span class="n">MRST_SPI_CLK_BASE</span> <span class="o">/</span> <span class="p">(</span><span class="n">clk_cdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">clk_reg</span><span class="p">);</span>

	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">num_cs</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">fifo_len</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>	<span class="cm">/* FIFO has 40 words buffer */</span>

<span class="cp">#ifdef CONFIG_SPI_DW_MID_DMA</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mid_dma</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_priv</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">dws</span><span class="o">-&gt;</span><span class="n">dma_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mid_dma_ops</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
