{
  "design": {
    "design_info": {
      "boundary_crc": "0xB770AD9D3F617040",
      "device": "xcku035-ffva1156-2-e",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/base_mb",
      "name": "base_mb",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "XDMA_HWICAP_HIER": {
        "xlconstant_2": "",
        "xdma_0": "",
        "xlconstant_3": "",
        "xlconstant_6": "",
        "ICAP_STATIC_ARBITER": {
          "xlconstant_0": "",
          "util_vector_logic_1": "",
          "util_vector_logic_2": "",
          "util_vector_logic_3": "",
          "util_vector_logic_0": ""
        },
        "axi_clock_converter_0": "",
        "axi_protocol_convert_0": "",
        "clk_wiz_0": "",
        "axi_hwicap_0": "",
        "smartconnect_0": ""
      },
      "smartconnect_0": "",
      "USER_HIER": {
        "axi_bram_ctrl_0": "",
        "axi_bram_ctrl_1": "",
        "axi_gpio_0": "",
        "blk_mem_gen_0": "",
        "blk_mem_gen_1": "",
        "util_reduced_logic_0": ""
      }
    },
    "interface_ports": {
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      }
    },
    "ports": {
      "sys_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sys_clk_gt": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_mb_sys_clk_gt_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_mb_sys_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "XDMA_HWICAP_HIER": {
        "interface_ports": {
          "M_AXI_FULL": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "M_AXI_LITE": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sys_clk_gt": {
            "type": "clk",
            "direction": "I"
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "O"
          }
        },
        "components": {
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "base_mb_xlconstant_2_1",
            "xci_path": "ip/base_mb_xlconstant_2_1/base_mb_xlconstant_2_1.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/xlconstant_2"
          },
          "xdma_0": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "base_mb_xdma_0_0",
            "xci_path": "ip/base_mb_xdma_0_0/base_mb_xdma_0_0.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/xdma_0",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "9038"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A038"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "9238"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "9338"
              },
              "axi_data_width": {
                "value": "256_bit"
              },
              "axilite_master_en": {
                "value": "true"
              },
              "axilite_master_scale": {
                "value": "Megabytes"
              },
              "axilite_master_size": {
                "value": "1"
              },
              "axisten_freq": {
                "value": "250"
              },
              "cfg_mgmt_if": {
                "value": "false"
              },
              "dedicate_perst": {
                "value": "true"
              },
              "dma_reset_source_sel": {
                "value": "Phy_Ready"
              },
              "en_gt_selection": {
                "value": "false"
              },
              "en_transceiver_status_ports": {
                "value": "false"
              },
              "enable_pcie_debug": {
                "value": "False"
              },
              "gtcom_in_core_usp": {
                "value": "2"
              },
              "mcap_enablement": {
                "value": "Tandem"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "X0Y0"
              },
              "pcie_extended_tag": {
                "value": "false"
              },
              "pciebar2axibar_axil_master": {
                "value": "0xc0000000"
              },
              "pf0_device_id": {
                "value": "8038"
              },
              "pf0_link_status_slot_clock_config": {
                "value": "true"
              },
              "pf0_msi_enabled": {
                "value": "false"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X8"
              },
              "plltype": {
                "value": "QPLL1"
              },
              "xdma_axi_intf_mm": {
                "value": "AXI_Memory_Mapped"
              },
              "xdma_axilite_slave": {
                "value": "false"
              },
              "xdma_sts_ports": {
                "value": "false"
              }
            },
            "interface_ports": {
              "M_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "5"
                  }
                }
              },
              "M_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_LITE",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "4"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                },
                "M_AXI_LITE": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "xlconstant_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "base_mb_xlconstant_3_0",
            "xci_path": "ip/base_mb_xlconstant_3_0/base_mb_xlconstant_3_0.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/xlconstant_3",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "base_mb_xlconstant_6_0",
            "xci_path": "ip/base_mb_xlconstant_6_0/base_mb_xlconstant_6_0.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/xlconstant_6",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "ICAP_STATIC_ARBITER": {
            "ports": {
              "ICAP_GNT": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "PCIE_LINK_UP": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "STAGE_2_LOADED": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ICAP_REL": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "base_mb_xlconstant_0_0",
                "xci_path": "ip/base_mb_xlconstant_0_0/base_mb_xlconstant_0_0.xci",
                "inst_hier_path": "XDMA_HWICAP_HIER/ICAP_STATIC_ARBITER/xlconstant_0"
              },
              "util_vector_logic_1": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "base_mb_util_vector_logic_1_0",
                "xci_path": "ip/base_mb_util_vector_logic_1_0/base_mb_util_vector_logic_1_0.xci",
                "inst_hier_path": "XDMA_HWICAP_HIER/ICAP_STATIC_ARBITER/util_vector_logic_1",
                "parameters": {
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_2": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "base_mb_util_vector_logic_2_0",
                "xci_path": "ip/base_mb_util_vector_logic_2_0/base_mb_util_vector_logic_2_0.xci",
                "inst_hier_path": "XDMA_HWICAP_HIER/ICAP_STATIC_ARBITER/util_vector_logic_2",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_3": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "base_mb_util_vector_logic_3_0",
                "xci_path": "ip/base_mb_util_vector_logic_3_0/base_mb_util_vector_logic_3_0.xci",
                "inst_hier_path": "XDMA_HWICAP_HIER/ICAP_STATIC_ARBITER/util_vector_logic_3",
                "parameters": {
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "base_mb_util_vector_logic_0_0",
                "xci_path": "ip/base_mb_util_vector_logic_0_0/base_mb_util_vector_logic_0_0.xci",
                "inst_hier_path": "XDMA_HWICAP_HIER/ICAP_STATIC_ARBITER/util_vector_logic_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "util_vector_logic_0_Res": {
                "ports": [
                  "util_vector_logic_0/Res",
                  "ICAP_REL"
                ]
              },
              "util_vector_logic_1_Res": {
                "ports": [
                  "util_vector_logic_1/Res",
                  "ICAP_GNT",
                  "util_vector_logic_0/Op1"
                ]
              },
              "util_vector_logic_2_Res": {
                "ports": [
                  "util_vector_logic_2/Res",
                  "util_vector_logic_1/Op2"
                ]
              },
              "util_vector_logic_3_Res": {
                "ports": [
                  "util_vector_logic_3/Res",
                  "util_vector_logic_2/Op1"
                ]
              },
              "xdma_0_mcap_design_switch": {
                "ports": [
                  "STAGE_2_LOADED",
                  "util_vector_logic_3/Op2"
                ]
              },
              "xdma_0_user_lnk_up": {
                "ports": [
                  "PCIE_LINK_UP",
                  "util_vector_logic_3/Op1"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "util_vector_logic_1/Op1"
                ]
              }
            }
          },
          "axi_clock_converter_0": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "base_mb_axi_clock_converter_0_0",
            "xci_path": "ip/base_mb_axi_clock_converter_0_0/base_mb_axi_clock_converter_0_0.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/axi_clock_converter_0",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_protocol_convert_0": {
            "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
            "xci_name": "base_mb_axi_protocol_convert_0_0",
            "xci_path": "ip/base_mb_axi_protocol_convert_0_0/base_mb_axi_protocol_convert_0_0.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/axi_protocol_convert_0",
            "parameters": {
              "MI_PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SI_PROTOCOL": {
                "value": "AXI4"
              },
              "TRANSLATION_MODE": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "base_mb_clk_wiz_0_0",
            "xci_path": "ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/clk_wiz_0",
            "parameters": {
              "AUTO_PRIMITIVE": {
                "value": "PLL"
              },
              "CLKOUT1_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "107.111"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "85.928"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT4_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT5_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "4"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "4.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "10"
              },
              "MMCM_COMPENSATION": {
                "value": "AUTO"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "PRIMITIVE": {
                "value": "Auto"
              },
              "USE_LOCKED": {
                "value": "true"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "axi_hwicap_0": {
            "vlnv": "xilinx.com:ip:axi_hwicap:3.0",
            "xci_name": "base_mb_axi_hwicap_0_0",
            "xci_path": "ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/axi_hwicap_0"
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "base_mb_smartconnect_0_1",
            "xci_path": "ip/base_mb_smartconnect_0_1/base_mb_smartconnect_0_1.xci",
            "inst_hier_path": "XDMA_HWICAP_HIER/smartconnect_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "M_AXI_LITE",
              "smartconnect_0/M00_AXI"
            ]
          },
          "axi_clock_converter_0_M_AXI": {
            "interface_ports": [
              "axi_clock_converter_0/M_AXI",
              "axi_hwicap_0/S_AXI_LITE"
            ]
          },
          "axi_protocol_convert_0_M_AXI": {
            "interface_ports": [
              "axi_protocol_convert_0/M_AXI",
              "axi_clock_converter_0/S_AXI"
            ]
          },
          "smartconnect_0_M01_AXI": {
            "interface_ports": [
              "smartconnect_0/M01_AXI",
              "axi_protocol_convert_0/S_AXI"
            ]
          },
          "xdma_0_M_AXI": {
            "interface_ports": [
              "M_AXI_FULL",
              "xdma_0/M_AXI"
            ]
          },
          "xdma_0_M_AXI_LITE": {
            "interface_ports": [
              "xdma_0/M_AXI_LITE",
              "smartconnect_0/S00_AXI"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "xdma_0/pcie_mgt"
            ]
          }
        },
        "nets": {
          "ICAP_STATIC_ARBITER_ICAP_GNT": {
            "ports": [
              "ICAP_STATIC_ARBITER/ICAP_GNT",
              "xdma_0/cap_gnt"
            ]
          },
          "ICAP_STATIC_ARBITER_ICAP_REL": {
            "ports": [
              "ICAP_STATIC_ARBITER/ICAP_REL",
              "xdma_0/cap_rel"
            ]
          },
          "Net": {
            "ports": [
              "clk_wiz_0/locked",
              "axi_hwicap_0/s_axi_aresetn",
              "axi_clock_converter_0/m_axi_aresetn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "axi_hwicap_0/icap_clk",
              "axi_hwicap_0/s_axi_aclk",
              "axi_clock_converter_0/m_axi_aclk"
            ]
          },
          "sys_clk_0_1": {
            "ports": [
              "sys_clk",
              "xdma_0/sys_clk"
            ]
          },
          "sys_clk_gt_0_1": {
            "ports": [
              "sys_clk_gt",
              "xdma_0/sys_clk_gt"
            ]
          },
          "sys_rst_n_1": {
            "ports": [
              "sys_rst_n",
              "xdma_0/sys_rst_n"
            ]
          },
          "xdma_0_axi_aclk": {
            "ports": [
              "xdma_0/axi_aclk",
              "axi_aclk",
              "axi_protocol_convert_0/aclk",
              "clk_wiz_0/clk_in1",
              "axi_clock_converter_0/s_axi_aclk",
              "smartconnect_0/aclk"
            ]
          },
          "xdma_0_axi_aresetn": {
            "ports": [
              "xdma_0/axi_aresetn",
              "axi_aresetn",
              "axi_protocol_convert_0/aresetn",
              "axi_clock_converter_0/s_axi_aresetn",
              "smartconnect_0/aresetn"
            ]
          },
          "xdma_0_mcap_design_switch": {
            "ports": [
              "xdma_0/mcap_design_switch",
              "ICAP_STATIC_ARBITER/STAGE_2_LOADED"
            ]
          },
          "xdma_0_user_lnk_up": {
            "ports": [
              "xdma_0/user_lnk_up",
              "ICAP_STATIC_ARBITER/PCIE_LINK_UP"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "xdma_0/startup_keyclearb",
              "xdma_0/startup_usrcclkts",
              "xdma_0/startup_usrdonets"
            ]
          },
          "xlconstant_3_dout": {
            "ports": [
              "xlconstant_3/dout",
              "xdma_0/usr_irq_req",
              "xdma_0/startup_fcsbo",
              "xdma_0/startup_fcsbts",
              "xdma_0/startup_gsr",
              "xdma_0/startup_gts",
              "xdma_0/startup_pack",
              "xdma_0/startup_usrcclko",
              "xdma_0/startup_usrdoneo"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "xdma_0/startup_do",
              "xdma_0/startup_dts"
            ]
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "base_mb_smartconnect_0_2",
        "xci_path": "ip/base_mb_smartconnect_0_2/base_mb_smartconnect_0_2.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "USER_HIER": {
        "interface_ports": {
          "AXI_BRAM_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI_BRAM_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI_GPIO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "base_mb_axi_bram_ctrl_0_0",
            "xci_path": "ip/base_mb_axi_bram_ctrl_0_0/base_mb_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "USER_HIER/axi_bram_ctrl_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "256"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_bram_ctrl_1": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "base_mb_axi_bram_ctrl_1_1",
            "xci_path": "ip/base_mb_axi_bram_ctrl_1_1/base_mb_axi_bram_ctrl_1_1.xci",
            "inst_hier_path": "USER_HIER/axi_bram_ctrl_1",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "base_mb_axi_gpio_0_0",
            "xci_path": "ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xci",
            "inst_hier_path": "USER_HIER/axi_gpio_0",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "2"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "base_mb_blk_mem_gen_0_0",
            "xci_path": "ip/base_mb_blk_mem_gen_0_0/base_mb_blk_mem_gen_0_0.xci",
            "inst_hier_path": "USER_HIER/blk_mem_gen_0",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Single_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "0"
              },
              "Port_B_Enable_Rate": {
                "value": "0"
              },
              "Port_B_Write_Rate": {
                "value": "0"
              }
            }
          },
          "blk_mem_gen_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "base_mb_blk_mem_gen_1_0",
            "xci_path": "ip/base_mb_blk_mem_gen_1_0/base_mb_blk_mem_gen_1_0.xci",
            "inst_hier_path": "USER_HIER/blk_mem_gen_1",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "false"
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "base_mb_util_reduced_logic_0_1",
            "xci_path": "ip/base_mb_util_reduced_logic_0_1/base_mb_util_reduced_logic_0_1.xci",
            "inst_hier_path": "USER_HIER/util_reduced_logic_0",
            "parameters": {
              "C_SIZE": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "blk_mem_gen_0/BRAM_PORTA",
              "axi_bram_ctrl_0/BRAM_PORTA"
            ]
          },
          "axi_bram_ctrl_1_BRAM_PORTA": {
            "interface_ports": [
              "blk_mem_gen_1/BRAM_PORTA",
              "axi_bram_ctrl_1/BRAM_PORTA"
            ]
          },
          "smartconnect_0_M00_AXI": {
            "interface_ports": [
              "AXI_GPIO",
              "axi_gpio_0/S_AXI"
            ]
          },
          "smartconnect_0_M01_AXI": {
            "interface_ports": [
              "AXI_BRAM_1",
              "axi_bram_ctrl_1/S_AXI"
            ]
          },
          "smartconnect_0_M02_AXI": {
            "interface_ports": [
              "AXI_BRAM_0",
              "axi_bram_ctrl_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "util_reduced_logic_0/Op1"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "xdma_0_axi_aclk": {
            "ports": [
              "s_axi_aclk",
              "axi_bram_ctrl_1/s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "xdma_0_axi_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_1/s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "XDMA_HWICAP_HIER_M_AXI_FULL": {
        "interface_ports": [
          "XDMA_HWICAP_HIER/M_AXI_FULL",
          "smartconnect_0/S00_AXI"
        ]
      },
      "XDMA_HWICAP_HIER_M_AXI_LITE": {
        "interface_ports": [
          "XDMA_HWICAP_HIER/M_AXI_LITE",
          "smartconnect_0/S01_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "USER_HIER/AXI_BRAM_0"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "USER_HIER/AXI_BRAM_1"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "USER_HIER/AXI_GPIO"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "XDMA_HWICAP_HIER/pcie_mgt"
        ]
      }
    },
    "nets": {
      "sys_clk_0_1": {
        "ports": [
          "sys_clk",
          "XDMA_HWICAP_HIER/sys_clk"
        ]
      },
      "sys_clk_gt_0_1": {
        "ports": [
          "sys_clk_gt",
          "XDMA_HWICAP_HIER/sys_clk_gt"
        ]
      },
      "sys_rst_n_1": {
        "ports": [
          "sys_rst_n",
          "XDMA_HWICAP_HIER/sys_rst_n"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "XDMA_HWICAP_HIER/axi_aclk",
          "smartconnect_0/aclk",
          "USER_HIER/s_axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "XDMA_HWICAP_HIER/axi_aresetn",
          "smartconnect_0/aresetn",
          "USER_HIER/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/XDMA_HWICAP_HIER/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/USER_HIER/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000C0000000",
                "range": "32K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/USER_HIER/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x00000000C0000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/USER_HIER/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00000000C0010000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/USER_HIER/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "32K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/USER_HIER/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/USER_HIER/axi_gpio_0/S_AXI/Reg",
                "offset": "0xC0010000",
                "range": "64K"
              },
              "SEG_axi_hwicap_0_Reg": {
                "address_block": "/XDMA_HWICAP_HIER/axi_hwicap_0/S_AXI_LITE/Reg",
                "offset": "0xC0020000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}