// Seed: 2183246984
module module_0 (
    output supply1 id_0
    , id_9,
    input uwire id_1,
    input wand id_2,
    output logic id_3,
    input wor id_4,
    output tri0 id_5,
    input wand id_6,
    input supply0 id_7
);
  wand id_10;
  assign id_0  = 1'd0 - 1;
  assign id_10 = 1 | id_4;
  always id_3 <= 1;
  wire id_11, id_12;
  initial #1 if (1) id_3 <= 1;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    input wor id_8,
    input wire id_9,
    output uwire id_10,
    output supply0 id_11,
    input logic id_12
);
  logic id_14, id_15, id_16;
  assign id_15 = id_0 + 1;
  module_0(
      id_6, id_5, id_5, id_14, id_1, id_2, id_8, id_4
  );
  always_latch begin
    id_15 <= id_12;
  end
  assign id_15 = 1;
  assign id_2  = (1 & id_7);
  wire id_17;
  assign id_14 = id_0;
  wire id_18;
endmodule
