
*** Running vivado
    with args -log design_1_axi_dwidth_converter_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dwidth_converter_1_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_axi_dwidth_converter_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_dwidth_converter_1_0, cache-ID = c68579781ad35ffe.
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 02:28:17 2024...
