#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 23:11:34 2024
# Process ID: 24780
# Current directory: D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1
# Command line: vivado.exe -log UART_RAM_TFT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_RAM_TFT.tcl
# Log file: D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/UART_RAM_TFT.vds
# Journal file: D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_RAM_TFT.tcl -notrace
Command: synth_design -top UART_RAM_TFT -part xc7z015clg485-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.074 ; gain = 96.562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_RAM_TFT' [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:3]
INFO: [Synth 8-6157] synthesizing module 'MMCM' [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/.Xil/Vivado-24780-DESKTOP-AJ2V9VE/realtime/MMCM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MMCM' (1#1) [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/.Xil/Vivado-24780-DESKTOP-AJ2V9VE/realtime/MMCM_stub.v:5]
WARNING: [Synth 8-350] instance 'MMCM' of module 'MMCM' requires 4 connections, but only 2 given [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:40]
INFO: [Synth 8-6157] synthesizing module 'uart_byte_rx' [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:3]
WARNING: [Synth 8-6014] Unused sequential element sto_bit_reg was removed.  [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:103]
INFO: [Synth 8-6155] done synthesizing module 'uart_byte_rx' (2#1) [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'img_rx_wr' [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'img_rx_wr' (3#1) [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v:1]
WARNING: [Synth 8-689] width (17) of port connection 'ram_wraddr' does not match port width (16) of module 'img_rx_wr' [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:60]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/.Xil/Vivado-24780-DESKTOP-AJ2V9VE/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (4#1) [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/.Xil/Vivado-24780-DESKTOP-AJ2V9VE/realtime/RAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'VGA_CTRL' [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v:1]
	Parameter Hsync_End bound to: 12'b010000100000 
	Parameter HS_End bound to: 12'b000010000000 
	Parameter Hdat_Begin bound to: 12'b000011011000 
	Parameter Hdat_End bound to: 12'b001111111000 
	Parameter Vsync_End bound to: 12'b001000001101 
	Parameter VS_End bound to: 12'b000000000010 
	Parameter Vdat_Begin bound to: 12'b000000100011 
	Parameter Vdat_End bound to: 12'b001000000011 
WARNING: [Synth 8-3936] Found unconnected internal register 'VGA_HS_r_reg' and it is trimmed from '4' to '3' bits. [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'VGA_VS_r_reg' and it is trimmed from '4' to '3' bits. [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v:72]
INFO: [Synth 8-6155] done synthesizing module 'VGA_CTRL' (5#1) [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UART_RAM_TFT' (6#1) [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:3]
WARNING: [Synth 8-3917] design UART_RAM_TFT has port TFT_BL driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 526.234 ; gain = 152.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 526.234 ; gain = 152.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 526.234 ; gain = 152.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM_1/MMCM/clk_wiz_0_in_context.xdc] for cell 'MMCM'
Finished Parsing XDC File [d:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM_1/MMCM/clk_wiz_0_in_context.xdc] for cell 'MMCM'
Parsing XDC File [d:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM_1/RAM/RAM_in_context.xdc] for cell 'RAM'
Finished Parsing XDC File [d:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM_1/RAM/RAM_in_context.xdc] for cell 'RAM'
Parsing XDC File [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/tft.xdc]
Finished Parsing XDC File [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/tft.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/tft.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_RAM_TFT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_RAM_TFT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.914 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 889.914 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 889.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 889.914 ; gain = 516.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 889.914 ; gain = 516.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  d:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM_1/MMCM/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  d:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM_1/MMCM/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for MMCM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 889.914 ; gain = 516.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sta_bit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vcnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 889.914 ; gain = 516.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 9     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_RAM_TFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module uart_byte_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 9     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
Module img_rx_wr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module VGA_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "uart_byte_rx/sta_bit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_byte_rx/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_byte_rx/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_byte_rx/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_byte_rx/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_byte_rx/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_byte_rx/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_byte_rx/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_byte_rx/r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA_CTRL/vcnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design UART_RAM_TFT has port TFT_BL driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\VGA_CTRL/vcnt_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 889.914 ; gain = 516.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMCM/clk_out1' to pin 'MMCM/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 889.914 ; gain = 516.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 897.594 ; gain = 524.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 900.809 ; gain = 527.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module MMCM has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 900.809 ; gain = 527.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 900.809 ; gain = 527.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 900.809 ; gain = 527.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 900.809 ; gain = 527.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 900.809 ; gain = 527.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 900.809 ; gain = 527.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|UART_RAM_TFT | VGA_CTRL/VGA_HS_r_reg[2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UART_RAM_TFT | VGA_CTRL/VGA_VS_r_reg[2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UART_RAM_TFT | VGA_CTRL/VGA_BLK_r_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |MMCM   |     1|
|2     |RAM    |     1|
|3     |CARRY4 |    23|
|4     |LUT1   |    17|
|5     |LUT2   |     8|
|6     |LUT3   |    13|
|7     |LUT4   |    29|
|8     |LUT5   |    33|
|9     |LUT6   |    77|
|10    |SRL16E |     3|
|11    |FDCE   |   144|
|12    |FDRE   |    39|
|13    |IBUF   |     2|
|14    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   427|
|2     |  VGA_CTRL     |VGA_CTRL     |   147|
|3     |  img_rx_wr    |img_rx_wr    |    56|
|4     |  uart_byte_rx |uart_byte_rx |   141|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 900.809 ; gain = 527.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 900.809 ; gain = 163.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 900.809 ; gain = 527.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 900.809 ; gain = 538.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/UART_RAM_TFT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_RAM_TFT_utilization_synth.rpt -pb UART_RAM_TFT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 23:12:06 2024...
