@W: MT530 :"d:\libero_tests\ethernet_dummy\component\work\eth_dummy_mss\eth_dummy_mss.v":225:0:225:13|Found inferred clock eth_dummy|MAC_MII_TX_CLK which controls 1 sequential elements including eth_dummy_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\libero_tests\ethernet_dummy\component\work\eth_dummy_mss\eth_dummy_mss.v":225:0:225:13|Found inferred clock eth_dummy|MAC_MII_RX_CLK which controls 1 sequential elements including eth_dummy_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
