{
  "module_name": "bcma_driver_chipcommon.h",
  "hash_id": "e8684c87a4844be98d1ec42976ad14eee2009c7e72bee9417e949a63fc440fab",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/bcma/bcma_driver_chipcommon.h",
  "human_readable_source": " \n#ifndef LINUX_BCMA_DRIVER_CC_H_\n#define LINUX_BCMA_DRIVER_CC_H_\n\n#include <linux/platform_device.h>\n#include <linux/platform_data/brcmnand.h>\n#include <linux/gpio/driver.h>\n\n \n#define BCMA_CC_ID\t\t\t0x0000\n#define  BCMA_CC_ID_ID\t\t\t0x0000FFFF\n#define  BCMA_CC_ID_ID_SHIFT\t\t0\n#define  BCMA_CC_ID_REV\t\t\t0x000F0000\n#define  BCMA_CC_ID_REV_SHIFT\t\t16\n#define  BCMA_CC_ID_PKG\t\t\t0x00F00000\n#define  BCMA_CC_ID_PKG_SHIFT\t\t20\n#define  BCMA_CC_ID_NRCORES\t\t0x0F000000\n#define  BCMA_CC_ID_NRCORES_SHIFT\t24\n#define  BCMA_CC_ID_TYPE\t\t0xF0000000\n#define  BCMA_CC_ID_TYPE_SHIFT\t\t28\n#define BCMA_CC_CAP\t\t\t0x0004\t\t \n#define  BCMA_CC_CAP_NRUART\t\t0x00000003\t \n#define  BCMA_CC_CAP_MIPSEB\t\t0x00000004\t \n#define  BCMA_CC_CAP_UARTCLK\t\t0x00000018\t \n#define   BCMA_CC_CAP_UARTCLK_INT\t0x00000008\t \n#define  BCMA_CC_CAP_UARTGPIO\t\t0x00000020\t \n#define  BCMA_CC_CAP_EXTBUS\t\t0x000000C0\t \n#define  BCMA_CC_CAP_FLASHT\t\t0x00000700\t \n#define   BCMA_CC_FLASHT_NONE\t\t0x00000000\t \n#define   BCMA_CC_FLASHT_STSER\t\t0x00000100\t \n#define   BCMA_CC_FLASHT_ATSER\t\t0x00000200\t \n#define   BCMA_CC_FLASHT_NAND\t\t0x00000300\t \n#define\t  BCMA_CC_FLASHT_PARA\t\t0x00000700\t \n#define  BCMA_CC_CAP_PLLT\t\t0x00038000\t \n#define   BCMA_PLLTYPE_NONE\t\t0x00000000\n#define   BCMA_PLLTYPE_1\t\t0x00010000\t \n#define   BCMA_PLLTYPE_2\t\t0x00020000\t \n#define   BCMA_PLLTYPE_3\t\t0x00030000\t \n#define   BCMA_PLLTYPE_4\t\t0x00008000\t \n#define   BCMA_PLLTYPE_5\t\t0x00018000\t \n#define   BCMA_PLLTYPE_6\t\t0x00028000\t \n#define   BCMA_PLLTYPE_7\t\t0x00038000\t \n#define  BCMA_CC_CAP_PCTL\t\t0x00040000\t \n#define  BCMA_CC_CAP_OTPS\t\t0x00380000\t \n#define  BCMA_CC_CAP_OTPS_SHIFT\t\t19\n#define  BCMA_CC_CAP_OTPS_BASE\t\t5\n#define  BCMA_CC_CAP_JTAGM\t\t0x00400000\t \n#define  BCMA_CC_CAP_BROM\t\t0x00800000\t \n#define  BCMA_CC_CAP_64BIT\t\t0x08000000\t \n#define  BCMA_CC_CAP_PMU\t\t0x10000000\t \n#define  BCMA_CC_CAP_ECI\t\t0x20000000\t \n#define  BCMA_CC_CAP_SPROM\t\t0x40000000\t \n#define  BCMA_CC_CAP_NFLASH\t\t0x80000000\t \n#define BCMA_CC_CORECTL\t\t\t0x0008\n#define  BCMA_CC_CORECTL_UARTCLK0\t0x00000001\t \n#define\t BCMA_CC_CORECTL_SE\t\t0x00000002\t \n#define  BCMA_CC_CORECTL_UARTCLKEN\t0x00000008\t \n#define BCMA_CC_BIST\t\t\t0x000C\n#define BCMA_CC_OTPS\t\t\t0x0010\t\t \n#define\t BCMA_CC_OTPS_PROGFAIL\t\t0x80000000\n#define\t BCMA_CC_OTPS_PROTECT\t\t0x00000007\n#define\t BCMA_CC_OTPS_HW_PROTECT\t0x00000001\n#define\t BCMA_CC_OTPS_SW_PROTECT\t0x00000002\n#define\t BCMA_CC_OTPS_CID_PROTECT\t0x00000004\n#define  BCMA_CC_OTPS_GU_PROG_IND\t0x00000F00\t \n#define  BCMA_CC_OTPS_GU_PROG_IND_SHIFT\t8\n#define  BCMA_CC_OTPS_GU_PROG_HW\t0x00000100\t \n#define BCMA_CC_OTPC\t\t\t0x0014\t\t \n#define\t BCMA_CC_OTPC_RECWAIT\t\t0xFF000000\n#define\t BCMA_CC_OTPC_PROGWAIT\t\t0x00FFFF00\n#define\t BCMA_CC_OTPC_PRW_SHIFT\t\t8\n#define\t BCMA_CC_OTPC_MAXFAIL\t\t0x00000038\n#define\t BCMA_CC_OTPC_VSEL\t\t0x00000006\n#define\t BCMA_CC_OTPC_SELVL\t\t0x00000001\n#define BCMA_CC_OTPP\t\t\t0x0018\t\t \n#define\t BCMA_CC_OTPP_COL\t\t0x000000FF\n#define\t BCMA_CC_OTPP_ROW\t\t0x0000FF00\n#define\t BCMA_CC_OTPP_ROW_SHIFT\t\t8\n#define\t BCMA_CC_OTPP_READERR\t\t0x10000000\n#define\t BCMA_CC_OTPP_VALUE\t\t0x20000000\n#define\t BCMA_CC_OTPP_READ\t\t0x40000000\n#define\t BCMA_CC_OTPP_START\t\t0x80000000\n#define\t BCMA_CC_OTPP_BUSY\t\t0x80000000\n#define BCMA_CC_OTPL\t\t\t0x001C\t\t \n#define  BCMA_CC_OTPL_GURGN_OFFSET\t0x00000FFF\t \n#define BCMA_CC_IRQSTAT\t\t\t0x0020\n#define BCMA_CC_IRQMASK\t\t\t0x0024\n#define\t BCMA_CC_IRQ_GPIO\t\t0x00000001\t \n#define\t BCMA_CC_IRQ_EXT\t\t0x00000002\t \n#define\t BCMA_CC_IRQ_WDRESET\t\t0x80000000\t \n#define BCMA_CC_CHIPCTL\t\t\t0x0028\t\t \n#define BCMA_CC_CHIPSTAT\t\t0x002C\t\t \n#define  BCMA_CC_CHIPST_4313_SPROM_PRESENT\t1\n#define  BCMA_CC_CHIPST_4313_OTP_PRESENT\t2\n#define  BCMA_CC_CHIPST_4331_SPROM_PRESENT\t2\n#define  BCMA_CC_CHIPST_4331_OTP_PRESENT\t4\n#define  BCMA_CC_CHIPST_43228_ILP_DIV_EN\t0x00000001\n#define  BCMA_CC_CHIPST_43228_OTP_PRESENT\t0x00000002\n#define  BCMA_CC_CHIPST_43228_SERDES_REFCLK_PADSEL\t0x00000004\n#define  BCMA_CC_CHIPST_43228_SDIO_MODE\t\t0x00000008\n#define  BCMA_CC_CHIPST_43228_SDIO_OTP_PRESENT\t0x00000010\n#define  BCMA_CC_CHIPST_43228_SDIO_RESET\t0x00000020\n#define  BCMA_CC_CHIPST_4706_PKG_OPTION\t\tBIT(0)  \n#define  BCMA_CC_CHIPST_4706_SFLASH_PRESENT\tBIT(1)  \n#define  BCMA_CC_CHIPST_4706_SFLASH_TYPE\tBIT(2)  \n#define  BCMA_CC_CHIPST_4706_MIPS_BENDIAN\tBIT(3)  \n#define  BCMA_CC_CHIPST_4706_PCIE1_DISABLE\tBIT(5)  \n#define  BCMA_CC_CHIPST_5357_NAND_BOOT\t\tBIT(4)  \n#define  BCMA_CC_CHIPST_4360_XTAL_40MZ\t\t0x00000001\n#define BCMA_CC_JCMD\t\t\t0x0030\t\t \n#define  BCMA_CC_JCMD_START\t\t0x80000000\n#define  BCMA_CC_JCMD_BUSY\t\t0x80000000\n#define  BCMA_CC_JCMD_PAUSE\t\t0x40000000\n#define  BCMA_CC_JCMD0_ACC_MASK\t\t0x0000F000\n#define  BCMA_CC_JCMD0_ACC_IRDR\t\t0x00000000\n#define  BCMA_CC_JCMD0_ACC_DR\t\t0x00001000\n#define  BCMA_CC_JCMD0_ACC_IR\t\t0x00002000\n#define  BCMA_CC_JCMD0_ACC_RESET\t0x00003000\n#define  BCMA_CC_JCMD0_ACC_IRPDR\t0x00004000\n#define  BCMA_CC_JCMD0_ACC_PDR\t\t0x00005000\n#define  BCMA_CC_JCMD0_IRW_MASK\t\t0x00000F00\n#define  BCMA_CC_JCMD_ACC_MASK\t\t0x000F0000\t \n#define  BCMA_CC_JCMD_ACC_IRDR\t\t0x00000000\n#define  BCMA_CC_JCMD_ACC_DR\t\t0x00010000\n#define  BCMA_CC_JCMD_ACC_IR\t\t0x00020000\n#define  BCMA_CC_JCMD_ACC_RESET\t\t0x00030000\n#define  BCMA_CC_JCMD_ACC_IRPDR\t\t0x00040000\n#define  BCMA_CC_JCMD_ACC_PDR\t\t0x00050000\n#define  BCMA_CC_JCMD_IRW_MASK\t\t0x00001F00\n#define  BCMA_CC_JCMD_IRW_SHIFT\t\t8\n#define  BCMA_CC_JCMD_DRW_MASK\t\t0x0000003F\n#define BCMA_CC_JIR\t\t\t0x0034\t\t \n#define BCMA_CC_JDR\t\t\t0x0038\t\t \n#define BCMA_CC_JCTL\t\t\t0x003C\t\t \n#define  BCMA_CC_JCTL_FORCE_CLK\t\t4\t\t \n#define  BCMA_CC_JCTL_EXT_EN\t\t2\t\t \n#define  BCMA_CC_JCTL_EN\t\t1\t\t \n#define BCMA_CC_FLASHCTL\t\t0x0040\n \n#define  BCMA_CC_FLASHCTL_OPCODE\t0x000000ff\n#define  BCMA_CC_FLASHCTL_ACTION\t0x00000700\n#define  BCMA_CC_FLASHCTL_CS_ACTIVE\t0x00001000\t \n#define  BCMA_CC_FLASHCTL_START\t\t0x80000000\n#define  BCMA_CC_FLASHCTL_BUSY\t\tBCMA_CC_FLASHCTL_START\n \n#define  BCMA_CC_FLASHCTL_ST_WREN\t0x0006\t\t \n#define  BCMA_CC_FLASHCTL_ST_WRDIS\t0x0004\t\t \n#define  BCMA_CC_FLASHCTL_ST_RDSR\t0x0105\t\t \n#define  BCMA_CC_FLASHCTL_ST_WRSR\t0x0101\t\t \n#define  BCMA_CC_FLASHCTL_ST_READ\t0x0303\t\t \n#define  BCMA_CC_FLASHCTL_ST_PP\t\t0x0302\t\t \n#define  BCMA_CC_FLASHCTL_ST_SE\t\t0x02d8\t\t \n#define  BCMA_CC_FLASHCTL_ST_BE\t\t0x00c7\t\t \n#define  BCMA_CC_FLASHCTL_ST_DP\t\t0x00b9\t\t \n#define  BCMA_CC_FLASHCTL_ST_RES\t0x03ab\t\t \n#define  BCMA_CC_FLASHCTL_ST_CSA\t0x1000\t\t \n#define  BCMA_CC_FLASHCTL_ST_SSE\t0x0220\t\t \n \n#define  BCMA_CC_FLASHCTL_AT_READ\t\t\t0x07e8\n#define  BCMA_CC_FLASHCTL_AT_PAGE_READ\t\t\t0x07d2\n#define  BCMA_CC_FLASHCTL_AT_STATUS\t\t\t0x01d7\n#define  BCMA_CC_FLASHCTL_AT_BUF1_WRITE\t\t\t0x0384\n#define  BCMA_CC_FLASHCTL_AT_BUF2_WRITE\t\t\t0x0387\n#define  BCMA_CC_FLASHCTL_AT_BUF1_ERASE_PROGRAM\t\t0x0283\n#define  BCMA_CC_FLASHCTL_AT_BUF2_ERASE_PROGRAM\t\t0x0286\n#define  BCMA_CC_FLASHCTL_AT_BUF1_PROGRAM\t\t0x0288\n#define  BCMA_CC_FLASHCTL_AT_BUF2_PROGRAM\t\t0x0289\n#define  BCMA_CC_FLASHCTL_AT_PAGE_ERASE\t\t\t0x0281\n#define  BCMA_CC_FLASHCTL_AT_BLOCK_ERASE\t\t0x0250\n#define  BCMA_CC_FLASHCTL_AT_BUF1_WRITE_ERASE_PROGRAM\t0x0382\n#define  BCMA_CC_FLASHCTL_AT_BUF2_WRITE_ERASE_PROGRAM\t0x0385\n#define  BCMA_CC_FLASHCTL_AT_BUF1_LOAD\t\t\t0x0253\n#define  BCMA_CC_FLASHCTL_AT_BUF2_LOAD\t\t\t0x0255\n#define  BCMA_CC_FLASHCTL_AT_BUF1_COMPARE\t\t0x0260\n#define  BCMA_CC_FLASHCTL_AT_BUF2_COMPARE\t\t0x0261\n#define  BCMA_CC_FLASHCTL_AT_BUF1_REPROGRAM\t\t0x0258\n#define  BCMA_CC_FLASHCTL_AT_BUF2_REPROGRAM\t\t0x0259\n#define BCMA_CC_FLASHADDR\t\t0x0044\n#define BCMA_CC_FLASHDATA\t\t0x0048\n \n#define  BCMA_CC_FLASHDATA_ST_WIP\t0x01\t\t \n#define  BCMA_CC_FLASHDATA_ST_WEL\t0x02\t\t \n#define  BCMA_CC_FLASHDATA_ST_BP_MASK\t0x1c\t\t \n#define  BCMA_CC_FLASHDATA_ST_BP_SHIFT\t2\n#define  BCMA_CC_FLASHDATA_ST_SRWD\t0x80\t\t \n \n#define  BCMA_CC_FLASHDATA_AT_READY\t0x80\n#define  BCMA_CC_FLASHDATA_AT_MISMATCH\t0x40\n#define  BCMA_CC_FLASHDATA_AT_ID_MASK\t0x38\n#define  BCMA_CC_FLASHDATA_AT_ID_SHIFT\t3\n#define BCMA_CC_BCAST_ADDR\t\t0x0050\n#define BCMA_CC_BCAST_DATA\t\t0x0054\n#define BCMA_CC_GPIOPULLUP\t\t0x0058\t\t \n#define BCMA_CC_GPIOPULLDOWN\t\t0x005C\t\t \n#define BCMA_CC_GPIOIN\t\t\t0x0060\n#define BCMA_CC_GPIOOUT\t\t\t0x0064\n#define BCMA_CC_GPIOOUTEN\t\t0x0068\n#define BCMA_CC_GPIOCTL\t\t\t0x006C\n#define BCMA_CC_GPIOPOL\t\t\t0x0070\n#define BCMA_CC_GPIOIRQ\t\t\t0x0074\n#define BCMA_CC_WATCHDOG\t\t0x0080\n#define BCMA_CC_GPIOTIMER\t\t0x0088\t\t \n#define  BCMA_CC_GPIOTIMER_OFFTIME\t0x0000FFFF\n#define  BCMA_CC_GPIOTIMER_OFFTIME_SHIFT\t0\n#define  BCMA_CC_GPIOTIMER_ONTIME\t0xFFFF0000\n#define  BCMA_CC_GPIOTIMER_ONTIME_SHIFT\t16\n#define BCMA_CC_GPIOTOUTM\t\t0x008C\t\t \n#define BCMA_CC_CLOCK_N\t\t\t0x0090\n#define BCMA_CC_CLOCK_SB\t\t0x0094\n#define BCMA_CC_CLOCK_PCI\t\t0x0098\n#define BCMA_CC_CLOCK_M2\t\t0x009C\n#define BCMA_CC_CLOCK_MIPS\t\t0x00A0\n#define BCMA_CC_CLKDIV\t\t\t0x00A4\t\t \n#define\t BCMA_CC_CLKDIV_SFLASH\t\t0x0F000000\n#define\t BCMA_CC_CLKDIV_SFLASH_SHIFT\t24\n#define\t BCMA_CC_CLKDIV_OTP\t\t0x000F0000\n#define\t BCMA_CC_CLKDIV_OTP_SHIFT\t16\n#define\t BCMA_CC_CLKDIV_JTAG\t\t0x00000F00\n#define\t BCMA_CC_CLKDIV_JTAG_SHIFT\t8\n#define\t BCMA_CC_CLKDIV_UART\t\t0x000000FF\n#define BCMA_CC_CAP_EXT\t\t\t0x00AC\t\t \n#define  BCMA_CC_CAP_EXT_SECI_PRESENT\t0x00000001\n#define  BCMA_CC_CAP_EXT_GSIO_PRESENT\t0x00000002\n#define  BCMA_CC_CAP_EXT_GCI_PRESENT\t0x00000004\n#define  BCMA_CC_CAP_EXT_SECI_PUART_PRESENT\t\t0x00000008     \n#define  BCMA_CC_CAP_EXT_AOB_PRESENT\t0x00000040\n#define BCMA_CC_PLLONDELAY\t\t0x00B0\t\t \n#define BCMA_CC_FREFSELDELAY\t\t0x00B4\t\t \n#define BCMA_CC_SLOWCLKCTL\t\t0x00B8\t\t \n#define  BCMA_CC_SLOWCLKCTL_SRC\t\t0x00000007\t \n#define\t  BCMA_CC_SLOWCLKCTL_SRC_LPO\t0x00000000\t \n#define   BCMA_CC_SLOWCLKCTL_SRC_XTAL\t0x00000001\t \n#define\t  BCMA_CC_SLOECLKCTL_SRC_PCI\t0x00000002\t \n#define  BCMA_CC_SLOWCLKCTL_LPOFREQ\t0x00000200\t \n#define  BCMA_CC_SLOWCLKCTL_LPOPD\t0x00000400\t \n#define  BCMA_CC_SLOWCLKCTL_FSLOW\t0x00000800\t \n#define  BCMA_CC_SLOWCLKCTL_IPLL\t0x00001000\t \n#define  BCMA_CC_SLOWCLKCTL_ENXTAL\t0x00002000\t \n#define  BCMA_CC_SLOWCLKCTL_XTALPU\t0x00004000\t \n#define  BCMA_CC_SLOWCLKCTL_CLKDIV\t0xFFFF0000\t \n#define  BCMA_CC_SLOWCLKCTL_CLKDIV_SHIFT\t16\n#define BCMA_CC_SYSCLKCTL\t\t0x00C0\t\t \n#define\t BCMA_CC_SYSCLKCTL_IDLPEN\t0x00000001\t \n#define\t BCMA_CC_SYSCLKCTL_ALPEN\t0x00000002\t \n#define\t BCMA_CC_SYSCLKCTL_PLLEN\t0x00000004\t \n#define\t BCMA_CC_SYSCLKCTL_FORCEALP\t0x00000008\t \n#define\t BCMA_CC_SYSCLKCTL_FORCEHT\t0x00000010\t \n#define  BCMA_CC_SYSCLKCTL_CLKDIV\t0xFFFF0000\t \n#define  BCMA_CC_SYSCLKCTL_CLKDIV_SHIFT\t16\n#define BCMA_CC_CLKSTSTR\t\t0x00C4\t\t \n#define BCMA_CC_EROM\t\t\t0x00FC\n#define BCMA_CC_PCMCIA_CFG\t\t0x0100\n#define BCMA_CC_PCMCIA_MEMWAIT\t\t0x0104\n#define BCMA_CC_PCMCIA_ATTRWAIT\t\t0x0108\n#define BCMA_CC_PCMCIA_IOWAIT\t\t0x010C\n#define BCMA_CC_IDE_CFG\t\t\t0x0110\n#define BCMA_CC_IDE_MEMWAIT\t\t0x0114\n#define BCMA_CC_IDE_ATTRWAIT\t\t0x0118\n#define BCMA_CC_IDE_IOWAIT\t\t0x011C\n#define BCMA_CC_PROG_CFG\t\t0x0120\n#define BCMA_CC_PROG_WAITCNT\t\t0x0124\n#define BCMA_CC_FLASH_CFG\t\t0x0128\n#define  BCMA_CC_FLASH_CFG_DS\t\t0x0010\t \n#define BCMA_CC_FLASH_WAITCNT\t\t0x012C\n#define BCMA_CC_SROM_CONTROL\t\t0x0190\n#define  BCMA_CC_SROM_CONTROL_START\t0x80000000\n#define  BCMA_CC_SROM_CONTROL_BUSY\t0x80000000\n#define  BCMA_CC_SROM_CONTROL_OPCODE\t0x60000000\n#define  BCMA_CC_SROM_CONTROL_OP_READ\t0x00000000\n#define  BCMA_CC_SROM_CONTROL_OP_WRITE\t0x20000000\n#define  BCMA_CC_SROM_CONTROL_OP_WRDIS\t0x40000000\n#define  BCMA_CC_SROM_CONTROL_OP_WREN\t0x60000000\n#define  BCMA_CC_SROM_CONTROL_OTPSEL\t0x00000010\n#define  BCMA_CC_SROM_CONTROL_OTP_PRESENT\t0x00000020\n#define  BCMA_CC_SROM_CONTROL_LOCK\t0x00000008\n#define  BCMA_CC_SROM_CONTROL_SIZE_MASK\t0x00000006\n#define  BCMA_CC_SROM_CONTROL_SIZE_1K\t0x00000000\n#define  BCMA_CC_SROM_CONTROL_SIZE_4K\t0x00000002\n#define  BCMA_CC_SROM_CONTROL_SIZE_16K\t0x00000004\n#define  BCMA_CC_SROM_CONTROL_SIZE_SHIFT\t1\n#define  BCMA_CC_SROM_CONTROL_PRESENT\t0x00000001\n \n#define BCMA_CC_4706_FLASHSCFG\t\t0x18C\t\t \n#define  BCMA_CC_4706_FLASHSCFG_MASK\t0x000000ff\n#define  BCMA_CC_4706_FLASHSCFG_SF1\t0x00000001\t \n#define  BCMA_CC_4706_FLASHSCFG_PF1\t0x00000002\t \n#define  BCMA_CC_4706_FLASHSCFG_SF1_TYPE\t0x00000004\t \n#define  BCMA_CC_4706_FLASHSCFG_NF1\t0x00000008\t \n#define  BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_MASK\t0x000000f0\n#define  BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_4MB\t0x00000010\t \n#define  BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_8MB\t0x00000020\t \n#define  BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_16MB\t0x00000030\t \n#define  BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_32MB\t0x00000040\t \n#define  BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_64MB\t0x00000050\t \n#define  BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_128MB\t0x00000060\t \n#define  BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_256MB\t0x00000070\t \n \n#define BCMA_CC_NFLASH_CTL\t\t0x01A0\n#define  BCMA_CC_NFLASH_CTL_ERR\t\t0x08000000\n#define BCMA_CC_NFLASH_CONF\t\t0x01A4\n#define BCMA_CC_NFLASH_COL_ADDR\t\t0x01A8\n#define BCMA_CC_NFLASH_ROW_ADDR\t\t0x01AC\n#define BCMA_CC_NFLASH_DATA\t\t0x01B0\n#define BCMA_CC_NFLASH_WAITCNT0\t\t0x01B4\n \n#define BCMA_CC_HW_WORKAROUND\t\t0x01E4  \n#define BCMA_CC_UART0_DATA\t\t0x0300\n#define BCMA_CC_UART0_IMR\t\t0x0304\n#define BCMA_CC_UART0_FCR\t\t0x0308\n#define BCMA_CC_UART0_LCR\t\t0x030C\n#define BCMA_CC_UART0_MCR\t\t0x0310\n#define BCMA_CC_UART0_LSR\t\t0x0314\n#define BCMA_CC_UART0_MSR\t\t0x0318\n#define BCMA_CC_UART0_SCRATCH\t\t0x031C\n#define BCMA_CC_UART1_DATA\t\t0x0400\n#define BCMA_CC_UART1_IMR\t\t0x0404\n#define BCMA_CC_UART1_FCR\t\t0x0408\n#define BCMA_CC_UART1_LCR\t\t0x040C\n#define BCMA_CC_UART1_MCR\t\t0x0410\n#define BCMA_CC_UART1_LSR\t\t0x0414\n#define BCMA_CC_UART1_MSR\t\t0x0418\n#define BCMA_CC_UART1_SCRATCH\t\t0x041C\n \n#define BCMA_CC_PMU_CTL\t\t\t0x0600  \n#define  BCMA_CC_PMU_CTL_ILP_DIV\t0xFFFF0000  \n#define  BCMA_CC_PMU_CTL_ILP_DIV_SHIFT\t16\n#define  BCMA_CC_PMU_CTL_RES\t\t0x00006000  \n#define  BCMA_CC_PMU_CTL_RES_SHIFT\t13\n#define  BCMA_CC_PMU_CTL_RES_RELOAD\t0x2\t \n#define  BCMA_CC_PMU_CTL_PLL_UPD\t0x00000400\n#define  BCMA_CC_PMU_CTL_NOILPONW\t0x00000200  \n#define  BCMA_CC_PMU_CTL_HTREQEN\t0x00000100  \n#define  BCMA_CC_PMU_CTL_ALPREQEN\t0x00000080  \n#define  BCMA_CC_PMU_CTL_XTALFREQ\t0x0000007C  \n#define  BCMA_CC_PMU_CTL_XTALFREQ_SHIFT\t2\n#define  BCMA_CC_PMU_CTL_ILPDIVEN\t0x00000002  \n#define  BCMA_CC_PMU_CTL_LPOSEL\t\t0x00000001  \n#define BCMA_CC_PMU_CAP\t\t\t0x0604  \n#define  BCMA_CC_PMU_CAP_REVISION\t0x000000FF  \n#define BCMA_CC_PMU_STAT\t\t0x0608  \n#define  BCMA_CC_PMU_STAT_EXT_LPO_AVAIL\t0x00000100\n#define  BCMA_CC_PMU_STAT_WDRESET\t0x00000080\n#define  BCMA_CC_PMU_STAT_INTPEND\t0x00000040  \n#define  BCMA_CC_PMU_STAT_SBCLKST\t0x00000030  \n#define  BCMA_CC_PMU_STAT_HAVEALP\t0x00000008  \n#define  BCMA_CC_PMU_STAT_HAVEHT\t0x00000004  \n#define  BCMA_CC_PMU_STAT_RESINIT\t0x00000003  \n#define BCMA_CC_PMU_RES_STAT\t\t0x060C  \n#define BCMA_CC_PMU_RES_PEND\t\t0x0610  \n#define BCMA_CC_PMU_TIMER\t\t0x0614  \n#define BCMA_CC_PMU_MINRES_MSK\t\t0x0618  \n#define BCMA_CC_PMU_MAXRES_MSK\t\t0x061C  \n#define BCMA_CC_PMU_RES_TABSEL\t\t0x0620  \n#define BCMA_CC_PMU_RES_DEPMSK\t\t0x0624  \n#define BCMA_CC_PMU_RES_UPDNTM\t\t0x0628  \n#define BCMA_CC_PMU_RES_TIMER\t\t0x062C  \n#define BCMA_CC_PMU_CLKSTRETCH\t\t0x0630  \n#define BCMA_CC_PMU_WATCHDOG\t\t0x0634  \n#define BCMA_CC_PMU_RES_REQTS\t\t0x0640  \n#define BCMA_CC_PMU_RES_REQT\t\t0x0644  \n#define BCMA_CC_PMU_RES_REQM\t\t0x0648  \n#define BCMA_CC_PMU_CHIPCTL_ADDR\t0x0650\n#define BCMA_CC_PMU_CHIPCTL_DATA\t0x0654\n#define BCMA_CC_PMU_REGCTL_ADDR\t\t0x0658\n#define BCMA_CC_PMU_REGCTL_DATA\t\t0x065C\n#define BCMA_CC_PMU_PLLCTL_ADDR\t\t0x0660\n#define BCMA_CC_PMU_PLLCTL_DATA\t\t0x0664\n#define BCMA_CC_PMU_STRAPOPT\t\t0x0668  \n#define BCMA_CC_PMU_XTAL_FREQ\t\t0x066C  \n#define  BCMA_CC_PMU_XTAL_FREQ_ILPCTL_MASK\t0x00001FFF\n#define  BCMA_CC_PMU_XTAL_FREQ_MEASURE_MASK\t0x80000000\n#define  BCMA_CC_PMU_XTAL_FREQ_MEASURE_SHIFT\t31\n#define BCMA_CC_SPROM\t\t\t0x0800  \n \n#define BCMA_CC_NAND_REVISION\t\t0x0C00\n#define BCMA_CC_NAND_CMD_START\t\t0x0C04\n#define BCMA_CC_NAND_CMD_ADDR_X\t\t0x0C08\n#define BCMA_CC_NAND_CMD_ADDR\t\t0x0C0C\n#define BCMA_CC_NAND_CMD_END_ADDR\t0x0C10\n#define BCMA_CC_NAND_CS_NAND_SELECT\t0x0C14\n#define BCMA_CC_NAND_CS_NAND_XOR\t0x0C18\n#define BCMA_CC_NAND_SPARE_RD0\t\t0x0C20\n#define BCMA_CC_NAND_SPARE_RD4\t\t0x0C24\n#define BCMA_CC_NAND_SPARE_RD8\t\t0x0C28\n#define BCMA_CC_NAND_SPARE_RD12\t\t0x0C2C\n#define BCMA_CC_NAND_SPARE_WR0\t\t0x0C30\n#define BCMA_CC_NAND_SPARE_WR4\t\t0x0C34\n#define BCMA_CC_NAND_SPARE_WR8\t\t0x0C38\n#define BCMA_CC_NAND_SPARE_WR12\t\t0x0C3C\n#define BCMA_CC_NAND_ACC_CONTROL\t0x0C40\n#define BCMA_CC_NAND_CONFIG\t\t0x0C48\n#define BCMA_CC_NAND_TIMING_1\t\t0x0C50\n#define BCMA_CC_NAND_TIMING_2\t\t0x0C54\n#define BCMA_CC_NAND_SEMAPHORE\t\t0x0C58\n#define BCMA_CC_NAND_DEVID\t\t0x0C60\n#define BCMA_CC_NAND_DEVID_X\t\t0x0C64\n#define BCMA_CC_NAND_BLOCK_LOCK_STATUS\t0x0C68\n#define BCMA_CC_NAND_INTFC_STATUS\t0x0C6C\n#define BCMA_CC_NAND_ECC_CORR_ADDR_X\t0x0C70\n#define BCMA_CC_NAND_ECC_CORR_ADDR\t0x0C74\n#define BCMA_CC_NAND_ECC_UNC_ADDR_X\t0x0C78\n#define BCMA_CC_NAND_ECC_UNC_ADDR\t0x0C7C\n#define BCMA_CC_NAND_READ_ERROR_COUNT\t0x0C80\n#define BCMA_CC_NAND_CORR_STAT_THRESHOLD\t0x0C84\n#define BCMA_CC_NAND_READ_ADDR_X\t0x0C90\n#define BCMA_CC_NAND_READ_ADDR\t\t0x0C94\n#define BCMA_CC_NAND_PAGE_PROGRAM_ADDR_X\t0x0C98\n#define BCMA_CC_NAND_PAGE_PROGRAM_ADDR\t0x0C9C\n#define BCMA_CC_NAND_COPY_BACK_ADDR_X\t0x0CA0\n#define BCMA_CC_NAND_COPY_BACK_ADDR\t0x0CA4\n#define BCMA_CC_NAND_BLOCK_ERASE_ADDR_X\t0x0CA8\n#define BCMA_CC_NAND_BLOCK_ERASE_ADDR\t0x0CAC\n#define BCMA_CC_NAND_INV_READ_ADDR_X\t0x0CB0\n#define BCMA_CC_NAND_INV_READ_ADDR\t0x0CB4\n#define BCMA_CC_NAND_BLK_WR_PROTECT\t0x0CC0\n#define BCMA_CC_NAND_ACC_CONTROL_CS1\t0x0CD0\n#define BCMA_CC_NAND_CONFIG_CS1\t\t0x0CD4\n#define BCMA_CC_NAND_TIMING_1_CS1\t0x0CD8\n#define BCMA_CC_NAND_TIMING_2_CS1\t0x0CDC\n#define BCMA_CC_NAND_SPARE_RD16\t\t0x0D30\n#define BCMA_CC_NAND_SPARE_RD20\t\t0x0D34\n#define BCMA_CC_NAND_SPARE_RD24\t\t0x0D38\n#define BCMA_CC_NAND_SPARE_RD28\t\t0x0D3C\n#define BCMA_CC_NAND_CACHE_ADDR\t\t0x0D40\n#define BCMA_CC_NAND_CACHE_DATA\t\t0x0D44\n#define BCMA_CC_NAND_CTRL_CONFIG\t0x0D48\n#define BCMA_CC_NAND_CTRL_STATUS\t0x0D4C\n\n \n#define BCMA_CC_PMU5_MAINPLL_CPU\t1\n#define BCMA_CC_PMU5_MAINPLL_MEM\t2\n#define BCMA_CC_PMU5_MAINPLL_SSB\t3\n\n \n#define BCMA_CC_PMU4716_MAINPLL_PLL0\t12\n\n \n#define BCMA_CC_PMU5356_MAINPLL_PLL0\t0\n#define BCMA_CC_PMU5357_MAINPLL_PLL0\t0\n\n \n#define BCMA_CC_PMU4706_MAINPLL_PLL0\t0\n#define BCMA_CC_PMU6_4706_PROCPLL_OFF\t4\t \n#define  BCMA_CC_PMU6_4706_PROC_P2DIV_MASK\t0x000f0000\n#define  BCMA_CC_PMU6_4706_PROC_P2DIV_SHIFT\t16\n#define  BCMA_CC_PMU6_4706_PROC_P1DIV_MASK\t0x0000f000\n#define  BCMA_CC_PMU6_4706_PROC_P1DIV_SHIFT\t12\n#define  BCMA_CC_PMU6_4706_PROC_NDIV_INT_MASK\t0x00000ff8\n#define  BCMA_CC_PMU6_4706_PROC_NDIV_INT_SHIFT\t3\n#define  BCMA_CC_PMU6_4706_PROC_NDIV_MODE_MASK\t0x00000007\n#define  BCMA_CC_PMU6_4706_PROC_NDIV_MODE_SHIFT\t0\n\n \n#define BCMA_CC_PMU15_PLL_PLLCTL0\t0\n#define  BCMA_CC_PMU15_PLL_PC0_CLKSEL_MASK\t0x00000003\n#define  BCMA_CC_PMU15_PLL_PC0_CLKSEL_SHIFT\t0\n#define  BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK\t0x003FFFFC\n#define  BCMA_CC_PMU15_PLL_PC0_FREQTGT_SHIFT\t2\n#define  BCMA_CC_PMU15_PLL_PC0_PRESCALE_MASK\t0x00C00000\n#define  BCMA_CC_PMU15_PLL_PC0_PRESCALE_SHIFT\t22\n#define  BCMA_CC_PMU15_PLL_PC0_KPCTRL_MASK\t0x07000000\n#define  BCMA_CC_PMU15_PLL_PC0_KPCTRL_SHIFT\t24\n#define  BCMA_CC_PMU15_PLL_PC0_FCNTCTRL_MASK\t0x38000000\n#define  BCMA_CC_PMU15_PLL_PC0_FCNTCTRL_SHIFT\t27\n#define  BCMA_CC_PMU15_PLL_PC0_FDCMODE_MASK\t0x40000000\n#define  BCMA_CC_PMU15_PLL_PC0_FDCMODE_SHIFT\t30\n#define  BCMA_CC_PMU15_PLL_PC0_CTRLBIAS_MASK\t0x80000000\n#define  BCMA_CC_PMU15_PLL_PC0_CTRLBIAS_SHIFT\t31\n\n \n#define BCMA_CC_PMU_ALP_CLOCK\t\t20000000\n \n#define BCMA_CC_PMU_HT_CLOCK\t\t80000000\n\n \n#define BCMA_CC_PPL_P1P2_OFF\t\t0\n#define BCMA_CC_PPL_P1_MASK\t\t0x0f000000\n#define BCMA_CC_PPL_P1_SHIFT\t\t24\n#define BCMA_CC_PPL_P2_MASK\t\t0x00f00000\n#define BCMA_CC_PPL_P2_SHIFT\t\t20\n#define BCMA_CC_PPL_M14_OFF\t\t1\n#define BCMA_CC_PPL_MDIV_MASK\t\t0x000000ff\n#define BCMA_CC_PPL_MDIV_WIDTH\t\t8\n#define BCMA_CC_PPL_NM5_OFF\t\t2\n#define BCMA_CC_PPL_NDIV_MASK\t\t0xfff00000\n#define BCMA_CC_PPL_NDIV_SHIFT\t\t20\n#define BCMA_CC_PPL_FMAB_OFF\t\t3\n#define BCMA_CC_PPL_MRAT_MASK\t\t0xf0000000\n#define BCMA_CC_PPL_MRAT_SHIFT\t\t28\n#define BCMA_CC_PPL_ABRAT_MASK\t\t0x08000000\n#define BCMA_CC_PPL_ABRAT_SHIFT\t\t27\n#define BCMA_CC_PPL_FDIV_MASK\t\t0x07ffffff\n#define BCMA_CC_PPL_PLLCTL_OFF\t\t4\n#define BCMA_CC_PPL_PCHI_OFF\t\t5\n#define BCMA_CC_PPL_PCHI_MASK\t\t0x0000003f\n\n#define BCMA_CC_PMU_PLL_CTL0\t\t0\n#define BCMA_CC_PMU_PLL_CTL1\t\t1\n#define BCMA_CC_PMU_PLL_CTL2\t\t2\n#define BCMA_CC_PMU_PLL_CTL3\t\t3\n#define BCMA_CC_PMU_PLL_CTL4\t\t4\n#define BCMA_CC_PMU_PLL_CTL5\t\t5\n\n#define BCMA_CC_PMU1_PLL0_PC0_P1DIV_MASK\t0x00f00000\n#define BCMA_CC_PMU1_PLL0_PC0_P1DIV_SHIFT\t20\n\n#define BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_MASK\t0x1ff00000\n#define BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_SHIFT\t20\n\n#define BCMA_CCB_MII_MNG_CTL\t\t0x0000\n#define BCMA_CCB_MII_MNG_CMD_DATA\t0x0004\n\n \n#define BCMA_CHIPCTL_4331_BT_COEXIST\t\tBIT(0)\t \n#define BCMA_CHIPCTL_4331_SECI\t\t\tBIT(1)\t \n#define BCMA_CHIPCTL_4331_EXT_LNA\t\tBIT(2)\t \n#define BCMA_CHIPCTL_4331_SPROM_GPIO13_15\tBIT(3)\t \n#define BCMA_CHIPCTL_4331_EXTPA_EN\t\tBIT(4)\t \n#define BCMA_CHIPCTL_4331_GPIOCLK_ON_SPROMCS\tBIT(5)\t \n#define BCMA_CHIPCTL_4331_PCIE_MDIO_ON_SPROMCS\tBIT(6)\t \n#define BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5\tBIT(7)\t \n#define BCMA_CHIPCTL_4331_OVR_PIPEAUXCLKEN\tBIT(8)\t \n#define BCMA_CHIPCTL_4331_OVR_PIPEAUXPWRDOWN\tBIT(9)\t \n#define BCMA_CHIPCTL_4331_PCIE_AUXCLKEN\t\tBIT(10)\t \n#define BCMA_CHIPCTL_4331_PCIE_PIPE_PLLDOWN\tBIT(11)\t \n#define BCMA_CHIPCTL_4331_EXTPA_EN2\t\tBIT(12)\t \n#define BCMA_CHIPCTL_4331_BT_SHD0_ON_GPIO4\tBIT(16)\t \n#define BCMA_CHIPCTL_4331_BT_SHD1_ON_GPIO5\tBIT(17)\t \n\n \n#define BCMA_CCTRL_43224_GPIO_TOGGLE\t\t0x8000\t\t \n#define BCMA_CCTRL_43224A0_12MA_LED_DRIVE\t0x00F000F0\t \n#define BCMA_CCTRL_43224B0_12MA_LED_DRIVE\t0xF0\t\t \n\n \n#define BCMA_CCTRL_4313_12MA_LED_DRIVE\t\t0x00000007\t \n\n \n#define BCMA_CHIPCTL_5357_EXTPA\t\t\tBIT(14)\n#define BCMA_CHIPCTL_5357_ANT_MUX_2O3\t\tBIT(15)\n#define BCMA_CHIPCTL_5357_NFLASH\t\tBIT(16)\n#define BCMA_CHIPCTL_5357_I2S_PINS_ENABLE\tBIT(18)\n#define BCMA_CHIPCTL_5357_I2CSPI_PINS_ENABLE\tBIT(19)\n\n#define BCMA_RES_4314_LPLDO_PU\t\t\tBIT(0)\n#define BCMA_RES_4314_PMU_SLEEP_DIS\t\tBIT(1)\n#define BCMA_RES_4314_PMU_BG_PU\t\t\tBIT(2)\n#define BCMA_RES_4314_CBUCK_LPOM_PU\t\tBIT(3)\n#define BCMA_RES_4314_CBUCK_PFM_PU\t\tBIT(4)\n#define BCMA_RES_4314_CLDO_PU\t\t\tBIT(5)\n#define BCMA_RES_4314_LPLDO2_LVM\t\tBIT(6)\n#define BCMA_RES_4314_WL_PMU_PU\t\t\tBIT(7)\n#define BCMA_RES_4314_LNLDO_PU\t\t\tBIT(8)\n#define BCMA_RES_4314_LDO3P3_PU\t\t\tBIT(9)\n#define BCMA_RES_4314_OTP_PU\t\t\tBIT(10)\n#define BCMA_RES_4314_XTAL_PU\t\t\tBIT(11)\n#define BCMA_RES_4314_WL_PWRSW_PU\t\tBIT(12)\n#define BCMA_RES_4314_LQ_AVAIL\t\t\tBIT(13)\n#define BCMA_RES_4314_LOGIC_RET\t\t\tBIT(14)\n#define BCMA_RES_4314_MEM_SLEEP\t\t\tBIT(15)\n#define BCMA_RES_4314_MACPHY_RET\t\tBIT(16)\n#define BCMA_RES_4314_WL_CORE_READY\t\tBIT(17)\n#define BCMA_RES_4314_ILP_REQ\t\t\tBIT(18)\n#define BCMA_RES_4314_ALP_AVAIL\t\t\tBIT(19)\n#define BCMA_RES_4314_MISC_PWRSW_PU\t\tBIT(20)\n#define BCMA_RES_4314_SYNTH_PWRSW_PU\t\tBIT(21)\n#define BCMA_RES_4314_RX_PWRSW_PU\t\tBIT(22)\n#define BCMA_RES_4314_RADIO_PU\t\t\tBIT(23)\n#define BCMA_RES_4314_VCO_LDO_PU\t\tBIT(24)\n#define BCMA_RES_4314_AFE_LDO_PU\t\tBIT(25)\n#define BCMA_RES_4314_RX_LDO_PU\t\t\tBIT(26)\n#define BCMA_RES_4314_TX_LDO_PU\t\t\tBIT(27)\n#define BCMA_RES_4314_HT_AVAIL\t\t\tBIT(28)\n#define BCMA_RES_4314_MACPHY_CLK_AVAIL\t\tBIT(29)\n\n \nstruct bcma_chipcommon_pmu {\n\tstruct bcma_device *core;\t \n\tu8 rev;\t\t\t \n\tu32 crystalfreq;\t \n};\n\n#ifdef CONFIG_BCMA_PFLASH\nstruct bcma_pflash {\n\tbool present;\n};\n#endif\n\n#ifdef CONFIG_BCMA_SFLASH\nstruct mtd_info;\n\nstruct bcma_sflash {\n\tbool present;\n\tu32 blocksize;\n\tu16 numblocks;\n\tu32 size;\n};\n#endif\n\n#ifdef CONFIG_BCMA_NFLASH\nstruct bcma_nflash {\n\t \n\tstruct brcmnand_platform_data brcmnand_info;\n\tbool present;\n\tbool boot;\t\t \n};\n#endif\n\n#ifdef CONFIG_BCMA_DRIVER_MIPS\nstruct bcma_serial_port {\n\tvoid *regs;\n\tunsigned long clockspeed;\n\tunsigned int irq;\n\tunsigned int baud_base;\n\tunsigned int reg_shift;\n};\n#endif  \n\nstruct bcma_drv_cc {\n\tstruct bcma_device *core;\n\tu32 status;\n\tu32 capabilities;\n\tu32 capabilities_ext;\n\tu8 setup_done:1;\n\tu8 early_setup_done:1;\n\t \n\tu16 fast_pwrup_delay;\n\tstruct bcma_chipcommon_pmu pmu;\n#ifdef CONFIG_BCMA_PFLASH\n\tstruct bcma_pflash pflash;\n#endif\n#ifdef CONFIG_BCMA_SFLASH\n\tstruct bcma_sflash sflash;\n#endif\n#ifdef CONFIG_BCMA_NFLASH\n\tstruct bcma_nflash nflash;\n#endif\n\n#ifdef CONFIG_BCMA_DRIVER_MIPS\n\tint nr_serial_ports;\n\tstruct bcma_serial_port serial_ports[4];\n#endif  \n\tu32 ticks_per_ms;\n\tstruct platform_device *watchdog;\n\n\t \n\tspinlock_t gpio_lock;\n#ifdef CONFIG_BCMA_DRIVER_GPIO\n\tstruct gpio_chip gpio;\n#endif\n};\n\nstruct bcma_drv_cc_b {\n\tstruct bcma_device *core;\n\tu8 setup_done:1;\n\tvoid __iomem *mii;\n};\n\n \n#define bcma_cc_read32(cc, offset) \\\n\tbcma_read32((cc)->core, offset)\n#define bcma_cc_write32(cc, offset, val) \\\n\tbcma_write32((cc)->core, offset, val)\n\n#define bcma_cc_mask32(cc, offset, mask) \\\n\tbcma_cc_write32(cc, offset, bcma_cc_read32(cc, offset) & (mask))\n#define bcma_cc_set32(cc, offset, set) \\\n\tbcma_cc_write32(cc, offset, bcma_cc_read32(cc, offset) | (set))\n#define bcma_cc_maskset32(cc, offset, mask, set) \\\n\tbcma_cc_write32(cc, offset, (bcma_cc_read32(cc, offset) & (mask)) | (set))\n\n \n#define bcma_pmu_read32(cc, offset) \\\n\tbcma_read32((cc)->pmu.core, offset)\n#define bcma_pmu_write32(cc, offset, val) \\\n\tbcma_write32((cc)->pmu.core, offset, val)\n\n#define bcma_pmu_mask32(cc, offset, mask) \\\n\tbcma_pmu_write32(cc, offset, bcma_pmu_read32(cc, offset) & (mask))\n#define bcma_pmu_set32(cc, offset, set) \\\n\tbcma_pmu_write32(cc, offset, bcma_pmu_read32(cc, offset) | (set))\n#define bcma_pmu_maskset32(cc, offset, mask, set) \\\n\tbcma_pmu_write32(cc, offset, (bcma_pmu_read32(cc, offset) & (mask)) | (set))\n\nextern u32 bcma_chipco_watchdog_timer_set(struct bcma_drv_cc *cc, u32 ticks);\n\nextern u32 bcma_chipco_get_alp_clock(struct bcma_drv_cc *cc);\n\nvoid bcma_chipco_irq_mask(struct bcma_drv_cc *cc, u32 mask, u32 value);\n\nu32 bcma_chipco_irq_status(struct bcma_drv_cc *cc, u32 mask);\n\n \nu32 bcma_chipco_gpio_in(struct bcma_drv_cc *cc, u32 mask);\nu32 bcma_chipco_gpio_out(struct bcma_drv_cc *cc, u32 mask, u32 value);\nu32 bcma_chipco_gpio_outen(struct bcma_drv_cc *cc, u32 mask, u32 value);\nu32 bcma_chipco_gpio_control(struct bcma_drv_cc *cc, u32 mask, u32 value);\nu32 bcma_chipco_gpio_intmask(struct bcma_drv_cc *cc, u32 mask, u32 value);\nu32 bcma_chipco_gpio_polarity(struct bcma_drv_cc *cc, u32 mask, u32 value);\nu32 bcma_chipco_gpio_pullup(struct bcma_drv_cc *cc, u32 mask, u32 value);\nu32 bcma_chipco_gpio_pulldown(struct bcma_drv_cc *cc, u32 mask, u32 value);\n\n \nextern void bcma_chipco_pll_write(struct bcma_drv_cc *cc, u32 offset,\n\t\t\t\t  u32 value);\nextern void bcma_chipco_pll_maskset(struct bcma_drv_cc *cc, u32 offset,\n\t\t\t\t    u32 mask, u32 set);\nextern void bcma_chipco_chipctl_maskset(struct bcma_drv_cc *cc,\n\t\t\t\t\tu32 offset, u32 mask, u32 set);\nextern void bcma_chipco_regctl_maskset(struct bcma_drv_cc *cc,\n\t\t\t\t       u32 offset, u32 mask, u32 set);\nextern void bcma_pmu_spuravoid_pllupdate(struct bcma_drv_cc *cc, int spuravoid);\n\nextern u32 bcma_pmu_get_bus_clock(struct bcma_drv_cc *cc);\n\nvoid bcma_chipco_b_mii_write(struct bcma_drv_cc_b *ccb, u32 offset, u32 value);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}