// Seed: 1598512354
module module_0;
  reg id_1;
  always begin : LABEL_0
    @(*) if (1) id_1 = -1 * -1;
    id_1 = -1'b0;
  end
  initial if (!1) $signed(42);
  ;
  if (1) wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output tri0 id_2;
  input wire id_1;
  assign id_2 = id_5 < id_1;
  assign id_3 = id_5;
  logic id_6;
  shortint id_7;
  final id_6 <= id_6;
  module_0 modCall_1 ();
endmodule
