\hypertarget{struct_a_d_c___common___type_def}{}\section{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___common___type_def}\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{C\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{C\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 323 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+CR}

A\+DC common control register, Address offset\+: A\+D\+C1 base address + 0x304 

Definition at line 326 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}\label{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+DR@{C\+DR}}
\index{C\+DR@{C\+DR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+DR}{CDR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+DR}

A\+DC common regular data register for dual A\+ND triple modes, Address offset\+: A\+D\+C1 base address + 0x308 

Definition at line 327 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+SR}

A\+DC Common status register, Address offset\+: A\+D\+C1 base address + 0x300 

Definition at line 325 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
