--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml four_bitAdder.twx four_bitAdder.ncd -o four_bitAdder.twr
four_bitAdder.pcf -ucf Nexys2.ucf

Design file:              four_bitAdder.ncd
Physical constraint file: four_bitAdder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |cathodes<0>    |   10.775|
a<0>           |cathodes<1>    |   10.921|
a<0>           |cathodes<2>    |   11.111|
a<0>           |cathodes<3>    |   12.264|
a<0>           |cathodes<4>    |   10.891|
a<0>           |cathodes<5>    |   10.653|
a<0>           |cathodes<6>    |   10.667|
a<0>           |cathodes<7>    |   10.070|
a<0>           |overflow       |    9.141|
a<1>           |cathodes<0>    |   10.274|
a<1>           |cathodes<1>    |   10.420|
a<1>           |cathodes<2>    |   10.610|
a<1>           |cathodes<3>    |   11.763|
a<1>           |cathodes<4>    |   10.390|
a<1>           |cathodes<5>    |   10.152|
a<1>           |cathodes<6>    |   10.166|
a<1>           |cathodes<7>    |    9.569|
a<1>           |overflow       |    8.640|
a<2>           |cathodes<0>    |    8.876|
a<2>           |cathodes<1>    |    9.022|
a<2>           |cathodes<2>    |    9.212|
a<2>           |cathodes<3>    |   10.365|
a<2>           |cathodes<4>    |    8.992|
a<2>           |cathodes<5>    |    8.754|
a<2>           |cathodes<6>    |    8.768|
a<2>           |cathodes<7>    |    8.171|
a<2>           |overflow       |    7.242|
a<3>           |cathodes<0>    |    8.568|
a<3>           |cathodes<1>    |    8.714|
a<3>           |cathodes<2>    |    8.904|
a<3>           |cathodes<3>    |   10.057|
a<3>           |cathodes<4>    |    8.684|
a<3>           |cathodes<5>    |    8.446|
a<3>           |cathodes<6>    |    8.460|
a<3>           |cathodes<7>    |    7.798|
a<3>           |overflow       |    6.934|
b<0>           |cathodes<0>    |   10.863|
b<0>           |cathodes<1>    |   11.009|
b<0>           |cathodes<2>    |   11.199|
b<0>           |cathodes<3>    |   12.352|
b<0>           |cathodes<4>    |   10.979|
b<0>           |cathodes<5>    |   10.741|
b<0>           |cathodes<6>    |   10.755|
b<0>           |cathodes<7>    |   10.158|
b<0>           |overflow       |    9.229|
b<1>           |cathodes<0>    |   10.681|
b<1>           |cathodes<1>    |   10.827|
b<1>           |cathodes<2>    |   11.017|
b<1>           |cathodes<3>    |   12.170|
b<1>           |cathodes<4>    |   10.797|
b<1>           |cathodes<5>    |   10.559|
b<1>           |cathodes<6>    |   10.573|
b<1>           |cathodes<7>    |    9.976|
b<1>           |overflow       |    9.047|
b<2>           |cathodes<0>    |   10.144|
b<2>           |cathodes<1>    |   10.290|
b<2>           |cathodes<2>    |   10.480|
b<2>           |cathodes<3>    |   11.633|
b<2>           |cathodes<4>    |   10.260|
b<2>           |cathodes<5>    |   10.022|
b<2>           |cathodes<6>    |   10.036|
b<2>           |cathodes<7>    |    9.439|
b<2>           |overflow       |    8.510|
b<3>           |cathodes<0>    |    9.821|
b<3>           |cathodes<1>    |    9.967|
b<3>           |cathodes<2>    |   10.157|
b<3>           |cathodes<3>    |   11.310|
b<3>           |cathodes<4>    |    9.937|
b<3>           |cathodes<5>    |    9.699|
b<3>           |cathodes<6>    |    9.713|
b<3>           |cathodes<7>    |    9.091|
b<3>           |overflow       |    8.187|
---------------+---------------+---------+


Analysis completed Sun Aug 28 22:43:59 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



