Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Apr 09 14:08:20 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 45 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     54.905        0.000                      0                   59        0.086        0.000                      0                   59        3.000        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 29.412}     58.824          17.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 29.412}     58.824          17.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         54.905        0.000                      0                   59        0.244        0.000                      0                   59       28.912        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       54.920        0.000                      0                   59        0.244        0.000                      0                   59       28.912        0.000                       0                    47  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         54.905        0.000                      0                   59        0.086        0.000                      0                   59  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       54.905        0.000                      0                   59        0.086        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       54.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.912ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.905ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 57.391 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.796     2.499    counter[15]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    57.391    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.601    57.991    
                         clock uncertainty           -0.158    57.834    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    57.405    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         57.405    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 54.905    

Slack (MET) :             54.905ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 57.391 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.796     2.499    counter[15]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    57.391    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.601    57.991    
                         clock uncertainty           -0.158    57.834    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    57.405    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         57.405    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 54.905    

Slack (MET) :             54.946ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.240%)  route 2.895ns (77.760%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          1.063     2.767    counter[15]_i_1_n_0
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.124     2.891 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.891    counter[6]
    SLICE_X0Y139         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y139         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)        0.029    57.837    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         57.837    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                 54.946    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.081    -0.345    counter_reg_n_0_[11]
    SLICE_X0Y142         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.218 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    counter_reg[12]_i_1_n_4
    SLICE_X0Y142         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.105    -0.462    counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.082    -0.344    counter_reg_n_0_[3]
    SLICE_X0Y140         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.217 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    counter_reg[4]_i_1_n_4
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.105    -0.462    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[9]/Q
                         net (fo=3, routed)           0.088    -0.339    counter_reg_n_0_[9]
    SLICE_X0Y142         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.215 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.215    counter_reg[12]_i_1_n_6
    SLICE_X0Y142         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.105    -0.462    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.598    -0.566    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  counter_reg[13]/Q
                         net (fo=3, routed)           0.088    -0.338    counter_reg_n_0_[13]
    SLICE_X0Y143         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.214 r  counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.214    counter_reg[15]_i_2_n_6
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.871    -0.802    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.105    -0.461    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sound_tone_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.320    sound_tone_reg_n_0_[15]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  sound_tone_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    sound_tone_reg[12]_i_1_n_4
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    sound_tone_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[11]
    SLICE_X1Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[8]_i_1_n_4
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.105    -0.465    sound_tone_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sound_tone_reg[23]/Q
                         net (fo=1, routed)           0.108    -0.319    sound_tone_reg_n_0_[23]
    SLICE_X1Y139         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  sound_tone_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    sound_tone_reg[20]_i_1_n_4
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.105    -0.463    sound_tone_reg[23]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[3]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[0]_i_1_n_4
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.865    -0.808    clk_5MHz
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.105    -0.465    sound_tone_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[7]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[4]_i_1_n_4
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.105    -0.465    sound_tone_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_tone_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sound_tone_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.323    sound_tone_reg_n_0_[12]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  sound_tone_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    sound_tone_reg[12]_i_1_n_7
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    sound_tone_reg[12]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 29.412 }
Period(ns):         58.824
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         58.824      56.668     BUFGCTRL_X0Y16   demo_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         58.824      57.575     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X1Y141     AUD_PWM_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X1Y142     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y142     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y142     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y142     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y143     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y143     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y143     counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       58.824      154.536    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y141     AUD_PWM_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y142     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y142     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y142     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y142     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y140     counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y140     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y140     counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y140     counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y141     counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y143     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y143     counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y143     counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y134     sound_tone_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y136     sound_tone_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y136     sound_tone_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y137     sound_tone_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y137     sound_tone_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y137     sound_tone_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y137     sound_tone_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   demo_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       54.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.912ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.920ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 57.391 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.796     2.499    counter[15]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    57.391    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.601    57.991    
                         clock uncertainty           -0.143    57.849    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    57.420    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         57.420    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 54.920    

Slack (MET) :             54.920ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 57.391 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.796     2.499    counter[15]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    57.391    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.601    57.991    
                         clock uncertainty           -0.143    57.849    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    57.420    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         57.420    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 54.920    

Slack (MET) :             54.961ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.240%)  route 2.895ns (77.760%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          1.063     2.767    counter[15]_i_1_n_0
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.124     2.891 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.891    counter[6]
    SLICE_X0Y139         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y139         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.143    57.823    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)        0.029    57.852    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                 54.961    

Slack (MET) :             55.180ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.143    57.825    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.396    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         57.396    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.180    

Slack (MET) :             55.180ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.143    57.825    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.396    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         57.396    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.180    

Slack (MET) :             55.180ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.143    57.825    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.396    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         57.396    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.180    

Slack (MET) :             55.192ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.143    57.823    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.394    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         57.394    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.192    

Slack (MET) :             55.192ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.143    57.823    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.394    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         57.394    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.192    

Slack (MET) :             55.192ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.143    57.823    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.394    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         57.394    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.192    

Slack (MET) :             55.192ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.143    57.823    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.394    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         57.394    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.081    -0.345    counter_reg_n_0_[11]
    SLICE_X0Y142         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.218 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    counter_reg[12]_i_1_n_4
    SLICE_X0Y142         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.105    -0.462    counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.082    -0.344    counter_reg_n_0_[3]
    SLICE_X0Y140         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.217 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    counter_reg[4]_i_1_n_4
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.105    -0.462    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[9]/Q
                         net (fo=3, routed)           0.088    -0.339    counter_reg_n_0_[9]
    SLICE_X0Y142         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.215 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.215    counter_reg[12]_i_1_n_6
    SLICE_X0Y142         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.105    -0.462    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.598    -0.566    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  counter_reg[13]/Q
                         net (fo=3, routed)           0.088    -0.338    counter_reg_n_0_[13]
    SLICE_X0Y143         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.214 r  counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.214    counter_reg[15]_i_2_n_6
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.871    -0.802    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.105    -0.461    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sound_tone_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.320    sound_tone_reg_n_0_[15]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  sound_tone_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    sound_tone_reg[12]_i_1_n_4
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    sound_tone_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[11]
    SLICE_X1Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[8]_i_1_n_4
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.105    -0.465    sound_tone_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sound_tone_reg[23]/Q
                         net (fo=1, routed)           0.108    -0.319    sound_tone_reg_n_0_[23]
    SLICE_X1Y139         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  sound_tone_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    sound_tone_reg[20]_i_1_n_4
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.105    -0.463    sound_tone_reg[23]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[3]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[0]_i_1_n_4
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.865    -0.808    clk_5MHz
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.105    -0.465    sound_tone_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_tone_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[7]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[4]_i_1_n_4
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.105    -0.465    sound_tone_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_tone_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sound_tone_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.323    sound_tone_reg_n_0_[12]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  sound_tone_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    sound_tone_reg[12]_i_1_n_7
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105    -0.464    sound_tone_reg[12]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 29.412 }
Period(ns):         58.824
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         58.824      56.668     BUFGCTRL_X0Y16   demo_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         58.824      57.575     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X1Y141     AUD_PWM_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X1Y142     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y142     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y142     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y142     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y143     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y143     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         58.824      57.824     SLICE_X0Y143     counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       58.824      154.536    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y141     AUD_PWM_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y142     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y142     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y142     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y142     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y140     counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y140     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y140     counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y140     counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y141     counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y143     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y143     counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X0Y143     counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y134     sound_tone_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y136     sound_tone_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y136     sound_tone_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y137     sound_tone_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y137     sound_tone_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y137     sound_tone_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         29.412      28.912     SLICE_X1Y137     sound_tone_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   demo_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       54.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.905ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 57.391 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.796     2.499    counter[15]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    57.391    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.601    57.991    
                         clock uncertainty           -0.158    57.834    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    57.405    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         57.405    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 54.905    

Slack (MET) :             54.905ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 57.391 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.796     2.499    counter[15]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    57.391    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.601    57.991    
                         clock uncertainty           -0.158    57.834    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    57.405    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         57.405    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 54.905    

Slack (MET) :             54.946ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.240%)  route 2.895ns (77.760%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          1.063     2.767    counter[15]_i_1_n_0
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.124     2.891 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.891    counter[6]
    SLICE_X0Y139         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y139         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)        0.029    57.837    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         57.837    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                 54.946    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0 rise@58.824ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.081    -0.345    counter_reg_n_0_[11]
    SLICE_X0Y142         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.218 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    counter_reg[12]_i_1_n_4
    SLICE_X0Y142         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.158    -0.409    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.105    -0.304    counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.082    -0.344    counter_reg_n_0_[3]
    SLICE_X0Y140         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.217 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    counter_reg[4]_i_1_n_4
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.158    -0.409    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.105    -0.304    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[9]/Q
                         net (fo=3, routed)           0.088    -0.339    counter_reg_n_0_[9]
    SLICE_X0Y142         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.215 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.215    counter_reg[12]_i_1_n_6
    SLICE_X0Y142         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.158    -0.409    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.105    -0.304    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.598    -0.566    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  counter_reg[13]/Q
                         net (fo=3, routed)           0.088    -0.338    counter_reg_n_0_[13]
    SLICE_X0Y143         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.214 r  counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.214    counter_reg[15]_i_2_n_6
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.871    -0.802    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.158    -0.408    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.105    -0.303    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sound_tone_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.320    sound_tone_reg_n_0_[15]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  sound_tone_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    sound_tone_reg[12]_i_1_n_4
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.158    -0.411    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105    -0.306    sound_tone_reg[15]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[11]
    SLICE_X1Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[8]_i_1_n_4
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.158    -0.412    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.105    -0.307    sound_tone_reg[11]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sound_tone_reg[23]/Q
                         net (fo=1, routed)           0.108    -0.319    sound_tone_reg_n_0_[23]
    SLICE_X1Y139         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  sound_tone_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    sound_tone_reg[20]_i_1_n_4
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.158    -0.410    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.105    -0.305    sound_tone_reg[23]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[3]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[0]_i_1_n_4
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.865    -0.808    clk_5MHz
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.158    -0.412    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.105    -0.307    sound_tone_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[7]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[4]_i_1_n_4
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.158    -0.412    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.105    -0.307    sound_tone_reg[7]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sound_tone_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sound_tone_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.323    sound_tone_reg_n_0_[12]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  sound_tone_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    sound_tone_reg[12]_i_1_n_7
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.158    -0.411    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105    -0.306    sound_tone_reg[12]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       54.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.905ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 57.391 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.796     2.499    counter[15]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    57.391    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.601    57.991    
                         clock uncertainty           -0.158    57.834    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    57.405    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         57.405    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 54.905    

Slack (MET) :             54.905ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.704ns (21.131%)  route 2.628ns (78.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 57.391 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.796     2.499    counter[15]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.588    57.391    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.601    57.991    
                         clock uncertainty           -0.158    57.834    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    57.405    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         57.405    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 54.905    

Slack (MET) :             54.946ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.240%)  route 2.895ns (77.760%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          1.063     2.767    counter[15]_i_1_n_0
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.124     2.891 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.891    counter[6]
    SLICE_X0Y139         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y139         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)        0.029    57.837    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         57.837    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                 54.946    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.165ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.704ns (23.097%)  route 2.344ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 57.392 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.512     2.216    counter[15]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.589    57.392    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.576    57.967    
                         clock uncertainty           -0.158    57.810    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    57.381    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         57.381    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 55.165    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    

Slack (MET) :             55.177ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            58.824ns  (clk_out1_clk_wiz_0_1 rise@58.824ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.208%)  route 2.329ns (76.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 57.390 - 58.824 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.708    -0.832    clk_5MHz
    SLICE_X0Y141         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  counter_reg[8]/Q
                         net (fo=3, routed)           0.822     0.446    counter_reg_n_0_[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I2_O)        0.124     0.570 f  counter[15]_i_3/O
                         net (fo=1, routed)           1.010     1.580    counter[15]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  counter[15]_i_1/O
                         net (fo=17, routed)          0.498     2.201    counter[15]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     58.824    58.824 r  
    E3                                                0.000    58.824 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    58.824    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    60.235 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    61.397    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    54.073 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    55.712    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    55.803 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.587    57.390    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576    57.965    
                         clock uncertainty           -0.158    57.808    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429    57.379    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         57.379    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 55.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.081    -0.345    counter_reg_n_0_[11]
    SLICE_X0Y142         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.218 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    counter_reg[12]_i_1_n_4
    SLICE_X0Y142         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.158    -0.409    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.105    -0.304    counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.082    -0.344    counter_reg_n_0_[3]
    SLICE_X0Y140         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.217 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    counter_reg[4]_i_1_n_4
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y140         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.158    -0.409    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.105    -0.304    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.597    -0.567    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  counter_reg[9]/Q
                         net (fo=3, routed)           0.088    -0.339    counter_reg_n_0_[9]
    SLICE_X0Y142         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.215 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.215    counter_reg[12]_i_1_n_6
    SLICE_X0Y142         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    clk_5MHz
    SLICE_X0Y142         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.158    -0.409    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.105    -0.304    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.598    -0.566    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  counter_reg[13]/Q
                         net (fo=3, routed)           0.088    -0.338    counter_reg_n_0_[13]
    SLICE_X0Y143         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.214 r  counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.214    counter_reg[15]_i_2_n_6
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.871    -0.802    clk_5MHz
    SLICE_X0Y143         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.158    -0.408    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.105    -0.303    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sound_tone_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.320    sound_tone_reg_n_0_[15]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  sound_tone_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    sound_tone_reg[12]_i_1_n_4
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[15]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.158    -0.411    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105    -0.306    sound_tone_reg[15]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[11]
    SLICE_X1Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[8]_i_1_n_4
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X1Y136         FDRE                                         r  sound_tone_reg[11]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.158    -0.412    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.105    -0.307    sound_tone_reg[11]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.596    -0.568    clk_5MHz
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sound_tone_reg[23]/Q
                         net (fo=1, routed)           0.108    -0.319    sound_tone_reg_n_0_[23]
    SLICE_X1Y139         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  sound_tone_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    sound_tone_reg[20]_i_1_n_4
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    clk_5MHz
    SLICE_X1Y139         FDRE                                         r  sound_tone_reg[23]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.158    -0.410    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.105    -0.305    sound_tone_reg[23]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[3]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[0]_i_1_n_4
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.865    -0.808    clk_5MHz
    SLICE_X1Y134         FDRE                                         r  sound_tone_reg[3]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.158    -0.412    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.105    -0.307    sound_tone_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sound_tone_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.594    -0.570    clk_5MHz
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sound_tone_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.321    sound_tone_reg_n_0_[7]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  sound_tone_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    sound_tone_reg[4]_i_1_n_4
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.866    -0.807    clk_5MHz
    SLICE_X1Y135         FDRE                                         r  sound_tone_reg[7]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.158    -0.412    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.105    -0.307    sound_tone_reg[7]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sound_tone_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@29.412ns period=58.824ns})
  Destination:            sound_tone_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@29.412ns period=58.824ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.595    -0.569    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sound_tone_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.323    sound_tone_reg_n_0_[12]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.208 r  sound_tone_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.208    sound_tone_reg[12]_i_1_n_7
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867    -0.806    clk_5MHz
    SLICE_X1Y137         FDRE                                         r  sound_tone_reg[12]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.158    -0.411    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105    -0.306    sound_tone_reg[12]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.098    





