;redcode
;assert 1
	SPL 0, <332
	CMP -206, <-124
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMZ 100, 20
	MOV @320, -0
	MOV @320, -0
	JMZ <121, 103
	SLT #112, @17
	JMZ <121, 103
	MOV 210, 60
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, @106
	DJN 127, -160
	SUB @121, 106
	SUB @-7, <-7
	SUB 121, 106
	SUB 121, 106
	DAT #910, #2
	SUB #112, @17
	JMZ 0, #2
	DAT #127, #160
	MOV -1, <-40
	MOV -1, <-40
	SUB -1, <-20
	JMZ @12, #200
	SUB #12, @200
	JMZ @12, #200
	SUB #12, @200
	ADD <-30, 9
	ADD 3, 320
	SUB #12, @200
	JMN @12, #-200
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 103
	JMN @12, #-200
	SUB 312, @10
	SUB @121, 100
	SUB @121, 100
	ADD -210, 30
	DJN -1, @-20
	JMN @12, #201
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV -11, <-20
	SPL 0, <332
	MOV -11, <-20
