# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/psram_reg.h"
# 1 "<built-in>" 1
# 1 "<built-in>" 3
#define __llvm__ 1
#define __clang__ 1
#define __clang_major__ 16
#define __clang_minor__ 0
#define __clang_patchlevel__ 6
#define __clang_version__ "16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __GNUC__ 4
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __GXX_ABI_VERSION 1002
#define __ATOMIC_RELAXED 0
#define __ATOMIC_CONSUME 1
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_SEQ_CST 5
#define __OPENCL_MEMORY_SCOPE_WORK_ITEM 0
#define __OPENCL_MEMORY_SCOPE_WORK_GROUP 1
#define __OPENCL_MEMORY_SCOPE_DEVICE 2
#define __OPENCL_MEMORY_SCOPE_ALL_SVM_DEVICES 3
#define __OPENCL_MEMORY_SCOPE_SUB_GROUP 4
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __VERSION__ "Clang 16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __OBJC_BOOL_IS_BOOL 0
#define __CONSTANT_CFSTRINGS__ 1
#define __SEH__ 1
#define __clang_literal_encoding__ "UTF-8"
#define __clang_wide_literal_encoding__ "UTF-16"
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __LITTLE_ENDIAN__ 1
#define __CHAR_BIT__ 8
#define __BOOL_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LLONG_WIDTH__ 64
#define __BITINT_MAXWIDTH__ 8388608
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 65535
#define __WCHAR_WIDTH__ 16
#define __WINT_MAX__ 65535
#define __WINT_WIDTH__ 16
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_WIDTH__ 64
#define __SIZE_MAX__ 18446744073709551615ULL
#define __SIZE_WIDTH__ 64
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_WIDTH__ 64
#define __PTRDIFF_MAX__ 9223372036854775807LL
#define __PTRDIFF_WIDTH__ 64
#define __INTPTR_MAX__ 9223372036854775807LL
#define __INTPTR_WIDTH__ 64
#define __UINTPTR_MAX__ 18446744073709551615ULL
#define __UINTPTR_WIDTH__ 64
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_DOUBLE__ 16
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_POINTER__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_PTRDIFF_T__ 8
#define __SIZEOF_SIZE_T__ 8
#define __SIZEOF_WCHAR_T__ 2
#define __SIZEOF_WINT_T__ 2
#define __SIZEOF_INT128__ 16
#define __INTMAX_TYPE__ long long int
#define __INTMAX_FMTd__ "lld"
#define __INTMAX_FMTi__ "lli"
#define __INTMAX_C_SUFFIX__ LL
#define __UINTMAX_TYPE__ long long unsigned int
#define __UINTMAX_FMTo__ "llo"
#define __UINTMAX_FMTu__ "llu"
#define __UINTMAX_FMTx__ "llx"
#define __UINTMAX_FMTX__ "llX"
#define __UINTMAX_C_SUFFIX__ ULL
#define __PTRDIFF_TYPE__ long long int
#define __PTRDIFF_FMTd__ "lld"
#define __PTRDIFF_FMTi__ "lli"
#define __INTPTR_TYPE__ long long int
#define __INTPTR_FMTd__ "lld"
#define __INTPTR_FMTi__ "lli"
#define __SIZE_TYPE__ long long unsigned int
#define __SIZE_FMTo__ "llo"
#define __SIZE_FMTu__ "llu"
#define __SIZE_FMTx__ "llx"
#define __SIZE_FMTX__ "llX"
#define __WCHAR_TYPE__ unsigned short
#define __WINT_TYPE__ unsigned short
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_WIDTH__ 32
#define __CHAR16_TYPE__ unsigned short
#define __CHAR32_TYPE__ unsigned int
#define __UINTPTR_TYPE__ long long unsigned int
#define __UINTPTR_FMTo__ "llo"
#define __UINTPTR_FMTu__ "llu"
#define __UINTPTR_FMTx__ "llx"
#define __UINTPTR_FMTX__ "llX"
#define __FLT16_DENORM_MIN__ 5.9604644775390625e-8F16
#define __FLT16_HAS_DENORM__ 1
#define __FLT16_DIG__ 3
#define __FLT16_DECIMAL_DIG__ 5
#define __FLT16_EPSILON__ 9.765625e-4F16
#define __FLT16_HAS_INFINITY__ 1
#define __FLT16_HAS_QUIET_NAN__ 1
#define __FLT16_MANT_DIG__ 11
#define __FLT16_MAX_10_EXP__ 4
#define __FLT16_MAX_EXP__ 16
#define __FLT16_MAX__ 6.5504e+4F16
#define __FLT16_MIN_10_EXP__ (-4)
#define __FLT16_MIN_EXP__ (-13)
#define __FLT16_MIN__ 6.103515625e-5F16
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_DIG__ 6
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_EPSILON__ 1.19209290e-7F
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MANT_DIG__ 24
#define __FLT_MAX_10_EXP__ 38
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX__ 3.40282347e+38F
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN__ 1.17549435e-38F
#define __DBL_DENORM_MIN__ 4.9406564584124654e-324
#define __DBL_HAS_DENORM__ 1
#define __DBL_DIG__ 15
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_EPSILON__ 2.2204460492503131e-16
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_MAX_10_EXP__ 308
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX__ 1.7976931348623157e+308
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN__ 2.2250738585072014e-308
#define __LDBL_DENORM_MIN__ 3.64519953188247460253e-4951L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_DIG__ 18
#define __LDBL_DECIMAL_DIG__ 21
#define __LDBL_EPSILON__ 1.08420217248550443401e-19L
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 64
#define __LDBL_MAX_10_EXP__ 4932
#define __LDBL_MAX_EXP__ 16384
#define __LDBL_MAX__ 1.18973149535723176502e+4932L
#define __LDBL_MIN_10_EXP__ (-4931)
#define __LDBL_MIN_EXP__ (-16381)
#define __LDBL_MIN__ 3.36210314311209350626e-4932L
#define __POINTER_WIDTH__ 64
#define __BIGGEST_ALIGNMENT__ 16
#define __WCHAR_UNSIGNED__ 1
#define __WINT_UNSIGNED__ 1
#define __INT8_TYPE__ signed char
#define __INT8_FMTd__ "hhd"
#define __INT8_FMTi__ "hhi"
#define __INT8_C_SUFFIX__ 
#define __INT16_TYPE__ short
#define __INT16_FMTd__ "hd"
#define __INT16_FMTi__ "hi"
#define __INT16_C_SUFFIX__ 
#define __INT32_TYPE__ int
#define __INT32_FMTd__ "d"
#define __INT32_FMTi__ "i"
#define __INT32_C_SUFFIX__ 
#define __INT64_TYPE__ long long int
#define __INT64_FMTd__ "lld"
#define __INT64_FMTi__ "lli"
#define __INT64_C_SUFFIX__ LL
#define __UINT8_TYPE__ unsigned char
#define __UINT8_FMTo__ "hho"
#define __UINT8_FMTu__ "hhu"
#define __UINT8_FMTx__ "hhx"
#define __UINT8_FMTX__ "hhX"
#define __UINT8_C_SUFFIX__ 
#define __UINT8_MAX__ 255
#define __INT8_MAX__ 127
#define __UINT16_TYPE__ unsigned short
#define __UINT16_FMTo__ "ho"
#define __UINT16_FMTu__ "hu"
#define __UINT16_FMTx__ "hx"
#define __UINT16_FMTX__ "hX"
#define __UINT16_C_SUFFIX__ 
#define __UINT16_MAX__ 65535
#define __INT16_MAX__ 32767
#define __UINT32_TYPE__ unsigned int
#define __UINT32_FMTo__ "o"
#define __UINT32_FMTu__ "u"
#define __UINT32_FMTx__ "x"
#define __UINT32_FMTX__ "X"
#define __UINT32_C_SUFFIX__ U
#define __UINT32_MAX__ 4294967295U
#define __INT32_MAX__ 2147483647
#define __UINT64_TYPE__ long long unsigned int
#define __UINT64_FMTo__ "llo"
#define __UINT64_FMTu__ "llu"
#define __UINT64_FMTx__ "llx"
#define __UINT64_FMTX__ "llX"
#define __UINT64_C_SUFFIX__ ULL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT64_MAX__ 9223372036854775807LL
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST8_MAX__ 127
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST8_FMTd__ "hhd"
#define __INT_LEAST8_FMTi__ "hhi"
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST8_MAX__ 255
#define __UINT_LEAST8_FMTo__ "hho"
#define __UINT_LEAST8_FMTu__ "hhu"
#define __UINT_LEAST8_FMTx__ "hhx"
#define __UINT_LEAST8_FMTX__ "hhX"
#define __INT_LEAST16_TYPE__ short
#define __INT_LEAST16_MAX__ 32767
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST16_FMTd__ "hd"
#define __INT_LEAST16_FMTi__ "hi"
#define __UINT_LEAST16_TYPE__ unsigned short
#define __UINT_LEAST16_MAX__ 65535
#define __UINT_LEAST16_FMTo__ "ho"
#define __UINT_LEAST16_FMTu__ "hu"
#define __UINT_LEAST16_FMTx__ "hx"
#define __UINT_LEAST16_FMTX__ "hX"
#define __INT_LEAST32_TYPE__ int
#define __INT_LEAST32_MAX__ 2147483647
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST32_FMTd__ "d"
#define __INT_LEAST32_FMTi__ "i"
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST32_MAX__ 4294967295U
#define __UINT_LEAST32_FMTo__ "o"
#define __UINT_LEAST32_FMTu__ "u"
#define __UINT_LEAST32_FMTx__ "x"
#define __UINT_LEAST32_FMTX__ "X"
#define __INT_LEAST64_TYPE__ long long int
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT_LEAST64_WIDTH__ 64
#define __INT_LEAST64_FMTd__ "lld"
#define __INT_LEAST64_FMTi__ "lli"
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT_LEAST64_FMTo__ "llo"
#define __UINT_LEAST64_FMTu__ "llu"
#define __UINT_LEAST64_FMTx__ "llx"
#define __UINT_LEAST64_FMTX__ "llX"
#define __INT_FAST8_TYPE__ signed char
#define __INT_FAST8_MAX__ 127
#define __INT_FAST8_WIDTH__ 8
#define __INT_FAST8_FMTd__ "hhd"
#define __INT_FAST8_FMTi__ "hhi"
#define __UINT_FAST8_TYPE__ unsigned char
#define __UINT_FAST8_MAX__ 255
#define __UINT_FAST8_FMTo__ "hho"
#define __UINT_FAST8_FMTu__ "hhu"
#define __UINT_FAST8_FMTx__ "hhx"
#define __UINT_FAST8_FMTX__ "hhX"
#define __INT_FAST16_TYPE__ short
#define __INT_FAST16_MAX__ 32767
#define __INT_FAST16_WIDTH__ 16
#define __INT_FAST16_FMTd__ "hd"
#define __INT_FAST16_FMTi__ "hi"
#define __UINT_FAST16_TYPE__ unsigned short
#define __UINT_FAST16_MAX__ 65535
#define __UINT_FAST16_FMTo__ "ho"
#define __UINT_FAST16_FMTu__ "hu"
#define __UINT_FAST16_FMTx__ "hx"
#define __UINT_FAST16_FMTX__ "hX"
#define __INT_FAST32_TYPE__ int
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST32_FMTd__ "d"
#define __INT_FAST32_FMTi__ "i"
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST32_FMTo__ "o"
#define __UINT_FAST32_FMTu__ "u"
#define __UINT_FAST32_FMTx__ "x"
#define __UINT_FAST32_FMTX__ "X"
#define __INT_FAST64_TYPE__ long long int
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __INT_FAST64_WIDTH__ 64
#define __INT_FAST64_FMTd__ "lld"
#define __INT_FAST64_FMTi__ "lli"
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __UINT_FAST64_FMTo__ "llo"
#define __UINT_FAST64_FMTu__ "llu"
#define __UINT_FAST64_FMTx__ "llx"
#define __UINT_FAST64_FMTX__ "llX"
#define __USER_LABEL_PREFIX__ 
#define __FINITE_MATH_ONLY__ 0
#define __GNUC_STDC_INLINE__ 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __CLANG_ATOMIC_BOOL_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __CLANG_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __CLANG_ATOMIC_SHORT_LOCK_FREE 2
#define __CLANG_ATOMIC_INT_LOCK_FREE 2
#define __CLANG_ATOMIC_LONG_LOCK_FREE 2
#define __CLANG_ATOMIC_LLONG_LOCK_FREE 2
#define __CLANG_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __NO_INLINE__ 1
#define __PIC__ 2
#define __pic__ 2
#define __FLT_RADIX__ 2
#define __DECIMAL_DIG__ __LDBL_DECIMAL_DIG__
#define __SSP_STRONG__ 2
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __code_model_small__ 1
#define __amd64__ 1
#define __amd64 1
#define __x86_64 1
#define __x86_64__ 1
#define __SEG_GS 1
#define __SEG_FS 1
#define __seg_gs __attribute__((address_space(256)))
#define __seg_fs __attribute__((address_space(257)))
#define __znver3 1
#define __znver3__ 1
#define __tune_znver3__ 1
#define __REGISTER_PREFIX__ 
#define __NO_MATH_INLINES 1
#define __AES__ 1
#define __VAES__ 1
#define __PCLMUL__ 1
#define __VPCLMULQDQ__ 1
#define __LAHF_SAHF__ 1
#define __LZCNT__ 1
#define __RDRND__ 1
#define __FSGSBASE__ 1
#define __BMI__ 1
#define __BMI2__ 1
#define __POPCNT__ 1
#define __PRFCHW__ 1
#define __RDSEED__ 1
#define __ADX__ 1
#define __MOVBE__ 1
#define __SSE4A__ 1
#define __FMA__ 1
#define __F16C__ 1
#define __SHA__ 1
#define __FXSR__ 1
#define __XSAVE__ 1
#define __XSAVEOPT__ 1
#define __XSAVEC__ 1
#define __XSAVES__ 1
#define __CLFLUSHOPT__ 1
#define __CLWB__ 1
#define __SHSTK__ 1
#define __CLZERO__ 1
#define __RDPID__ 1
#define __RDPRU__ 1
#define __CRC32__ 1
#define __AVX2__ 1
#define __AVX__ 1
#define __SSE4_2__ 1
#define __SSE4_1__ 1
#define __SSSE3__ 1
#define __SSE3__ 1
#define __SSE2__ 1
#define __SSE2_MATH__ 1
#define __SSE__ 1
#define __SSE_MATH__ 1
#define __MMX__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 1
#define __SIZEOF_FLOAT128__ 16
#define _WIN32 1
#define _WIN64 1
#define WIN32 1
#define __WIN32 1
#define __WIN32__ 1
#define WINNT 1
#define __WINNT 1
#define __WINNT__ 1
#define WIN64 1
#define __WIN64 1
#define __WIN64__ 1
#define __MINGW64__ 1
#define __MSVCRT__ 1
#define __MINGW32__ 1
#define __declspec(a) __attribute__((a))
#define _cdecl __attribute__((__cdecl__))
#define __cdecl __attribute__((__cdecl__))
#define _stdcall __attribute__((__stdcall__))
#define __stdcall __attribute__((__stdcall__))
#define _fastcall __attribute__((__fastcall__))
#define __fastcall __attribute__((__fastcall__))
#define _thiscall __attribute__((__thiscall__))
#define __thiscall __attribute__((__thiscall__))
#define _pascal __attribute__((__pascal__))
#define __pascal __attribute__((__pascal__))
#define __STDC__ 1
#define __STDC_HOSTED__ 1
#define __STDC_VERSION__ 201710L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
# 1 "<command line>" 1
#define _DEBUG 1
#define BL808 1
#define ARCH_RISCV 1
#define CPU_M0 1
# 1 "<built-in>" 2
# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/psram_reg.h" 2
/**
  ******************************************************************************
  * @file    psram_reg.h
  * @version V1.0
  * @date    2021-03-17
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

#define __PSRAM_REG_H__ 

# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h" 1

#define __BL808_H__ 

/** @addtogroup Configuration_section_for_RISCV
  * @{
  */

/**
  * @brief Configuration of the Processor and Core Peripherals
   */

#define CORE_ID_ADDRESS (0xF0000000)
#define CORE_ID_M0 (0xE9070000)
#define CORE_ID_D0 (0xDEAD5500)
#define CORE_ID_LP (0xDEADE902)

#define CORE_M0_JTAG_TCK_PIN (GLB_GPIO_PIN_27)
#define CORE_M0_JTAG_TMS_PIN (GLB_GPIO_PIN_28)
#define CORE_M0_JTAG_TCK_FUNC (GPIO_FUN_M_CJTAG)
#define CORE_M0_JTAG_TMS_FUNC (GPIO_FUN_M_CJTAG)

#define IPC_SYNC_ADDR1 0x40000000
#define IPC_SYNC_ADDR2 0x40000004
#define IPC_SYNC_FLAG 0x12345678

/**
  * @}
  */

/** @addtogroup Peripheral_interrupt_number_definition
  * @{
  */
# 42 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
#define IRQ_NUM_BASE 16


/**
 * @brief BL808 Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */
typedef enum {
# 63 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    SSOFT_IRQn = 1, /*!< 1 RISCV supervisor software Interrupt                             */
    MSOFT_IRQn = 3, /*!< 3 RISCV machine software Interrupt                                */
    STIME_IRQn = 5, /*!< 5 RISCV supervisor time Interrupt                                 */
    MTIME_IRQn = 7, /*!< 7 RISCV machine time Interrupt                                    */
    SEXT_IRQn = 9, /*!< 9 RISCV S-mode external  Interrupt                                */
    MEXT_IRQn = 11, /*!< 11 RISCV M-mode external  Interrupt                               */
    CLIC_SOFT_PEND_IRQn = 12, /*!< 12 RISCV CLIC software pending  Interrupt                         */
# 78 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    /******  BL808 specific Interrupt Numbers **********************************************************************/
    BMX_MCU_BUS_ERR_IRQn = 16 + 0, /*!< bmx mcu bus_err_int Interrupt                                     */
    BMX_MCU_TO_IRQn = 16 + 1, /*!< bmx_timeout_int|mcu_timeout_int Interrupt                         */
    M0_RESERVED2_IRQn = 16 + 2, /*!< reserved Interrupt                                                */
    IPC_M0_IRQn = 16 + 3, /*!< ipc0_m0_irq Interrupt                                             */
    AUDIO_IRQn = 16 + 4, /*!< Audio Interrupt                                                   */
    RF_TOP_INT0_IRQn = 16 + 5, /*!< RF_TOP_INT0 Interrupt                                             */
    RF_TOP_INT1_IRQn = 16 + 6, /*!< RF_TOP_INT1 Interrupt                                             */
    LZ4D_IRQn = 16 + 7, /*!< LZ4 decompressor Interrupt                                        */
    GAUGE_ITF_IRQn = 16 + 8, /*!< gauge_itf_int Interrupt                                           */
    SEC_ENG_ID1_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 9, /*!< sec_eng_id1 Interrupt                                             */
    SEC_ENG_ID0_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 10, /*!< sec_eng_id0 Interrupt                                             */
    SEC_ENG_ID1_CDET_IRQn = 16 + 11, /*!< sec_eng_id1_cdet  Interrupt                                       */
    SEC_ENG_ID0_CDET_IRQn = 16 + 12, /*!< sec_eng_id0_cdet Interrupt                                        */
    SF_CTRL_ID1_IRQn = 16 + 13, /*!< sf_ctrl_id1 Interrupt                                             */
    SF_CTRL_ID0_IRQn = 16 + 14, /*!< sf_ctrl_id0 Interrupt                                             */
    DMA0_ALL_IRQn = 16 + 15, /*!< DMA0_INTR_ALL Interrupt                                           */
    DMA1_ALL_IRQn = 16 + 16, /*!< DMA1_INTR_ALL Interrupt                                           */
    SDH_IRQn = 16 + 17, /*!< sdh Interrupt                                                     */
    MM_ALL_IRQn = 16 + 18, /*!< MM System All Interrupt                                           */
    IRTX_IRQn = 16 + 19, /*!< IR TX Interrupt                                                   */
    IRRX_IRQn = 16 + 20, /*!< IR RX Interrupt                                                   */
    USB_IRQn = 16 + 21, /*!< USB  Interrupt                                                    */
    AUPDM_TOUCH_IRQn = 16 + 22, /*!< aupdm_touch_int Interrupt                                         */
    M0_RESERVED23_IRQn = 16 + 23, /*!< reserved Interrupt                                                */
    EMAC_IRQn = 16 + 24, /*!< EMAC  Interrupt                                                   */
    GPADC_DMA_IRQn = 16 + 25, /*!< GPADC_DMA Interrupt                                               */
    EFUSE_IRQn = 16 + 26, /*!< Efuse Interrupt                                                   */
    SPI0_IRQn = 16 + 27, /*!< SPI0  Interrupt                                                   */
    UART0_IRQn = 16 + 28, /*!< UART0 Interrupt                                                   */
    UART1_IRQn = 16 + 29, /*!< UART1 Interrupt                                                   */
    UART2_IRQn = 16 + 30, /*!< UART2 Interrupt                                                   */
    GPIO_DMA_IRQn = 16 + 31, /*!< GPIO DMA Interrupt                                                */
    I2C0_IRQn = 16 + 32, /*!< I2C0  Interrupt                                                   */
    PWM_IRQn = 16 + 33, /*!< PWM Interrupt                                                     */
    IPC_RSVD_IRQn = 16 + 34, /*!< ipc reserved Interrupt                                            */
    IPC_LP_IRQn = 16 + 35, /*!< ipc lp_irq Interrupt                                              */
    TIMER0_CH0_IRQn = 16 + 36, /*!< Timer0 Channel 0 Interrupt                                        */
    TIMER0_CH1_IRQn = 16 + 37, /*!< Timer0 Channel 1 Interrupt                                        */
    TIMER0_WDT_IRQn = 16 + 38, /*!< Timer0 Watch Dog Interrupt                                        */
    I2C1_IRQn = 16 + 39, /*!< I2C1  Interrupt                                                   */
    I2S_IRQn = 16 + 40, /*!< I2S  Interrupt                                                    */
    ANA_OCP_OUT_TO_CPU_0_IRQn = 16 + 41, /*!< ana_ocp_out_to_cpu_irq0 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_1_IRQn = 16 + 42, /*!< ana_ocp_out_to_cpu_irq1 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_2_IRQn = 16 + 43, /*!< ana_ocp_out_to_cpu_irq2 Interrupt                                 */
    GPIO_INT0_IRQn = 16 + 44, /*!< GPIO Interrupt                                                    */
    DM_IRQn = 16 + 45, /*!< DM Interrupt                                                      */
    BT_IRQn = 16 + 46, /*!< BT Interrupt                                                      */
    M154_REQ_ACK_IRQn = 16 + 47, /*!< M154 req enh ack Interrupt                                        */
    M154_INT_IRQn = 16 + 48, /*!< M154 Interrupt                                                    */
    M154_AES_IRQn = 16 + 49, /*!< m154 aes Interrupt                                                */
    PDS_WAKEUP_IRQn = 16 + 50, /*!< PDS Wakeup Interrupt                                              */
    HBN_OUT0_IRQn = 16 + 51, /*!< Hibernate out 0 Interrupt                                         */
    HBN_OUT1_IRQn = 16 + 52, /*!< Hibernate out 1 Interrupt                                         */
    BOR_IRQn = 16 + 53, /*!< BOR Interrupt                                                     */
    WIFI_IRQn = 16 + 54, /*!< WIFI To CPU Interrupt                                             */
    BZ_PHY_INT_IRQn = 16 + 55, /*!< BZ phy Interrupt                                                  */
    BLE_IRQn = 16 + 56, /*!< BLE Interrupt                                                     */
    MAC_TXRX_TIMER_IRQn = 16 + 57, /*!< MAC Tx Rx Timer Interrupt                                         */
    MAC_TXRX_MISC_IRQn = 16 + 58, /*!< MAC Tx Rx Misc Interrupt                                          */
    MAC_RX_TRG_IRQn = 16 + 59, /*!< MAC Rx Trigger Interrupt                                          */
    MAC_TX_TRG_IRQn = 16 + 60, /*!< MAC tx Trigger Interrupt                                          */
    MAC_GEN_IRQn = 16 + 61, /*!< MAC Gen Interrupt                                                 */
    MAC_PORT_TRG_IRQn = 16 + 62, /*!< MAC Prot Trigger Interrupt                                        */
    WIFI_IPC_PUBLIC_IRQn = 16 + 63, /*!< WIFI Ipc Interrupt                                                */
    IRQn_LAST,
# 217 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
} IRQn_Type;

/* Add following macro definition in order to pass the compilation */

#define BMX_DSP_BUS_ERR_IRQn (IRQn_LAST)
#define D0_RESERVED1_IRQn (IRQn_LAST)
#define D0_RESERVED2_IRQn (IRQn_LAST)
#define UART3_IRQn (IRQn_LAST)
#define I2C2_IRQn (IRQn_LAST)
#define I2C3_IRQn (IRQn_LAST)
#define SPI1_IRQn (IRQn_LAST)
#define D0_RESERVED4_IRQn (IRQn_LAST)
#define D0_RESERVED5_IRQn (IRQn_LAST)
#define SEOF_INT0_IRQn (IRQn_LAST)
#define SEOF_INT1_IRQn (IRQn_LAST)
#define SEOF_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT0_IRQn (IRQn_LAST)
#define DVP2BUS_INT1_IRQn (IRQn_LAST)
#define DVP2BUS_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT3_IRQn (IRQn_LAST)
#define H264_BS_IRQn (IRQn_LAST)
#define H264_FRAME_IRQn (IRQn_LAST)
#define H264_SEQ_DONE_IRQn (IRQn_LAST)
#define MJPEG_IRQn (IRQn_LAST)
#define H264_S_BS_IRQn (IRQn_LAST)
#define H264_S_FRAME_IRQn (IRQn_LAST)
#define H264_S_SEQ_DONE_IRQn (IRQn_LAST)
#define DMA2_INT0_IRQn (IRQn_LAST)
#define DMA2_INT1_IRQn (IRQn_LAST)
#define DMA2_INT2_IRQn (IRQn_LAST)
#define DMA2_INT3_IRQn (IRQn_LAST)
#define DMA2_INT4_IRQn (IRQn_LAST)
#define DMA2_INT5_IRQn (IRQn_LAST)
#define DMA2_INT6_IRQn (IRQn_LAST)
#define DMA2_INT7_IRQn (IRQn_LAST)
#define SDH_MMC1_IRQn (IRQn_LAST)
#define SDH_MMC3_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP1_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP3_IRQn (IRQn_LAST)
#define EMAC2_IRQn (IRQn_LAST)
#define MIPI_CSI_IRQn (IRQn_LAST)
#define IPC_D0_IRQn (IRQn_LAST)
#define APU_IRQn (IRQn_LAST)
#define MJDEC_IRQn (IRQn_LAST)
#define DVP2BUS_INT4_IRQn (IRQn_LAST)
#define DVP2BUS_INT5_IRQn (IRQn_LAST)
#define DVP2BUS_INT6_IRQn (IRQn_LAST)
#define DVP2BUS_INT7_IRQn (IRQn_LAST)
#define DMA2D_INT0_IRQn (IRQn_LAST)
#define DMA2D_INT1_IRQn (IRQn_LAST)
#define DISPLAY_IRQn (IRQn_LAST)
#define SEOF_INT3_IRQn (IRQn_LAST)
#define RESERVED1_IRQn (IRQn_LAST)
#define RESERVED2_IRQn (IRQn_LAST)
#define OSD_IRQn (IRQn_LAST)
#define DBI_IRQn (IRQn_LAST)
#define D0_RESERVED6_IRQn (IRQn_LAST)
#define OSDA_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSDB_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSD_PB_IRQn (IRQn_LAST)
#define D0_RESERVED7_IRQn (IRQn_LAST)
#define MIPI_DSI_IRQn (IRQn_LAST)
#define D0_RESERVED8_IRQn (IRQn_LAST)
#define TIMER1_CH0_IRQn (IRQn_LAST)
#define TIMER1_CH1_IRQn (IRQn_LAST)
#define TIMER1_WDT_IRQn (IRQn_LAST)
#define WL_ALL_IRQn (IRQn_LAST)
#define PDS_IRQn (IRQn_LAST)
# 352 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
/**
 * @brief BL808 Memory Map Definitions
 */
#define BL808_OCRAM_BASE (0x22020000)
#define BL808_OCRAM_END (0x22020000 + 64 * 1024)
#define BL808_OCRAM_CACHEABLE_BASE (0x62020000)
#define BL808_OCRAM_CACHEABLE_END (0x62020000 + 64 * 1024)

#define BL808_WRAM_BASE (0x22030000)
#define BL808_WRAM_END (0x22030000 + 160 * 1024)
#define BL808_WRAM_CACHEABLE_BASE (0x62030000)
#define BL808_WRAM_CACHEABLE_END (0x62030000 + 160 * 1024)

#define BL808_MCU_ALLRAM_BASE (0x22020000)
#define BL808_MCU_ALLRAM_END (0x22020000 + 64 * 1024 + 160 * 1024)
#define BL808_MCU_ALLRAM_CACHEABLE_BASE (0x62020000)
#define BL808_MCU_ALLRAM_CACHEABLE_END (0x62020000 + 64 * 1024 + 160 * 1024)

#define BL808_DRAM_BASE (0x3EF80000)
#define BL808_DRAM_END (0x3EF80000 + 512 * 1024)
#define BL808_DRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_DRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024)

#define BL808_VRAM_BASE (0x3F000000)
#define BL808_VRAM_END (0x3F000000 + 32 * 1024)
#define BL808_VRAM_CACHEABLE_BASE (0x7F000000)
#define BL808_VRAM_CACHEABLE_END (0x7F000000 + 32 * 1024)

#define BL808_MM_ALLRAM_BASE (0x3EF80000)
#define BL808_MM_ALLRAM_END (0x3EF80000 + 512 * 1024 + 32 * 1024)
#define BL808_MM_ALLRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_ALLRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 32 * 1024)

#define BL808_FLASH_XIP_BASE (0x58000000)
#define BL808_FLASH_XIP_END (0x58000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_BASE (0x5C000000)
#define BL808_FLASH2_XIP_END (0x5C000000 + 64 * 1024 * 1024)
#define BL808_FLASH_XIP_REMAP0_BASE (0xD8000000)
#define BL808_FLASH_XIP_REMAP0_END (0xD8000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_REMAP0_BASE (0xDC000000)
#define BL808_FLASH2_XIP_REMAP0_END (0xDC000000 + 64 * 1024 * 1024)

#define BL808_MM_WHOLERAM_BASE (0x3EF80000)
#define BL808_MM_WHOLERAM_END (0x3EF80000 + 512 * 1024 + 96 * 1024)
#define BL808_MM_WHOLERAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_WHOLERAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 96 * 1024)

/*@} end of group Memory_Map_Section */

/* BL808 peripherals base address */
/* WLSYS */
#define GLB_BASE ((uint32_t)0x20000000)
#define MIX_BASE ((uint32_t)0x20001000)
#define GPIP_BASE ((uint32_t)0x20002000)
#define PHY_BASE ((uint32_t)0x20002800)
#define AGC_BASE ((uint32_t)0x20002c00)
#define SEC_DBG_BASE ((uint32_t)0x20003000)
#define SEC_ENG_BASE ((uint32_t)0x20004000)
#define TZ1_BASE ((uint32_t)0x20005000)
#define TZC_SEC_BASE ((uint32_t)0x20005000)
#define TZ2_BASE ((uint32_t)0x20006000)
#define TZC_NSEC_BASE ((uint32_t)0x20006000)
#define EFUSE_BASE ((uint32_t)0x20056000)
#define EF_DATA_BASE ((uint32_t)0x20056000)
#define EF_CTRL_BASE ((uint32_t)0x20056000)
#define CCI_BASE ((uint32_t)0x20008000)
#define MCU_MISC_BASE ((uint32_t)0x20009000)
#define L1C_BASE ((uint32_t)0x20009000)
#define UART0_BASE ((uint32_t)0x2000a000)
#define UART1_BASE ((uint32_t)0x2000a100)
#define SPI0_BASE ((uint32_t)0x2000a200)
#define I2C0_BASE ((uint32_t)0x2000a300)
#define PWM_BASE ((uint32_t)0x2000a400)
#define TIMER0_BASE ((uint32_t)0x2000a500)
#define IR_BASE ((uint32_t)0x2000a600)
#define CKS_BASE ((uint32_t)0x2000a700)
#define IPC0_BASE ((uint32_t)0x2000a800)
#define IPC1_BASE ((uint32_t)0x2000a840)
#define I2C1_BASE ((uint32_t)0x2000a900)
#define UART2_BASE ((uint32_t)0x2000aa00)
#define I2S_BASE ((uint32_t)0x2000ab00)
#define PDM0_BASE ((uint32_t)0x2000a000)
#define LZ4D_BASE ((uint32_t)0x2000ad00)
#define QSPI_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BUF_BASE ((uint32_t)0x2000b600)
#define DMA0_BASE ((uint32_t)0x2000c000)
#define PDS_BASE ((uint32_t)0x2000e000)
#define HBN_BASE ((uint32_t)0x2000f000)
#define AON_BASE ((uint32_t)0x2000f000)
#define EMI_MISC_BASE ((uint32_t)0x20050000)
#define PSRAM_CTRL_BASE ((uint32_t)0x20052000)
#define USB_BASE ((uint32_t)0x20072000)
#define AUDIO_BASE ((uint32_t)0x20055000)
#define SDH_BASE ((uint32_t)0x20060000)
#define EMAC_BASE ((uint32_t)0x20070000)
#define DMA1_BASE ((uint32_t)0x20071000)

/* MMSYS */
#define MM_MISC_BASE ((uint32_t)0x30000000)
#define DMA2_BASE ((uint32_t)0x30001000)
#define UART3_BASE ((uint32_t)0x30002000)
#define I2C2_BASE ((uint32_t)0x30003000)
#define I2C3_BASE ((uint32_t)0x30004000)
#define IPC2_BASE ((uint32_t)0x30005000)
#define DMA2D_BASE ((uint32_t)0x30006000)
#define CLKRST_CTRL_BASE ((uint32_t)0x30007000)
#define MM_GLB_BASE ((uint32_t)0x30007000)
#define SPI1_BASE ((uint32_t)0x30008000)
#define TIMER1_BASE ((uint32_t)0x30009000)
#define PSRAM_UHS_BASE ((uint32_t)0x3000f000)

/* SUBSYS */
#define SUB_MISC_BASE ((uint32_t)0x30010000)
#define SUB_BASE ((uint32_t)0x30011000)
#define DVP0_BASE ((uint32_t)0x30012000)
#define DVP1_BASE ((uint32_t)0x30012100)
#define DVP2_BASE ((uint32_t)0x30012200)
#define DVP3_BASE ((uint32_t)0x30012300)
#define DVP4_BASE ((uint32_t)0x30012400)
#define DVP5_BASE ((uint32_t)0x30012500)
#define DVP6_BASE ((uint32_t)0x30012600)
#define DVP7_BASE ((uint32_t)0x30012700)
#define DVP_TSRC0_BASE ((uint32_t)0x30012800)
#define DVP_TSRC1_BASE ((uint32_t)0x30012900)
#define AXI_CTRL_NR3D_BASE ((uint32_t)0x30012a00)
#define OSD_PROBE_BASE ((uint32_t)0x30012b00)
#define OSD_A_BASE ((uint32_t)0x30013000)
#define OSD_B_BASE ((uint32_t)0x30014000)
#define OSD_DP_BASE ((uint32_t)0x30015000)
#define OSD_BLEND0_OFFSET (0x000)
#define OSD_BLEND1_OFFSET (0x100)
#define OSD_BLEND2_OFFSET (0x200)
#define OSD_BLEND3_OFFSET (0x300)
#define OSD_DRAW_LOW_OFFSET (0x400)
#define OSD_DRAW_HIGH_OFFSET (0x504)
#define MIPI_BASE ((uint32_t)0x3001a000)
#define DBI_BASE ((uint32_t)0x3001b000)
#define DSI_BASE ((uint32_t)0x3001a100)
#define CSI_BASE ((uint32_t)0x3001a000)

/* CODEC_SUBSYS */
#define CODEC_MISC_BASE ((uint32_t)0x30020000)
#define MJPEG_BASE ((uint32_t)0x30021000)
#define VIDEO_BASE ((uint32_t)0x30022000)
#define MJPEG_DEC_BASE ((uint32_t)0x30023000)
#define BL_CNN_BASE ((uint32_t)0x30024000)

#define HBN_RAM_BASE ((uint32_t)0x20010000)

#define RF_BASE ((uint32_t)0x20001000)

typedef enum {
    BL_AHB_MASTER_CPU = 0x00,
    BL_AHB_MASTER_SDU = 0x01,
    BL_AHB_MASTER_SEC = 0x02,
    BL_AHB_MASTER_DMA = 0x03,
    BL_AHB_MASTER_CCI = 0x04,
    BL_AHB_MASTER_WIFI_PLATFORM = 0x05,
    BL_AHB_MASTER_WIFI_MAC_PHY = 0x06,
    BL_AHB_MASTER_WIFI_PHY = 0x07,
    BL_AHB_MASTER_MAX = 0x08,
} BL_AHB_Master_Type;

typedef enum {
    BL_AHB_SLAVE1_GLB = 0x00, //cgen rsvd
    BL_AHB_SLAVE1_RF_TOP = 0x01, //swrst mix
    BL_AHB_SLAVE1_GPIP = 0x02,
    BL_AHB_SLAVE1_SEC_DBG = 0x03,
    BL_AHB_SLAVE1_SEC_ENG = 0x04,
    BL_AHB_SLAVE1_TZ = 0x05, //swrst tz1,cgen tz1+tz2
    BL_AHB_SLAVE1_RSVD6 = 0x06, //swrst tz2,
    BL_AHB_SLAVE1_EF_CTRL = 0x07,
    BL_AHB_SLAVE1_CCI = 0x08, //cgen rsvd
    BL_AHB_SLAVE1_L1C = 0x09, //cgen rsvd
    BL_AHB_SLAVE1_RSVD10 = 0x0A,
    BL_AHB_SLAVE1_SF_CTRL = 0x0B,
    BL_AHB_SLAVE1_DMA = 0x0C,
    BL_AHB_SLAVE1_SDU = 0x0D, //cgen rsvd
    BL_AHB_SLAVE1_PDS = 0x0E, //cgen rsvd
    BL_AHB_SLAVE1_RSVD15 = 0x0F,
    BL_AHB_SLAVE1_UART0 = 0x10,
    BL_AHB_SLAVE1_UART1 = 0x11,
    BL_AHB_SLAVE1_SPI = 0x12,
    BL_AHB_SLAVE1_I2C = 0x13,
    BL_AHB_SLAVE1_PWM = 0x14,
    BL_AHB_SLAVE1_TIMER = 0x15,
    BL_AHB_SLAVE1_IRR = 0x16,
    BL_AHB_SLAVE1_CKS = 0x17,
    BL_AHB_SLAVE1_QDEC = 0x18,
    BL_AHB_SLAVE1_KYS = 0x19,
    BL_AHB_SLAVE1_UART2 = 0x1A,
    BL_AHB_SLAVE1_RSVD27 = 0x1B,
    BL_AHB_SLAVE1_RSVD28 = 0x1C,
    BL_AHB_SLAVE1_RSVD29 = 0x1D,
    BL_AHB_SLAVE1_RSVD30 = 0x1E,
    BL_AHB_SLAVE1_RSVD31 = 0x1F,
    BL_AHB_SLAVE1_MAX = 0x20,
    BL_AHB_SLAVE1_GPADC = 0x21, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_GPDAC = 0x22, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_I2S = 0x23, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_CAM = 0x24, /* not used for cgen and swrst */
} BL_AHB_Slave1_Type;

typedef enum {
    BL_AHB_SLAVE2_RSVD0 = 0x00,
    BL_AHB_SLAVE2_RSVD1 = 0x01,
    BL_AHB_SLAVE2_RSVD2 = 0x02,
    BL_AHB_SLAVE2_RSVD3 = 0x03,
    BL_AHB_SLAVE2_WIFI = 0x04,
    BL_AHB_SLAVE2_RSVD5 = 0x05,
    BL_AHB_SLAVE2_RSVD6 = 0x06,
    BL_AHB_SLAVE2_RSVD7 = 0x07,
    BL_AHB_SLAVE2_BT_BLE = 0x08,
    BL_AHB_SLAVE2_M154 = 0x09,
    BL_AHB_SLAVE2_BT_BLE2 = 0x0A,
    BL_AHB_SLAVE2_M1542 = 0x0B,
    BL_AHB_SLAVE2_RSVD12 = 0x0C,
    BL_AHB_SLAVE2_RSVD13 = 0x0D,
    BL_AHB_SLAVE2_RSVD14 = 0x0E,
    BL_AHB_SLAVE2_RSVD15 = 0x0F,
    BL_AHB_SLAVE2_EXT_EMI_MISC = 0x10,
    BL_AHB_SLAVE2_EXT_PSRAM0_CTRL = 0x11,
    BL_AHB_SLAVE2_EXT_PSRAM1_CTRL = 0x12,
    BL_AHB_SLAVE2_EXT_USB = 0x13,
    BL_AHB_SLAVE2_EXT_MIX2 = 0x14,
    BL_AHB_SLAVE2_EXT_AUDIO = 0x15,
    BL_AHB_SLAVE2_EXT_SDH = 0x16,
    BL_AHB_SLAVE2_EXT_EMAC = 0x17,
    BL_AHB_SLAVE2_EXT_DMA2 = 0x18,
    BL_AHB_SLAVE2_EXT_RSVD25 = 0x19,
    BL_AHB_SLAVE2_EXT_RSVD26 = 0x1A,
    BL_AHB_SLAVE2_EXT_RSVD27 = 0x1B,
    BL_AHB_SLAVE2_MAX = 0x1C,
} BL_AHB_Slave2_Type;

typedef enum {
    BL_AHB_SLAVE3_WIFIPLL_240M = 0x00,
    BL_AHB_SLAVE3_CPUPLL_120M = 0x01,
    BL_AHB_SLAVE3_CPUPLL_300M = 0x02,
    BL_AHB_SLAVE3_CPUPLL_600M = 0x03,
    BL_AHB_SLAVE3_MAX = 0x04,
} BL_AHB_Slave3_Type;

typedef enum {
    BL_AHB_SEC_ENG_AES0 = 0,
    BL_AHB_SEC_ENG_AES1,
    BL_AHB_SEC_ENG_SHA0,
    BL_AHB_SEC_ENG_SHA1,
} BL_AHB_Sec_Eng_Type;

typedef enum {
    BL_AHB_DMA0_CH0 = 0,
    BL_AHB_DMA0_CH1,
    BL_AHB_DMA0_CH2,
    BL_AHB_DMA0_CH3,
    BL_AHB_DMA0_CH4,
    BL_AHB_DMA0_CH5,
    BL_AHB_DMA0_CH6,
    BL_AHB_DMA0_CH7,
} BL_AHB_DMA0_CHNL_Type;

typedef enum {
    BL_CORE_MASTER_IBUS_CPU = 0,
    BL_CORE_MASTER_DBUS_CPU,
    BL_CORE_MASTER_BUS_S2F,
    BL_CORE_MASTER_MAX,
} BL_Core_Master_Type;

typedef enum {
    BL_CORE_SLAVE0_DTCM_CPU = 0,
    BL_CORE_SLAVE0_MAX,
} BL_Core_Slave0_Type;

typedef enum {
    BL_CORE_SLAVE1_XIP_CPU = 0,
    BL_CORE_SLAVE1_ITCM_CPU,
    BL_CORE_SLAVE1_ROM,
    BL_CORE_SLAVE1_MAX,
} BL_Core_Slave1_Type;

typedef enum {
    BL_CORE_SLAVE2_F2S = 0,
    BL_CORE_SLAVE2_MAX,
} BL_Core_Slave2_Type;

/**
  * @}
  */
//#include <stdint.h>
// /* ARM CPU include files */
// #ifdef ARCH_ARM
// #ifdef CPU_AP_CM4
// #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
// #endif
// #ifdef CPU_NP_CM0
// #include "core_cm0.h" /* Cortex-M0 processor and core peripherals */
// #endif
// #endif
// /* RISCV CPU include files */
// #ifdef ARCH_RISCV
// #ifdef __GNUC__
// #include <csi_core.h>
// #endif
// #endif
# 40 "../bouffalo_drivers/soc/bl808/std/include/hardware/psram_reg.h" 2

/* 0x0 : psram_configure */
#define PSRAM_CONFIGURE_OFFSET (0x0)
#define PSRAM_REG_VENDOR_SEL PSRAM_REG_VENDOR_SEL
#define PSRAM_REG_VENDOR_SEL_POS (0U)
#define PSRAM_REG_VENDOR_SEL_LEN (3U)
#define PSRAM_REG_VENDOR_SEL_MSK (((1U << PSRAM_REG_VENDOR_SEL_LEN) - 1) << PSRAM_REG_VENDOR_SEL_POS)
#define PSRAM_REG_VENDOR_SEL_UMSK (~(((1U << PSRAM_REG_VENDOR_SEL_LEN) - 1) << PSRAM_REG_VENDOR_SEL_POS))
#define PSRAM_REG_AP_MR PSRAM_REG_AP_MR
#define PSRAM_REG_AP_MR_POS (4U)
#define PSRAM_REG_AP_MR_LEN (3U)
#define PSRAM_REG_AP_MR_MSK (((1U << PSRAM_REG_AP_MR_LEN) - 1) << PSRAM_REG_AP_MR_POS)
#define PSRAM_REG_AP_MR_UMSK (~(((1U << PSRAM_REG_AP_MR_LEN) - 1) << PSRAM_REG_AP_MR_POS))
#define PSRAM_REG_WB_REG_SEL PSRAM_REG_WB_REG_SEL
#define PSRAM_REG_WB_REG_SEL_POS (8U)
#define PSRAM_REG_WB_REG_SEL_LEN (3U)
#define PSRAM_REG_WB_REG_SEL_MSK (((1U << PSRAM_REG_WB_REG_SEL_LEN) - 1) << PSRAM_REG_WB_REG_SEL_POS)
#define PSRAM_REG_WB_REG_SEL_UMSK (~(((1U << PSRAM_REG_WB_REG_SEL_LEN) - 1) << PSRAM_REG_WB_REG_SEL_POS))
#define PSRAM_REG_CONFIG_W_PUSLE PSRAM_REG_CONFIG_W_PUSLE
#define PSRAM_REG_CONFIG_W_PUSLE_POS (12U)
#define PSRAM_REG_CONFIG_W_PUSLE_LEN (1U)
#define PSRAM_REG_CONFIG_W_PUSLE_MSK (((1U << PSRAM_REG_CONFIG_W_PUSLE_LEN) - 1) << PSRAM_REG_CONFIG_W_PUSLE_POS)
#define PSRAM_REG_CONFIG_W_PUSLE_UMSK (~(((1U << PSRAM_REG_CONFIG_W_PUSLE_LEN) - 1) << PSRAM_REG_CONFIG_W_PUSLE_POS))
#define PSRAM_REG_CONFIG_R_PUSLE PSRAM_REG_CONFIG_R_PUSLE
#define PSRAM_REG_CONFIG_R_PUSLE_POS (13U)
#define PSRAM_REG_CONFIG_R_PUSLE_LEN (1U)
#define PSRAM_REG_CONFIG_R_PUSLE_MSK (((1U << PSRAM_REG_CONFIG_R_PUSLE_LEN) - 1) << PSRAM_REG_CONFIG_R_PUSLE_POS)
#define PSRAM_REG_CONFIG_R_PUSLE_UMSK (~(((1U << PSRAM_REG_CONFIG_R_PUSLE_LEN) - 1) << PSRAM_REG_CONFIG_R_PUSLE_POS))
#define PSRAM_STS_CONFIG_W_DONE PSRAM_STS_CONFIG_W_DONE
#define PSRAM_STS_CONFIG_W_DONE_POS (14U)
#define PSRAM_STS_CONFIG_W_DONE_LEN (1U)
#define PSRAM_STS_CONFIG_W_DONE_MSK (((1U << PSRAM_STS_CONFIG_W_DONE_LEN) - 1) << PSRAM_STS_CONFIG_W_DONE_POS)
#define PSRAM_STS_CONFIG_W_DONE_UMSK (~(((1U << PSRAM_STS_CONFIG_W_DONE_LEN) - 1) << PSRAM_STS_CONFIG_W_DONE_POS))
#define PSRAM_STS_CONFIG_R_DONE PSRAM_STS_CONFIG_R_DONE
#define PSRAM_STS_CONFIG_R_DONE_POS (15U)
#define PSRAM_STS_CONFIG_R_DONE_LEN (1U)
#define PSRAM_STS_CONFIG_R_DONE_MSK (((1U << PSRAM_STS_CONFIG_R_DONE_LEN) - 1) << PSRAM_STS_CONFIG_R_DONE_POS)
#define PSRAM_STS_CONFIG_R_DONE_UMSK (~(((1U << PSRAM_STS_CONFIG_R_DONE_LEN) - 1) << PSRAM_STS_CONFIG_R_DONE_POS))
#define PSRAM_REG_CONFIG_REQ PSRAM_REG_CONFIG_REQ
#define PSRAM_REG_CONFIG_REQ_POS (16U)
#define PSRAM_REG_CONFIG_REQ_LEN (1U)
#define PSRAM_REG_CONFIG_REQ_MSK (((1U << PSRAM_REG_CONFIG_REQ_LEN) - 1) << PSRAM_REG_CONFIG_REQ_POS)
#define PSRAM_REG_CONFIG_REQ_UMSK (~(((1U << PSRAM_REG_CONFIG_REQ_LEN) - 1) << PSRAM_REG_CONFIG_REQ_POS))
#define PSRAM_REG_CONFIG_GNT PSRAM_REG_CONFIG_GNT
#define PSRAM_REG_CONFIG_GNT_POS (17U)
#define PSRAM_REG_CONFIG_GNT_LEN (1U)
#define PSRAM_REG_CONFIG_GNT_MSK (((1U << PSRAM_REG_CONFIG_GNT_LEN) - 1) << PSRAM_REG_CONFIG_GNT_POS)
#define PSRAM_REG_CONFIG_GNT_UMSK (~(((1U << PSRAM_REG_CONFIG_GNT_LEN) - 1) << PSRAM_REG_CONFIG_GNT_POS))
#define PSRAM_REG_X16_MODE PSRAM_REG_X16_MODE
#define PSRAM_REG_X16_MODE_POS (18U)
#define PSRAM_REG_X16_MODE_LEN (1U)
#define PSRAM_REG_X16_MODE_MSK (((1U << PSRAM_REG_X16_MODE_LEN) - 1) << PSRAM_REG_X16_MODE_POS)
#define PSRAM_REG_X16_MODE_UMSK (~(((1U << PSRAM_REG_X16_MODE_LEN) - 1) << PSRAM_REG_X16_MODE_POS))
#define PSRAM_REG_WB_HYPER3 PSRAM_REG_WB_HYPER3
#define PSRAM_REG_WB_HYPER3_POS (19U)
#define PSRAM_REG_WB_HYPER3_LEN (1U)
#define PSRAM_REG_WB_HYPER3_MSK (((1U << PSRAM_REG_WB_HYPER3_LEN) - 1) << PSRAM_REG_WB_HYPER3_POS)
#define PSRAM_REG_WB_HYPER3_UMSK (~(((1U << PSRAM_REG_WB_HYPER3_LEN) - 1) << PSRAM_REG_WB_HYPER3_POS))
#define PSRAM_REG_PCK_S_DIV PSRAM_REG_PCK_S_DIV
#define PSRAM_REG_PCK_S_DIV_POS (20U)
#define PSRAM_REG_PCK_S_DIV_LEN (3U)
#define PSRAM_REG_PCK_S_DIV_MSK (((1U << PSRAM_REG_PCK_S_DIV_LEN) - 1) << PSRAM_REG_PCK_S_DIV_POS)
#define PSRAM_REG_PCK_S_DIV_UMSK (~(((1U << PSRAM_REG_PCK_S_DIV_LEN) - 1) << PSRAM_REG_PCK_S_DIV_POS))
#define PSRAM_REG_CLKN_FREE PSRAM_REG_CLKN_FREE
#define PSRAM_REG_CLKN_FREE_POS (23U)
#define PSRAM_REG_CLKN_FREE_LEN (1U)
#define PSRAM_REG_CLKN_FREE_MSK (((1U << PSRAM_REG_CLKN_FREE_LEN) - 1) << PSRAM_REG_CLKN_FREE_POS)
#define PSRAM_REG_CLKN_FREE_UMSK (~(((1U << PSRAM_REG_CLKN_FREE_LEN) - 1) << PSRAM_REG_CLKN_FREE_POS))
#define PSRAM_REG_LINEAR_BND_B PSRAM_REG_LINEAR_BND_B
#define PSRAM_REG_LINEAR_BND_B_POS (28U)
#define PSRAM_REG_LINEAR_BND_B_LEN (4U)
#define PSRAM_REG_LINEAR_BND_B_MSK (((1U << PSRAM_REG_LINEAR_BND_B_LEN) - 1) << PSRAM_REG_LINEAR_BND_B_POS)
#define PSRAM_REG_LINEAR_BND_B_UMSK (~(((1U << PSRAM_REG_LINEAR_BND_B_LEN) - 1) << PSRAM_REG_LINEAR_BND_B_POS))

/* 0x4 : psram_manual_control */
#define PSRAM_MANUAL_CONTROL_OFFSET (0x4)
#define PSRAM_REG_WC_SW PSRAM_REG_WC_SW
#define PSRAM_REG_WC_SW_POS (0U)
#define PSRAM_REG_WC_SW_LEN (7U)
#define PSRAM_REG_WC_SW_MSK (((1U << PSRAM_REG_WC_SW_LEN) - 1) << PSRAM_REG_WC_SW_POS)
#define PSRAM_REG_WC_SW_UMSK (~(((1U << PSRAM_REG_WC_SW_LEN) - 1) << PSRAM_REG_WC_SW_POS))
#define PSRAM_REG_WC_SW_EN PSRAM_REG_WC_SW_EN
#define PSRAM_REG_WC_SW_EN_POS (8U)
#define PSRAM_REG_WC_SW_EN_LEN (1U)
#define PSRAM_REG_WC_SW_EN_MSK (((1U << PSRAM_REG_WC_SW_EN_LEN) - 1) << PSRAM_REG_WC_SW_EN_POS)
#define PSRAM_REG_WC_SW_EN_UMSK (~(((1U << PSRAM_REG_WC_SW_EN_LEN) - 1) << PSRAM_REG_WC_SW_EN_POS))
#define PSRAM_REG_STATE_HOLD_TICK PSRAM_REG_STATE_HOLD_TICK
#define PSRAM_REG_STATE_HOLD_TICK_POS (9U)
#define PSRAM_REG_STATE_HOLD_TICK_LEN (1U)
#define PSRAM_REG_STATE_HOLD_TICK_MSK (((1U << PSRAM_REG_STATE_HOLD_TICK_LEN) - 1) << PSRAM_REG_STATE_HOLD_TICK_POS)
#define PSRAM_REG_STATE_HOLD_TICK_UMSK (~(((1U << PSRAM_REG_STATE_HOLD_TICK_LEN) - 1) << PSRAM_REG_STATE_HOLD_TICK_POS))
#define PSRAM_REG_DQS_LATCH_INV PSRAM_REG_DQS_LATCH_INV
#define PSRAM_REG_DQS_LATCH_INV_POS (10U)
#define PSRAM_REG_DQS_LATCH_INV_LEN (1U)
#define PSRAM_REG_DQS_LATCH_INV_MSK (((1U << PSRAM_REG_DQS_LATCH_INV_LEN) - 1) << PSRAM_REG_DQS_LATCH_INV_POS)
#define PSRAM_REG_DQS_LATCH_INV_UMSK (~(((1U << PSRAM_REG_DQS_LATCH_INV_LEN) - 1) << PSRAM_REG_DQS_LATCH_INV_POS))
#define PSRAM_REG_WB_BL2_MASK PSRAM_REG_WB_BL2_MASK
#define PSRAM_REG_WB_BL2_MASK_POS (11U)
#define PSRAM_REG_WB_BL2_MASK_LEN (1U)
#define PSRAM_REG_WB_BL2_MASK_MSK (((1U << PSRAM_REG_WB_BL2_MASK_LEN) - 1) << PSRAM_REG_WB_BL2_MASK_POS)
#define PSRAM_REG_WB_BL2_MASK_UMSK (~(((1U << PSRAM_REG_WB_BL2_MASK_LEN) - 1) << PSRAM_REG_WB_BL2_MASK_POS))
#define PSRAM_REG_FORCE_CEB_LOW PSRAM_REG_FORCE_CEB_LOW
#define PSRAM_REG_FORCE_CEB_LOW_POS (12U)
#define PSRAM_REG_FORCE_CEB_LOW_LEN (1U)
#define PSRAM_REG_FORCE_CEB_LOW_MSK (((1U << PSRAM_REG_FORCE_CEB_LOW_LEN) - 1) << PSRAM_REG_FORCE_CEB_LOW_POS)
#define PSRAM_REG_FORCE_CEB_LOW_UMSK (~(((1U << PSRAM_REG_FORCE_CEB_LOW_LEN) - 1) << PSRAM_REG_FORCE_CEB_LOW_POS))
#define PSRAM_REG_FORCE_CEB_HIGH PSRAM_REG_FORCE_CEB_HIGH
#define PSRAM_REG_FORCE_CEB_HIGH_POS (13U)
#define PSRAM_REG_FORCE_CEB_HIGH_LEN (1U)
#define PSRAM_REG_FORCE_CEB_HIGH_MSK (((1U << PSRAM_REG_FORCE_CEB_HIGH_LEN) - 1) << PSRAM_REG_FORCE_CEB_HIGH_POS)
#define PSRAM_REG_FORCE_CEB_HIGH_UMSK (~(((1U << PSRAM_REG_FORCE_CEB_HIGH_LEN) - 1) << PSRAM_REG_FORCE_CEB_HIGH_POS))
#define PSRAM_REG_PSRAM_RESETB PSRAM_REG_PSRAM_RESETB
#define PSRAM_REG_PSRAM_RESETB_POS (14U)
#define PSRAM_REG_PSRAM_RESETB_LEN (1U)
#define PSRAM_REG_PSRAM_RESETB_MSK (((1U << PSRAM_REG_PSRAM_RESETB_LEN) - 1) << PSRAM_REG_PSRAM_RESETB_POS)
#define PSRAM_REG_PSRAM_RESETB_UMSK (~(((1U << PSRAM_REG_PSRAM_RESETB_LEN) - 1) << PSRAM_REG_PSRAM_RESETB_POS))
#define PSRAM_REG_CK_EDGE_NALI PSRAM_REG_CK_EDGE_NALI
#define PSRAM_REG_CK_EDGE_NALI_POS (15U)
#define PSRAM_REG_CK_EDGE_NALI_LEN (1U)
#define PSRAM_REG_CK_EDGE_NALI_MSK (((1U << PSRAM_REG_CK_EDGE_NALI_LEN) - 1) << PSRAM_REG_CK_EDGE_NALI_POS)
#define PSRAM_REG_CK_EDGE_NALI_UMSK (~(((1U << PSRAM_REG_CK_EDGE_NALI_LEN) - 1) << PSRAM_REG_CK_EDGE_NALI_POS))
#define PSRAM_STS_CONFIG_READ PSRAM_STS_CONFIG_READ
#define PSRAM_STS_CONFIG_READ_POS (16U)
#define PSRAM_STS_CONFIG_READ_LEN (16U)
#define PSRAM_STS_CONFIG_READ_MSK (((1U << PSRAM_STS_CONFIG_READ_LEN) - 1) << PSRAM_STS_CONFIG_READ_POS)
#define PSRAM_STS_CONFIG_READ_UMSK (~(((1U << PSRAM_STS_CONFIG_READ_LEN) - 1) << PSRAM_STS_CONFIG_READ_POS))

/* 0x8 : fifo_thres_control */
#define PSRAM_FIFO_THRES_CONTROL_OFFSET (0x8)
#define PSRAM_REG_MASK_W_FIFO_CNT PSRAM_REG_MASK_W_FIFO_CNT
#define PSRAM_REG_MASK_W_FIFO_CNT_POS (0U)
#define PSRAM_REG_MASK_W_FIFO_CNT_LEN (16U)
#define PSRAM_REG_MASK_W_FIFO_CNT_MSK (((1U << PSRAM_REG_MASK_W_FIFO_CNT_LEN) - 1) << PSRAM_REG_MASK_W_FIFO_CNT_POS)
#define PSRAM_REG_MASK_W_FIFO_CNT_UMSK (~(((1U << PSRAM_REG_MASK_W_FIFO_CNT_LEN) - 1) << PSRAM_REG_MASK_W_FIFO_CNT_POS))
#define PSRAM_REG_MASK_R_FIFO_REM PSRAM_REG_MASK_R_FIFO_REM
#define PSRAM_REG_MASK_R_FIFO_REM_POS (16U)
#define PSRAM_REG_MASK_R_FIFO_REM_LEN (16U)
#define PSRAM_REG_MASK_R_FIFO_REM_MSK (((1U << PSRAM_REG_MASK_R_FIFO_REM_LEN) - 1) << PSRAM_REG_MASK_R_FIFO_REM_POS)
#define PSRAM_REG_MASK_R_FIFO_REM_UMSK (~(((1U << PSRAM_REG_MASK_R_FIFO_REM_LEN) - 1) << PSRAM_REG_MASK_R_FIFO_REM_POS))

/* 0xC : psram_manual_control2 */
#define PSRAM_MANUAL_CONTROL2_OFFSET (0xC)
#define PSRAM_REG_HOLD_CYCLE_SW PSRAM_REG_HOLD_CYCLE_SW
#define PSRAM_REG_HOLD_CYCLE_SW_POS (0U)
#define PSRAM_REG_HOLD_CYCLE_SW_LEN (7U)
#define PSRAM_REG_HOLD_CYCLE_SW_MSK (((1U << PSRAM_REG_HOLD_CYCLE_SW_LEN) - 1) << PSRAM_REG_HOLD_CYCLE_SW_POS)
#define PSRAM_REG_HOLD_CYCLE_SW_UMSK (~(((1U << PSRAM_REG_HOLD_CYCLE_SW_LEN) - 1) << PSRAM_REG_HOLD_CYCLE_SW_POS))
#define PSRAM_REG_HC_SW_EN PSRAM_REG_HC_SW_EN
#define PSRAM_REG_HC_SW_EN_POS (7U)
#define PSRAM_REG_HC_SW_EN_LEN (1U)
#define PSRAM_REG_HC_SW_EN_MSK (((1U << PSRAM_REG_HC_SW_EN_LEN) - 1) << PSRAM_REG_HC_SW_EN_POS)
#define PSRAM_REG_HC_SW_EN_UMSK (~(((1U << PSRAM_REG_HC_SW_EN_LEN) - 1) << PSRAM_REG_HC_SW_EN_POS))
#define PSRAM_REG_DQS_REL_VAL PSRAM_REG_DQS_REL_VAL
#define PSRAM_REG_DQS_REL_VAL_POS (8U)
#define PSRAM_REG_DQS_REL_VAL_LEN (7U)
#define PSRAM_REG_DQS_REL_VAL_MSK (((1U << PSRAM_REG_DQS_REL_VAL_LEN) - 1) << PSRAM_REG_DQS_REL_VAL_POS)
#define PSRAM_REG_DQS_REL_VAL_UMSK (~(((1U << PSRAM_REG_DQS_REL_VAL_LEN) - 1) << PSRAM_REG_DQS_REL_VAL_POS))
#define PSRAM_REG_PWRAP_SW_SHT_B PSRAM_REG_PWRAP_SW_SHT_B
#define PSRAM_REG_PWRAP_SW_SHT_B_POS (16U)
#define PSRAM_REG_PWRAP_SW_SHT_B_LEN (4U)
#define PSRAM_REG_PWRAP_SW_SHT_B_MSK (((1U << PSRAM_REG_PWRAP_SW_SHT_B_LEN) - 1) << PSRAM_REG_PWRAP_SW_SHT_B_POS)
#define PSRAM_REG_PWRAP_SW_SHT_B_UMSK (~(((1U << PSRAM_REG_PWRAP_SW_SHT_B_LEN) - 1) << PSRAM_REG_PWRAP_SW_SHT_B_POS))
#define PSRAM_REG_PWRAP_SW_EN PSRAM_REG_PWRAP_SW_EN
#define PSRAM_REG_PWRAP_SW_EN_POS (23U)
#define PSRAM_REG_PWRAP_SW_EN_LEN (1U)
#define PSRAM_REG_PWRAP_SW_EN_MSK (((1U << PSRAM_REG_PWRAP_SW_EN_LEN) - 1) << PSRAM_REG_PWRAP_SW_EN_POS)
#define PSRAM_REG_PWRAP_SW_EN_UMSK (~(((1U << PSRAM_REG_PWRAP_SW_EN_LEN) - 1) << PSRAM_REG_PWRAP_SW_EN_POS))
#define PSRAM_REG_ADDR_MASK PSRAM_REG_ADDR_MASK
#define PSRAM_REG_ADDR_MASK_POS (24U)
#define PSRAM_REG_ADDR_MASK_LEN (8U)
#define PSRAM_REG_ADDR_MASK_MSK (((1U << PSRAM_REG_ADDR_MASK_LEN) - 1) << PSRAM_REG_ADDR_MASK_POS)
#define PSRAM_REG_ADDR_MASK_UMSK (~(((1U << PSRAM_REG_ADDR_MASK_LEN) - 1) << PSRAM_REG_ADDR_MASK_POS))

/* 0x10 : winbond_psram_configure */
#define PSRAM_WINBOND_PSRAM_CONFIGURE_OFFSET (0x10)
#define PSRAM_REG_WB_LATENCY PSRAM_REG_WB_LATENCY
#define PSRAM_REG_WB_LATENCY_POS (0U)
#define PSRAM_REG_WB_LATENCY_LEN (4U)
#define PSRAM_REG_WB_LATENCY_MSK (((1U << PSRAM_REG_WB_LATENCY_LEN) - 1) << PSRAM_REG_WB_LATENCY_POS)
#define PSRAM_REG_WB_LATENCY_UMSK (~(((1U << PSRAM_REG_WB_LATENCY_LEN) - 1) << PSRAM_REG_WB_LATENCY_POS))
#define PSRAM_REG_WB_DRIVE_ST PSRAM_REG_WB_DRIVE_ST
#define PSRAM_REG_WB_DRIVE_ST_POS (4U)
#define PSRAM_REG_WB_DRIVE_ST_LEN (3U)
#define PSRAM_REG_WB_DRIVE_ST_MSK (((1U << PSRAM_REG_WB_DRIVE_ST_LEN) - 1) << PSRAM_REG_WB_DRIVE_ST_POS)
#define PSRAM_REG_WB_DRIVE_ST_UMSK (~(((1U << PSRAM_REG_WB_DRIVE_ST_LEN) - 1) << PSRAM_REG_WB_DRIVE_ST_POS))
#define PSRAM_REG_WB_HYBRID_EN PSRAM_REG_WB_HYBRID_EN
#define PSRAM_REG_WB_HYBRID_EN_POS (7U)
#define PSRAM_REG_WB_HYBRID_EN_LEN (1U)
#define PSRAM_REG_WB_HYBRID_EN_MSK (((1U << PSRAM_REG_WB_HYBRID_EN_LEN) - 1) << PSRAM_REG_WB_HYBRID_EN_POS)
#define PSRAM_REG_WB_HYBRID_EN_UMSK (~(((1U << PSRAM_REG_WB_HYBRID_EN_LEN) - 1) << PSRAM_REG_WB_HYBRID_EN_POS))
#define PSRAM_REG_WB_BURST_LENGTH PSRAM_REG_WB_BURST_LENGTH
#define PSRAM_REG_WB_BURST_LENGTH_POS (8U)
#define PSRAM_REG_WB_BURST_LENGTH_LEN (3U)
#define PSRAM_REG_WB_BURST_LENGTH_MSK (((1U << PSRAM_REG_WB_BURST_LENGTH_LEN) - 1) << PSRAM_REG_WB_BURST_LENGTH_POS)
#define PSRAM_REG_WB_BURST_LENGTH_UMSK (~(((1U << PSRAM_REG_WB_BURST_LENGTH_LEN) - 1) << PSRAM_REG_WB_BURST_LENGTH_POS))
#define PSRAM_REG_WB_FIX_LATENCY PSRAM_REG_WB_FIX_LATENCY
#define PSRAM_REG_WB_FIX_LATENCY_POS (12U)
#define PSRAM_REG_WB_FIX_LATENCY_LEN (1U)
#define PSRAM_REG_WB_FIX_LATENCY_MSK (((1U << PSRAM_REG_WB_FIX_LATENCY_LEN) - 1) << PSRAM_REG_WB_FIX_LATENCY_POS)
#define PSRAM_REG_WB_FIX_LATENCY_UMSK (~(((1U << PSRAM_REG_WB_FIX_LATENCY_LEN) - 1) << PSRAM_REG_WB_FIX_LATENCY_POS))
#define PSRAM_REG_WB_DPD_DIS PSRAM_REG_WB_DPD_DIS
#define PSRAM_REG_WB_DPD_DIS_POS (13U)
#define PSRAM_REG_WB_DPD_DIS_LEN (1U)
#define PSRAM_REG_WB_DPD_DIS_MSK (((1U << PSRAM_REG_WB_DPD_DIS_LEN) - 1) << PSRAM_REG_WB_DPD_DIS_POS)
#define PSRAM_REG_WB_DPD_DIS_UMSK (~(((1U << PSRAM_REG_WB_DPD_DIS_LEN) - 1) << PSRAM_REG_WB_DPD_DIS_POS))
#define PSRAM_REG_WB_PASR PSRAM_REG_WB_PASR
#define PSRAM_REG_WB_PASR_POS (16U)
#define PSRAM_REG_WB_PASR_LEN (5U)
#define PSRAM_REG_WB_PASR_MSK (((1U << PSRAM_REG_WB_PASR_LEN) - 1) << PSRAM_REG_WB_PASR_POS)
#define PSRAM_REG_WB_PASR_UMSK (~(((1U << PSRAM_REG_WB_PASR_LEN) - 1) << PSRAM_REG_WB_PASR_POS))
#define PSRAM_REG_WB_HYBRID_SLP PSRAM_REG_WB_HYBRID_SLP
#define PSRAM_REG_WB_HYBRID_SLP_POS (24U)
#define PSRAM_REG_WB_HYBRID_SLP_LEN (1U)
#define PSRAM_REG_WB_HYBRID_SLP_MSK (((1U << PSRAM_REG_WB_HYBRID_SLP_LEN) - 1) << PSRAM_REG_WB_HYBRID_SLP_POS)
#define PSRAM_REG_WB_HYBRID_SLP_UMSK (~(((1U << PSRAM_REG_WB_HYBRID_SLP_LEN) - 1) << PSRAM_REG_WB_HYBRID_SLP_POS))
#define PSRAM_REG_WB_LINEAR_DIS PSRAM_REG_WB_LINEAR_DIS
#define PSRAM_REG_WB_LINEAR_DIS_POS (25U)
#define PSRAM_REG_WB_LINEAR_DIS_LEN (1U)
#define PSRAM_REG_WB_LINEAR_DIS_MSK (((1U << PSRAM_REG_WB_LINEAR_DIS_LEN) - 1) << PSRAM_REG_WB_LINEAR_DIS_POS)
#define PSRAM_REG_WB_LINEAR_DIS_UMSK (~(((1U << PSRAM_REG_WB_LINEAR_DIS_LEN) - 1) << PSRAM_REG_WB_LINEAR_DIS_POS))
#define PSRAM_REG_WB_IPD PSRAM_REG_WB_IPD
#define PSRAM_REG_WB_IPD_POS (29U)
#define PSRAM_REG_WB_IPD_LEN (1U)
#define PSRAM_REG_WB_IPD_MSK (((1U << PSRAM_REG_WB_IPD_LEN) - 1) << PSRAM_REG_WB_IPD_POS)
#define PSRAM_REG_WB_IPD_UMSK (~(((1U << PSRAM_REG_WB_IPD_LEN) - 1) << PSRAM_REG_WB_IPD_POS))
#define PSRAM_REG_WB_MCLK_TYPE PSRAM_REG_WB_MCLK_TYPE
#define PSRAM_REG_WB_MCLK_TYPE_POS (30U)
#define PSRAM_REG_WB_MCLK_TYPE_LEN (1U)
#define PSRAM_REG_WB_MCLK_TYPE_MSK (((1U << PSRAM_REG_WB_MCLK_TYPE_LEN) - 1) << PSRAM_REG_WB_MCLK_TYPE_POS)
#define PSRAM_REG_WB_MCLK_TYPE_UMSK (~(((1U << PSRAM_REG_WB_MCLK_TYPE_LEN) - 1) << PSRAM_REG_WB_MCLK_TYPE_POS))
#define PSRAM_REG_WB_SW_RST PSRAM_REG_WB_SW_RST
#define PSRAM_REG_WB_SW_RST_POS (31U)
#define PSRAM_REG_WB_SW_RST_LEN (1U)
#define PSRAM_REG_WB_SW_RST_MSK (((1U << PSRAM_REG_WB_SW_RST_LEN) - 1) << PSRAM_REG_WB_SW_RST_POS)
#define PSRAM_REG_WB_SW_RST_UMSK (~(((1U << PSRAM_REG_WB_SW_RST_LEN) - 1) << PSRAM_REG_WB_SW_RST_POS))

/* 0x14 : winbond_psram_status */
#define PSRAM_WINBOND_PSRAM_STATUS_OFFSET (0x14)
#define PSRAM_STS_WB_LATENCY PSRAM_STS_WB_LATENCY
#define PSRAM_STS_WB_LATENCY_POS (0U)
#define PSRAM_STS_WB_LATENCY_LEN (4U)
#define PSRAM_STS_WB_LATENCY_MSK (((1U << PSRAM_STS_WB_LATENCY_LEN) - 1) << PSRAM_STS_WB_LATENCY_POS)
#define PSRAM_STS_WB_LATENCY_UMSK (~(((1U << PSRAM_STS_WB_LATENCY_LEN) - 1) << PSRAM_STS_WB_LATENCY_POS))
#define PSRAM_STS_WB_DRIVE_ST PSRAM_STS_WB_DRIVE_ST
#define PSRAM_STS_WB_DRIVE_ST_POS (4U)
#define PSRAM_STS_WB_DRIVE_ST_LEN (3U)
#define PSRAM_STS_WB_DRIVE_ST_MSK (((1U << PSRAM_STS_WB_DRIVE_ST_LEN) - 1) << PSRAM_STS_WB_DRIVE_ST_POS)
#define PSRAM_STS_WB_DRIVE_ST_UMSK (~(((1U << PSRAM_STS_WB_DRIVE_ST_LEN) - 1) << PSRAM_STS_WB_DRIVE_ST_POS))
#define PSRAM_STS_WB_HYBRID_EN PSRAM_STS_WB_HYBRID_EN
#define PSRAM_STS_WB_HYBRID_EN_POS (7U)
#define PSRAM_STS_WB_HYBRID_EN_LEN (1U)
#define PSRAM_STS_WB_HYBRID_EN_MSK (((1U << PSRAM_STS_WB_HYBRID_EN_LEN) - 1) << PSRAM_STS_WB_HYBRID_EN_POS)
#define PSRAM_STS_WB_HYBRID_EN_UMSK (~(((1U << PSRAM_STS_WB_HYBRID_EN_LEN) - 1) << PSRAM_STS_WB_HYBRID_EN_POS))
#define PSRAM_STS_WB_BURST_LENGTH PSRAM_STS_WB_BURST_LENGTH
#define PSRAM_STS_WB_BURST_LENGTH_POS (8U)
#define PSRAM_STS_WB_BURST_LENGTH_LEN (3U)
#define PSRAM_STS_WB_BURST_LENGTH_MSK (((1U << PSRAM_STS_WB_BURST_LENGTH_LEN) - 1) << PSRAM_STS_WB_BURST_LENGTH_POS)
#define PSRAM_STS_WB_BURST_LENGTH_UMSK (~(((1U << PSRAM_STS_WB_BURST_LENGTH_LEN) - 1) << PSRAM_STS_WB_BURST_LENGTH_POS))
#define PSRAM_STS_WB_FIX_LATENCY PSRAM_STS_WB_FIX_LATENCY
#define PSRAM_STS_WB_FIX_LATENCY_POS (12U)
#define PSRAM_STS_WB_FIX_LATENCY_LEN (1U)
#define PSRAM_STS_WB_FIX_LATENCY_MSK (((1U << PSRAM_STS_WB_FIX_LATENCY_LEN) - 1) << PSRAM_STS_WB_FIX_LATENCY_POS)
#define PSRAM_STS_WB_FIX_LATENCY_UMSK (~(((1U << PSRAM_STS_WB_FIX_LATENCY_LEN) - 1) << PSRAM_STS_WB_FIX_LATENCY_POS))
#define PSRAM_STS_WB_DPD_DIS PSRAM_STS_WB_DPD_DIS
#define PSRAM_STS_WB_DPD_DIS_POS (13U)
#define PSRAM_STS_WB_DPD_DIS_LEN (1U)
#define PSRAM_STS_WB_DPD_DIS_MSK (((1U << PSRAM_STS_WB_DPD_DIS_LEN) - 1) << PSRAM_STS_WB_DPD_DIS_POS)
#define PSRAM_STS_WB_DPD_DIS_UMSK (~(((1U << PSRAM_STS_WB_DPD_DIS_LEN) - 1) << PSRAM_STS_WB_DPD_DIS_POS))
#define PSRAM_STS_WB_PASR PSRAM_STS_WB_PASR
#define PSRAM_STS_WB_PASR_POS (16U)
#define PSRAM_STS_WB_PASR_LEN (5U)
#define PSRAM_STS_WB_PASR_MSK (((1U << PSRAM_STS_WB_PASR_LEN) - 1) << PSRAM_STS_WB_PASR_POS)
#define PSRAM_STS_WB_PASR_UMSK (~(((1U << PSRAM_STS_WB_PASR_LEN) - 1) << PSRAM_STS_WB_PASR_POS))
#define PSRAM_STS_WB_HYBRID_SLP PSRAM_STS_WB_HYBRID_SLP
#define PSRAM_STS_WB_HYBRID_SLP_POS (24U)
#define PSRAM_STS_WB_HYBRID_SLP_LEN (1U)
#define PSRAM_STS_WB_HYBRID_SLP_MSK (((1U << PSRAM_STS_WB_HYBRID_SLP_LEN) - 1) << PSRAM_STS_WB_HYBRID_SLP_POS)
#define PSRAM_STS_WB_HYBRID_SLP_UMSK (~(((1U << PSRAM_STS_WB_HYBRID_SLP_LEN) - 1) << PSRAM_STS_WB_HYBRID_SLP_POS))
#define PSRAM_STS_WB_MCLK_TYPE PSRAM_STS_WB_MCLK_TYPE
#define PSRAM_STS_WB_MCLK_TYPE_POS (30U)
#define PSRAM_STS_WB_MCLK_TYPE_LEN (1U)
#define PSRAM_STS_WB_MCLK_TYPE_MSK (((1U << PSRAM_STS_WB_MCLK_TYPE_LEN) - 1) << PSRAM_STS_WB_MCLK_TYPE_POS)
#define PSRAM_STS_WB_MCLK_TYPE_UMSK (~(((1U << PSRAM_STS_WB_MCLK_TYPE_LEN) - 1) << PSRAM_STS_WB_MCLK_TYPE_POS))

/* 0x18 : winbond_psram_configure2 */
#define PSRAM_WINBOND_PSRAM_CONFIGURE2_OFFSET (0x18)
#define PSRAM_REG_WB_ZQ_CODE PSRAM_REG_WB_ZQ_CODE
#define PSRAM_REG_WB_ZQ_CODE_POS (0U)
#define PSRAM_REG_WB_ZQ_CODE_LEN (4U)
#define PSRAM_REG_WB_ZQ_CODE_MSK (((1U << PSRAM_REG_WB_ZQ_CODE_LEN) - 1) << PSRAM_REG_WB_ZQ_CODE_POS)
#define PSRAM_REG_WB_ZQ_CODE_UMSK (~(((1U << PSRAM_REG_WB_ZQ_CODE_LEN) - 1) << PSRAM_REG_WB_ZQ_CODE_POS))

/* 0x20 : apmemory_psram_configure */
#define PSRAM_APMEMORY_PSRAM_CONFIGURE_OFFSET (0x20)
#define PSRAM_REG_AP_BURST_LENGTH PSRAM_REG_AP_BURST_LENGTH
#define PSRAM_REG_AP_BURST_LENGTH_POS (0U)
#define PSRAM_REG_AP_BURST_LENGTH_LEN (2U)
#define PSRAM_REG_AP_BURST_LENGTH_MSK (((1U << PSRAM_REG_AP_BURST_LENGTH_LEN) - 1) << PSRAM_REG_AP_BURST_LENGTH_POS)
#define PSRAM_REG_AP_BURST_LENGTH_UMSK (~(((1U << PSRAM_REG_AP_BURST_LENGTH_LEN) - 1) << PSRAM_REG_AP_BURST_LENGTH_POS))
#define PSRAM_REG_AP_BURST_TYPE PSRAM_REG_AP_BURST_TYPE
#define PSRAM_REG_AP_BURST_TYPE_POS (4U)
#define PSRAM_REG_AP_BURST_TYPE_LEN (1U)
#define PSRAM_REG_AP_BURST_TYPE_MSK (((1U << PSRAM_REG_AP_BURST_TYPE_LEN) - 1) << PSRAM_REG_AP_BURST_TYPE_POS)
#define PSRAM_REG_AP_BURST_TYPE_UMSK (~(((1U << PSRAM_REG_AP_BURST_TYPE_LEN) - 1) << PSRAM_REG_AP_BURST_TYPE_POS))
#define PSRAM_REG_AP_RBX PSRAM_REG_AP_RBX
#define PSRAM_REG_AP_RBX_POS (5U)
#define PSRAM_REG_AP_RBX_LEN (1U)
#define PSRAM_REG_AP_RBX_MSK (((1U << PSRAM_REG_AP_RBX_LEN) - 1) << PSRAM_REG_AP_RBX_POS)
#define PSRAM_REG_AP_RBX_UMSK (~(((1U << PSRAM_REG_AP_RBX_LEN) - 1) << PSRAM_REG_AP_RBX_POS))
#define PSRAM_REG_AP_DPD PSRAM_REG_AP_DPD
#define PSRAM_REG_AP_DPD_POS (6U)
#define PSRAM_REG_AP_DPD_LEN (1U)
#define PSRAM_REG_AP_DPD_MSK (((1U << PSRAM_REG_AP_DPD_LEN) - 1) << PSRAM_REG_AP_DPD_POS)
#define PSRAM_REG_AP_DPD_UMSK (~(((1U << PSRAM_REG_AP_DPD_LEN) - 1) << PSRAM_REG_AP_DPD_POS))
#define PSRAM_REG_AP_SLEEP PSRAM_REG_AP_SLEEP
#define PSRAM_REG_AP_SLEEP_POS (7U)
#define PSRAM_REG_AP_SLEEP_LEN (1U)
#define PSRAM_REG_AP_SLEEP_MSK (((1U << PSRAM_REG_AP_SLEEP_LEN) - 1) << PSRAM_REG_AP_SLEEP_POS)
#define PSRAM_REG_AP_SLEEP_UMSK (~(((1U << PSRAM_REG_AP_SLEEP_LEN) - 1) << PSRAM_REG_AP_SLEEP_POS))
#define PSRAM_REG_AP_PASR PSRAM_REG_AP_PASR
#define PSRAM_REG_AP_PASR_POS (8U)
#define PSRAM_REG_AP_PASR_LEN (3U)
#define PSRAM_REG_AP_PASR_MSK (((1U << PSRAM_REG_AP_PASR_LEN) - 1) << PSRAM_REG_AP_PASR_POS)
#define PSRAM_REG_AP_PASR_UMSK (~(((1U << PSRAM_REG_AP_PASR_LEN) - 1) << PSRAM_REG_AP_PASR_POS))
#define PSRAM_REG_AP_W_LATENCY_CODE PSRAM_REG_AP_W_LATENCY_CODE
#define PSRAM_REG_AP_W_LATENCY_CODE_POS (12U)
#define PSRAM_REG_AP_W_LATENCY_CODE_LEN (3U)
#define PSRAM_REG_AP_W_LATENCY_CODE_MSK (((1U << PSRAM_REG_AP_W_LATENCY_CODE_LEN) - 1) << PSRAM_REG_AP_W_LATENCY_CODE_POS)
#define PSRAM_REG_AP_W_LATENCY_CODE_UMSK (~(((1U << PSRAM_REG_AP_W_LATENCY_CODE_LEN) - 1) << PSRAM_REG_AP_W_LATENCY_CODE_POS))
#define PSRAM_REG_AP_DRIVE_ST PSRAM_REG_AP_DRIVE_ST
#define PSRAM_REG_AP_DRIVE_ST_POS (16U)
#define PSRAM_REG_AP_DRIVE_ST_LEN (2U)
#define PSRAM_REG_AP_DRIVE_ST_MSK (((1U << PSRAM_REG_AP_DRIVE_ST_LEN) - 1) << PSRAM_REG_AP_DRIVE_ST_POS)
#define PSRAM_REG_AP_DRIVE_ST_UMSK (~(((1U << PSRAM_REG_AP_DRIVE_ST_LEN) - 1) << PSRAM_REG_AP_DRIVE_ST_POS))
#define PSRAM_REG_AP_RF PSRAM_REG_AP_RF
#define PSRAM_REG_AP_RF_POS (18U)
#define PSRAM_REG_AP_RF_LEN (2U)
#define PSRAM_REG_AP_RF_MSK (((1U << PSRAM_REG_AP_RF_LEN) - 1) << PSRAM_REG_AP_RF_POS)
#define PSRAM_REG_AP_RF_UMSK (~(((1U << PSRAM_REG_AP_RF_LEN) - 1) << PSRAM_REG_AP_RF_POS))
#define PSRAM_REG_AP_R_LATENCY_CODE PSRAM_REG_AP_R_LATENCY_CODE
#define PSRAM_REG_AP_R_LATENCY_CODE_POS (20U)
#define PSRAM_REG_AP_R_LATENCY_CODE_LEN (3U)
#define PSRAM_REG_AP_R_LATENCY_CODE_MSK (((1U << PSRAM_REG_AP_R_LATENCY_CODE_LEN) - 1) << PSRAM_REG_AP_R_LATENCY_CODE_POS)
#define PSRAM_REG_AP_R_LATENCY_CODE_UMSK (~(((1U << PSRAM_REG_AP_R_LATENCY_CODE_LEN) - 1) << PSRAM_REG_AP_R_LATENCY_CODE_POS))
#define PSRAM_REG_AP_R_LATENCY_TYPE PSRAM_REG_AP_R_LATENCY_TYPE
#define PSRAM_REG_AP_R_LATENCY_TYPE_POS (24U)
#define PSRAM_REG_AP_R_LATENCY_TYPE_LEN (1U)
#define PSRAM_REG_AP_R_LATENCY_TYPE_MSK (((1U << PSRAM_REG_AP_R_LATENCY_TYPE_LEN) - 1) << PSRAM_REG_AP_R_LATENCY_TYPE_POS)
#define PSRAM_REG_AP_R_LATENCY_TYPE_UMSK (~(((1U << PSRAM_REG_AP_R_LATENCY_TYPE_LEN) - 1) << PSRAM_REG_AP_R_LATENCY_TYPE_POS))
#define PSRAM_REG_AP_LINEAR_DIS PSRAM_REG_AP_LINEAR_DIS
#define PSRAM_REG_AP_LINEAR_DIS_POS (25U)
#define PSRAM_REG_AP_LINEAR_DIS_LEN (1U)
#define PSRAM_REG_AP_LINEAR_DIS_MSK (((1U << PSRAM_REG_AP_LINEAR_DIS_LEN) - 1) << PSRAM_REG_AP_LINEAR_DIS_POS)
#define PSRAM_REG_AP_LINEAR_DIS_UMSK (~(((1U << PSRAM_REG_AP_LINEAR_DIS_LEN) - 1) << PSRAM_REG_AP_LINEAR_DIS_POS))
#define PSRAM_REG_GLB_RESET_PULSE PSRAM_REG_GLB_RESET_PULSE
#define PSRAM_REG_GLB_RESET_PULSE_POS (28U)
#define PSRAM_REG_GLB_RESET_PULSE_LEN (1U)
#define PSRAM_REG_GLB_RESET_PULSE_MSK (((1U << PSRAM_REG_GLB_RESET_PULSE_LEN) - 1) << PSRAM_REG_GLB_RESET_PULSE_POS)
#define PSRAM_REG_GLB_RESET_PULSE_UMSK (~(((1U << PSRAM_REG_GLB_RESET_PULSE_LEN) - 1) << PSRAM_REG_GLB_RESET_PULSE_POS))

/* 0x24 : apmemory_psram_status */
#define PSRAM_APMEMORY_PSRAM_STATUS_OFFSET (0x24)
#define PSRAM_STS_AP_BURST_LENGTH PSRAM_STS_AP_BURST_LENGTH
#define PSRAM_STS_AP_BURST_LENGTH_POS (0U)
#define PSRAM_STS_AP_BURST_LENGTH_LEN (2U)
#define PSRAM_STS_AP_BURST_LENGTH_MSK (((1U << PSRAM_STS_AP_BURST_LENGTH_LEN) - 1) << PSRAM_STS_AP_BURST_LENGTH_POS)
#define PSRAM_STS_AP_BURST_LENGTH_UMSK (~(((1U << PSRAM_STS_AP_BURST_LENGTH_LEN) - 1) << PSRAM_STS_AP_BURST_LENGTH_POS))
#define PSRAM_STS_AP_BURST_TYPE PSRAM_STS_AP_BURST_TYPE
#define PSRAM_STS_AP_BURST_TYPE_POS (4U)
#define PSRAM_STS_AP_BURST_TYPE_LEN (1U)
#define PSRAM_STS_AP_BURST_TYPE_MSK (((1U << PSRAM_STS_AP_BURST_TYPE_LEN) - 1) << PSRAM_STS_AP_BURST_TYPE_POS)
#define PSRAM_STS_AP_BURST_TYPE_UMSK (~(((1U << PSRAM_STS_AP_BURST_TYPE_LEN) - 1) << PSRAM_STS_AP_BURST_TYPE_POS))
#define PSRAM_STS_AP_RBX PSRAM_STS_AP_RBX
#define PSRAM_STS_AP_RBX_POS (5U)
#define PSRAM_STS_AP_RBX_LEN (1U)
#define PSRAM_STS_AP_RBX_MSK (((1U << PSRAM_STS_AP_RBX_LEN) - 1) << PSRAM_STS_AP_RBX_POS)
#define PSRAM_STS_AP_RBX_UMSK (~(((1U << PSRAM_STS_AP_RBX_LEN) - 1) << PSRAM_STS_AP_RBX_POS))
#define PSRAM_STS_AP_X16_MODE PSRAM_STS_AP_X16_MODE
#define PSRAM_STS_AP_X16_MODE_POS (6U)
#define PSRAM_STS_AP_X16_MODE_LEN (1U)
#define PSRAM_STS_AP_X16_MODE_MSK (((1U << PSRAM_STS_AP_X16_MODE_LEN) - 1) << PSRAM_STS_AP_X16_MODE_POS)
#define PSRAM_STS_AP_X16_MODE_UMSK (~(((1U << PSRAM_STS_AP_X16_MODE_LEN) - 1) << PSRAM_STS_AP_X16_MODE_POS))
#define PSRAM_STS_AP_PASR PSRAM_STS_AP_PASR
#define PSRAM_STS_AP_PASR_POS (8U)
#define PSRAM_STS_AP_PASR_LEN (3U)
#define PSRAM_STS_AP_PASR_MSK (((1U << PSRAM_STS_AP_PASR_LEN) - 1) << PSRAM_STS_AP_PASR_POS)
#define PSRAM_STS_AP_PASR_UMSK (~(((1U << PSRAM_STS_AP_PASR_LEN) - 1) << PSRAM_STS_AP_PASR_POS))
#define PSRAM_STS_AP_W_LATENCY_CODE PSRAM_STS_AP_W_LATENCY_CODE
#define PSRAM_STS_AP_W_LATENCY_CODE_POS (12U)
#define PSRAM_STS_AP_W_LATENCY_CODE_LEN (3U)
#define PSRAM_STS_AP_W_LATENCY_CODE_MSK (((1U << PSRAM_STS_AP_W_LATENCY_CODE_LEN) - 1) << PSRAM_STS_AP_W_LATENCY_CODE_POS)
#define PSRAM_STS_AP_W_LATENCY_CODE_UMSK (~(((1U << PSRAM_STS_AP_W_LATENCY_CODE_LEN) - 1) << PSRAM_STS_AP_W_LATENCY_CODE_POS))
#define PSRAM_STS_AP_DRIVE_ST PSRAM_STS_AP_DRIVE_ST
#define PSRAM_STS_AP_DRIVE_ST_POS (16U)
#define PSRAM_STS_AP_DRIVE_ST_LEN (2U)
#define PSRAM_STS_AP_DRIVE_ST_MSK (((1U << PSRAM_STS_AP_DRIVE_ST_LEN) - 1) << PSRAM_STS_AP_DRIVE_ST_POS)
#define PSRAM_STS_AP_DRIVE_ST_UMSK (~(((1U << PSRAM_STS_AP_DRIVE_ST_LEN) - 1) << PSRAM_STS_AP_DRIVE_ST_POS))
#define PSRAM_STS_AP_RF PSRAM_STS_AP_RF
#define PSRAM_STS_AP_RF_POS (18U)
#define PSRAM_STS_AP_RF_LEN (2U)
#define PSRAM_STS_AP_RF_MSK (((1U << PSRAM_STS_AP_RF_LEN) - 1) << PSRAM_STS_AP_RF_POS)
#define PSRAM_STS_AP_RF_UMSK (~(((1U << PSRAM_STS_AP_RF_LEN) - 1) << PSRAM_STS_AP_RF_POS))
#define PSRAM_STS_AP_R_LATENCY_CODE PSRAM_STS_AP_R_LATENCY_CODE
#define PSRAM_STS_AP_R_LATENCY_CODE_POS (20U)
#define PSRAM_STS_AP_R_LATENCY_CODE_LEN (3U)
#define PSRAM_STS_AP_R_LATENCY_CODE_MSK (((1U << PSRAM_STS_AP_R_LATENCY_CODE_LEN) - 1) << PSRAM_STS_AP_R_LATENCY_CODE_POS)
#define PSRAM_STS_AP_R_LATENCY_CODE_UMSK (~(((1U << PSRAM_STS_AP_R_LATENCY_CODE_LEN) - 1) << PSRAM_STS_AP_R_LATENCY_CODE_POS))
#define PSRAM_STS_AP_R_LATENCY_TYPE PSRAM_STS_AP_R_LATENCY_TYPE
#define PSRAM_STS_AP_R_LATENCY_TYPE_POS (24U)
#define PSRAM_STS_AP_R_LATENCY_TYPE_LEN (1U)
#define PSRAM_STS_AP_R_LATENCY_TYPE_MSK (((1U << PSRAM_STS_AP_R_LATENCY_TYPE_LEN) - 1) << PSRAM_STS_AP_R_LATENCY_TYPE_POS)
#define PSRAM_STS_AP_R_LATENCY_TYPE_UMSK (~(((1U << PSRAM_STS_AP_R_LATENCY_TYPE_LEN) - 1) << PSRAM_STS_AP_R_LATENCY_TYPE_POS))

/* 0x30 : psram_manual_control3 */
#define PSRAM_MANUAL_CONTROL3_OFFSET (0x30)
#define PSRAM_REG_ADQ_REL_VAL PSRAM_REG_ADQ_REL_VAL
#define PSRAM_REG_ADQ_REL_VAL_POS (0U)
#define PSRAM_REG_ADQ_REL_VAL_LEN (7U)
#define PSRAM_REG_ADQ_REL_VAL_MSK (((1U << PSRAM_REG_ADQ_REL_VAL_LEN) - 1) << PSRAM_REG_ADQ_REL_VAL_POS)
#define PSRAM_REG_ADQ_REL_VAL_UMSK (~(((1U << PSRAM_REG_ADQ_REL_VAL_LEN) - 1) << PSRAM_REG_ADQ_REL_VAL_POS))
#define PSRAM_REG_WRAP2INCR_EN PSRAM_REG_WRAP2INCR_EN
#define PSRAM_REG_WRAP2INCR_EN_POS (8U)
#define PSRAM_REG_WRAP2INCR_EN_LEN (1U)
#define PSRAM_REG_WRAP2INCR_EN_MSK (((1U << PSRAM_REG_WRAP2INCR_EN_LEN) - 1) << PSRAM_REG_WRAP2INCR_EN_POS)
#define PSRAM_REG_WRAP2INCR_EN_UMSK (~(((1U << PSRAM_REG_WRAP2INCR_EN_LEN) - 1) << PSRAM_REG_WRAP2INCR_EN_POS))

/* 0x80 : psram_intf_delay_ctrl0 */
#define PSRAM_INTF_DELAY_CTRL0_OFFSET (0x80)
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN0 PSRAM_REG_DELAY_SEL_O_DQS_OEN0
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN0_POS (0U)
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN0_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN0_MSK (((1U << PSRAM_REG_DELAY_SEL_O_DQS_OEN0_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS_OEN0_POS)
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN0_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_DQS_OEN0_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS_OEN0_POS))
#define PSRAM_REG_DELAY_SEL_O_CEB PSRAM_REG_DELAY_SEL_O_CEB
#define PSRAM_REG_DELAY_SEL_O_CEB_POS (8U)
#define PSRAM_REG_DELAY_SEL_O_CEB_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_CEB_MSK (((1U << PSRAM_REG_DELAY_SEL_O_CEB_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_CEB_POS)
#define PSRAM_REG_DELAY_SEL_O_CEB_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_CEB_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_CEB_POS))
#define PSRAM_REG_DELAY_SEL_O_CLK_N PSRAM_REG_DELAY_SEL_O_CLK_N
#define PSRAM_REG_DELAY_SEL_O_CLK_N_POS (16U)
#define PSRAM_REG_DELAY_SEL_O_CLK_N_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_CLK_N_MSK (((1U << PSRAM_REG_DELAY_SEL_O_CLK_N_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_CLK_N_POS)
#define PSRAM_REG_DELAY_SEL_O_CLK_N_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_CLK_N_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_CLK_N_POS))
#define PSRAM_REG_DELAY_SEL_O_CLK PSRAM_REG_DELAY_SEL_O_CLK
#define PSRAM_REG_DELAY_SEL_O_CLK_POS (24U)
#define PSRAM_REG_DELAY_SEL_O_CLK_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_CLK_MSK (((1U << PSRAM_REG_DELAY_SEL_O_CLK_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_CLK_POS)
#define PSRAM_REG_DELAY_SEL_O_CLK_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_CLK_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_CLK_POS))

/* 0x84 : psram_intf_delay_ctrl1 */
#define PSRAM_INTF_DELAY_CTRL1_OFFSET (0x84)
#define PSRAM_REG_DELAY_SEL_O_ADQ1 PSRAM_REG_DELAY_SEL_O_ADQ1
#define PSRAM_REG_DELAY_SEL_O_ADQ1_POS (0U)
#define PSRAM_REG_DELAY_SEL_O_ADQ1_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ1_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ1_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ1_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ1_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ1_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ1_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ0 PSRAM_REG_DELAY_SEL_O_ADQ0
#define PSRAM_REG_DELAY_SEL_O_ADQ0_POS (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ0_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ0_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ0_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ0_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ0_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ0_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ0_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN0 PSRAM_REG_DELAY_SEL_O_ADQ_OEN0
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN0_POS (16U)
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN0_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN0_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ_OEN0_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ_OEN0_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN0_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ_OEN0_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ_OEN0_POS))
#define PSRAM_REG_DELAY_SEL_O_DQS0 PSRAM_REG_DELAY_SEL_O_DQS0
#define PSRAM_REG_DELAY_SEL_O_DQS0_POS (24U)
#define PSRAM_REG_DELAY_SEL_O_DQS0_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_DQS0_MSK (((1U << PSRAM_REG_DELAY_SEL_O_DQS0_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS0_POS)
#define PSRAM_REG_DELAY_SEL_O_DQS0_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_DQS0_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS0_POS))

/* 0x88 : psram_intf_delay_ctrl2 */
#define PSRAM_INTF_DELAY_CTRL2_OFFSET (0x88)
#define PSRAM_REG_DELAY_SEL_O_ADQ5 PSRAM_REG_DELAY_SEL_O_ADQ5
#define PSRAM_REG_DELAY_SEL_O_ADQ5_POS (0U)
#define PSRAM_REG_DELAY_SEL_O_ADQ5_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ5_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ5_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ5_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ5_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ5_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ5_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ4 PSRAM_REG_DELAY_SEL_O_ADQ4
#define PSRAM_REG_DELAY_SEL_O_ADQ4_POS (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ4_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ4_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ4_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ4_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ4_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ4_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ4_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ3 PSRAM_REG_DELAY_SEL_O_ADQ3
#define PSRAM_REG_DELAY_SEL_O_ADQ3_POS (16U)
#define PSRAM_REG_DELAY_SEL_O_ADQ3_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ3_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ3_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ3_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ3_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ3_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ3_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ2 PSRAM_REG_DELAY_SEL_O_ADQ2
#define PSRAM_REG_DELAY_SEL_O_ADQ2_POS (24U)
#define PSRAM_REG_DELAY_SEL_O_ADQ2_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ2_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ2_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ2_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ2_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ2_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ2_POS))

/* 0x8C : psram_intf_delay_ctrl3 */
#define PSRAM_INTF_DELAY_CTRL3_OFFSET (0x8C)
#define PSRAM_REG_DELAY_SEL_I_ADQ1 PSRAM_REG_DELAY_SEL_I_ADQ1
#define PSRAM_REG_DELAY_SEL_I_ADQ1_POS (0U)
#define PSRAM_REG_DELAY_SEL_I_ADQ1_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ1_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ1_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ1_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ1_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ1_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ1_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ0 PSRAM_REG_DELAY_SEL_I_ADQ0
#define PSRAM_REG_DELAY_SEL_I_ADQ0_POS (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ0_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ0_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ0_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ0_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ0_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ0_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ0_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ7 PSRAM_REG_DELAY_SEL_O_ADQ7
#define PSRAM_REG_DELAY_SEL_O_ADQ7_POS (16U)
#define PSRAM_REG_DELAY_SEL_O_ADQ7_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ7_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ7_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ7_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ7_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ7_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ7_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ6 PSRAM_REG_DELAY_SEL_O_ADQ6
#define PSRAM_REG_DELAY_SEL_O_ADQ6_POS (24U)
#define PSRAM_REG_DELAY_SEL_O_ADQ6_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ6_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ6_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ6_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ6_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ6_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ6_POS))

/* 0x90 : psram_intf_delay_ctrl4 */
#define PSRAM_INTF_DELAY_CTRL4_OFFSET (0x90)
#define PSRAM_REG_DELAY_SEL_I_ADQ5 PSRAM_REG_DELAY_SEL_I_ADQ5
#define PSRAM_REG_DELAY_SEL_I_ADQ5_POS (0U)
#define PSRAM_REG_DELAY_SEL_I_ADQ5_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ5_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ5_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ5_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ5_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ5_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ5_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ4 PSRAM_REG_DELAY_SEL_I_ADQ4
#define PSRAM_REG_DELAY_SEL_I_ADQ4_POS (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ4_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ4_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ4_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ4_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ4_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ4_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ4_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ3 PSRAM_REG_DELAY_SEL_I_ADQ3
#define PSRAM_REG_DELAY_SEL_I_ADQ3_POS (16U)
#define PSRAM_REG_DELAY_SEL_I_ADQ3_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ3_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ3_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ3_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ3_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ3_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ3_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ2 PSRAM_REG_DELAY_SEL_I_ADQ2
#define PSRAM_REG_DELAY_SEL_I_ADQ2_POS (24U)
#define PSRAM_REG_DELAY_SEL_I_ADQ2_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ2_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ2_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ2_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ2_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ2_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ2_POS))

/* 0x94 : psram_intf_delay_ctrl5 */
#define PSRAM_INTF_DELAY_CTRL5_OFFSET (0x94)
#define PSRAM_REG_DELAY_SEL_I_DQS0 PSRAM_REG_DELAY_SEL_I_DQS0
#define PSRAM_REG_DELAY_SEL_I_DQS0_POS (0U)
#define PSRAM_REG_DELAY_SEL_I_DQS0_LEN (16U)
#define PSRAM_REG_DELAY_SEL_I_DQS0_MSK (((1U << PSRAM_REG_DELAY_SEL_I_DQS0_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_DQS0_POS)
#define PSRAM_REG_DELAY_SEL_I_DQS0_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_DQS0_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_DQS0_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ7 PSRAM_REG_DELAY_SEL_I_ADQ7
#define PSRAM_REG_DELAY_SEL_I_ADQ7_POS (16U)
#define PSRAM_REG_DELAY_SEL_I_ADQ7_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ7_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ7_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ7_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ7_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ7_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ7_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ6 PSRAM_REG_DELAY_SEL_I_ADQ6
#define PSRAM_REG_DELAY_SEL_I_ADQ6_POS (24U)
#define PSRAM_REG_DELAY_SEL_I_ADQ6_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ6_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ6_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ6_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ6_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ6_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ6_POS))

/* 0x98 : psram_intf_delay_ctrl6 */
#define PSRAM_INTF_DELAY_CTRL6_OFFSET (0x98)
#define PSRAM_REG_DELAY_SEL_O_ADQ9 PSRAM_REG_DELAY_SEL_O_ADQ9
#define PSRAM_REG_DELAY_SEL_O_ADQ9_POS (0U)
#define PSRAM_REG_DELAY_SEL_O_ADQ9_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ9_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ9_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ9_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ9_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ9_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ9_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ8 PSRAM_REG_DELAY_SEL_O_ADQ8
#define PSRAM_REG_DELAY_SEL_O_ADQ8_POS (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ8_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ8_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ8_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ8_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ8_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ8_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ8_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN1 PSRAM_REG_DELAY_SEL_O_ADQ_OEN1
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN1_POS (16U)
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN1_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN1_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ_OEN1_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ_OEN1_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ_OEN1_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ_OEN1_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ_OEN1_POS))
#define PSRAM_REG_DELAY_SEL_O_DQS1 PSRAM_REG_DELAY_SEL_O_DQS1
#define PSRAM_REG_DELAY_SEL_O_DQS1_POS (24U)
#define PSRAM_REG_DELAY_SEL_O_DQS1_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_DQS1_MSK (((1U << PSRAM_REG_DELAY_SEL_O_DQS1_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS1_POS)
#define PSRAM_REG_DELAY_SEL_O_DQS1_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_DQS1_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS1_POS))

/* 0x9C : psram_intf_delay_ctrl7 */
#define PSRAM_INTF_DELAY_CTRL7_OFFSET (0x9C)
#define PSRAM_REG_DELAY_SEL_O_ADQ13 PSRAM_REG_DELAY_SEL_O_ADQ13
#define PSRAM_REG_DELAY_SEL_O_ADQ13_POS (0U)
#define PSRAM_REG_DELAY_SEL_O_ADQ13_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ13_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ13_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ13_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ13_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ13_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ13_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ12 PSRAM_REG_DELAY_SEL_O_ADQ12
#define PSRAM_REG_DELAY_SEL_O_ADQ12_POS (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ12_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ12_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ12_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ12_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ12_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ12_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ12_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ11 PSRAM_REG_DELAY_SEL_O_ADQ11
#define PSRAM_REG_DELAY_SEL_O_ADQ11_POS (16U)
#define PSRAM_REG_DELAY_SEL_O_ADQ11_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ11_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ11_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ11_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ11_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ11_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ11_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ10 PSRAM_REG_DELAY_SEL_O_ADQ10
#define PSRAM_REG_DELAY_SEL_O_ADQ10_POS (24U)
#define PSRAM_REG_DELAY_SEL_O_ADQ10_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ10_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ10_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ10_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ10_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ10_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ10_POS))

/* 0xA0 : psram_intf_delay_ctrl8 */
#define PSRAM_INTF_DELAY_CTRL8_OFFSET (0xA0)
#define PSRAM_REG_DELAY_SEL_I_ADQ9 PSRAM_REG_DELAY_SEL_I_ADQ9
#define PSRAM_REG_DELAY_SEL_I_ADQ9_POS (0U)
#define PSRAM_REG_DELAY_SEL_I_ADQ9_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ9_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ9_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ9_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ9_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ9_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ9_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ8 PSRAM_REG_DELAY_SEL_I_ADQ8
#define PSRAM_REG_DELAY_SEL_I_ADQ8_POS (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ8_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ8_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ8_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ8_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ8_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ8_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ8_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ15 PSRAM_REG_DELAY_SEL_O_ADQ15
#define PSRAM_REG_DELAY_SEL_O_ADQ15_POS (16U)
#define PSRAM_REG_DELAY_SEL_O_ADQ15_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ15_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ15_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ15_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ15_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ15_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ15_POS))
#define PSRAM_REG_DELAY_SEL_O_ADQ14 PSRAM_REG_DELAY_SEL_O_ADQ14
#define PSRAM_REG_DELAY_SEL_O_ADQ14_POS (24U)
#define PSRAM_REG_DELAY_SEL_O_ADQ14_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_ADQ14_MSK (((1U << PSRAM_REG_DELAY_SEL_O_ADQ14_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ14_POS)
#define PSRAM_REG_DELAY_SEL_O_ADQ14_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_ADQ14_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_ADQ14_POS))

/* 0xA4 : psram_intf_delay_ctrl9 */
#define PSRAM_INTF_DELAY_CTRL9_OFFSET (0xA4)
#define PSRAM_REG_DELAY_SEL_I_ADQ13 PSRAM_REG_DELAY_SEL_I_ADQ13
#define PSRAM_REG_DELAY_SEL_I_ADQ13_POS (0U)
#define PSRAM_REG_DELAY_SEL_I_ADQ13_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ13_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ13_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ13_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ13_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ13_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ13_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ12 PSRAM_REG_DELAY_SEL_I_ADQ12
#define PSRAM_REG_DELAY_SEL_I_ADQ12_POS (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ12_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ12_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ12_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ12_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ12_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ12_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ12_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ11 PSRAM_REG_DELAY_SEL_I_ADQ11
#define PSRAM_REG_DELAY_SEL_I_ADQ11_POS (16U)
#define PSRAM_REG_DELAY_SEL_I_ADQ11_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ11_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ11_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ11_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ11_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ11_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ11_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ10 PSRAM_REG_DELAY_SEL_I_ADQ10
#define PSRAM_REG_DELAY_SEL_I_ADQ10_POS (24U)
#define PSRAM_REG_DELAY_SEL_I_ADQ10_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ10_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ10_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ10_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ10_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ10_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ10_POS))

/* 0xA8 : psram_intf_delay_ctrlA */
#define PSRAM_INTF_DELAY_CTRLA_OFFSET (0xA8)
#define PSRAM_REG_DELAY_SEL_I_DQS1 PSRAM_REG_DELAY_SEL_I_DQS1
#define PSRAM_REG_DELAY_SEL_I_DQS1_POS (0U)
#define PSRAM_REG_DELAY_SEL_I_DQS1_LEN (16U)
#define PSRAM_REG_DELAY_SEL_I_DQS1_MSK (((1U << PSRAM_REG_DELAY_SEL_I_DQS1_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_DQS1_POS)
#define PSRAM_REG_DELAY_SEL_I_DQS1_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_DQS1_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_DQS1_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ15 PSRAM_REG_DELAY_SEL_I_ADQ15
#define PSRAM_REG_DELAY_SEL_I_ADQ15_POS (16U)
#define PSRAM_REG_DELAY_SEL_I_ADQ15_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ15_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ15_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ15_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ15_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ15_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ15_POS))
#define PSRAM_REG_DELAY_SEL_I_ADQ14 PSRAM_REG_DELAY_SEL_I_ADQ14
#define PSRAM_REG_DELAY_SEL_I_ADQ14_POS (24U)
#define PSRAM_REG_DELAY_SEL_I_ADQ14_LEN (8U)
#define PSRAM_REG_DELAY_SEL_I_ADQ14_MSK (((1U << PSRAM_REG_DELAY_SEL_I_ADQ14_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ14_POS)
#define PSRAM_REG_DELAY_SEL_I_ADQ14_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_I_ADQ14_LEN) - 1) << PSRAM_REG_DELAY_SEL_I_ADQ14_POS))

/* 0xAC : psram_intf_delay_ctrlB */
#define PSRAM_INTF_DELAY_CTRLB_OFFSET (0xAC)
#define PSRAM_REG_DELAY_SEL_O_DQS_MASK PSRAM_REG_DELAY_SEL_O_DQS_MASK
#define PSRAM_REG_DELAY_SEL_O_DQS_MASK_POS (0U)
#define PSRAM_REG_DELAY_SEL_O_DQS_MASK_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_DQS_MASK_MSK (((1U << PSRAM_REG_DELAY_SEL_O_DQS_MASK_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS_MASK_POS)
#define PSRAM_REG_DELAY_SEL_O_DQS_MASK_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_DQS_MASK_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS_MASK_POS))
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN1 PSRAM_REG_DELAY_SEL_O_DQS_OEN1
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN1_POS (8U)
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN1_LEN (8U)
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN1_MSK (((1U << PSRAM_REG_DELAY_SEL_O_DQS_OEN1_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS_OEN1_POS)
#define PSRAM_REG_DELAY_SEL_O_DQS_OEN1_UMSK (~(((1U << PSRAM_REG_DELAY_SEL_O_DQS_OEN1_LEN) - 1) << PSRAM_REG_DELAY_SEL_O_DQS_OEN1_POS))

/* 0xC0 : psram_dbg_sel */
#define PSRAM_DBG_SEL_OFFSET (0xC0)
#define PSRAM_REG_PSRAM_DBG_EN PSRAM_REG_PSRAM_DBG_EN
#define PSRAM_REG_PSRAM_DBG_EN_POS (0U)
#define PSRAM_REG_PSRAM_DBG_EN_LEN (1U)
#define PSRAM_REG_PSRAM_DBG_EN_MSK (((1U << PSRAM_REG_PSRAM_DBG_EN_LEN) - 1) << PSRAM_REG_PSRAM_DBG_EN_POS)
#define PSRAM_REG_PSRAM_DBG_EN_UMSK (~(((1U << PSRAM_REG_PSRAM_DBG_EN_LEN) - 1) << PSRAM_REG_PSRAM_DBG_EN_POS))
#define PSRAM_REG_PSRAM_DBG_SEL PSRAM_REG_PSRAM_DBG_SEL
#define PSRAM_REG_PSRAM_DBG_SEL_POS (4U)
#define PSRAM_REG_PSRAM_DBG_SEL_LEN (4U)
#define PSRAM_REG_PSRAM_DBG_SEL_MSK (((1U << PSRAM_REG_PSRAM_DBG_SEL_LEN) - 1) << PSRAM_REG_PSRAM_DBG_SEL_POS)
#define PSRAM_REG_PSRAM_DBG_SEL_UMSK (~(((1U << PSRAM_REG_PSRAM_DBG_SEL_LEN) - 1) << PSRAM_REG_PSRAM_DBG_SEL_POS))

/* 0xF0 : psram_dummy_reg */
#define PSRAM_DUMMY_REG_OFFSET (0xF0)
#define PSRAM_REG_PSRAM_DUMMY_REG PSRAM_REG_PSRAM_DUMMY_REG
#define PSRAM_REG_PSRAM_DUMMY_REG_POS (0U)
#define PSRAM_REG_PSRAM_DUMMY_REG_LEN (32U)
#define PSRAM_REG_PSRAM_DUMMY_REG_MSK (((1U << PSRAM_REG_PSRAM_DUMMY_REG_LEN) - 1) << PSRAM_REG_PSRAM_DUMMY_REG_POS)
#define PSRAM_REG_PSRAM_DUMMY_REG_UMSK (~(((1U << PSRAM_REG_PSRAM_DUMMY_REG_LEN) - 1) << PSRAM_REG_PSRAM_DUMMY_REG_POS))

/* 0xF4 : psram_timeout_reg */
#define PSRAM_TIMEOUT_REG_OFFSET (0xF4)
#define PSRAM_REG_TIMEOUT_EN PSRAM_REG_TIMEOUT_EN
#define PSRAM_REG_TIMEOUT_EN_POS (0U)
#define PSRAM_REG_TIMEOUT_EN_LEN (1U)
#define PSRAM_REG_TIMEOUT_EN_MSK (((1U << PSRAM_REG_TIMEOUT_EN_LEN) - 1) << PSRAM_REG_TIMEOUT_EN_POS)
#define PSRAM_REG_TIMEOUT_EN_UMSK (~(((1U << PSRAM_REG_TIMEOUT_EN_LEN) - 1) << PSRAM_REG_TIMEOUT_EN_POS))
#define PSRAM_REG_TIMEOUT_CLR PSRAM_REG_TIMEOUT_CLR
#define PSRAM_REG_TIMEOUT_CLR_POS (1U)
#define PSRAM_REG_TIMEOUT_CLR_LEN (1U)
#define PSRAM_REG_TIMEOUT_CLR_MSK (((1U << PSRAM_REG_TIMEOUT_CLR_LEN) - 1) << PSRAM_REG_TIMEOUT_CLR_POS)
#define PSRAM_REG_TIMEOUT_CLR_UMSK (~(((1U << PSRAM_REG_TIMEOUT_CLR_LEN) - 1) << PSRAM_REG_TIMEOUT_CLR_POS))
#define PSRAM_STS_TIMEOUT PSRAM_STS_TIMEOUT
#define PSRAM_STS_TIMEOUT_POS (2U)
#define PSRAM_STS_TIMEOUT_LEN (1U)
#define PSRAM_STS_TIMEOUT_MSK (((1U << PSRAM_STS_TIMEOUT_LEN) - 1) << PSRAM_STS_TIMEOUT_POS)
#define PSRAM_STS_TIMEOUT_UMSK (~(((1U << PSRAM_STS_TIMEOUT_LEN) - 1) << PSRAM_STS_TIMEOUT_POS))
#define PSRAM_REG_TIMEOUT_CNT PSRAM_REG_TIMEOUT_CNT
#define PSRAM_REG_TIMEOUT_CNT_POS (16U)
#define PSRAM_REG_TIMEOUT_CNT_LEN (12U)
#define PSRAM_REG_TIMEOUT_CNT_MSK (((1U << PSRAM_REG_TIMEOUT_CNT_LEN) - 1) << PSRAM_REG_TIMEOUT_CNT_POS)
#define PSRAM_REG_TIMEOUT_CNT_UMSK (~(((1U << PSRAM_REG_TIMEOUT_CNT_LEN) - 1) << PSRAM_REG_TIMEOUT_CNT_POS))

/* 0x100 : psram_rough_delay_ctrl0 */
#define PSRAM_ROUGH_DELAY_CTRL0_OFFSET (0x100)
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN0 PSRAM_REG_ROUGH_SEL_O_DQS_OEN0
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN0_POS (0U)
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN0_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN0_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_DQS_OEN0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS_OEN0_POS)
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN0_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_DQS_OEN0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS_OEN0_POS))
#define PSRAM_REG_ROUGH_SEL_O_CEB PSRAM_REG_ROUGH_SEL_O_CEB
#define PSRAM_REG_ROUGH_SEL_O_CEB_POS (8U)
#define PSRAM_REG_ROUGH_SEL_O_CEB_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_CEB_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_CEB_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_CEB_POS)
#define PSRAM_REG_ROUGH_SEL_O_CEB_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_CEB_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_CEB_POS))
#define PSRAM_REG_ROUGH_SEL_O_CLK_N PSRAM_REG_ROUGH_SEL_O_CLK_N
#define PSRAM_REG_ROUGH_SEL_O_CLK_N_POS (16U)
#define PSRAM_REG_ROUGH_SEL_O_CLK_N_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_CLK_N_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_CLK_N_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_CLK_N_POS)
#define PSRAM_REG_ROUGH_SEL_O_CLK_N_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_CLK_N_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_CLK_N_POS))
#define PSRAM_REG_ROUGH_SEL_O_CLK PSRAM_REG_ROUGH_SEL_O_CLK
#define PSRAM_REG_ROUGH_SEL_O_CLK_POS (24U)
#define PSRAM_REG_ROUGH_SEL_O_CLK_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_CLK_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_CLK_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_CLK_POS)
#define PSRAM_REG_ROUGH_SEL_O_CLK_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_CLK_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_CLK_POS))

/* 0x104 : psram_rough_delay_ctrl1 */
#define PSRAM_ROUGH_DELAY_CTRL1_OFFSET (0x104)
#define PSRAM_REG_ROUGH_SEL_O_ADQ1 PSRAM_REG_ROUGH_SEL_O_ADQ1
#define PSRAM_REG_ROUGH_SEL_O_ADQ1_POS (0U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ1_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ1_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ1_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ1_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ1_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ0 PSRAM_REG_ROUGH_SEL_O_ADQ0
#define PSRAM_REG_ROUGH_SEL_O_ADQ0_POS (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ0_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ0_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ0_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ0_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ0_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0 PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0_POS (16U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ_OEN0_POS))
#define PSRAM_REG_ROUGH_SEL_O_DQS0 PSRAM_REG_ROUGH_SEL_O_DQS0
#define PSRAM_REG_ROUGH_SEL_O_DQS0_POS (24U)
#define PSRAM_REG_ROUGH_SEL_O_DQS0_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_DQS0_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_DQS0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS0_POS)
#define PSRAM_REG_ROUGH_SEL_O_DQS0_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_DQS0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS0_POS))

/* 0x108 : psram_rough_delay_ctrl2 */
#define PSRAM_ROUGH_DELAY_CTRL2_OFFSET (0x108)
#define PSRAM_REG_ROUGH_SEL_O_ADQ5 PSRAM_REG_ROUGH_SEL_O_ADQ5
#define PSRAM_REG_ROUGH_SEL_O_ADQ5_POS (0U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ5_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ5_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ5_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ5_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ5_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ5_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ5_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ4 PSRAM_REG_ROUGH_SEL_O_ADQ4
#define PSRAM_REG_ROUGH_SEL_O_ADQ4_POS (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ4_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ4_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ4_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ4_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ4_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ4_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ4_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ3 PSRAM_REG_ROUGH_SEL_O_ADQ3
#define PSRAM_REG_ROUGH_SEL_O_ADQ3_POS (16U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ3_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ3_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ3_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ3_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ3_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ3_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ3_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ2 PSRAM_REG_ROUGH_SEL_O_ADQ2
#define PSRAM_REG_ROUGH_SEL_O_ADQ2_POS (24U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ2_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ2_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ2_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ2_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ2_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ2_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ2_POS))

/* 0x10C : psram_rough_delay_ctrl3 */
#define PSRAM_ROUGH_DELAY_CTRL3_OFFSET (0x10C)
#define PSRAM_REG_ROUGH_SEL_I_ADQ1 PSRAM_REG_ROUGH_SEL_I_ADQ1
#define PSRAM_REG_ROUGH_SEL_I_ADQ1_POS (0U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ1_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ1_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ1_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ1_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ1_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ0 PSRAM_REG_ROUGH_SEL_I_ADQ0
#define PSRAM_REG_ROUGH_SEL_I_ADQ0_POS (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ0_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ0_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ0_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ0_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ0_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ7 PSRAM_REG_ROUGH_SEL_O_ADQ7
#define PSRAM_REG_ROUGH_SEL_O_ADQ7_POS (16U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ7_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ7_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ7_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ7_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ7_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ7_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ7_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ6 PSRAM_REG_ROUGH_SEL_O_ADQ6
#define PSRAM_REG_ROUGH_SEL_O_ADQ6_POS (24U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ6_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ6_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ6_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ6_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ6_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ6_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ6_POS))

/* 0x110 : psram_rough_delay_ctrl4 */
#define PSRAM_ROUGH_DELAY_CTRL4_OFFSET (0x110)
#define PSRAM_REG_ROUGH_SEL_I_ADQ5 PSRAM_REG_ROUGH_SEL_I_ADQ5
#define PSRAM_REG_ROUGH_SEL_I_ADQ5_POS (0U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ5_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ5_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ5_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ5_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ5_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ5_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ5_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ4 PSRAM_REG_ROUGH_SEL_I_ADQ4
#define PSRAM_REG_ROUGH_SEL_I_ADQ4_POS (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ4_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ4_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ4_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ4_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ4_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ4_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ4_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ3 PSRAM_REG_ROUGH_SEL_I_ADQ3
#define PSRAM_REG_ROUGH_SEL_I_ADQ3_POS (16U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ3_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ3_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ3_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ3_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ3_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ3_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ3_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ2 PSRAM_REG_ROUGH_SEL_I_ADQ2
#define PSRAM_REG_ROUGH_SEL_I_ADQ2_POS (24U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ2_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ2_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ2_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ2_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ2_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ2_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ2_POS))

/* 0x114 : psram_rough_delay_ctrl5 */
#define PSRAM_ROUGH_DELAY_CTRL5_OFFSET (0x114)
#define PSRAM_REG_ROUGH_SEL_I_DQS0 PSRAM_REG_ROUGH_SEL_I_DQS0
#define PSRAM_REG_ROUGH_SEL_I_DQS0_POS (0U)
#define PSRAM_REG_ROUGH_SEL_I_DQS0_LEN (16U)
#define PSRAM_REG_ROUGH_SEL_I_DQS0_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_DQS0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_DQS0_POS)
#define PSRAM_REG_ROUGH_SEL_I_DQS0_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_DQS0_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_DQS0_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ7 PSRAM_REG_ROUGH_SEL_I_ADQ7
#define PSRAM_REG_ROUGH_SEL_I_ADQ7_POS (16U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ7_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ7_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ7_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ7_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ7_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ7_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ7_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ6 PSRAM_REG_ROUGH_SEL_I_ADQ6
#define PSRAM_REG_ROUGH_SEL_I_ADQ6_POS (24U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ6_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ6_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ6_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ6_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ6_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ6_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ6_POS))

/* 0x118 : psram_rough_delay_ctrl6 */
#define PSRAM_ROUGH_DELAY_CTRL6_OFFSET (0x118)
#define PSRAM_REG_ROUGH_SEL_O_ADQ9 PSRAM_REG_ROUGH_SEL_O_ADQ9
#define PSRAM_REG_ROUGH_SEL_O_ADQ9_POS (0U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ9_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ9_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ9_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ9_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ9_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ9_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ9_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ8 PSRAM_REG_ROUGH_SEL_O_ADQ8
#define PSRAM_REG_ROUGH_SEL_O_ADQ8_POS (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ8_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ8_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ8_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ8_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ8_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ8_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ8_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1 PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1_POS (16U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ_OEN1_POS))
#define PSRAM_REG_ROUGH_SEL_O_DQS1 PSRAM_REG_ROUGH_SEL_O_DQS1
#define PSRAM_REG_ROUGH_SEL_O_DQS1_POS (24U)
#define PSRAM_REG_ROUGH_SEL_O_DQS1_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_DQS1_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_DQS1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS1_POS)
#define PSRAM_REG_ROUGH_SEL_O_DQS1_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_DQS1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS1_POS))

/* 0x11C : psram_rough_delay_ctrl7 */
#define PSRAM_ROUGH_DELAY_CTRL7_OFFSET (0x11C)
#define PSRAM_REG_ROUGH_SEL_O_ADQ13 PSRAM_REG_ROUGH_SEL_O_ADQ13
#define PSRAM_REG_ROUGH_SEL_O_ADQ13_POS (0U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ13_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ13_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ13_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ13_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ13_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ13_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ13_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ12 PSRAM_REG_ROUGH_SEL_O_ADQ12
#define PSRAM_REG_ROUGH_SEL_O_ADQ12_POS (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ12_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ12_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ12_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ12_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ12_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ12_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ12_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ11 PSRAM_REG_ROUGH_SEL_O_ADQ11
#define PSRAM_REG_ROUGH_SEL_O_ADQ11_POS (16U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ11_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ11_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ11_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ11_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ11_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ11_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ11_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ10 PSRAM_REG_ROUGH_SEL_O_ADQ10
#define PSRAM_REG_ROUGH_SEL_O_ADQ10_POS (24U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ10_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ10_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ10_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ10_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ10_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ10_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ10_POS))

/* 0x120 : psram_rough_delay_ctrl8 */
#define PSRAM_ROUGH_DELAY_CTRL8_OFFSET (0x120)
#define PSRAM_REG_ROUGH_SEL_I_ADQ9 PSRAM_REG_ROUGH_SEL_I_ADQ9
#define PSRAM_REG_ROUGH_SEL_I_ADQ9_POS (0U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ9_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ9_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ9_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ9_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ9_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ9_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ9_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ8 PSRAM_REG_ROUGH_SEL_I_ADQ8
#define PSRAM_REG_ROUGH_SEL_I_ADQ8_POS (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ8_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ8_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ8_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ8_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ8_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ8_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ8_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ15 PSRAM_REG_ROUGH_SEL_O_ADQ15
#define PSRAM_REG_ROUGH_SEL_O_ADQ15_POS (16U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ15_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ15_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ15_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ15_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ15_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ15_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ15_POS))
#define PSRAM_REG_ROUGH_SEL_O_ADQ14 PSRAM_REG_ROUGH_SEL_O_ADQ14
#define PSRAM_REG_ROUGH_SEL_O_ADQ14_POS (24U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ14_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_ADQ14_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_ADQ14_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ14_POS)
#define PSRAM_REG_ROUGH_SEL_O_ADQ14_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_ADQ14_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_ADQ14_POS))

/* 0x124 : psram_rough_delay_ctrl9 */
#define PSRAM_ROUGH_DELAY_CTRL9_OFFSET (0x124)
#define PSRAM_REG_ROUGH_SEL_I_ADQ13 PSRAM_REG_ROUGH_SEL_I_ADQ13
#define PSRAM_REG_ROUGH_SEL_I_ADQ13_POS (0U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ13_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ13_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ13_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ13_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ13_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ13_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ13_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ12 PSRAM_REG_ROUGH_SEL_I_ADQ12
#define PSRAM_REG_ROUGH_SEL_I_ADQ12_POS (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ12_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ12_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ12_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ12_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ12_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ12_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ12_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ11 PSRAM_REG_ROUGH_SEL_I_ADQ11
#define PSRAM_REG_ROUGH_SEL_I_ADQ11_POS (16U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ11_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ11_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ11_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ11_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ11_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ11_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ11_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ10 PSRAM_REG_ROUGH_SEL_I_ADQ10
#define PSRAM_REG_ROUGH_SEL_I_ADQ10_POS (24U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ10_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ10_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ10_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ10_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ10_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ10_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ10_POS))

/* 0x128 : psram_rough_delay_ctrlA */
#define PSRAM_ROUGH_DELAY_CTRLA_OFFSET (0x128)
#define PSRAM_REG_ROUGH_SEL_I_DQS1 PSRAM_REG_ROUGH_SEL_I_DQS1
#define PSRAM_REG_ROUGH_SEL_I_DQS1_POS (0U)
#define PSRAM_REG_ROUGH_SEL_I_DQS1_LEN (16U)
#define PSRAM_REG_ROUGH_SEL_I_DQS1_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_DQS1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_DQS1_POS)
#define PSRAM_REG_ROUGH_SEL_I_DQS1_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_DQS1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_DQS1_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ15 PSRAM_REG_ROUGH_SEL_I_ADQ15
#define PSRAM_REG_ROUGH_SEL_I_ADQ15_POS (16U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ15_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ15_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ15_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ15_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ15_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ15_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ15_POS))
#define PSRAM_REG_ROUGH_SEL_I_ADQ14 PSRAM_REG_ROUGH_SEL_I_ADQ14
#define PSRAM_REG_ROUGH_SEL_I_ADQ14_POS (24U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ14_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_I_ADQ14_MSK (((1U << PSRAM_REG_ROUGH_SEL_I_ADQ14_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ14_POS)
#define PSRAM_REG_ROUGH_SEL_I_ADQ14_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_I_ADQ14_LEN) - 1) << PSRAM_REG_ROUGH_SEL_I_ADQ14_POS))

/* 0x12C : psram_rough_delay_ctrlB */
#define PSRAM_ROUGH_DELAY_CTRLB_OFFSET (0x12C)
#define PSRAM_REG_ROUGH_SEL_O_DQS_MASK PSRAM_REG_ROUGH_SEL_O_DQS_MASK
#define PSRAM_REG_ROUGH_SEL_O_DQS_MASK_POS (0U)
#define PSRAM_REG_ROUGH_SEL_O_DQS_MASK_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_DQS_MASK_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_DQS_MASK_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS_MASK_POS)
#define PSRAM_REG_ROUGH_SEL_O_DQS_MASK_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_DQS_MASK_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS_MASK_POS))
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN1 PSRAM_REG_ROUGH_SEL_O_DQS_OEN1
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN1_POS (8U)
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN1_LEN (8U)
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN1_MSK (((1U << PSRAM_REG_ROUGH_SEL_O_DQS_OEN1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS_OEN1_POS)
#define PSRAM_REG_ROUGH_SEL_O_DQS_OEN1_UMSK (~(((1U << PSRAM_REG_ROUGH_SEL_O_DQS_OEN1_LEN) - 1) << PSRAM_REG_ROUGH_SEL_O_DQS_OEN1_POS))

struct psram_reg {
    /* 0x0 : psram_configure */
    union {
        struct
        {
            uint32_t reg_vendor_sel : 3; /* [ 2: 0],        r/w,        0x2 */
            uint32_t reserved_3 : 1; /* [    3],       rsvd,        0x0 */
            uint32_t reg_ap_mr : 3; /* [ 6: 4],        r/w,        0x0 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t reg_wb_reg_sel : 3; /* [10: 8],        r/w,        0x0 */
            uint32_t reserved_11 : 1; /* [   11],       rsvd,        0x0 */
            uint32_t reg_config_w_pusle : 1; /* [   12],        w1p,        0x0 */
            uint32_t reg_config_r_pusle : 1; /* [   13],        w1p,        0x0 */
            uint32_t sts_config_w_done : 1; /* [   14],          r,        0x1 */
            uint32_t sts_config_r_done : 1; /* [   15],          r,        0x1 */
            uint32_t reg_config_req : 1; /* [   16],        r/w,        0x0 */
            uint32_t reg_config_gnt : 1; /* [   17],          r,        0x0 */
            uint32_t reg_x16_mode : 1; /* [   18],        r/w,        0x0 */
            uint32_t reg_wb_hyper3 : 1; /* [   19],        r/w,        0x0 */
            uint32_t reg_pck_s_div : 3; /* [22:20],        r/w,        0x0 */
            uint32_t reg_clkn_free : 1; /* [   23],        r/w,        0x1 */
            uint32_t reserved_24_27 : 4; /* [27:24],       rsvd,        0x0 */
            uint32_t reg_linear_bnd_b : 4; /* [31:28],        r/w,        0xa */
        } BF;
        uint32_t WORD;
    } psram_configure;

    /* 0x4 : psram_manual_control */
    union {
        struct
        {
            uint32_t reg_wc_sw : 7; /* [ 6: 0],        r/w,        0x0 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t reg_wc_sw_en : 1; /* [    8],        r/w,        0x0 */
            uint32_t reg_state_hold_tick : 1; /* [    9],        r/w,        0x0 */
            uint32_t reg_dqs_latch_inv : 1; /* [   10],        r/w,        0x0 */
            uint32_t reg_wb_bl2_mask : 1; /* [   11],        r/w,        0x1 */
            uint32_t reg_force_ceb_low : 1; /* [   12],        r/w,        0x0 */
            uint32_t reg_force_ceb_high : 1; /* [   13],        r/w,        0x0 */
            uint32_t reg_psram_resetb : 1; /* [   14],        r/w,        0x1 */
            uint32_t reg_ck_edge_nali : 1; /* [   15],        r/w,        0x0 */
            uint32_t sts_config_read : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_manual_control;

    /* 0x8 : fifo_thres_control */
    union {
        struct
        {
            uint32_t reg_mask_w_fifo_cnt : 16; /* [15: 0],        r/w,        0x0 */
            uint32_t reg_mask_r_fifo_rem : 16; /* [31:16],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } fifo_thres_control;

    /* 0xC : psram_manual_control2 */
    union {
        struct
        {
            uint32_t reg_hold_cycle_sw : 7; /* [ 6: 0],        r/w,        0x8 */
            uint32_t reg_hc_sw_en : 1; /* [    7],        r/w,        0x0 */
            uint32_t reg_dqs_rel_val : 7; /* [14: 8],        r/w,       0x20 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t reg_pwrap_sw_sht_b : 4; /* [19:16],        r/w,        0x8 */
            uint32_t reserved_20_22 : 3; /* [22:20],       rsvd,        0x0 */
            uint32_t reg_pwrap_sw_en : 1; /* [   23],        r/w,        0x0 */
            uint32_t reg_addr_mask : 8; /* [31:24],        r/w,       0x1f */
        } BF;
        uint32_t WORD;
    } psram_manual_control2;

    /* 0x10 : winbond_psram_configure */
    union {
        struct
        {
            uint32_t reg_wb_latency : 4; /* [ 3: 0],        r/w,        0x2 */
            uint32_t reg_wb_drive_st : 3; /* [ 6: 4],        r/w,        0x0 */
            uint32_t reg_wb_hybrid_en : 1; /* [    7],        r/w,        0x1 */
            uint32_t reg_wb_burst_length : 3; /* [10: 8],        r/w,        0x7 */
            uint32_t reserved_11 : 1; /* [   11],       rsvd,        0x0 */
            uint32_t reg_wb_fix_latency : 1; /* [   12],        r/w,        0x1 */
            uint32_t reg_wb_dpd_dis : 1; /* [   13],        r/w,        0x1 */
            uint32_t reserved_14_15 : 2; /* [15:14],       rsvd,        0x0 */
            uint32_t reg_wb_pasr : 5; /* [20:16],        r/w,        0x0 */
            uint32_t reserved_21_23 : 3; /* [23:21],       rsvd,        0x0 */
            uint32_t reg_wb_hybrid_slp : 1; /* [   24],        r/w,        0x0 */
            uint32_t reg_wb_linear_dis : 1; /* [   25],        r/w,        0x0 */
            uint32_t reserved_26_28 : 3; /* [28:26],       rsvd,        0x0 */
            uint32_t reg_wb_ipd : 1; /* [   29],        r/w,        0x0 */
            uint32_t reg_wb_mclk_type : 1; /* [   30],        r/w,        0x1 */
            uint32_t reg_wb_sw_rst : 1; /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } winbond_psram_configure;

    /* 0x14 : winbond_psram_status */
    union {
        struct
        {
            uint32_t sts_wb_latency : 4; /* [ 3: 0],          r,        0x2 */
            uint32_t sts_wb_drive_st : 3; /* [ 6: 4],          r,        0x0 */
            uint32_t sts_wb_hybrid_en : 1; /* [    7],          r,        0x1 */
            uint32_t sts_wb_burst_length : 3; /* [10: 8],          r,        0x3 */
            uint32_t reserved_11 : 1; /* [   11],       rsvd,        0x0 */
            uint32_t sts_wb_fix_latency : 1; /* [   12],          r,        0x1 */
            uint32_t sts_wb_dpd_dis : 1; /* [   13],          r,        0x1 */
            uint32_t reserved_14_15 : 2; /* [15:14],       rsvd,        0x0 */
            uint32_t sts_wb_pasr : 5; /* [20:16],          r,        0x0 */
            uint32_t reserved_21_23 : 3; /* [23:21],       rsvd,        0x0 */
            uint32_t sts_wb_hybrid_slp : 1; /* [   24],          r,        0x0 */
            uint32_t reserved_25_29 : 5; /* [29:25],       rsvd,        0x0 */
            uint32_t sts_wb_mclk_type : 1; /* [   30],          r,        0x1 */
            uint32_t reserved_31 : 1; /* [   31],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } winbond_psram_status;

    /* 0x18 : winbond_psram_configure2 */
    union {
        struct
        {
            uint32_t reg_wb_zq_code : 4; /* [ 3: 0],        r/w,        0x0 */
            uint32_t reserved_4_31 : 28; /* [31: 4],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } winbond_psram_configure2;

    /* 0x1c  reserved */
    uint8_t RESERVED0x1c[4];

    /* 0x20 : apmemory_psram_configure */
    union {
        struct
        {
            uint32_t reg_ap_burst_length : 2; /* [ 1: 0],        r/w,        0x1 */
            uint32_t reserved_2_3 : 2; /* [ 3: 2],       rsvd,        0x0 */
            uint32_t reg_ap_burst_type : 1; /* [    4],        r/w,        0x1 */
            uint32_t reg_ap_rbx : 1; /* [    5],        r/w,        0x0 */
            uint32_t reg_ap_dpd : 1; /* [    6],        r/w,        0x0 */
            uint32_t reg_ap_sleep : 1; /* [    7],        r/w,        0x0 */
            uint32_t reg_ap_pasr : 3; /* [10: 8],        r/w,        0x0 */
            uint32_t reserved_11 : 1; /* [   11],       rsvd,        0x0 */
            uint32_t reg_ap_w_latency_code : 3; /* [14:12],        r/w,        0x2 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t reg_ap_drive_st : 2; /* [17:16],        r/w,        0x1 */
            uint32_t reg_ap_rf : 2; /* [19:18],        r/w,        0x0 */
            uint32_t reg_ap_r_latency_code : 3; /* [22:20],        r/w,        0x2 */
            uint32_t reserved_23 : 1; /* [   23],       rsvd,        0x0 */
            uint32_t reg_ap_r_latency_type : 1; /* [   24],        r/w,        0x0 */
            uint32_t reg_ap_linear_dis : 1; /* [   25],        r/w,        0x0 */
            uint32_t reserved_26_27 : 2; /* [27:26],       rsvd,        0x0 */
            uint32_t reg_glb_reset_pulse : 1; /* [   28],        w1p,        0x0 */
            uint32_t reserved_29_31 : 3; /* [31:29],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } apmemory_psram_configure;

    /* 0x24 : apmemory_psram_status */
    union {
        struct
        {
            uint32_t sts_ap_burst_length : 2; /* [ 1: 0],          r,        0x1 */
            uint32_t reserved_2_3 : 2; /* [ 3: 2],       rsvd,        0x0 */
            uint32_t sts_ap_burst_type : 1; /* [    4],          r,        0x1 */
            uint32_t sts_ap_rbx : 1; /* [    5],          r,        0x0 */
            uint32_t sts_ap_x16_mode : 1; /* [    6],          r,        0x0 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t sts_ap_pasr : 3; /* [10: 8],          r,        0x0 */
            uint32_t reserved_11 : 1; /* [   11],       rsvd,        0x0 */
            uint32_t sts_ap_w_latency_code : 3; /* [14:12],          r,        0x2 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t sts_ap_drive_st : 2; /* [17:16],          r,        0x1 */
            uint32_t sts_ap_rf : 2; /* [19:18],          r,        0x0 */
            uint32_t sts_ap_r_latency_code : 3; /* [22:20],          r,        0x2 */
            uint32_t reserved_23 : 1; /* [   23],       rsvd,        0x0 */
            uint32_t sts_ap_r_latency_type : 1; /* [   24],          r,        0x0 */
            uint32_t reserved_25_31 : 7; /* [31:25],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } apmemory_psram_status;

    /* 0x28  reserved */
    uint8_t RESERVED0x28[8];

    /* 0x30 : psram_manual_control3 */
    union {
        struct
        {
            uint32_t reg_adq_rel_val : 7; /* [ 6: 0],        r/w,       0x20 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t reg_wrap2incr_en : 1; /* [    8],        r/w,        0x1 */
            uint32_t reserved_9_31 : 23; /* [31: 9],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_manual_control3;

    /* 0x34  reserved */
    uint8_t RESERVED0x34[76];

    /* 0x80 : psram_intf_delay_ctrl0 */
    union {
        struct
        {
            uint32_t reg_delay_sel_o_dqs_oen0 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_ceb : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_clk_n : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_clk : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl0;

    /* 0x84 : psram_intf_delay_ctrl1 */
    union {
        struct
        {
            uint32_t reg_delay_sel_o_adq1 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq0 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq_oen0 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_dqs0 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl1;

    /* 0x88 : psram_intf_delay_ctrl2 */
    union {
        struct
        {
            uint32_t reg_delay_sel_o_adq5 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq4 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq3 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq2 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl2;

    /* 0x8C : psram_intf_delay_ctrl3 */
    union {
        struct
        {
            uint32_t reg_delay_sel_i_adq1 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq0 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq7 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq6 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl3;

    /* 0x90 : psram_intf_delay_ctrl4 */
    union {
        struct
        {
            uint32_t reg_delay_sel_i_adq5 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq4 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq3 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq2 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl4;

    /* 0x94 : psram_intf_delay_ctrl5 */
    union {
        struct
        {
            uint32_t reg_delay_sel_i_dqs0 : 16; /* [15: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq7 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq6 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl5;

    /* 0x98 : psram_intf_delay_ctrl6 */
    union {
        struct
        {
            uint32_t reg_delay_sel_o_adq9 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq8 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq_oen1 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_dqs1 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl6;

    /* 0x9C : psram_intf_delay_ctrl7 */
    union {
        struct
        {
            uint32_t reg_delay_sel_o_adq13 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq12 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq11 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq10 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl7;

    /* 0xA0 : psram_intf_delay_ctrl8 */
    union {
        struct
        {
            uint32_t reg_delay_sel_i_adq9 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq8 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq15 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_adq14 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl8;

    /* 0xA4 : psram_intf_delay_ctrl9 */
    union {
        struct
        {
            uint32_t reg_delay_sel_i_adq13 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq12 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq11 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq10 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl9;

    /* 0xA8 : psram_intf_delay_ctrlA */
    union {
        struct
        {
            uint32_t reg_delay_sel_i_dqs1 : 16; /* [15: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq15 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_delay_sel_i_adq14 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrlA;

    /* 0xAC : psram_intf_delay_ctrlB */
    union {
        struct
        {
            uint32_t reg_delay_sel_o_dqs_mask : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_delay_sel_o_dqs_oen1 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reserved_16_31 : 16; /* [31:16],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrlB;

    /* 0xb0  reserved */
    uint8_t RESERVED0xb0[16];

    /* 0xC0 : psram_dbg_sel */
    union {
        struct
        {
            uint32_t reg_psram_dbg_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t reserved_1_3 : 3; /* [ 3: 1],       rsvd,        0x0 */
            uint32_t reg_psram_dbg_sel : 4; /* [ 7: 4],        r/w,        0x0 */
            uint32_t reserved_8_31 : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_dbg_sel;

    /* 0xc4  reserved */
    uint8_t RESERVED0xc4[44];

    /* 0xF0 : psram_dummy_reg */
    union {
        struct
        {
            uint32_t reg_psram_dummy_reg : 32; /* [31: 0],        r/w, 0xffff0000 */
        } BF;
        uint32_t WORD;
    } psram_dummy_reg;

    /* 0xF4 : psram_timeout_reg */
    union {
        struct
        {
            uint32_t reg_timeout_en : 1; /* [    0],        r/w,        0x0 */
            uint32_t reg_timeout_clr : 1; /* [    1],        r/w,        0x0 */
            uint32_t sts_timeout : 1; /* [    2],          r,        0x0 */
            uint32_t reserved_3_15 : 13; /* [15: 3],       rsvd,        0x0 */
            uint32_t reg_timeout_cnt : 12; /* [27:16],        r/w,      0x100 */
            uint32_t reserved_28_31 : 4; /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_timeout_reg;

    /* 0xf8  reserved */
    uint8_t RESERVED0xf8[8];

    /* 0x100 : psram_rough_delay_ctrl0 */
    union {
        struct
        {
            uint32_t reg_rough_sel_o_dqs_oen0 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_ceb : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_clk_n : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_clk : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl0;

    /* 0x104 : psram_rough_delay_ctrl1 */
    union {
        struct
        {
            uint32_t reg_rough_sel_o_adq1 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq0 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq_oen0 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_dqs0 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl1;

    /* 0x108 : psram_rough_delay_ctrl2 */
    union {
        struct
        {
            uint32_t reg_rough_sel_o_adq5 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq4 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq3 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq2 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl2;

    /* 0x10C : psram_rough_delay_ctrl3 */
    union {
        struct
        {
            uint32_t reg_rough_sel_i_adq1 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq0 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq7 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq6 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl3;

    /* 0x110 : psram_rough_delay_ctrl4 */
    union {
        struct
        {
            uint32_t reg_rough_sel_i_adq5 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq4 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq3 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq2 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl4;

    /* 0x114 : psram_rough_delay_ctrl5 */
    union {
        struct
        {
            uint32_t reg_rough_sel_i_dqs0 : 16; /* [15: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq7 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq6 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl5;

    /* 0x118 : psram_rough_delay_ctrl6 */
    union {
        struct
        {
            uint32_t reg_rough_sel_o_adq9 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq8 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq_oen1 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_dqs1 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl6;

    /* 0x11C : psram_rough_delay_ctrl7 */
    union {
        struct
        {
            uint32_t reg_rough_sel_o_adq13 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq12 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq11 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq10 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl7;

    /* 0x120 : psram_rough_delay_ctrl8 */
    union {
        struct
        {
            uint32_t reg_rough_sel_i_adq9 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq8 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq15 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_adq14 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl8;

    /* 0x124 : psram_rough_delay_ctrl9 */
    union {
        struct
        {
            uint32_t reg_rough_sel_i_adq13 : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq12 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq11 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq10 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl9;

    /* 0x128 : psram_rough_delay_ctrlA */
    union {
        struct
        {
            uint32_t reg_rough_sel_i_dqs1 : 16; /* [15: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq15 : 8; /* [23:16],        r/w,        0x0 */
            uint32_t reg_rough_sel_i_adq14 : 8; /* [31:24],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrlA;

    /* 0x12C : psram_rough_delay_ctrlB */
    union {
        struct
        {
            uint32_t reg_rough_sel_o_dqs_mask : 8; /* [ 7: 0],        r/w,        0x0 */
            uint32_t reg_rough_sel_o_dqs_oen1 : 8; /* [15: 8],        r/w,        0x0 */
            uint32_t reserved_16_31 : 16; /* [31:16],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrlB;
};

typedef volatile struct psram_reg psram_reg_t;
