<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3304" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3304{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3304{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3304{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3304{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t5_3304{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t6_3304{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t7_3304{left:69px;bottom:650px;letter-spacing:0.12px;}
#t8_3304{left:151px;bottom:650px;letter-spacing:0.14px;word-spacing:0.01px;}
#t9_3304{left:69px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_3304{left:69px;bottom:610px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tb_3304{left:69px;bottom:583px;}
#tc_3304{left:95px;bottom:587px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#td_3304{left:69px;bottom:560px;}
#te_3304{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tf_3304{left:69px;bottom:537px;}
#tg_3304{left:95px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3304{left:69px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3304{left:69px;bottom:490px;}
#tj_3304{left:95px;bottom:493px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tk_3304{left:69px;bottom:467px;}
#tl_3304{left:95px;bottom:470px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_3304{left:69px;bottom:444px;}
#tn_3304{left:95px;bottom:448px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#to_3304{left:95px;bottom:431px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tp_3304{left:69px;bottom:404px;}
#tq_3304{left:95px;bottom:408px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#tr_3304{left:95px;bottom:391px;letter-spacing:-0.14px;}
#ts_3304{left:69px;bottom:365px;}
#tt_3304{left:95px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_3304{left:69px;bottom:342px;}
#tv_3304{left:95px;bottom:345px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_3304{left:69px;bottom:319px;}
#tx_3304{left:95px;bottom:322px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_3304{left:69px;bottom:296px;}
#tz_3304{left:95px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_3304{left:69px;bottom:273px;}
#t11_3304{left:95px;bottom:276px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t12_3304{left:69px;bottom:250px;}
#t13_3304{left:95px;bottom:254px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t14_3304{left:69px;bottom:227px;}
#t15_3304{left:95px;bottom:231px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t16_3304{left:69px;bottom:204px;}
#t17_3304{left:95px;bottom:208px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t18_3304{left:69px;bottom:181px;}
#t19_3304{left:95px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1a_3304{left:69px;bottom:158px;}
#t1b_3304{left:95px;bottom:162px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#t1c_3304{left:95px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1d_3304{left:69px;bottom:121px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_3304{left:155px;bottom:700px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1f_3304{left:237px;bottom:700px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1g_3304{left:399px;bottom:994px;letter-spacing:-0.13px;}
#t1h_3304{left:386px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1i_3304{left:385px;bottom:967px;letter-spacing:-0.11px;}
#t1j_3304{left:405px;bottom:952px;letter-spacing:-0.13px;}
#t1k_3304{left:429px;bottom:802px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1l_3304{left:469px;bottom:831px;letter-spacing:0.02px;word-spacing:-0.67px;}
#t1m_3304{left:390px;bottom:831px;letter-spacing:0.03px;word-spacing:-0.58px;}
#t1n_3304{left:481px;bottom:994px;letter-spacing:-0.13px;}
#t1o_3304{left:467px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1p_3304{left:466px;bottom:967px;letter-spacing:-0.12px;}
#t1q_3304{left:486px;bottom:952px;letter-spacing:-0.11px;}
#t1r_3304{left:411px;bottom:901px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1s_3304{left:427px;bottom:737px;letter-spacing:0.12px;word-spacing:-0.01px;}

.s1_3304{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3304{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3304{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3304{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3304{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3304{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3304{font-size:13px;font-family:Arial_b5v;color:#000;}
.s8_3304{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3304{transform:scaleX(0.957);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3304" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3304Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3304" style="-webkit-user-select: none;"><object width="935" height="1210" data="3304/3304.svg" type="image/svg+xml" id="pdf3304" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3304" class="t s1_3304">9-28 </span><span id="t2_3304" class="t s1_3304">Vol. 3A </span>
<span id="t3_3304" class="t s2_3304">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3304" class="t s3_3304">consists of two logical processors (each represented by a separate architectural state) which share the processor’s </span>
<span id="t5_3304" class="t s3_3304">execution engine and the bus interface. Each logical processor also has its own advanced programmable interrupt </span>
<span id="t6_3304" class="t s3_3304">controller (APIC). </span>
<span id="t7_3304" class="t s4_3304">9.7.1 </span><span id="t8_3304" class="t s4_3304">State of the Logical Processors </span>
<span id="t9_3304" class="t s3_3304">The following features are part of the architectural state of logical processors within Intel 64 or IA-32 processors </span>
<span id="ta_3304" class="t s3_3304">supporting Intel Hyper-Threading Technology. The features can be subdivided into three groups: </span>
<span id="tb_3304" class="t s5_3304">• </span><span id="tc_3304" class="t s3_3304">Duplicated for each logical processor </span>
<span id="td_3304" class="t s5_3304">• </span><span id="te_3304" class="t s3_3304">Shared by logical processors in a physical processor </span>
<span id="tf_3304" class="t s5_3304">• </span><span id="tg_3304" class="t s3_3304">Shared or duplicated, depending on the implementation </span>
<span id="th_3304" class="t s3_3304">The following features are duplicated for each logical processor: </span>
<span id="ti_3304" class="t s5_3304">• </span><span id="tj_3304" class="t s3_3304">General purpose registers (EAX, EBX, ECX, EDX, ESI, EDI, ESP, and EBP) </span>
<span id="tk_3304" class="t s5_3304">• </span><span id="tl_3304" class="t s3_3304">Segment registers (CS, DS, SS, ES, FS, and GS) </span>
<span id="tm_3304" class="t s5_3304">• </span><span id="tn_3304" class="t s3_3304">EFLAGS and EIP registers. Note that the CS and EIP/RIP registers for each logical processor point to the </span>
<span id="to_3304" class="t s3_3304">instruction stream for the thread being executed by the logical processor. </span>
<span id="tp_3304" class="t s5_3304">• </span><span id="tq_3304" class="t s3_3304">x87 FPU registers (ST0 through ST7, status word, control word, tag word, data operand pointer, and instruction </span>
<span id="tr_3304" class="t s3_3304">pointer) </span>
<span id="ts_3304" class="t s5_3304">• </span><span id="tt_3304" class="t s3_3304">MMX registers (MM0 through MM7) </span>
<span id="tu_3304" class="t s5_3304">• </span><span id="tv_3304" class="t s3_3304">XMM registers (XMM0 through XMM7) and the MXCSR register </span>
<span id="tw_3304" class="t s5_3304">• </span><span id="tx_3304" class="t s3_3304">Control registers and system table pointer registers (GDTR, LDTR, IDTR, task register) </span>
<span id="ty_3304" class="t s5_3304">• </span><span id="tz_3304" class="t s3_3304">Debug registers (DR0, DR1, DR2, DR3, DR6, DR7) and the debug control MSRs </span>
<span id="t10_3304" class="t s5_3304">• </span><span id="t11_3304" class="t s3_3304">Machine check global status (IA32_MCG_STATUS) and machine check capability (IA32_MCG_CAP) MSRs </span>
<span id="t12_3304" class="t s5_3304">• </span><span id="t13_3304" class="t s3_3304">Thermal clock modulation and ACPI Power management control MSRs </span>
<span id="t14_3304" class="t s5_3304">• </span><span id="t15_3304" class="t s3_3304">Time stamp counter MSRs </span>
<span id="t16_3304" class="t s5_3304">• </span><span id="t17_3304" class="t s3_3304">Most of the other MSR registers, including the page attribute table (PAT). See the exceptions below. </span>
<span id="t18_3304" class="t s5_3304">• </span><span id="t19_3304" class="t s3_3304">Local APIC registers. </span>
<span id="t1a_3304" class="t s5_3304">• </span><span id="t1b_3304" class="t s3_3304">Additional general purpose registers (R8-R15), XMM registers (XMM8-XMM15), control register, IA32_EFER on </span>
<span id="t1c_3304" class="t s3_3304">Intel 64 processors. </span>
<span id="t1d_3304" class="t s3_3304">The following features are shared by logical processors: </span>
<span id="t1e_3304" class="t s6_3304">Figure 9-4. </span><span id="t1f_3304" class="t s6_3304">IA-32 Processor with Two Logical Processors Supporting Intel HT Technology </span>
<span id="t1g_3304" class="t v0_3304 s7_3304">Logical </span>
<span id="t1h_3304" class="t v0_3304 s7_3304">Processor 0 </span>
<span id="t1i_3304" class="t v0_3304 s7_3304">Architectural </span>
<span id="t1j_3304" class="t v0_3304 s7_3304">State </span>
<span id="t1k_3304" class="t s8_3304">Bus Interface </span>
<span id="t1l_3304" class="t s8_3304">Local APIC </span><span id="t1m_3304" class="t s8_3304">Local APIC </span>
<span id="t1n_3304" class="t v0_3304 s7_3304">Logical </span>
<span id="t1o_3304" class="t v0_3304 s7_3304">Processor 1 </span>
<span id="t1p_3304" class="t v0_3304 s7_3304">Architectural </span>
<span id="t1q_3304" class="t v0_3304 s7_3304">State </span>
<span id="t1r_3304" class="t s8_3304">Execution Engine </span>
<span id="t1s_3304" class="t s8_3304">System Bus </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
