# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../hdl/unsigned_pipelined_fixed_point_adder.v" \

sv xil_defaultlib  \
"../../../../../../verif/unsigned_pipelined_fixed_point_adder_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
