<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Phase-Locked Loops - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-89d00db4.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="phase-locked-loops"><a class="header" href="#phase-locked-loops">Phase-Locked Loops</a></h1>
<h2 id="tile-pll_sw"><a class="header" href="#tile-pll_sw">Tile PLL_SW</a></h2>
<p>Cells: 6</p>
<h3 id="bel-pll0"><a class="header" href="#bel-pll0">Bel PLL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel PLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F2</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_OFX6</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR3</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_OFX3</td></tr>

<tr><td>TPFB</td><td>output</td><td>TCELL0:OUT_F4</td></tr>

<tr><td>TPREF</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll1"><a class="header" href="#bel-pll1">Bel PLL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel PLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK2</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F7</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_OFX4</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR2</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>

<tr><td>TPFB</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>

<tr><td>TPREF</td><td>output</td><td>TCELL0:OUT_F5</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll_smi"><a class="header" href="#bel-pll_smi">Bel PLL_SMI</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel PLL_SMI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>SMIADDR0</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>

<tr><td>SMIADDR1</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>

<tr><td>SMIADDR2</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>

<tr><td>SMIADDR3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>

<tr><td>SMIADDR4</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>

<tr><td>SMIADDR5</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>

<tr><td>SMIADDR6</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>

<tr><td>SMIADDR7</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>

<tr><td>SMIADDR8</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>

<tr><td>SMIADDR9</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>

<tr><td>SMICLK</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>

<tr><td>SMIRD</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>

<tr><td>SMIRSTN</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>

<tr><td>SMIWDATA</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>

<tr><td>SMIWR</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll0"><a class="header" href="#bel-dll0">Bel DLL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel DLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK2</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL1:OUT_F6</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll1"><a class="header" href="#bel-dll1">Bel DLL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel DLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL2:IMUX_CLK2</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL3:IMUX_CLK2</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL1:OUT_OFX7</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL1:OUT_F7</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR3</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll2"><a class="header" href="#bel-dll2">Bel DLL2</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel DLL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F1</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_F3</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_F5</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll3"><a class="header" href="#bel-dll3">Bel DLL3</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel DLL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL5:IMUX_CLK1</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL4:IMUX_CLK1</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F0</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_OFX0</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_F2</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_F4</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll_dcntl0"><a class="header" href="#bel-dll_dcntl0">Bel DLL_DCNTL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel DLL_DCNTL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCNTL_IN0</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>

<tr><td>DCNTL_IN1</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>

<tr><td>DCNTL_IN2</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>

<tr><td>DCNTL_IN3</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>

<tr><td>DCNTL_IN4</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>

<tr><td>DCNTL_IN5</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>

<tr><td>DCNTL_IN6</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>

<tr><td>DCNTL_IN7</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>

<tr><td>DCNTL_IN8</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>

<tr><td>DCNTL_OUT0</td><td>output</td><td>TCELL0:OUT_F6</td></tr>

<tr><td>DCNTL_OUT1</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>

<tr><td>DCNTL_OUT2</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>

<tr><td>DCNTL_OUT3</td><td>output</td><td>TCELL1:OUT_OFX0</td></tr>

<tr><td>DCNTL_OUT4</td><td>output</td><td>TCELL1:OUT_F0</td></tr>

<tr><td>DCNTL_OUT5</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>

<tr><td>DCNTL_OUT6</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>

<tr><td>DCNTL_OUT7</td><td>output</td><td>TCELL1:OUT_F1</td></tr>

<tr><td>DCNTL_OUT8</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll_dcntl1"><a class="header" href="#bel-dll_dcntl1">Bel DLL_DCNTL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel DLL_DCNTL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCNTL_IN0</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>

<tr><td>DCNTL_IN1</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>

<tr><td>DCNTL_IN2</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>

<tr><td>DCNTL_IN3</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>

<tr><td>DCNTL_IN4</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>

<tr><td>DCNTL_IN5</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>

<tr><td>DCNTL_IN6</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>

<tr><td>DCNTL_IN7</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>

<tr><td>DCNTL_IN8</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>

<tr><td>DCNTL_OUT0</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>

<tr><td>DCNTL_OUT1</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>

<tr><td>DCNTL_OUT2</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>

<tr><td>DCNTL_OUT3</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>

<tr><td>DCNTL_OUT4</td><td>output</td><td>TCELL0:OUT_F3</td></tr>

<tr><td>DCNTL_OUT5</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>

<tr><td>DCNTL_OUT6</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>

<tr><td>DCNTL_OUT7</td><td>output</td><td>TCELL0:OUT_OFX5</td></tr>

<tr><td>DCNTL_OUT8</td><td>output</td><td>TCELL0:OUT_OFX6</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-promon"><a class="header" href="#bel-promon">Bel PROMON</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel PROMON</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>PROCHK</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>

<tr><td>PROMON</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-rnet"><a class="header" href="#bel-rnet">Bel RNET</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel RNET</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>RNETI0</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>

<tr><td>RNETI1</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>

<tr><td>RNETI2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>

<tr><td>RNETI3</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>

<tr><td>RNETI4</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>

<tr><td>RNETI5</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>

<tr><td>RNETO0</td><td>output</td><td>TCELL4:OUT_IO7</td></tr>

<tr><td>RNETO1</td><td>output</td><td>TCELL4:OUT_IO5</td></tr>

<tr><td>RNETO2</td><td>output</td><td>TCELL3:OUT_IO1</td></tr>

<tr><td>RNETO3</td><td>output</td><td>TCELL2:OUT_IO7</td></tr>

<tr><td>RNETO4</td><td>output</td><td>TCELL2:OUT_IO1</td></tr>

<tr><td>RNETO5</td><td>output</td><td>TCELL1:OUT_OFX5</td></tr>

<tr><td>RNETUPD</td><td>input</td><td>TCELL1:IMUX_CE3</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SW bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>PLL_SMI.SMIADDR9</td></tr>

<tr><td>TCELL0:IMUX_A1</td><td>PLL_SMI.SMIADDR2</td></tr>

<tr><td>TCELL0:IMUX_A2</td><td>PLL_SMI.SMIADDR1</td></tr>

<tr><td>TCELL0:IMUX_A3</td><td>DLL3.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_A4</td><td>DLL2.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_A5</td><td>DLL0.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_A6</td><td>DLL0.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_A7</td><td>DLL_DCNTL1.DCNTL_IN5</td></tr>

<tr><td>TCELL0:IMUX_B0</td><td>PLL_SMI.SMIADDR8</td></tr>

<tr><td>TCELL0:IMUX_B1</td><td>PLL_SMI.SMIADDR3</td></tr>

<tr><td>TCELL0:IMUX_B2</td><td>PLL_SMI.SMIADDR0</td></tr>

<tr><td>TCELL0:IMUX_B3</td><td>DLL3.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_B4</td><td>DLL2.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_B5</td><td>DLL1.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_B6</td><td>DLL0.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_B7</td><td>DLL_DCNTL1.DCNTL_IN4</td></tr>

<tr><td>TCELL0:IMUX_C0</td><td>PLL_SMI.SMIADDR7</td></tr>

<tr><td>TCELL0:IMUX_C1</td><td>PLL_SMI.SMIADDR4</td></tr>

<tr><td>TCELL0:IMUX_C2</td><td>PLL_SMI.SMICLK</td></tr>

<tr><td>TCELL0:IMUX_C3</td><td>PLL_SMI.SMIRD</td></tr>

<tr><td>TCELL0:IMUX_C4</td><td>DLL3.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_C5</td><td>DLL1.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_C6</td><td>DLL_DCNTL1.DCNTL_IN0</td></tr>

<tr><td>TCELL0:IMUX_C7</td><td>DLL_DCNTL1.DCNTL_IN3</td></tr>

<tr><td>TCELL0:IMUX_D0</td><td>PLL_SMI.SMIADDR6</td></tr>

<tr><td>TCELL0:IMUX_D1</td><td>PLL_SMI.SMIADDR5</td></tr>

<tr><td>TCELL0:IMUX_D2</td><td>PLL_SMI.SMIWR</td></tr>

<tr><td>TCELL0:IMUX_D3</td><td>PLL_SMI.SMIWDATA</td></tr>

<tr><td>TCELL0:IMUX_D4</td><td>DLL2.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_D5</td><td>DLL1.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_D6</td><td>DLL_DCNTL1.DCNTL_IN1</td></tr>

<tr><td>TCELL0:IMUX_D7</td><td>DLL_DCNTL1.DCNTL_IN2</td></tr>

<tr><td>TCELL0:IMUX_CLK0</td><td>DLL2.CLKFB</td></tr>

<tr><td>TCELL0:IMUX_CLK1</td><td>DLL2.CLKI</td></tr>

<tr><td>TCELL0:IMUX_CLK2</td><td>DLL0.CLKI</td></tr>

<tr><td>TCELL0:IMUX_CLK3</td><td>DLL0.CLKFB</td></tr>

<tr><td>TCELL0:IMUX_LSR0</td><td>PLL_SMI.SMIRSTN</td></tr>

<tr><td>TCELL0:IMUX_LSR1</td><td>DLL3.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR2</td><td>DLL2.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR3</td><td>DLL1.RST</td></tr>

<tr><td>TCELL0:OUT_F0</td><td>DLL3.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F1</td><td>DLL2.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F2</td><td>PLL0.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F3</td><td>DLL_DCNTL1.DCNTL_OUT4</td></tr>

<tr><td>TCELL0:OUT_F4</td><td>PLL0.TPFB</td></tr>

<tr><td>TCELL0:OUT_F5</td><td>PLL1.TPREF</td></tr>

<tr><td>TCELL0:OUT_F6</td><td>DLL_DCNTL0.DCNTL_OUT0</td></tr>

<tr><td>TCELL0:OUT_F7</td><td>PLL1.CLKOS</td></tr>

<tr><td>TCELL0:OUT_Q0</td><td>DLL_DCNTL1.DCNTL_OUT0</td></tr>

<tr><td>TCELL0:OUT_Q1</td><td>DLL2.CLKOS</td></tr>

<tr><td>TCELL0:OUT_Q2</td><td>PLL0.CLKOP</td></tr>

<tr><td>TCELL0:OUT_Q3</td><td>DLL_DCNTL1.DCNTL_OUT3</td></tr>

<tr><td>TCELL0:OUT_Q4</td><td>PLL0.TPREF</td></tr>

<tr><td>TCELL0:OUT_Q5</td><td>PLL1.TPFB</td></tr>

<tr><td>TCELL0:OUT_Q6</td><td>DLL_DCNTL0.DCNTL_OUT1</td></tr>

<tr><td>TCELL0:OUT_Q7</td><td>PLL1.CLKOP</td></tr>

<tr><td>TCELL0:OUT_OFX0</td><td>DLL3.CLKOS</td></tr>

<tr><td>TCELL0:OUT_OFX1</td><td>DLL_DCNTL1.DCNTL_OUT1</td></tr>

<tr><td>TCELL0:OUT_OFX2</td><td>DLL_DCNTL1.DCNTL_OUT2</td></tr>

<tr><td>TCELL0:OUT_OFX3</td><td>DLL_DCNTL1.DCNTL_OUT5</td></tr>

<tr><td>TCELL0:OUT_OFX4</td><td>DLL_DCNTL1.DCNTL_OUT6</td></tr>

<tr><td>TCELL0:OUT_OFX5</td><td>DLL_DCNTL1.DCNTL_OUT7</td></tr>

<tr><td>TCELL0:OUT_OFX6</td><td>DLL_DCNTL1.DCNTL_OUT8</td></tr>

<tr><td>TCELL0:OUT_OFX7</td><td>DLL_DCNTL0.DCNTL_OUT2</td></tr>

<tr><td>TCELL1:IMUX_A0</td><td>DLL_DCNTL1.DCNTL_IN8</td></tr>

<tr><td>TCELL1:IMUX_A1</td><td>DLL_DCNTL0.DCNTL_IN4</td></tr>

<tr><td>TCELL1:IMUX_A2</td><td>DLL_DCNTL0.DCNTL_IN5</td></tr>

<tr><td>TCELL1:IMUX_A5</td><td>RNET.RNETI3</td></tr>

<tr><td>TCELL1:IMUX_B0</td><td>DLL_DCNTL1.DCNTL_IN7</td></tr>

<tr><td>TCELL1:IMUX_B1</td><td>DLL_DCNTL0.DCNTL_IN3</td></tr>

<tr><td>TCELL1:IMUX_B2</td><td>DLL_DCNTL0.DCNTL_IN8</td></tr>

<tr><td>TCELL1:IMUX_B4</td><td>PROMON.PROCHK</td></tr>

<tr><td>TCELL1:IMUX_B5</td><td>RNET.RNETI4</td></tr>

<tr><td>TCELL1:IMUX_C0</td><td>DLL_DCNTL1.DCNTL_IN6</td></tr>

<tr><td>TCELL1:IMUX_C1</td><td>DLL_DCNTL0.DCNTL_IN2</td></tr>

<tr><td>TCELL1:IMUX_C2</td><td>DLL_DCNTL0.DCNTL_IN7</td></tr>

<tr><td>TCELL1:IMUX_C4</td><td>RNET.RNETI2</td></tr>

<tr><td>TCELL1:IMUX_C5</td><td>RNET.RNETI5</td></tr>

<tr><td>TCELL1:IMUX_D0</td><td>DLL_DCNTL0.DCNTL_IN0</td></tr>

<tr><td>TCELL1:IMUX_D1</td><td>DLL_DCNTL0.DCNTL_IN1</td></tr>

<tr><td>TCELL1:IMUX_D2</td><td>DLL_DCNTL0.DCNTL_IN6</td></tr>

<tr><td>TCELL1:IMUX_D4</td><td>RNET.RNETI1</td></tr>

<tr><td>TCELL1:IMUX_D5</td><td>RNET.RNETI0</td></tr>

<tr><td>TCELL1:IMUX_CLK0</td><td>PLL0.CLKI</td></tr>

<tr><td>TCELL1:IMUX_CLK1</td><td>PLL0.CLKFB</td></tr>

<tr><td>TCELL1:IMUX_CLK2</td><td>PLL1.CLKI</td></tr>

<tr><td>TCELL1:IMUX_CLK3</td><td>PLL1.CLKFB</td></tr>

<tr><td>TCELL1:IMUX_LSR0</td><td>DLL0.RST</td></tr>

<tr><td>TCELL1:IMUX_LSR2</td><td>PLL1.RST</td></tr>

<tr><td>TCELL1:IMUX_LSR3</td><td>PLL0.RST</td></tr>

<tr><td>TCELL1:IMUX_CE3</td><td>RNET.RNETUPD</td></tr>

<tr><td>TCELL1:OUT_F0</td><td>DLL_DCNTL0.DCNTL_OUT4</td></tr>

<tr><td>TCELL1:OUT_F1</td><td>DLL_DCNTL0.DCNTL_OUT7</td></tr>

<tr><td>TCELL1:OUT_F2</td><td>DLL3.LOCK</td></tr>

<tr><td>TCELL1:OUT_F3</td><td>DLL2.LOCK</td></tr>

<tr><td>TCELL1:OUT_F4</td><td>DLL3.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_F5</td><td>DLL2.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_F6</td><td>DLL0.CLKOP</td></tr>

<tr><td>TCELL1:OUT_F7</td><td>DLL1.CLKOS</td></tr>

<tr><td>TCELL1:OUT_Q0</td><td>DLL_DCNTL0.DCNTL_OUT5</td></tr>

<tr><td>TCELL1:OUT_Q1</td><td>DLL_DCNTL0.DCNTL_OUT6</td></tr>

<tr><td>TCELL1:OUT_Q2</td><td>DLL1.LOCK</td></tr>

<tr><td>TCELL1:OUT_Q3</td><td>DLL0.LOCK</td></tr>

<tr><td>TCELL1:OUT_Q4</td><td>DLL1.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_Q5</td><td>DLL0.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_Q6</td><td>DLL0.CLKOS</td></tr>

<tr><td>TCELL1:OUT_Q7</td><td>PROMON.PROMON</td></tr>

<tr><td>TCELL1:OUT_OFX0</td><td>DLL_DCNTL0.DCNTL_OUT3</td></tr>

<tr><td>TCELL1:OUT_OFX1</td><td>DLL_DCNTL0.DCNTL_OUT8</td></tr>

<tr><td>TCELL1:OUT_OFX2</td><td>PLL1.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_OFX3</td><td>PLL0.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_OFX4</td><td>PLL1.LOCK</td></tr>

<tr><td>TCELL1:OUT_OFX5</td><td>RNET.RNETO5</td></tr>

<tr><td>TCELL1:OUT_OFX6</td><td>PLL0.LOCK</td></tr>

<tr><td>TCELL1:OUT_OFX7</td><td>DLL1.CLKOP</td></tr>

<tr><td>TCELL2:IMUX_CLK2</td><td>DLL1.CLKFB</td></tr>

<tr><td>TCELL2:OUT_IO1</td><td>RNET.RNETO4</td></tr>

<tr><td>TCELL2:OUT_IO7</td><td>RNET.RNETO3</td></tr>

<tr><td>TCELL3:IMUX_CLK2</td><td>DLL1.CLKI</td></tr>

<tr><td>TCELL3:OUT_IO1</td><td>RNET.RNETO2</td></tr>

<tr><td>TCELL4:IMUX_CLK1</td><td>DLL3.CLKI</td></tr>

<tr><td>TCELL4:OUT_IO5</td><td>RNET.RNETO1</td></tr>

<tr><td>TCELL4:OUT_IO7</td><td>RNET.RNETO0</td></tr>

<tr><td>TCELL5:IMUX_CLK1</td><td>DLL3.CLKFB</td></tr>

</tbody>

</table>
</div>

<h2 id="tile-pll_se"><a class="header" href="#tile-pll_se">Tile PLL_SE</a></h2>
<p>Cells: 6</p>
<h3 id="bel-pll0-1"><a class="header" href="#bel-pll0-1">Bel PLL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel PLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL1:IMUX_CLK2</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F5</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_OFX4</td></tr>

<tr><td>TPFB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>

<tr><td>TPREF</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll1-1"><a class="header" href="#bel-pll1-1">Bel PLL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel PLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F0</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_OFX3</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_OFX5</td></tr>

<tr><td>TPFB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>

<tr><td>TPREF</td><td>output</td><td>TCELL0:OUT_F2</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll_smi-1"><a class="header" href="#bel-pll_smi-1">Bel PLL_SMI</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel PLL_SMI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>SMIADDR0</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>

<tr><td>SMIADDR1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>

<tr><td>SMIADDR2</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>

<tr><td>SMIADDR3</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>

<tr><td>SMIADDR4</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>

<tr><td>SMIADDR5</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>

<tr><td>SMIADDR6</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>

<tr><td>SMIADDR7</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>

<tr><td>SMIADDR8</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>

<tr><td>SMIADDR9</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>

<tr><td>SMICLK</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>

<tr><td>SMIRD</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>

<tr><td>SMIRSTN</td><td>input</td><td>TCELL0:IMUX_LSR3</td></tr>

<tr><td>SMIWDATA</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>

<tr><td>SMIWR</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll0-1"><a class="header" href="#bel-dll0-1">Bel DLL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel DLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL1:OUT_F1</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR3</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll1-1"><a class="header" href="#bel-dll1-1">Bel DLL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel DLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL2:IMUX_CLK2</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL3:IMUX_CLK2</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL1:OUT_OFX0</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL1:OUT_F0</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll2-1"><a class="header" href="#bel-dll2-1">Bel DLL2</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel DLL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK2</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F6</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_F4</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_F2</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll3-1"><a class="header" href="#bel-dll3-1">Bel DLL3</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel DLL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL5:IMUX_CLK2</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL4:IMUX_CLK2</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F7</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_F5</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL1:OUT_F3</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll_dcntl0-1"><a class="header" href="#bel-dll_dcntl0-1">Bel DLL_DCNTL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel DLL_DCNTL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCNTL_IN0</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>

<tr><td>DCNTL_IN1</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>

<tr><td>DCNTL_IN2</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>

<tr><td>DCNTL_IN3</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>

<tr><td>DCNTL_IN4</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>

<tr><td>DCNTL_IN5</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>

<tr><td>DCNTL_IN6</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>

<tr><td>DCNTL_IN7</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>

<tr><td>DCNTL_IN8</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>

<tr><td>DCNTL_OUT0</td><td>output</td><td>TCELL0:OUT_F1</td></tr>

<tr><td>DCNTL_OUT1</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>

<tr><td>DCNTL_OUT2</td><td>output</td><td>TCELL0:OUT_OFX0</td></tr>

<tr><td>DCNTL_OUT3</td><td>output</td><td>TCELL1:OUT_OFX7</td></tr>

<tr><td>DCNTL_OUT4</td><td>output</td><td>TCELL1:OUT_F7</td></tr>

<tr><td>DCNTL_OUT5</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>

<tr><td>DCNTL_OUT6</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>

<tr><td>DCNTL_OUT7</td><td>output</td><td>TCELL1:OUT_F6</td></tr>

<tr><td>DCNTL_OUT8</td><td>output</td><td>TCELL1:OUT_OFX6</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll_dcntl1-1"><a class="header" href="#bel-dll_dcntl1-1">Bel DLL_DCNTL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel DLL_DCNTL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCNTL_IN0</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>

<tr><td>DCNTL_IN1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>

<tr><td>DCNTL_IN2</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>

<tr><td>DCNTL_IN3</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>

<tr><td>DCNTL_IN4</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>

<tr><td>DCNTL_IN5</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>

<tr><td>DCNTL_IN6</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>

<tr><td>DCNTL_IN7</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>

<tr><td>DCNTL_IN8</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>

<tr><td>DCNTL_OUT0</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>

<tr><td>DCNTL_OUT1</td><td>output</td><td>TCELL0:OUT_OFX6</td></tr>

<tr><td>DCNTL_OUT2</td><td>output</td><td>TCELL0:OUT_OFX5</td></tr>

<tr><td>DCNTL_OUT3</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>

<tr><td>DCNTL_OUT4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>

<tr><td>DCNTL_OUT5</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>

<tr><td>DCNTL_OUT6</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>

<tr><td>DCNTL_OUT7</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>

<tr><td>DCNTL_OUT8</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-promon-1"><a class="header" href="#bel-promon-1">Bel PROMON</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel PROMON</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>PROCHK</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>

<tr><td>PROMON</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_SE bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>DLL_DCNTL1.DCNTL_IN5</td></tr>

<tr><td>TCELL0:IMUX_A1</td><td>DLL0.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_A2</td><td>DLL0.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_A3</td><td>DLL2.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_A4</td><td>DLL3.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_A5</td><td>PLL_SMI.SMIADDR1</td></tr>

<tr><td>TCELL0:IMUX_A6</td><td>PLL_SMI.SMIADDR2</td></tr>

<tr><td>TCELL0:IMUX_A7</td><td>PLL_SMI.SMIADDR9</td></tr>

<tr><td>TCELL0:IMUX_B0</td><td>DLL_DCNTL1.DCNTL_IN4</td></tr>

<tr><td>TCELL0:IMUX_B1</td><td>DLL0.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_B2</td><td>DLL1.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_B3</td><td>DLL2.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_B4</td><td>DLL3.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_B5</td><td>PLL_SMI.SMIADDR0</td></tr>

<tr><td>TCELL0:IMUX_B6</td><td>PLL_SMI.SMIADDR3</td></tr>

<tr><td>TCELL0:IMUX_B7</td><td>PLL_SMI.SMIADDR8</td></tr>

<tr><td>TCELL0:IMUX_C0</td><td>DLL_DCNTL1.DCNTL_IN3</td></tr>

<tr><td>TCELL0:IMUX_C1</td><td>DLL_DCNTL1.DCNTL_IN0</td></tr>

<tr><td>TCELL0:IMUX_C2</td><td>DLL1.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_C3</td><td>DLL3.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_C4</td><td>PLL_SMI.SMIRD</td></tr>

<tr><td>TCELL0:IMUX_C5</td><td>PLL_SMI.SMICLK</td></tr>

<tr><td>TCELL0:IMUX_C6</td><td>PLL_SMI.SMIADDR4</td></tr>

<tr><td>TCELL0:IMUX_C7</td><td>PLL_SMI.SMIADDR7</td></tr>

<tr><td>TCELL0:IMUX_D0</td><td>DLL_DCNTL1.DCNTL_IN2</td></tr>

<tr><td>TCELL0:IMUX_D1</td><td>DLL_DCNTL1.DCNTL_IN1</td></tr>

<tr><td>TCELL0:IMUX_D2</td><td>DLL1.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_D3</td><td>DLL2.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_D4</td><td>PLL_SMI.SMIWDATA</td></tr>

<tr><td>TCELL0:IMUX_D5</td><td>PLL_SMI.SMIWR</td></tr>

<tr><td>TCELL0:IMUX_D6</td><td>PLL_SMI.SMIADDR5</td></tr>

<tr><td>TCELL0:IMUX_D7</td><td>PLL_SMI.SMIADDR6</td></tr>

<tr><td>TCELL0:IMUX_CLK0</td><td>DLL0.CLKFB</td></tr>

<tr><td>TCELL0:IMUX_CLK1</td><td>DLL0.CLKI</td></tr>

<tr><td>TCELL0:IMUX_CLK2</td><td>DLL2.CLKI</td></tr>

<tr><td>TCELL0:IMUX_CLK3</td><td>DLL2.CLKFB</td></tr>

<tr><td>TCELL0:IMUX_LSR0</td><td>DLL1.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR1</td><td>DLL2.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR2</td><td>DLL3.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR3</td><td>PLL_SMI.SMIRSTN</td></tr>

<tr><td>TCELL0:OUT_F0</td><td>PLL1.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F1</td><td>DLL_DCNTL0.DCNTL_OUT0</td></tr>

<tr><td>TCELL0:OUT_F2</td><td>PLL1.TPREF</td></tr>

<tr><td>TCELL0:OUT_F3</td><td>PLL0.TPFB</td></tr>

<tr><td>TCELL0:OUT_F4</td><td>DLL_DCNTL1.DCNTL_OUT4</td></tr>

<tr><td>TCELL0:OUT_F5</td><td>PLL0.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F6</td><td>DLL2.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F7</td><td>DLL3.CLKOP</td></tr>

<tr><td>TCELL0:OUT_Q0</td><td>PLL1.CLKOP</td></tr>

<tr><td>TCELL0:OUT_Q1</td><td>DLL_DCNTL0.DCNTL_OUT1</td></tr>

<tr><td>TCELL0:OUT_Q2</td><td>PLL1.TPFB</td></tr>

<tr><td>TCELL0:OUT_Q3</td><td>PLL0.TPREF</td></tr>

<tr><td>TCELL0:OUT_Q4</td><td>DLL_DCNTL1.DCNTL_OUT3</td></tr>

<tr><td>TCELL0:OUT_Q5</td><td>PLL0.CLKOP</td></tr>

<tr><td>TCELL0:OUT_Q6</td><td>DLL2.CLKOS</td></tr>

<tr><td>TCELL0:OUT_Q7</td><td>DLL_DCNTL1.DCNTL_OUT0</td></tr>

<tr><td>TCELL0:OUT_OFX0</td><td>DLL_DCNTL0.DCNTL_OUT2</td></tr>

<tr><td>TCELL0:OUT_OFX1</td><td>DLL_DCNTL1.DCNTL_OUT8</td></tr>

<tr><td>TCELL0:OUT_OFX2</td><td>DLL_DCNTL1.DCNTL_OUT7</td></tr>

<tr><td>TCELL0:OUT_OFX3</td><td>DLL_DCNTL1.DCNTL_OUT6</td></tr>

<tr><td>TCELL0:OUT_OFX4</td><td>DLL_DCNTL1.DCNTL_OUT5</td></tr>

<tr><td>TCELL0:OUT_OFX5</td><td>DLL_DCNTL1.DCNTL_OUT2</td></tr>

<tr><td>TCELL0:OUT_OFX6</td><td>DLL_DCNTL1.DCNTL_OUT1</td></tr>

<tr><td>TCELL0:OUT_OFX7</td><td>DLL3.CLKOS</td></tr>

<tr><td>TCELL1:IMUX_A5</td><td>DLL_DCNTL0.DCNTL_IN5</td></tr>

<tr><td>TCELL1:IMUX_A6</td><td>DLL_DCNTL0.DCNTL_IN4</td></tr>

<tr><td>TCELL1:IMUX_A7</td><td>DLL_DCNTL1.DCNTL_IN8</td></tr>

<tr><td>TCELL1:IMUX_B3</td><td>PROMON.PROCHK</td></tr>

<tr><td>TCELL1:IMUX_B5</td><td>DLL_DCNTL0.DCNTL_IN8</td></tr>

<tr><td>TCELL1:IMUX_B6</td><td>DLL_DCNTL0.DCNTL_IN3</td></tr>

<tr><td>TCELL1:IMUX_B7</td><td>DLL_DCNTL1.DCNTL_IN7</td></tr>

<tr><td>TCELL1:IMUX_C5</td><td>DLL_DCNTL0.DCNTL_IN7</td></tr>

<tr><td>TCELL1:IMUX_C6</td><td>DLL_DCNTL0.DCNTL_IN2</td></tr>

<tr><td>TCELL1:IMUX_C7</td><td>DLL_DCNTL1.DCNTL_IN6</td></tr>

<tr><td>TCELL1:IMUX_D5</td><td>DLL_DCNTL0.DCNTL_IN6</td></tr>

<tr><td>TCELL1:IMUX_D6</td><td>DLL_DCNTL0.DCNTL_IN1</td></tr>

<tr><td>TCELL1:IMUX_D7</td><td>DLL_DCNTL0.DCNTL_IN0</td></tr>

<tr><td>TCELL1:IMUX_CLK0</td><td>PLL1.CLKFB</td></tr>

<tr><td>TCELL1:IMUX_CLK1</td><td>PLL1.CLKI</td></tr>

<tr><td>TCELL1:IMUX_CLK2</td><td>PLL0.CLKFB</td></tr>

<tr><td>TCELL1:IMUX_CLK3</td><td>PLL0.CLKI</td></tr>

<tr><td>TCELL1:IMUX_LSR0</td><td>PLL0.RST</td></tr>

<tr><td>TCELL1:IMUX_LSR1</td><td>PLL1.RST</td></tr>

<tr><td>TCELL1:IMUX_LSR3</td><td>DLL0.RST</td></tr>

<tr><td>TCELL1:OUT_F0</td><td>DLL1.CLKOS</td></tr>

<tr><td>TCELL1:OUT_F1</td><td>DLL0.CLKOP</td></tr>

<tr><td>TCELL1:OUT_F2</td><td>DLL2.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_F3</td><td>DLL3.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_F4</td><td>DLL2.LOCK</td></tr>

<tr><td>TCELL1:OUT_F5</td><td>DLL3.LOCK</td></tr>

<tr><td>TCELL1:OUT_F6</td><td>DLL_DCNTL0.DCNTL_OUT7</td></tr>

<tr><td>TCELL1:OUT_F7</td><td>DLL_DCNTL0.DCNTL_OUT4</td></tr>

<tr><td>TCELL1:OUT_Q0</td><td>PROMON.PROMON</td></tr>

<tr><td>TCELL1:OUT_Q1</td><td>DLL0.CLKOS</td></tr>

<tr><td>TCELL1:OUT_Q2</td><td>DLL0.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_Q3</td><td>DLL1.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_Q4</td><td>DLL0.LOCK</td></tr>

<tr><td>TCELL1:OUT_Q5</td><td>DLL1.LOCK</td></tr>

<tr><td>TCELL1:OUT_Q6</td><td>DLL_DCNTL0.DCNTL_OUT6</td></tr>

<tr><td>TCELL1:OUT_Q7</td><td>DLL_DCNTL0.DCNTL_OUT5</td></tr>

<tr><td>TCELL1:OUT_OFX0</td><td>DLL1.CLKOP</td></tr>

<tr><td>TCELL1:OUT_OFX1</td><td>PLL0.LOCK</td></tr>

<tr><td>TCELL1:OUT_OFX3</td><td>PLL1.LOCK</td></tr>

<tr><td>TCELL1:OUT_OFX4</td><td>PLL0.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_OFX5</td><td>PLL1.SMIRDATA</td></tr>

<tr><td>TCELL1:OUT_OFX6</td><td>DLL_DCNTL0.DCNTL_OUT8</td></tr>

<tr><td>TCELL1:OUT_OFX7</td><td>DLL_DCNTL0.DCNTL_OUT3</td></tr>

<tr><td>TCELL2:IMUX_CLK2</td><td>DLL1.CLKFB</td></tr>

<tr><td>TCELL3:IMUX_CLK2</td><td>DLL1.CLKI</td></tr>

<tr><td>TCELL4:IMUX_CLK2</td><td>DLL3.CLKI</td></tr>

<tr><td>TCELL5:IMUX_CLK2</td><td>DLL3.CLKFB</td></tr>

</tbody>

</table>
</div>

<h2 id="tile-pll_nw"><a class="header" href="#tile-pll_nw">Tile PLL_NW</a></h2>
<p>Cells: 3</p>
<h3 id="bel-serdes_corner"><a class="header" href="#bel-serdes_corner">Bel SERDES_CORNER</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel SERDES_CORNER</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CIN_0</td><td>input</td><td>TCELL2:IO_W0_1</td></tr>

<tr><td>CIN_1</td><td>input</td><td>TCELL2:IO_W1_1</td></tr>

<tr><td>CIN_10</td><td>input</td><td>TCELL2:IO_W10_1</td></tr>

<tr><td>CIN_11</td><td>input</td><td>TCELL2:IO_W11_1</td></tr>

<tr><td>CIN_12</td><td>input</td><td>TCELL2:IO_W12_1</td></tr>

<tr><td>CIN_2</td><td>input</td><td>TCELL2:IO_W2_1</td></tr>

<tr><td>CIN_3</td><td>input</td><td>TCELL2:IO_W3_1</td></tr>

<tr><td>CIN_4</td><td>input</td><td>TCELL2:IO_W4_1</td></tr>

<tr><td>CIN_5</td><td>input</td><td>TCELL2:IO_W5_1</td></tr>

<tr><td>CIN_6</td><td>input</td><td>TCELL2:IO_W6_1</td></tr>

<tr><td>CIN_7</td><td>input</td><td>TCELL2:IO_W7_1</td></tr>

<tr><td>CIN_8</td><td>input</td><td>TCELL2:IO_W8_1</td></tr>

<tr><td>CIN_9</td><td>input</td><td>TCELL2:IO_W9_1</td></tr>

<tr><td>COUT_0</td><td>output</td><td>TCELL2:IO_E0_2</td></tr>

<tr><td>COUT_1</td><td>output</td><td>TCELL2:IO_E1_2</td></tr>

<tr><td>COUT_10</td><td>output</td><td>TCELL2:IO_E13_2</td></tr>

<tr><td>COUT_11</td><td>output</td><td>TCELL2:IO_E14_2</td></tr>

<tr><td>COUT_12</td><td>output</td><td>TCELL2:IO_E15_2</td></tr>

<tr><td>COUT_13</td><td>output</td><td>TCELL2:IO_E16_2</td></tr>

<tr><td>COUT_14</td><td>output</td><td>TCELL2:IO_E17_2</td></tr>

<tr><td>COUT_15</td><td>output</td><td>TCELL2:IO_E18_2</td></tr>

<tr><td>COUT_16</td><td>output</td><td>TCELL2:IO_E19_2</td></tr>

<tr><td>COUT_17</td><td>output</td><td>TCELL2:IO_E20_2</td></tr>

<tr><td>COUT_18</td><td>output</td><td>TCELL2:IO_E21_2</td></tr>

<tr><td>COUT_19</td><td>output</td><td>TCELL2:IO_E22_2</td></tr>

<tr><td>COUT_2</td><td>output</td><td>TCELL2:IO_E2_2</td></tr>

<tr><td>COUT_20</td><td>output</td><td>TCELL2:IO_E23_2</td></tr>

<tr><td>COUT_21</td><td>output</td><td>TCELL2:IO_E24_2</td></tr>

<tr><td>COUT_3</td><td>output</td><td>TCELL2:IO_E3_2</td></tr>

<tr><td>COUT_4</td><td>output</td><td>TCELL2:IO_E4_2</td></tr>

<tr><td>COUT_5</td><td>output</td><td>TCELL2:IO_E5_2</td></tr>

<tr><td>COUT_6</td><td>output</td><td>TCELL2:IO_E9_2</td></tr>

<tr><td>COUT_7</td><td>output</td><td>TCELL2:IO_E10_2</td></tr>

<tr><td>COUT_8</td><td>output</td><td>TCELL2:IO_E11_2</td></tr>

<tr><td>COUT_9</td><td>output</td><td>TCELL2:IO_E12_2</td></tr>

<tr><td>SERDES0_BS4PAD_0</td><td>output</td><td>TCELL2:IO_E25_2</td></tr>

<tr><td>SERDES0_BS4PAD_1</td><td>output</td><td>TCELL2:IO_E26_2</td></tr>

<tr><td>SERDES0_BS4PAD_2</td><td>output</td><td>TCELL2:IO_E27_2</td></tr>

<tr><td>SERDES0_BS4PAD_3</td><td>output</td><td>TCELL2:IO_E28_2</td></tr>

<tr><td>SERDES1_BS4PAD_0</td><td>output</td><td>TCELL2:IO_E29_2</td></tr>

<tr><td>SERDES1_BS4PAD_1</td><td>output</td><td>TCELL2:IO_E30_2</td></tr>

<tr><td>SERDES1_BS4PAD_2</td><td>output</td><td>TCELL2:IO_E31_2</td></tr>

<tr><td>SERDES1_BS4PAD_3</td><td>output</td><td>TCELL2:IO_E0_3</td></tr>

<tr><td>SERDES2_BS4PAD_0</td><td>output</td><td>TCELL2:IO_E1_3</td></tr>

<tr><td>SERDES2_BS4PAD_1</td><td>output</td><td>TCELL2:IO_E2_3</td></tr>

<tr><td>SERDES2_BS4PAD_2</td><td>output</td><td>TCELL2:IO_E3_3</td></tr>

<tr><td>SERDES2_BS4PAD_3</td><td>output</td><td>TCELL2:IO_E4_3</td></tr>

<tr><td>SERDES3_BS4PAD_0</td><td>output</td><td>TCELL2:IO_E5_3</td></tr>

<tr><td>SERDES3_BS4PAD_1</td><td>output</td><td>TCELL2:IO_E9_3</td></tr>

<tr><td>SERDES3_BS4PAD_2</td><td>output</td><td>TCELL2:IO_E10_3</td></tr>

<tr><td>SERDES3_BS4PAD_3</td><td>output</td><td>TCELL2:IO_E11_3</td></tr>

<tr><td>TCK_FMAC_PCS</td><td>output</td><td>TCELL2:IO_E7_2</td></tr>

<tr><td>TESTCLK_MACO</td><td>input</td><td>TCELL2:IO_W14_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll0-2"><a class="header" href="#bel-pll0-2">Bel PLL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel PLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F1</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F0</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>

<tr><td>TPFB</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>

<tr><td>TPREF</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll1-2"><a class="header" href="#bel-pll1-2">Bel PLL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel PLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK2</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F3</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F2</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL0:OUT_OFX0</td></tr>

<tr><td>TPFB</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>

<tr><td>TPREF</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll_smi-2"><a class="header" href="#bel-pll_smi-2">Bel PLL_SMI</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel PLL_SMI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>SMIADDR0</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>

<tr><td>SMIADDR1</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>

<tr><td>SMIADDR2</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>

<tr><td>SMIADDR3</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>

<tr><td>SMIADDR4</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>

<tr><td>SMIADDR5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>

<tr><td>SMIADDR6</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>

<tr><td>SMIADDR7</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>

<tr><td>SMIADDR8</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>

<tr><td>SMIADDR9</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>

<tr><td>SMICLK</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>

<tr><td>SMIRD</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>

<tr><td>SMIRSTN</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>

<tr><td>SMIWDATA</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>

<tr><td>SMIWR</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll0-2"><a class="header" href="#bel-dll0-2">Bel DLL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel DLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F4</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F5</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll1-2"><a class="header" href="#bel-dll1-2">Bel DLL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel DLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK2</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F6</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F7</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR3</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll_dcntl0-2"><a class="header" href="#bel-dll_dcntl0-2">Bel DLL_DCNTL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel DLL_DCNTL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCNTL_IN0</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>

<tr><td>DCNTL_IN1</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>

<tr><td>DCNTL_IN2</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>

<tr><td>DCNTL_IN3</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>

<tr><td>DCNTL_IN4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>

<tr><td>DCNTL_IN5</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>

<tr><td>DCNTL_IN6</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>

<tr><td>DCNTL_IN7</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>

<tr><td>DCNTL_IN8</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>

<tr><td>DCNTL_OUT0</td><td>output</td><td>TCELL1:OUT_F6</td></tr>

<tr><td>DCNTL_OUT1</td><td>output</td><td>TCELL1:OUT_F7</td></tr>

<tr><td>DCNTL_OUT2</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>

<tr><td>DCNTL_OUT3</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>

<tr><td>DCNTL_OUT4</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>

<tr><td>DCNTL_OUT5</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>

<tr><td>DCNTL_OUT6</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>

<tr><td>DCNTL_OUT7</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>

<tr><td>DCNTL_OUT8</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll_dcntl1-2"><a class="header" href="#bel-dll_dcntl1-2">Bel DLL_DCNTL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel DLL_DCNTL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCNTL_IN0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>

<tr><td>DCNTL_IN1</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>

<tr><td>DCNTL_IN2</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>

<tr><td>DCNTL_IN3</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>

<tr><td>DCNTL_IN4</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>

<tr><td>DCNTL_IN5</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>

<tr><td>DCNTL_IN6</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>

<tr><td>DCNTL_IN7</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>

<tr><td>DCNTL_IN8</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>

<tr><td>DCNTL_OUT0</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>

<tr><td>DCNTL_OUT1</td><td>output</td><td>TCELL1:OUT_OFX0</td></tr>

<tr><td>DCNTL_OUT2</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>

<tr><td>DCNTL_OUT3</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>

<tr><td>DCNTL_OUT4</td><td>output</td><td>TCELL1:OUT_OFX3</td></tr>

<tr><td>DCNTL_OUT5</td><td>output</td><td>TCELL1:OUT_OFX4</td></tr>

<tr><td>DCNTL_OUT6</td><td>output</td><td>TCELL1:OUT_OFX5</td></tr>

<tr><td>DCNTL_OUT7</td><td>output</td><td>TCELL1:OUT_OFX6</td></tr>

<tr><td>DCNTL_OUT8</td><td>output</td><td>TCELL1:OUT_OFX7</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-m0"><a class="header" href="#bel-m0">Bel M0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel M0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>M0</td><td>output</td><td>TCELL1:OUT_F2</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-m1"><a class="header" href="#bel-m1">Bel M1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel M1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>M1</td><td>output</td><td>TCELL1:OUT_F3</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-m2"><a class="header" href="#bel-m2">Bel M2</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel M2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>M2</td><td>output</td><td>TCELL1:OUT_F4</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-m3"><a class="header" href="#bel-m3">Bel M3</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel M3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>M3</td><td>output</td><td>TCELL1:OUT_F5</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-resetn"><a class="header" href="#bel-resetn">Bel RESETN</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel RESETN</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>RSTN</td><td>output</td><td>TCELL1:OUT_F0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-rdcfgn"><a class="header" href="#bel-rdcfgn">Bel RDCFGN</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel RDCFGN</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>RDCFGN</td><td>output</td><td>TCELL1:OUT_F1</td></tr>

<tr><td>TSALLN</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NW bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>TCELL0:IMUX_A1</td><td>PLL_SMI.SMIADDR0</td></tr>

<tr><td>TCELL0:IMUX_A2</td><td>PLL_SMI.SMIADDR1</td></tr>

<tr><td>TCELL0:IMUX_A3</td><td>PLL_SMI.SMIADDR2</td></tr>

<tr><td>TCELL0:IMUX_A4</td><td>PLL_SMI.SMIADDR3</td></tr>

<tr><td>TCELL0:IMUX_A5</td><td>PLL_SMI.SMIADDR4</td></tr>

<tr><td>TCELL0:IMUX_A6</td><td>PLL_SMI.SMIADDR5</td></tr>

<tr><td>TCELL0:IMUX_A7</td><td>PLL_SMI.SMIADDR6</td></tr>

<tr><td>TCELL0:IMUX_B0</td><td>PLL_SMI.SMIADDR7</td></tr>

<tr><td>TCELL0:IMUX_B1</td><td>PLL_SMI.SMIADDR8</td></tr>

<tr><td>TCELL0:IMUX_B2</td><td>PLL_SMI.SMIADDR9</td></tr>

<tr><td>TCELL0:IMUX_B3</td><td>PLL_SMI.SMICLK</td></tr>

<tr><td>TCELL0:IMUX_B4</td><td>PLL_SMI.SMIRD</td></tr>

<tr><td>TCELL0:IMUX_B6</td><td>PLL_SMI.SMIWDATA</td></tr>

<tr><td>TCELL0:IMUX_B7</td><td>PLL_SMI.SMIWR</td></tr>

<tr><td>TCELL0:IMUX_C0</td><td>DLL0.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_C1</td><td>DLL1.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_C2</td><td>DLL0.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_C3</td><td>DLL0.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_C4</td><td>DLL1.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_C5</td><td>DLL1.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_CLK0</td><td>PLL0.CLKI</td></tr>

<tr><td>TCELL0:IMUX_CLK1</td><td>PLL0.CLKFB</td></tr>

<tr><td>TCELL0:IMUX_CLK2</td><td>PLL1.CLKI</td></tr>

<tr><td>TCELL0:IMUX_CLK3</td><td>PLL1.CLKFB</td></tr>

<tr><td>TCELL0:IMUX_LSR0</td><td>PLL0.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR1</td><td>PLL1.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR2</td><td>DLL0.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR3</td><td>DLL1.RST</td></tr>

<tr><td>TCELL0:IMUX_CE0</td><td>RDCFGN.TSALLN</td></tr>

<tr><td>TCELL0:OUT_F0</td><td>PLL0.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F1</td><td>PLL0.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F2</td><td>PLL1.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F3</td><td>PLL1.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F4</td><td>DLL0.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F5</td><td>DLL0.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F6</td><td>DLL1.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F7</td><td>DLL1.CLKOS</td></tr>

<tr><td>TCELL0:OUT_Q0</td><td>DLL1.LOCK</td></tr>

<tr><td>TCELL0:OUT_Q1</td><td>DLL0.LOCK</td></tr>

<tr><td>TCELL0:OUT_Q2</td><td>PLL1.LOCK</td></tr>

<tr><td>TCELL0:OUT_Q3</td><td>PLL0.LOCK</td></tr>

<tr><td>TCELL0:OUT_Q4</td><td>PLL0.TPREF</td></tr>

<tr><td>TCELL0:OUT_Q5</td><td>PLL0.TPFB</td></tr>

<tr><td>TCELL0:OUT_Q6</td><td>PLL1.TPREF</td></tr>

<tr><td>TCELL0:OUT_Q7</td><td>PLL1.TPFB</td></tr>

<tr><td>TCELL0:OUT_OFX0</td><td>PLL1.SMIRDATA</td></tr>

<tr><td>TCELL0:OUT_OFX1</td><td>PLL0.SMIRDATA</td></tr>

<tr><td>TCELL0:OUT_OFX2</td><td>DLL1.SMIRDATA</td></tr>

<tr><td>TCELL0:OUT_OFX3</td><td>DLL0.SMIRDATA</td></tr>

<tr><td>TCELL1:IMUX_A0</td><td>DLL_DCNTL0.DCNTL_IN0</td></tr>

<tr><td>TCELL1:IMUX_A1</td><td>DLL_DCNTL0.DCNTL_IN1</td></tr>

<tr><td>TCELL1:IMUX_A2</td><td>DLL_DCNTL0.DCNTL_IN2</td></tr>

<tr><td>TCELL1:IMUX_A3</td><td>DLL_DCNTL0.DCNTL_IN3</td></tr>

<tr><td>TCELL1:IMUX_A4</td><td>DLL_DCNTL0.DCNTL_IN4</td></tr>

<tr><td>TCELL1:IMUX_A5</td><td>DLL_DCNTL0.DCNTL_IN5</td></tr>

<tr><td>TCELL1:IMUX_A6</td><td>DLL_DCNTL0.DCNTL_IN6</td></tr>

<tr><td>TCELL1:IMUX_A7</td><td>DLL_DCNTL0.DCNTL_IN7</td></tr>

<tr><td>TCELL1:IMUX_B0</td><td>DLL_DCNTL0.DCNTL_IN8</td></tr>

<tr><td>TCELL1:IMUX_B1</td><td>DLL_DCNTL1.DCNTL_IN0</td></tr>

<tr><td>TCELL1:IMUX_B2</td><td>DLL_DCNTL1.DCNTL_IN1</td></tr>

<tr><td>TCELL1:IMUX_B3</td><td>DLL_DCNTL1.DCNTL_IN2</td></tr>

<tr><td>TCELL1:IMUX_B4</td><td>DLL_DCNTL1.DCNTL_IN3</td></tr>

<tr><td>TCELL1:IMUX_B5</td><td>DLL_DCNTL1.DCNTL_IN4</td></tr>

<tr><td>TCELL1:IMUX_B6</td><td>DLL_DCNTL1.DCNTL_IN5</td></tr>

<tr><td>TCELL1:IMUX_B7</td><td>DLL_DCNTL1.DCNTL_IN6</td></tr>

<tr><td>TCELL1:IMUX_C0</td><td>DLL_DCNTL1.DCNTL_IN7</td></tr>

<tr><td>TCELL1:IMUX_C1</td><td>DLL_DCNTL1.DCNTL_IN8</td></tr>

<tr><td>TCELL1:IMUX_CLK0</td><td>DLL0.CLKI</td></tr>

<tr><td>TCELL1:IMUX_CLK1</td><td>DLL0.CLKFB</td></tr>

<tr><td>TCELL1:IMUX_CLK2</td><td>DLL1.CLKI</td></tr>

<tr><td>TCELL1:IMUX_CLK3</td><td>DLL1.CLKFB</td></tr>

<tr><td>TCELL1:IMUX_LSR0</td><td>PLL_SMI.SMIRSTN</td></tr>

<tr><td>TCELL1:OUT_F0</td><td>RESETN.RSTN</td></tr>

<tr><td>TCELL1:OUT_F1</td><td>RDCFGN.RDCFGN</td></tr>

<tr><td>TCELL1:OUT_F2</td><td>M0.M0</td></tr>

<tr><td>TCELL1:OUT_F3</td><td>M1.M1</td></tr>

<tr><td>TCELL1:OUT_F4</td><td>M2.M2</td></tr>

<tr><td>TCELL1:OUT_F5</td><td>M3.M3</td></tr>

<tr><td>TCELL1:OUT_F6</td><td>DLL_DCNTL0.DCNTL_OUT0</td></tr>

<tr><td>TCELL1:OUT_F7</td><td>DLL_DCNTL0.DCNTL_OUT1</td></tr>

<tr><td>TCELL1:OUT_Q0</td><td>DLL_DCNTL0.DCNTL_OUT2</td></tr>

<tr><td>TCELL1:OUT_Q1</td><td>DLL_DCNTL0.DCNTL_OUT3</td></tr>

<tr><td>TCELL1:OUT_Q2</td><td>DLL_DCNTL0.DCNTL_OUT4</td></tr>

<tr><td>TCELL1:OUT_Q3</td><td>DLL_DCNTL0.DCNTL_OUT5</td></tr>

<tr><td>TCELL1:OUT_Q4</td><td>DLL_DCNTL0.DCNTL_OUT6</td></tr>

<tr><td>TCELL1:OUT_Q5</td><td>DLL_DCNTL0.DCNTL_OUT7</td></tr>

<tr><td>TCELL1:OUT_Q6</td><td>DLL_DCNTL0.DCNTL_OUT8</td></tr>

<tr><td>TCELL1:OUT_Q7</td><td>DLL_DCNTL1.DCNTL_OUT0</td></tr>

<tr><td>TCELL1:OUT_OFX0</td><td>DLL_DCNTL1.DCNTL_OUT1</td></tr>

<tr><td>TCELL1:OUT_OFX1</td><td>DLL_DCNTL1.DCNTL_OUT2</td></tr>

<tr><td>TCELL1:OUT_OFX2</td><td>DLL_DCNTL1.DCNTL_OUT3</td></tr>

<tr><td>TCELL1:OUT_OFX3</td><td>DLL_DCNTL1.DCNTL_OUT4</td></tr>

<tr><td>TCELL1:OUT_OFX4</td><td>DLL_DCNTL1.DCNTL_OUT5</td></tr>

<tr><td>TCELL1:OUT_OFX5</td><td>DLL_DCNTL1.DCNTL_OUT6</td></tr>

<tr><td>TCELL1:OUT_OFX6</td><td>DLL_DCNTL1.DCNTL_OUT7</td></tr>

<tr><td>TCELL1:OUT_OFX7</td><td>DLL_DCNTL1.DCNTL_OUT8</td></tr>

<tr><td>TCELL2:IO_W0_1</td><td>SERDES_CORNER.CIN_0</td></tr>

<tr><td>TCELL2:IO_W1_1</td><td>SERDES_CORNER.CIN_1</td></tr>

<tr><td>TCELL2:IO_W2_1</td><td>SERDES_CORNER.CIN_2</td></tr>

<tr><td>TCELL2:IO_W3_1</td><td>SERDES_CORNER.CIN_3</td></tr>

<tr><td>TCELL2:IO_W4_1</td><td>SERDES_CORNER.CIN_4</td></tr>

<tr><td>TCELL2:IO_W5_1</td><td>SERDES_CORNER.CIN_5</td></tr>

<tr><td>TCELL2:IO_W6_1</td><td>SERDES_CORNER.CIN_6</td></tr>

<tr><td>TCELL2:IO_W7_1</td><td>SERDES_CORNER.CIN_7</td></tr>

<tr><td>TCELL2:IO_W8_1</td><td>SERDES_CORNER.CIN_8</td></tr>

<tr><td>TCELL2:IO_W9_1</td><td>SERDES_CORNER.CIN_9</td></tr>

<tr><td>TCELL2:IO_W10_1</td><td>SERDES_CORNER.CIN_10</td></tr>

<tr><td>TCELL2:IO_W11_1</td><td>SERDES_CORNER.CIN_11</td></tr>

<tr><td>TCELL2:IO_W12_1</td><td>SERDES_CORNER.CIN_12</td></tr>

<tr><td>TCELL2:IO_W14_1</td><td>SERDES_CORNER.TESTCLK_MACO</td></tr>

<tr><td>TCELL2:IO_E0_2</td><td>SERDES_CORNER.COUT_0</td></tr>

<tr><td>TCELL2:IO_E0_3</td><td>SERDES_CORNER.SERDES1_BS4PAD_3</td></tr>

<tr><td>TCELL2:IO_E1_2</td><td>SERDES_CORNER.COUT_1</td></tr>

<tr><td>TCELL2:IO_E1_3</td><td>SERDES_CORNER.SERDES2_BS4PAD_0</td></tr>

<tr><td>TCELL2:IO_E2_2</td><td>SERDES_CORNER.COUT_2</td></tr>

<tr><td>TCELL2:IO_E2_3</td><td>SERDES_CORNER.SERDES2_BS4PAD_1</td></tr>

<tr><td>TCELL2:IO_E3_2</td><td>SERDES_CORNER.COUT_3</td></tr>

<tr><td>TCELL2:IO_E3_3</td><td>SERDES_CORNER.SERDES2_BS4PAD_2</td></tr>

<tr><td>TCELL2:IO_E4_2</td><td>SERDES_CORNER.COUT_4</td></tr>

<tr><td>TCELL2:IO_E4_3</td><td>SERDES_CORNER.SERDES2_BS4PAD_3</td></tr>

<tr><td>TCELL2:IO_E5_2</td><td>SERDES_CORNER.COUT_5</td></tr>

<tr><td>TCELL2:IO_E5_3</td><td>SERDES_CORNER.SERDES3_BS4PAD_0</td></tr>

<tr><td>TCELL2:IO_E7_2</td><td>SERDES_CORNER.TCK_FMAC_PCS</td></tr>

<tr><td>TCELL2:IO_E9_2</td><td>SERDES_CORNER.COUT_6</td></tr>

<tr><td>TCELL2:IO_E9_3</td><td>SERDES_CORNER.SERDES3_BS4PAD_1</td></tr>

<tr><td>TCELL2:IO_E10_2</td><td>SERDES_CORNER.COUT_7</td></tr>

<tr><td>TCELL2:IO_E10_3</td><td>SERDES_CORNER.SERDES3_BS4PAD_2</td></tr>

<tr><td>TCELL2:IO_E11_2</td><td>SERDES_CORNER.COUT_8</td></tr>

<tr><td>TCELL2:IO_E11_3</td><td>SERDES_CORNER.SERDES3_BS4PAD_3</td></tr>

<tr><td>TCELL2:IO_E12_2</td><td>SERDES_CORNER.COUT_9</td></tr>

<tr><td>TCELL2:IO_E13_2</td><td>SERDES_CORNER.COUT_10</td></tr>

<tr><td>TCELL2:IO_E14_2</td><td>SERDES_CORNER.COUT_11</td></tr>

<tr><td>TCELL2:IO_E15_2</td><td>SERDES_CORNER.COUT_12</td></tr>

<tr><td>TCELL2:IO_E16_2</td><td>SERDES_CORNER.COUT_13</td></tr>

<tr><td>TCELL2:IO_E17_2</td><td>SERDES_CORNER.COUT_14</td></tr>

<tr><td>TCELL2:IO_E18_2</td><td>SERDES_CORNER.COUT_15</td></tr>

<tr><td>TCELL2:IO_E19_2</td><td>SERDES_CORNER.COUT_16</td></tr>

<tr><td>TCELL2:IO_E20_2</td><td>SERDES_CORNER.COUT_17</td></tr>

<tr><td>TCELL2:IO_E21_2</td><td>SERDES_CORNER.COUT_18</td></tr>

<tr><td>TCELL2:IO_E22_2</td><td>SERDES_CORNER.COUT_19</td></tr>

<tr><td>TCELL2:IO_E23_2</td><td>SERDES_CORNER.COUT_20</td></tr>

<tr><td>TCELL2:IO_E24_2</td><td>SERDES_CORNER.COUT_21</td></tr>

<tr><td>TCELL2:IO_E25_2</td><td>SERDES_CORNER.SERDES0_BS4PAD_0</td></tr>

<tr><td>TCELL2:IO_E26_2</td><td>SERDES_CORNER.SERDES0_BS4PAD_1</td></tr>

<tr><td>TCELL2:IO_E27_2</td><td>SERDES_CORNER.SERDES0_BS4PAD_2</td></tr>

<tr><td>TCELL2:IO_E28_2</td><td>SERDES_CORNER.SERDES0_BS4PAD_3</td></tr>

<tr><td>TCELL2:IO_E29_2</td><td>SERDES_CORNER.SERDES1_BS4PAD_0</td></tr>

<tr><td>TCELL2:IO_E30_2</td><td>SERDES_CORNER.SERDES1_BS4PAD_1</td></tr>

<tr><td>TCELL2:IO_E31_2</td><td>SERDES_CORNER.SERDES1_BS4PAD_2</td></tr>

</tbody>

</table>
</div>

<h2 id="tile-pll_ne"><a class="header" href="#tile-pll_ne">Tile PLL_NE</a></h2>
<p>Cells: 3</p>
<h3 id="bel-serdes_corner-1"><a class="header" href="#bel-serdes_corner-1">Bel SERDES_CORNER</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel SERDES_CORNER</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CIN_0</td><td>input</td><td>TCELL2:IO_E0_1</td></tr>

<tr><td>CIN_1</td><td>input</td><td>TCELL2:IO_E1_1</td></tr>

<tr><td>CIN_10</td><td>input</td><td>TCELL2:IO_E10_1</td></tr>

<tr><td>CIN_11</td><td>input</td><td>TCELL2:IO_E11_1</td></tr>

<tr><td>CIN_12</td><td>input</td><td>TCELL2:IO_E12_1</td></tr>

<tr><td>CIN_2</td><td>input</td><td>TCELL2:IO_E2_1</td></tr>

<tr><td>CIN_3</td><td>input</td><td>TCELL2:IO_E3_1</td></tr>

<tr><td>CIN_4</td><td>input</td><td>TCELL2:IO_E4_1</td></tr>

<tr><td>CIN_5</td><td>input</td><td>TCELL2:IO_E5_1</td></tr>

<tr><td>CIN_6</td><td>input</td><td>TCELL2:IO_E6_1</td></tr>

<tr><td>CIN_7</td><td>input</td><td>TCELL2:IO_E7_1</td></tr>

<tr><td>CIN_8</td><td>input</td><td>TCELL2:IO_E8_1</td></tr>

<tr><td>CIN_9</td><td>input</td><td>TCELL2:IO_E9_1</td></tr>

<tr><td>COUT_0</td><td>output</td><td>TCELL2:IO_W0_2</td></tr>

<tr><td>COUT_1</td><td>output</td><td>TCELL2:IO_W1_2</td></tr>

<tr><td>COUT_10</td><td>output</td><td>TCELL2:IO_W13_2</td></tr>

<tr><td>COUT_11</td><td>output</td><td>TCELL2:IO_W14_2</td></tr>

<tr><td>COUT_12</td><td>output</td><td>TCELL2:IO_W15_2</td></tr>

<tr><td>COUT_13</td><td>output</td><td>TCELL2:IO_W16_2</td></tr>

<tr><td>COUT_14</td><td>output</td><td>TCELL2:IO_W17_2</td></tr>

<tr><td>COUT_15</td><td>output</td><td>TCELL2:IO_W18_2</td></tr>

<tr><td>COUT_16</td><td>output</td><td>TCELL2:IO_W19_2</td></tr>

<tr><td>COUT_17</td><td>output</td><td>TCELL2:IO_W20_2</td></tr>

<tr><td>COUT_18</td><td>output</td><td>TCELL2:IO_W21_2</td></tr>

<tr><td>COUT_19</td><td>output</td><td>TCELL2:IO_W22_2</td></tr>

<tr><td>COUT_2</td><td>output</td><td>TCELL2:IO_W2_2</td></tr>

<tr><td>COUT_20</td><td>output</td><td>TCELL2:IO_W23_2</td></tr>

<tr><td>COUT_21</td><td>output</td><td>TCELL2:IO_W24_2</td></tr>

<tr><td>COUT_3</td><td>output</td><td>TCELL2:IO_W3_2</td></tr>

<tr><td>COUT_4</td><td>output</td><td>TCELL2:IO_W4_2</td></tr>

<tr><td>COUT_5</td><td>output</td><td>TCELL2:IO_W5_2</td></tr>

<tr><td>COUT_6</td><td>output</td><td>TCELL2:IO_W9_2</td></tr>

<tr><td>COUT_7</td><td>output</td><td>TCELL2:IO_W10_2</td></tr>

<tr><td>COUT_8</td><td>output</td><td>TCELL2:IO_W11_2</td></tr>

<tr><td>COUT_9</td><td>output</td><td>TCELL2:IO_W12_2</td></tr>

<tr><td>SERDES0_BS4PAD_0</td><td>output</td><td>TCELL2:IO_W25_2</td></tr>

<tr><td>SERDES0_BS4PAD_1</td><td>output</td><td>TCELL2:IO_W26_2</td></tr>

<tr><td>SERDES0_BS4PAD_2</td><td>output</td><td>TCELL2:IO_W27_2</td></tr>

<tr><td>SERDES0_BS4PAD_3</td><td>output</td><td>TCELL2:IO_W28_2</td></tr>

<tr><td>SERDES1_BS4PAD_0</td><td>output</td><td>TCELL2:IO_W29_2</td></tr>

<tr><td>SERDES1_BS4PAD_1</td><td>output</td><td>TCELL2:IO_W30_2</td></tr>

<tr><td>SERDES1_BS4PAD_2</td><td>output</td><td>TCELL2:IO_W31_2</td></tr>

<tr><td>SERDES1_BS4PAD_3</td><td>output</td><td>TCELL2:IO_W0_3</td></tr>

<tr><td>SERDES2_BS4PAD_0</td><td>output</td><td>TCELL2:IO_W1_3</td></tr>

<tr><td>SERDES2_BS4PAD_1</td><td>output</td><td>TCELL2:IO_W2_3</td></tr>

<tr><td>SERDES2_BS4PAD_2</td><td>output</td><td>TCELL2:IO_W3_3</td></tr>

<tr><td>SERDES2_BS4PAD_3</td><td>output</td><td>TCELL2:IO_W4_3</td></tr>

<tr><td>SERDES3_BS4PAD_0</td><td>output</td><td>TCELL2:IO_W5_3</td></tr>

<tr><td>SERDES3_BS4PAD_1</td><td>output</td><td>TCELL2:IO_W9_3</td></tr>

<tr><td>SERDES3_BS4PAD_2</td><td>output</td><td>TCELL2:IO_W10_3</td></tr>

<tr><td>SERDES3_BS4PAD_3</td><td>output</td><td>TCELL2:IO_W11_3</td></tr>

<tr><td>TCK_FMAC_PCS</td><td>output</td><td>TCELL2:IO_W7_2</td></tr>

<tr><td>TESTCLK_MACO</td><td>input</td><td>TCELL2:IO_E14_1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll0-3"><a class="header" href="#bel-pll0-3">Bel PLL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel PLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL0:IMUX_CLK2</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F6</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F7</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR3</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL0:OUT_OFX6</td></tr>

<tr><td>TPFB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>

<tr><td>TPREF</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll1-3"><a class="header" href="#bel-pll1-3">Bel PLL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel PLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F4</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F5</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>

<tr><td>TPFB</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>

<tr><td>TPREF</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll_smi-3"><a class="header" href="#bel-pll_smi-3">Bel PLL_SMI</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel PLL_SMI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>SMIADDR0</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>

<tr><td>SMIADDR1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>

<tr><td>SMIADDR2</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>

<tr><td>SMIADDR3</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>

<tr><td>SMIADDR4</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>

<tr><td>SMIADDR5</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>

<tr><td>SMIADDR6</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>

<tr><td>SMIADDR7</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>

<tr><td>SMIADDR8</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>

<tr><td>SMIADDR9</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>

<tr><td>SMICLK</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>

<tr><td>SMIRD</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>

<tr><td>SMIRSTN</td><td>input</td><td>TCELL1:IMUX_LSR3</td></tr>

<tr><td>SMIWDATA</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>

<tr><td>SMIWR</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll0-3"><a class="header" href="#bel-dll0-3">Bel DLL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel DLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL1:IMUX_CLK2</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F3</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F2</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll1-3"><a class="header" href="#bel-dll1-3">Bel DLL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel DLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKFB</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>

<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>

<tr><td>CLKOP</td><td>output</td><td>TCELL0:OUT_F1</td></tr>

<tr><td>CLKOS</td><td>output</td><td>TCELL0:OUT_F0</td></tr>

<tr><td>DTCCST0</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>

<tr><td>DTCCST1</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>

<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>

<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>

<tr><td>SMIRDATA</td><td>output</td><td>TCELL0:OUT_OFX5</td></tr>

<tr><td>UDDCNTL</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll_dcntl0-3"><a class="header" href="#bel-dll_dcntl0-3">Bel DLL_DCNTL0</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel DLL_DCNTL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCNTL_IN0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>

<tr><td>DCNTL_IN1</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>

<tr><td>DCNTL_IN2</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>

<tr><td>DCNTL_IN3</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>

<tr><td>DCNTL_IN4</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>

<tr><td>DCNTL_IN5</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>

<tr><td>DCNTL_IN6</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>

<tr><td>DCNTL_IN7</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>

<tr><td>DCNTL_IN8</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>

<tr><td>DCNTL_OUT0</td><td>output</td><td>TCELL1:OUT_F1</td></tr>

<tr><td>DCNTL_OUT1</td><td>output</td><td>TCELL1:OUT_F0</td></tr>

<tr><td>DCNTL_OUT2</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>

<tr><td>DCNTL_OUT3</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>

<tr><td>DCNTL_OUT4</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>

<tr><td>DCNTL_OUT5</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>

<tr><td>DCNTL_OUT6</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>

<tr><td>DCNTL_OUT7</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>

<tr><td>DCNTL_OUT8</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dll_dcntl1-3"><a class="header" href="#bel-dll_dcntl1-3">Bel DLL_DCNTL1</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel DLL_DCNTL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCNTL_IN0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>

<tr><td>DCNTL_IN1</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>

<tr><td>DCNTL_IN2</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>

<tr><td>DCNTL_IN3</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>

<tr><td>DCNTL_IN4</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>

<tr><td>DCNTL_IN5</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>

<tr><td>DCNTL_IN6</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>

<tr><td>DCNTL_IN7</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>

<tr><td>DCNTL_IN8</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>

<tr><td>DCNTL_OUT0</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>

<tr><td>DCNTL_OUT1</td><td>output</td><td>TCELL1:OUT_OFX7</td></tr>

<tr><td>DCNTL_OUT2</td><td>output</td><td>TCELL1:OUT_OFX6</td></tr>

<tr><td>DCNTL_OUT3</td><td>output</td><td>TCELL1:OUT_OFX5</td></tr>

<tr><td>DCNTL_OUT4</td><td>output</td><td>TCELL1:OUT_OFX4</td></tr>

<tr><td>DCNTL_OUT5</td><td>output</td><td>TCELL1:OUT_OFX3</td></tr>

<tr><td>DCNTL_OUT6</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>

<tr><td>DCNTL_OUT7</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>

<tr><td>DCNTL_OUT8</td><td>output</td><td>TCELL1:OUT_OFX0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-cclk"><a class="header" href="#bel-cclk">Bel CCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel CCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CCLK</td><td>output</td><td>TCELL1:OUT_F7</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-tck"><a class="header" href="#bel-tck">Bel TCK</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel TCK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TCK</td><td>output</td><td>TCELL1:OUT_F6</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-tms"><a class="header" href="#bel-tms">Bel TMS</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel TMS</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TMS</td><td>output</td><td>TCELL1:OUT_F4</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-tdi"><a class="header" href="#bel-tdi">Bel TDI</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel TDI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TDI</td><td>output</td><td>TCELL1:OUT_F5</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>scm PLL_NE bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>PLL_SMI.SMIADDR6</td></tr>

<tr><td>TCELL0:IMUX_A1</td><td>PLL_SMI.SMIADDR5</td></tr>

<tr><td>TCELL0:IMUX_A2</td><td>PLL_SMI.SMIADDR4</td></tr>

<tr><td>TCELL0:IMUX_A3</td><td>PLL_SMI.SMIADDR3</td></tr>

<tr><td>TCELL0:IMUX_A4</td><td>PLL_SMI.SMIADDR2</td></tr>

<tr><td>TCELL0:IMUX_A5</td><td>PLL_SMI.SMIADDR1</td></tr>

<tr><td>TCELL0:IMUX_A6</td><td>PLL_SMI.SMIADDR0</td></tr>

<tr><td>TCELL0:IMUX_B0</td><td>PLL_SMI.SMIWR</td></tr>

<tr><td>TCELL0:IMUX_B1</td><td>PLL_SMI.SMIWDATA</td></tr>

<tr><td>TCELL0:IMUX_B3</td><td>PLL_SMI.SMIRD</td></tr>

<tr><td>TCELL0:IMUX_B4</td><td>PLL_SMI.SMICLK</td></tr>

<tr><td>TCELL0:IMUX_B5</td><td>PLL_SMI.SMIADDR9</td></tr>

<tr><td>TCELL0:IMUX_B6</td><td>PLL_SMI.SMIADDR8</td></tr>

<tr><td>TCELL0:IMUX_B7</td><td>PLL_SMI.SMIADDR7</td></tr>

<tr><td>TCELL0:IMUX_C2</td><td>DLL1.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_C3</td><td>DLL1.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_C4</td><td>DLL0.DTCCST1</td></tr>

<tr><td>TCELL0:IMUX_C5</td><td>DLL0.DTCCST0</td></tr>

<tr><td>TCELL0:IMUX_C6</td><td>DLL1.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_C7</td><td>DLL0.UDDCNTL</td></tr>

<tr><td>TCELL0:IMUX_CLK0</td><td>PLL1.CLKFB</td></tr>

<tr><td>TCELL0:IMUX_CLK1</td><td>PLL1.CLKI</td></tr>

<tr><td>TCELL0:IMUX_CLK2</td><td>PLL0.CLKFB</td></tr>

<tr><td>TCELL0:IMUX_CLK3</td><td>PLL0.CLKI</td></tr>

<tr><td>TCELL0:IMUX_LSR0</td><td>DLL1.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR1</td><td>DLL0.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR2</td><td>PLL1.RST</td></tr>

<tr><td>TCELL0:IMUX_LSR3</td><td>PLL0.RST</td></tr>

<tr><td>TCELL0:OUT_F0</td><td>DLL1.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F1</td><td>DLL1.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F2</td><td>DLL0.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F3</td><td>DLL0.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F4</td><td>PLL1.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F5</td><td>PLL1.CLKOS</td></tr>

<tr><td>TCELL0:OUT_F6</td><td>PLL0.CLKOP</td></tr>

<tr><td>TCELL0:OUT_F7</td><td>PLL0.CLKOS</td></tr>

<tr><td>TCELL0:OUT_Q0</td><td>PLL1.TPFB</td></tr>

<tr><td>TCELL0:OUT_Q1</td><td>PLL1.TPREF</td></tr>

<tr><td>TCELL0:OUT_Q2</td><td>PLL0.TPFB</td></tr>

<tr><td>TCELL0:OUT_Q3</td><td>PLL0.TPREF</td></tr>

<tr><td>TCELL0:OUT_Q4</td><td>PLL0.LOCK</td></tr>

<tr><td>TCELL0:OUT_Q5</td><td>PLL1.LOCK</td></tr>

<tr><td>TCELL0:OUT_Q6</td><td>DLL0.LOCK</td></tr>

<tr><td>TCELL0:OUT_Q7</td><td>DLL1.LOCK</td></tr>

<tr><td>TCELL0:OUT_OFX4</td><td>DLL0.SMIRDATA</td></tr>

<tr><td>TCELL0:OUT_OFX5</td><td>DLL1.SMIRDATA</td></tr>

<tr><td>TCELL0:OUT_OFX6</td><td>PLL0.SMIRDATA</td></tr>

<tr><td>TCELL0:OUT_OFX7</td><td>PLL1.SMIRDATA</td></tr>

<tr><td>TCELL1:IMUX_A0</td><td>DLL_DCNTL0.DCNTL_IN7</td></tr>

<tr><td>TCELL1:IMUX_A1</td><td>DLL_DCNTL0.DCNTL_IN6</td></tr>

<tr><td>TCELL1:IMUX_A2</td><td>DLL_DCNTL0.DCNTL_IN5</td></tr>

<tr><td>TCELL1:IMUX_A3</td><td>DLL_DCNTL0.DCNTL_IN4</td></tr>

<tr><td>TCELL1:IMUX_A4</td><td>DLL_DCNTL0.DCNTL_IN3</td></tr>

<tr><td>TCELL1:IMUX_A5</td><td>DLL_DCNTL0.DCNTL_IN2</td></tr>

<tr><td>TCELL1:IMUX_A6</td><td>DLL_DCNTL0.DCNTL_IN1</td></tr>

<tr><td>TCELL1:IMUX_A7</td><td>DLL_DCNTL0.DCNTL_IN0</td></tr>

<tr><td>TCELL1:IMUX_B0</td><td>DLL_DCNTL1.DCNTL_IN6</td></tr>

<tr><td>TCELL1:IMUX_B1</td><td>DLL_DCNTL1.DCNTL_IN5</td></tr>

<tr><td>TCELL1:IMUX_B2</td><td>DLL_DCNTL1.DCNTL_IN4</td></tr>

<tr><td>TCELL1:IMUX_B3</td><td>DLL_DCNTL1.DCNTL_IN3</td></tr>

<tr><td>TCELL1:IMUX_B4</td><td>DLL_DCNTL1.DCNTL_IN2</td></tr>

<tr><td>TCELL1:IMUX_B5</td><td>DLL_DCNTL1.DCNTL_IN1</td></tr>

<tr><td>TCELL1:IMUX_B6</td><td>DLL_DCNTL1.DCNTL_IN0</td></tr>

<tr><td>TCELL1:IMUX_B7</td><td>DLL_DCNTL0.DCNTL_IN8</td></tr>

<tr><td>TCELL1:IMUX_C6</td><td>DLL_DCNTL1.DCNTL_IN8</td></tr>

<tr><td>TCELL1:IMUX_C7</td><td>DLL_DCNTL1.DCNTL_IN7</td></tr>

<tr><td>TCELL1:IMUX_CLK0</td><td>DLL1.CLKFB</td></tr>

<tr><td>TCELL1:IMUX_CLK1</td><td>DLL1.CLKI</td></tr>

<tr><td>TCELL1:IMUX_CLK2</td><td>DLL0.CLKFB</td></tr>

<tr><td>TCELL1:IMUX_CLK3</td><td>DLL0.CLKI</td></tr>

<tr><td>TCELL1:IMUX_LSR3</td><td>PLL_SMI.SMIRSTN</td></tr>

<tr><td>TCELL1:OUT_F0</td><td>DLL_DCNTL0.DCNTL_OUT1</td></tr>

<tr><td>TCELL1:OUT_F1</td><td>DLL_DCNTL0.DCNTL_OUT0</td></tr>

<tr><td>TCELL1:OUT_F4</td><td>TMS.TMS</td></tr>

<tr><td>TCELL1:OUT_F5</td><td>TDI.TDI</td></tr>

<tr><td>TCELL1:OUT_F6</td><td>TCK.TCK</td></tr>

<tr><td>TCELL1:OUT_F7</td><td>CCLK.CCLK</td></tr>

<tr><td>TCELL1:OUT_Q0</td><td>DLL_DCNTL1.DCNTL_OUT0</td></tr>

<tr><td>TCELL1:OUT_Q1</td><td>DLL_DCNTL0.DCNTL_OUT8</td></tr>

<tr><td>TCELL1:OUT_Q2</td><td>DLL_DCNTL0.DCNTL_OUT7</td></tr>

<tr><td>TCELL1:OUT_Q3</td><td>DLL_DCNTL0.DCNTL_OUT6</td></tr>

<tr><td>TCELL1:OUT_Q4</td><td>DLL_DCNTL0.DCNTL_OUT5</td></tr>

<tr><td>TCELL1:OUT_Q5</td><td>DLL_DCNTL0.DCNTL_OUT4</td></tr>

<tr><td>TCELL1:OUT_Q6</td><td>DLL_DCNTL0.DCNTL_OUT3</td></tr>

<tr><td>TCELL1:OUT_Q7</td><td>DLL_DCNTL0.DCNTL_OUT2</td></tr>

<tr><td>TCELL1:OUT_OFX0</td><td>DLL_DCNTL1.DCNTL_OUT8</td></tr>

<tr><td>TCELL1:OUT_OFX1</td><td>DLL_DCNTL1.DCNTL_OUT7</td></tr>

<tr><td>TCELL1:OUT_OFX2</td><td>DLL_DCNTL1.DCNTL_OUT6</td></tr>

<tr><td>TCELL1:OUT_OFX3</td><td>DLL_DCNTL1.DCNTL_OUT5</td></tr>

<tr><td>TCELL1:OUT_OFX4</td><td>DLL_DCNTL1.DCNTL_OUT4</td></tr>

<tr><td>TCELL1:OUT_OFX5</td><td>DLL_DCNTL1.DCNTL_OUT3</td></tr>

<tr><td>TCELL1:OUT_OFX6</td><td>DLL_DCNTL1.DCNTL_OUT2</td></tr>

<tr><td>TCELL1:OUT_OFX7</td><td>DLL_DCNTL1.DCNTL_OUT1</td></tr>

<tr><td>TCELL2:IO_W0_2</td><td>SERDES_CORNER.COUT_0</td></tr>

<tr><td>TCELL2:IO_W0_3</td><td>SERDES_CORNER.SERDES1_BS4PAD_3</td></tr>

<tr><td>TCELL2:IO_W1_2</td><td>SERDES_CORNER.COUT_1</td></tr>

<tr><td>TCELL2:IO_W1_3</td><td>SERDES_CORNER.SERDES2_BS4PAD_0</td></tr>

<tr><td>TCELL2:IO_W2_2</td><td>SERDES_CORNER.COUT_2</td></tr>

<tr><td>TCELL2:IO_W2_3</td><td>SERDES_CORNER.SERDES2_BS4PAD_1</td></tr>

<tr><td>TCELL2:IO_W3_2</td><td>SERDES_CORNER.COUT_3</td></tr>

<tr><td>TCELL2:IO_W3_3</td><td>SERDES_CORNER.SERDES2_BS4PAD_2</td></tr>

<tr><td>TCELL2:IO_W4_2</td><td>SERDES_CORNER.COUT_4</td></tr>

<tr><td>TCELL2:IO_W4_3</td><td>SERDES_CORNER.SERDES2_BS4PAD_3</td></tr>

<tr><td>TCELL2:IO_W5_2</td><td>SERDES_CORNER.COUT_5</td></tr>

<tr><td>TCELL2:IO_W5_3</td><td>SERDES_CORNER.SERDES3_BS4PAD_0</td></tr>

<tr><td>TCELL2:IO_W7_2</td><td>SERDES_CORNER.TCK_FMAC_PCS</td></tr>

<tr><td>TCELL2:IO_W9_2</td><td>SERDES_CORNER.COUT_6</td></tr>

<tr><td>TCELL2:IO_W9_3</td><td>SERDES_CORNER.SERDES3_BS4PAD_1</td></tr>

<tr><td>TCELL2:IO_W10_2</td><td>SERDES_CORNER.COUT_7</td></tr>

<tr><td>TCELL2:IO_W10_3</td><td>SERDES_CORNER.SERDES3_BS4PAD_2</td></tr>

<tr><td>TCELL2:IO_W11_2</td><td>SERDES_CORNER.COUT_8</td></tr>

<tr><td>TCELL2:IO_W11_3</td><td>SERDES_CORNER.SERDES3_BS4PAD_3</td></tr>

<tr><td>TCELL2:IO_W12_2</td><td>SERDES_CORNER.COUT_9</td></tr>

<tr><td>TCELL2:IO_W13_2</td><td>SERDES_CORNER.COUT_10</td></tr>

<tr><td>TCELL2:IO_W14_2</td><td>SERDES_CORNER.COUT_11</td></tr>

<tr><td>TCELL2:IO_W15_2</td><td>SERDES_CORNER.COUT_12</td></tr>

<tr><td>TCELL2:IO_W16_2</td><td>SERDES_CORNER.COUT_13</td></tr>

<tr><td>TCELL2:IO_W17_2</td><td>SERDES_CORNER.COUT_14</td></tr>

<tr><td>TCELL2:IO_W18_2</td><td>SERDES_CORNER.COUT_15</td></tr>

<tr><td>TCELL2:IO_W19_2</td><td>SERDES_CORNER.COUT_16</td></tr>

<tr><td>TCELL2:IO_W20_2</td><td>SERDES_CORNER.COUT_17</td></tr>

<tr><td>TCELL2:IO_W21_2</td><td>SERDES_CORNER.COUT_18</td></tr>

<tr><td>TCELL2:IO_W22_2</td><td>SERDES_CORNER.COUT_19</td></tr>

<tr><td>TCELL2:IO_W23_2</td><td>SERDES_CORNER.COUT_20</td></tr>

<tr><td>TCELL2:IO_W24_2</td><td>SERDES_CORNER.COUT_21</td></tr>

<tr><td>TCELL2:IO_W25_2</td><td>SERDES_CORNER.SERDES0_BS4PAD_0</td></tr>

<tr><td>TCELL2:IO_W26_2</td><td>SERDES_CORNER.SERDES0_BS4PAD_1</td></tr>

<tr><td>TCELL2:IO_W27_2</td><td>SERDES_CORNER.SERDES0_BS4PAD_2</td></tr>

<tr><td>TCELL2:IO_W28_2</td><td>SERDES_CORNER.SERDES0_BS4PAD_3</td></tr>

<tr><td>TCELL2:IO_W29_2</td><td>SERDES_CORNER.SERDES1_BS4PAD_0</td></tr>

<tr><td>TCELL2:IO_W30_2</td><td>SERDES_CORNER.SERDES1_BS4PAD_1</td></tr>

<tr><td>TCELL2:IO_W31_2</td><td>SERDES_CORNER.SERDES1_BS4PAD_2</td></tr>

<tr><td>TCELL2:IO_E0_1</td><td>SERDES_CORNER.CIN_0</td></tr>

<tr><td>TCELL2:IO_E1_1</td><td>SERDES_CORNER.CIN_1</td></tr>

<tr><td>TCELL2:IO_E2_1</td><td>SERDES_CORNER.CIN_2</td></tr>

<tr><td>TCELL2:IO_E3_1</td><td>SERDES_CORNER.CIN_3</td></tr>

<tr><td>TCELL2:IO_E4_1</td><td>SERDES_CORNER.CIN_4</td></tr>

<tr><td>TCELL2:IO_E5_1</td><td>SERDES_CORNER.CIN_5</td></tr>

<tr><td>TCELL2:IO_E6_1</td><td>SERDES_CORNER.CIN_6</td></tr>

<tr><td>TCELL2:IO_E7_1</td><td>SERDES_CORNER.CIN_7</td></tr>

<tr><td>TCELL2:IO_E8_1</td><td>SERDES_CORNER.CIN_8</td></tr>

<tr><td>TCELL2:IO_E9_1</td><td>SERDES_CORNER.CIN_9</td></tr>

<tr><td>TCELL2:IO_E10_1</td><td>SERDES_CORNER.CIN_10</td></tr>

<tr><td>TCELL2:IO_E11_1</td><td>SERDES_CORNER.CIN_11</td></tr>

<tr><td>TCELL2:IO_E12_1</td><td>SERDES_CORNER.CIN_12</td></tr>

<tr><td>TCELL2:IO_E14_1</td><td>SERDES_CORNER.TESTCLK_MACO</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../scm/io.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../scm/serdes.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../scm/io.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../scm/serdes.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
