// Seed: 1266264909
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wire id_6,
    output uwire id_7,
    input tri id_8,
    output uwire id_9,
    input wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    output wor id_14,
    input tri id_15,
    input wire id_16,
    output wor id_17,
    output supply1 id_18,
    output wand id_19,
    output wire id_20,
    input wor id_21,
    output uwire id_22
);
  wire id_24;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1,
    input  wire id_2,
    output tri  id_3
);
  assign id_1 = id_0 ? id_0 : -1;
  logic [7:0][1 : -1  ==  -1] id_5;
  assign id_3 = id_0;
  wire id_6;
  and primCall (id_3, id_2, id_5, id_6, id_0, id_11, id_8, id_7);
  assign id_5[1!=?1 : 1] = id_2 ? 1 : id_5;
  uwire id_7 = -1'd0 - id_5;
  wire [-1  ~^  1  ==  1 : 1  !=  1 'd0] id_8;
  wire id_9;
  wire id_10;
  parameter id_11 = 1'b0 ? 1 == 1 : -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3
  );
  rtran (id_6, -1, 1'd0 < 1, 1'b0);
endmodule
