

================================================================
== Vitis HLS Report for 'csr_vmul'
================================================================
* Date:           Tue Apr  8 00:00:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        csr_vmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.209 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       18|  97612819|  0.180 us|  0.976 sec|   19|  97612820|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+
        |                                                  |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                    |
        |                     Instance                     |                Module                |   min   |   max   |    min    |    max    | min |  max |                      Type                      |
        +--------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+
        |grp_csr_vmul_Pipeline_load_vector_fu_1572         |csr_vmul_Pipeline_load_vector         |        2|     1027|  20.000 ns|  10.270 us|    1|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_csr_vmul_Pipeline_load_col_indices_fu_1581    |csr_vmul_Pipeline_load_col_indices    |        2|     1027|  20.000 ns|  10.270 us|    1|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_csr_vmul_Pipeline_load_row_pointers_fu_1590   |csr_vmul_Pipeline_load_row_pointers   |        2|     1027|  20.000 ns|  10.270 us|    1|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_csr_vmul_Pipeline_load_matrix_values_fu_1599  |csr_vmul_Pipeline_load_matrix_values  |        2|     1027|  20.000 ns|  10.270 us|    1|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles)  |  Iteration |  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |    max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |- every_row        |        0|  97611776|  92 ~ 95324|          -|          -|  0 ~ 1024|        no|
        | + unroll_partial  |        0|     95232|      3 ~ 93|          -|          -|  0 ~ 1024|        no|
        +-------------------+---------+----------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2869|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       10|    5|    4565|   5425|    -|
|Memory           |        7|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|   2162|    -|
|Register         |        -|    -|    3540|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       17|    5|    8105|  10456|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        6|    2|       7|     19|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |BUNDLE_A_m_axi_U                                  |BUNDLE_A_m_axi                        |        2|   0|  671|  657|    0|
    |BUNDLE_B_m_axi_U                                  |BUNDLE_B_m_axi                        |        2|   0|  671|  657|    0|
    |BUNDLE_C_m_axi_U                                  |BUNDLE_C_m_axi                        |        2|   0|  671|  657|    0|
    |BUNDLE_D_m_axi_U                                  |BUNDLE_D_m_axi                        |        2|   0|  671|  657|    0|
    |control_r_s_axi_U                                 |control_r_s_axi                       |        0|   0|  380|  680|    0|
    |control_s_axi_U                                   |control_s_axi                         |        0|   0|  226|  360|    0|
    |grp_csr_vmul_Pipeline_load_col_indices_fu_1581    |csr_vmul_Pipeline_load_col_indices    |        0|   0|   49|  100|    0|
    |grp_csr_vmul_Pipeline_load_matrix_values_fu_1599  |csr_vmul_Pipeline_load_matrix_values  |        0|   0|   71|  100|    0|
    |grp_csr_vmul_Pipeline_load_row_pointers_fu_1590   |csr_vmul_Pipeline_load_row_pointers   |        0|   0|   71|  100|    0|
    |grp_csr_vmul_Pipeline_load_vector_fu_1572         |csr_vmul_Pipeline_load_vector         |        0|   0|   71|  100|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U17                |fadd_32ns_32ns_32_5_full_dsp_1        |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18                 |fmul_32ns_32ns_32_4_max_dsp_1         |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                                      |gmem_m_axi                            |        2|   0|  665|  646|    0|
    +--------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                      |       10|   5| 4565| 5425|    0|
    +--------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_col_indices_U    |local_col_indices_RAM_1WNR_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |local_row_pointers_U   |local_row_pointers_RAM_AUTO_1R1W      |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |local_vector_U         |local_vector_RAM_1WNR_AUTO_1R1W       |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |local_matrix_values_U  |local_vector_RAM_1WNR_AUTO_1R1W       |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                      |        7|  0|   0|    0|  4096|  106|     4|       108544|
    +-----------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_fu_1703_p2                    |         +|   0|  0|  39|          32|           1|
    |add_ln87_1_fu_1941_p2             |         +|   0|  0|  13|          10|          10|
    |add_ln87_2_fu_1964_p2             |         +|   0|  0|  13|          10|          10|
    |add_ln87_3_fu_2199_p2             |         +|   0|  0|  71|          64|           5|
    |add_ln87_fu_1901_p2               |         +|   0|  0|  40|          33|           5|
    |add_ln91_10_fu_2123_p2            |         +|   0|  0|  71|          64|           4|
    |add_ln91_11_fu_2138_p2            |         +|   0|  0|  71|          64|           4|
    |add_ln91_12_fu_2153_p2            |         +|   0|  0|  71|          64|           4|
    |add_ln91_13_fu_2168_p2            |         +|   0|  0|  71|          64|           4|
    |add_ln91_14_fu_2183_p2            |         +|   0|  0|  71|          64|           4|
    |add_ln91_1_fu_1988_p2             |         +|   0|  0|  71|          64|           2|
    |add_ln91_2_fu_2003_p2             |         +|   0|  0|  71|          64|           2|
    |add_ln91_3_fu_2018_p2             |         +|   0|  0|  71|          64|           3|
    |add_ln91_4_fu_2033_p2             |         +|   0|  0|  71|          64|           3|
    |add_ln91_5_fu_2048_p2             |         +|   0|  0|  71|          64|           3|
    |add_ln91_6_fu_2063_p2             |         +|   0|  0|  71|          64|           3|
    |add_ln91_7_fu_2078_p2             |         +|   0|  0|  71|          64|           4|
    |add_ln91_8_fu_2093_p2             |         +|   0|  0|  71|          64|           4|
    |add_ln91_9_fu_2108_p2             |         +|   0|  0|  71|          64|           4|
    |add_ln91_fu_1930_p2               |         +|   0|  0|  71|          64|           1|
    |indvars_iv_next20_fu_1859_p2      |         +|   0|  0|  38|          31|           1|
    |icmp_ln48_fu_1647_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln56_fu_1675_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln64_fu_1709_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln79_1_fu_1854_p2            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln79_fu_1747_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln87_1_fu_1911_p2            |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln87_2_fu_1925_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln87_fu_1878_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln91_10_fu_2129_p2           |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_11_fu_2144_p2           |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_12_fu_2159_p2           |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_13_fu_2174_p2           |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_14_fu_2189_p2           |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_1_fu_1994_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_2_fu_2009_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_3_fu_2024_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_4_fu_2039_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_5_fu_2054_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_6_fu_2069_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_7_fu_2084_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_8_fu_2099_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_9_fu_2114_p2            |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln91_fu_1979_p2              |      icmp|   0|  0|  71|          64|          64|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |empty_36_fu_1695_p3               |    select|   0|  0|  31|           1|          31|
    |empty_38_fu_1729_p3               |    select|   0|  0|  31|           1|          31|
    |empty_41_fu_1777_p3               |    select|   0|  0|  31|           1|          31|
    |empty_fu_1667_p3                  |    select|   0|  0|  31|           1|          31|
    |select_ln87_fu_1917_p3            |    select|   0|  0|  10|           1|          10|
    |true_sum_fu_2210_p3               |    select|   0|  0|  32|           1|          32|
    |xor_ln87_fu_1936_p2               |       xor|   0|  0|  10|          10|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2869|        2407|        1376|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+------+-----------+-----+-----------+
    |                Name                |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------+------+-----------+-----+-----------+
    |BUNDLE_A_0_ARADDR                   |    14|          3|   64|        192|
    |BUNDLE_A_0_ARLEN                    |    14|          3|   32|         96|
    |BUNDLE_A_0_ARVALID                  |    14|          3|    1|          3|
    |BUNDLE_A_0_RREADY                   |     9|          2|    1|          2|
    |BUNDLE_A_blk_n_AR                   |     9|          2|    1|          2|
    |BUNDLE_B_0_ARADDR                   |    14|          3|   64|        192|
    |BUNDLE_B_0_ARLEN                    |    14|          3|   32|         96|
    |BUNDLE_B_0_ARVALID                  |    14|          3|    1|          3|
    |BUNDLE_B_0_RREADY                   |     9|          2|    1|          2|
    |BUNDLE_B_blk_n_AR                   |     9|          2|    1|          2|
    |BUNDLE_C_0_ARADDR                   |    14|          3|   64|        192|
    |BUNDLE_C_0_ARLEN                    |    14|          3|   32|         96|
    |BUNDLE_C_0_ARVALID                  |    14|          3|    1|          3|
    |BUNDLE_C_0_RREADY                   |     9|          2|    1|          2|
    |BUNDLE_C_blk_n_AR                   |     9|          2|    1|          2|
    |BUNDLE_D_0_ARADDR                   |    14|          3|   64|        192|
    |BUNDLE_D_0_ARLEN                    |    14|          3|   32|         96|
    |BUNDLE_D_0_ARVALID                  |    14|          3|    1|          3|
    |BUNDLE_D_0_RREADY                   |     9|          2|    1|          2|
    |BUNDLE_D_blk_n_AR                   |     9|          2|    1|          2|
    |ap_NS_fsm                           |  1071|        201|    1|        201|
    |empty_43_reg_677                    |     9|          2|   32|         64|
    |empty_44_reg_689                    |     9|          2|   32|         64|
    |empty_45_reg_701                    |     9|          2|   32|         64|
    |empty_46_reg_713                    |     9|          2|   32|         64|
    |empty_47_reg_725                    |     9|          2|   32|         64|
    |empty_48_reg_737                    |     9|          2|   32|         64|
    |empty_49_reg_749                    |     9|          2|   32|         64|
    |empty_50_reg_761                    |     9|          2|   32|         64|
    |empty_51_reg_773                    |     9|          2|   32|         64|
    |empty_52_reg_785                    |     9|          2|   32|         64|
    |empty_53_reg_797                    |     9|          2|   32|         64|
    |empty_54_reg_809                    |     9|          2|   32|         64|
    |empty_55_reg_821                    |     9|          2|   32|         64|
    |empty_56_reg_833                    |     9|          2|   32|         64|
    |empty_57_reg_845                    |     9|          2|   32|         64|
    |empty_58_reg_867                    |     9|          2|   32|         64|
    |empty_59_reg_921                    |    14|          3|   32|         96|
    |empty_60_reg_974                    |    14|          3|   32|         96|
    |empty_61_reg_1026                   |    14|          3|   32|         96|
    |empty_62_reg_1077                   |    14|          3|   32|         96|
    |empty_63_reg_1127                   |    14|          3|   32|         96|
    |empty_64_reg_1176                   |    14|          3|   32|         96|
    |empty_65_reg_1224                   |    14|          3|   32|         96|
    |empty_66_reg_1271                   |    14|          3|   32|         96|
    |empty_67_reg_1317                   |    14|          3|   32|         96|
    |empty_68_reg_1362                   |    14|          3|   32|         96|
    |empty_69_reg_1406                   |    14|          3|   32|         96|
    |empty_70_reg_1449                   |    14|          3|   32|         96|
    |empty_71_reg_1491                   |    14|          3|   32|         96|
    |empty_72_reg_1532                   |    14|          3|   32|         96|
    |gmem_blk_n_AW                       |     9|          2|    1|          2|
    |gmem_blk_n_B                        |     9|          2|    1|          2|
    |gmem_blk_n_W                        |     9|          2|    1|          2|
    |grp_fu_1608_p0                      |    20|          4|   32|        128|
    |grp_fu_1608_p1                      |    81|         17|   32|        544|
    |i_4_reg_857                         |     9|          2|   64|        128|
    |local_col_indices_address0          |     9|          2|   10|         20|
    |local_col_indices_address0_local    |    81|         17|   10|        170|
    |local_col_indices_ce0               |     9|          2|    1|          2|
    |local_col_indices_we0               |     9|          2|    1|          2|
    |local_matrix_values_address0        |     9|          2|   10|         20|
    |local_matrix_values_address0_local  |    81|         17|   10|        170|
    |local_matrix_values_ce0             |     9|          2|    1|          2|
    |local_matrix_values_we0             |     9|          2|    1|          2|
    |local_row_pointers_address0         |     9|          2|   10|         20|
    |local_row_pointers_address0_local   |    14|          3|   10|         30|
    |local_row_pointers_ce0              |     9|          2|    1|          2|
    |local_row_pointers_we0              |     9|          2|    1|          2|
    |local_vector_address0               |     9|          2|   10|         20|
    |local_vector_address0_local         |    81|         17|   10|        170|
    |local_vector_ce0                    |     9|          2|    1|          2|
    |local_vector_we0                    |     9|          2|    1|          2|
    |row_fu_192                          |     9|          2|   31|         62|
    +------------------------------------+------+-----------+-----+-----------+
    |Total                               |  2162|        436| 1607|       5253|
    +------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                             |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln91_10_reg_2801                                           |   64|   0|   64|          0|
    |add_ln91_11_reg_2836                                           |   64|   0|   64|          0|
    |add_ln91_12_reg_2870                                           |   64|   0|   64|          0|
    |add_ln91_13_reg_2903                                           |   64|   0|   64|          0|
    |add_ln91_14_reg_2935                                           |   64|   0|   64|          0|
    |add_ln91_1_reg_2441                                            |   64|   0|   64|          0|
    |add_ln91_2_reg_2485                                            |   64|   0|   64|          0|
    |add_ln91_3_reg_2528                                            |   64|   0|   64|          0|
    |add_ln91_4_reg_2570                                            |   64|   0|   64|          0|
    |add_ln91_5_reg_2611                                            |   64|   0|   64|          0|
    |add_ln91_6_reg_2651                                            |   64|   0|   64|          0|
    |add_ln91_7_reg_2690                                            |   64|   0|   64|          0|
    |add_ln91_8_reg_2728                                            |   64|   0|   64|          0|
    |add_ln91_9_reg_2765                                            |   64|   0|   64|          0|
    |add_ln91_reg_2406                                              |   64|   0|   64|          0|
    |add_reg_2267                                                   |   32|   0|   32|          0|
    |ap_CS_fsm                                                      |  200|   0|  200|          0|
    |empty_36_reg_2262                                              |   31|   0|   31|          0|
    |empty_38_reg_2278                                              |   31|   0|   31|          0|
    |empty_41_reg_2295                                              |   31|   0|   31|          0|
    |empty_43_reg_677                                               |   32|   0|   32|          0|
    |empty_44_reg_689                                               |   32|   0|   32|          0|
    |empty_45_reg_701                                               |   32|   0|   32|          0|
    |empty_46_reg_713                                               |   32|   0|   32|          0|
    |empty_47_reg_725                                               |   32|   0|   32|          0|
    |empty_48_reg_737                                               |   32|   0|   32|          0|
    |empty_49_reg_749                                               |   32|   0|   32|          0|
    |empty_50_reg_761                                               |   32|   0|   32|          0|
    |empty_51_reg_773                                               |   32|   0|   32|          0|
    |empty_52_reg_785                                               |   32|   0|   32|          0|
    |empty_53_reg_797                                               |   32|   0|   32|          0|
    |empty_54_reg_809                                               |   32|   0|   32|          0|
    |empty_55_reg_821                                               |   32|   0|   32|          0|
    |empty_56_reg_833                                               |   32|   0|   32|          0|
    |empty_57_reg_845                                               |   32|   0|   32|          0|
    |empty_58_reg_867                                               |   32|   0|   32|          0|
    |empty_59_reg_921                                               |   32|   0|   32|          0|
    |empty_60_reg_974                                               |   32|   0|   32|          0|
    |empty_61_reg_1026                                              |   32|   0|   32|          0|
    |empty_62_reg_1077                                              |   32|   0|   32|          0|
    |empty_63_reg_1127                                              |   32|   0|   32|          0|
    |empty_64_reg_1176                                              |   32|   0|   32|          0|
    |empty_65_reg_1224                                              |   32|   0|   32|          0|
    |empty_66_reg_1271                                              |   32|   0|   32|          0|
    |empty_67_reg_1317                                              |   32|   0|   32|          0|
    |empty_68_reg_1362                                              |   32|   0|   32|          0|
    |empty_69_reg_1406                                              |   32|   0|   32|          0|
    |empty_70_reg_1449                                              |   32|   0|   32|          0|
    |empty_71_reg_1491                                              |   32|   0|   32|          0|
    |empty_72_reg_1532                                              |   32|   0|   32|          0|
    |empty_reg_2245                                                 |   31|   0|   31|          0|
    |gmem_addr_reg_2289                                             |   64|   0|   64|          0|
    |grp_csr_vmul_Pipeline_load_col_indices_fu_1581_ap_start_reg    |    1|   0|    1|          0|
    |grp_csr_vmul_Pipeline_load_matrix_values_fu_1599_ap_start_reg  |    1|   0|    1|          0|
    |grp_csr_vmul_Pipeline_load_row_pointers_fu_1590_ap_start_reg   |    1|   0|    1|          0|
    |grp_csr_vmul_Pipeline_load_vector_fu_1572_ap_start_reg         |    1|   0|    1|          0|
    |i_4_reg_857                                                    |   64|   0|   64|          0|
    |i_reg_2350                                                     |   32|   0|   32|          0|
    |icmp_ln87_reg_2368                                             |    1|   0|    1|          0|
    |icmp_ln91_14_reg_2941                                          |    1|   0|    1|          0|
    |indvars_iv_next20_reg_2339                                     |   31|   0|   31|          0|
    |matrix_non_zero_count_read_reg_2250                            |   32|   0|   32|          0|
    |matrix_row_count_read_reg_2229                                 |   32|   0|   32|          0|
    |mul_le_reg_2981                                                |   32|   0|   32|          0|
    |partial_sums_10_reg_2843                                       |   32|   0|   32|          0|
    |partial_sums_11_reg_2877                                       |   32|   0|   32|          0|
    |partial_sums_12_reg_2910                                       |   32|   0|   32|          0|
    |partial_sums_13_reg_2945                                       |   32|   0|   32|          0|
    |partial_sums_1_reg_2492                                        |   32|   0|   32|          0|
    |partial_sums_2_reg_2535                                        |   32|   0|   32|          0|
    |partial_sums_3_reg_2577                                        |   32|   0|   32|          0|
    |partial_sums_4_reg_2618                                        |   32|   0|   32|          0|
    |partial_sums_5_reg_2658                                        |   32|   0|   32|          0|
    |partial_sums_6_reg_2697                                        |   32|   0|   32|          0|
    |partial_sums_7_reg_2735                                        |   32|   0|   32|          0|
    |partial_sums_8_reg_2772                                        |   32|   0|   32|          0|
    |partial_sums_9_reg_2808                                        |   32|   0|   32|          0|
    |partial_sums_reg_2448                                          |   32|   0|   32|          0|
    |reg_1632                                                       |   32|   0|   32|          0|
    |reg_1637                                                       |   32|   0|   32|          0|
    |reg_1642                                                       |   32|   0|   32|          0|
    |row_fu_192                                                     |   31|   0|   31|          0|
    |select_ln87_reg_2398                                           |   10|   0|   10|          0|
    |sext_ln87_reg_2373                                             |   64|   0|   64|          0|
    |true_sum_reg_2986                                              |   32|   0|   32|          0|
    |trunc_ln1_reg_2256                                             |   62|   0|   62|          0|
    |trunc_ln3_reg_2272                                             |   62|   0|   62|          0|
    |trunc_ln4_reg_2283                                             |   62|   0|   62|          0|
    |trunc_ln87_1_reg_2362                                          |   10|   0|   10|          0|
    |trunc_ln_reg_2239                                              |   62|   0|   62|          0|
    |vector_count_read_reg_2234                                     |   32|   0|   32|          0|
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                          | 3540|   0| 3540|          0|
    +---------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|m_axi_BUNDLE_A_AWVALID   |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWREADY   |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWADDR    |  out|   64|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWID      |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWLEN     |  out|    8|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWSIZE    |  out|    3|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWBURST   |  out|    2|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWLOCK    |  out|    2|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWCACHE   |  out|    4|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWPROT    |  out|    3|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWQOS     |  out|    4|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWREGION  |  out|    4|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_AWUSER    |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_WVALID    |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_WREADY    |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_WDATA     |  out|   32|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_WSTRB     |  out|    4|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_WLAST     |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_WID       |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_WUSER     |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARVALID   |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARREADY   |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARADDR    |  out|   64|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARID      |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARLEN     |  out|    8|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARSIZE    |  out|    3|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARBURST   |  out|    2|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARLOCK    |  out|    2|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARCACHE   |  out|    4|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARPROT    |  out|    3|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARQOS     |  out|    4|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARREGION  |  out|    4|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_ARUSER    |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_RVALID    |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_RREADY    |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_RDATA     |   in|   32|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_RLAST     |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_RID       |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_RUSER     |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_RRESP     |   in|    2|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_BVALID    |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_BREADY    |  out|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_BRESP     |   in|    2|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_BID       |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_A_BUSER     |   in|    1|       m_axi|      BUNDLE_A|       pointer|
|m_axi_BUNDLE_B_AWVALID   |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWREADY   |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWADDR    |  out|   64|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWID      |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWLEN     |  out|    8|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWSIZE    |  out|    3|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWBURST   |  out|    2|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWLOCK    |  out|    2|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWCACHE   |  out|    4|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWPROT    |  out|    3|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWQOS     |  out|    4|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWREGION  |  out|    4|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_AWUSER    |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_WVALID    |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_WREADY    |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_WDATA     |  out|   32|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_WSTRB     |  out|    4|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_WLAST     |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_WID       |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_WUSER     |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARVALID   |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARREADY   |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARADDR    |  out|   64|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARID      |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARLEN     |  out|    8|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARSIZE    |  out|    3|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARBURST   |  out|    2|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARLOCK    |  out|    2|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARCACHE   |  out|    4|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARPROT    |  out|    3|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARQOS     |  out|    4|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARREGION  |  out|    4|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_ARUSER    |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_RVALID    |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_RREADY    |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_RDATA     |   in|   32|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_RLAST     |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_RID       |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_RUSER     |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_RRESP     |   in|    2|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_BVALID    |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_BREADY    |  out|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_BRESP     |   in|    2|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_BID       |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_B_BUSER     |   in|    1|       m_axi|      BUNDLE_B|       pointer|
|m_axi_BUNDLE_C_AWVALID   |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWREADY   |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWADDR    |  out|   64|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWID      |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWLEN     |  out|    8|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWSIZE    |  out|    3|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWBURST   |  out|    2|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWLOCK    |  out|    2|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWCACHE   |  out|    4|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWPROT    |  out|    3|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWQOS     |  out|    4|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWREGION  |  out|    4|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_AWUSER    |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_WVALID    |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_WREADY    |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_WDATA     |  out|   32|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_WSTRB     |  out|    4|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_WLAST     |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_WID       |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_WUSER     |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARVALID   |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARREADY   |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARADDR    |  out|   64|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARID      |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARLEN     |  out|    8|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARSIZE    |  out|    3|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARBURST   |  out|    2|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARLOCK    |  out|    2|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARCACHE   |  out|    4|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARPROT    |  out|    3|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARQOS     |  out|    4|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARREGION  |  out|    4|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_ARUSER    |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_RVALID    |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_RREADY    |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_RDATA     |   in|   32|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_RLAST     |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_RID       |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_RUSER     |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_RRESP     |   in|    2|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_BVALID    |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_BREADY    |  out|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_BRESP     |   in|    2|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_BID       |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_C_BUSER     |   in|    1|       m_axi|      BUNDLE_C|       pointer|
|m_axi_BUNDLE_D_AWVALID   |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWREADY   |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWADDR    |  out|   64|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWID      |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWLEN     |  out|    8|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWSIZE    |  out|    3|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWBURST   |  out|    2|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWLOCK    |  out|    2|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWCACHE   |  out|    4|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWPROT    |  out|    3|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWQOS     |  out|    4|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWREGION  |  out|    4|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_AWUSER    |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_WVALID    |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_WREADY    |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_WDATA     |  out|   32|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_WSTRB     |  out|    4|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_WLAST     |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_WID       |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_WUSER     |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARVALID   |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARREADY   |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARADDR    |  out|   64|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARID      |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARLEN     |  out|    8|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARSIZE    |  out|    3|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARBURST   |  out|    2|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARLOCK    |  out|    2|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARCACHE   |  out|    4|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARPROT    |  out|    3|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARQOS     |  out|    4|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARREGION  |  out|    4|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_ARUSER    |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_RVALID    |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_RREADY    |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_RDATA     |   in|   32|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_RLAST     |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_RID       |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_RUSER     |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_RRESP     |   in|    2|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_BVALID    |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_BREADY    |  out|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_BRESP     |   in|    2|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_BID       |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_BUNDLE_D_BUSER     |   in|    1|       m_axi|      BUNDLE_D|       pointer|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

