ABRAMOVICI, M., BREUER,M.A.,AND FRIEDMAN, A. D. 1990. Digital System Testing And Testable Design. IEEE Computer Society Press, Los Alamitos, CA.
BERTHET, C., COUDERT, O., AND MADRE, J. C. 1990. New ideas on symbolic manipulations of finite state machines. In Proceedings of the International Conference on Computer-Aided Design. 224-227.
Daniel Brand, Verification of large synthesized designs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.534-537, November 07-11, 1993, Santa Clara, California, USA
Daniel Brand , Reinaldo A. Bergamaschi , Leon Stok, Be careful with don't cares, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.83-86, November 05-09, 1995, San Jose, California, USA
CHENG, K.-T. 1993. Redundancy removal for sequential circuits without reset states. IEEE Trans. Comput.-Aided Des. (Jan.), 652-667.
K.-T. Cheng , H.-K. T. Ma, On the over-specification problem in sequential ATPG algorithms, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.16-21, June 08-12, 1992, Anaheim, California, USA
CHENG, W.-T. 1988. The BACK algorithm for sequential test generation. In Proceedings of the International Conference on Computer Design (ICCD '88). 66-69.
CHO, H., JEONG,S.W.,SOMENZI, F., AND PIXLEY, C. 1993. Synchronizing sequences and symbolic traversal techniques in test generation. J. Electron. Test. 4, 1 (Feb.), 19-31.
O. Coudert , C. Berthet , J. C. Madre, Verification of synchronous sequential machines based on symbolic execution, Proceedings of the international workshop on Automatic verification methods for finite state systems, p.365-373, February 1990, Grenoble, France
DEVADAS, S., MA, H.-K. T., AND SANGIOVANNI-VINCENTELLI, A. 1988. Logic verification, testing, and their relationship io logic synthesis. In Testing and Diagnosis of VLSI and ULSI. Kluwer Academic Publishers, Hingham, MA, 181-246.
U. Glaser , H. T. Vierhaus, Mixed level test generation for synchronous sequential circuits using the FOGBUSTER algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.4, p.410-423, November 2006[doi>10.1109/43.494704]
GOEL, P. 1981. An implicit enumeration algorithm to generate tests for combinational logic circuits. IEEE Trans. Comput. C-30 (Mar.), 215-222.
LEISERSON,C.E.AND SAXE, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6,1, 5-35.
MALIK, S., SENTOVICH, E., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1991. Retiming and resynthesis: Optimizing sequential networks with combinational techniques. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 10, 1 (Jan.), 74-84.
Aiman El-Maleh , Thomas Marchok , Janusz Rajski , Wojciech Maly, On test set preservation of retimed circuits, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.176-182, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217526]
Ralph A. Marlett, EBT: A comprehensive test generation technique for highly sequential circuits, Proceedings of the 15th Design Automation Conference, p.335-339, June 19-21, 1978, Las Vegas, Nevada, USA
MCCLUSKEY, E. J. 1965. Introduction To The Theory Of Switching Circuits. McGraw-Hill, Inc., Hightstown, NJ.
PIXLEY, C. 1992. Theory and implementation of sequential hardware equivalence. IEEE Trans. Comput.-Aided Des. 11, 12 (Dec.), 1469-1494.
Carl Pixley , Vigyan Singhal , Adnan Aziz , Robert K. Brayton, Multi-level synthesis for safe replaceability, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.442-449, November 06-10, 1994, San Jose, California, USA
Irith Pomeranz , Sudhakar M. Reddy, On Achieving Complete Testability of Synchronous Sequential Circuits with Synchronizing Sequences, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.1007-1016, October 02-06, 1994
SENTOVICH, E., SINGH, K., LAVAGNO, L., MOON, C., MURGAI, R., SALDANHA, A., SAVOJ, H., STEPHAN, P., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1992. SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41. UC Berkeley, Berkeley, CA.
Narendra Shenoy , Richard Rudell, Efficient implementation of retiming, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.226-233, November 06-10, 1994, San Jose, California, USA
Vigyan Singhal , Carl Pixley , Richard L. Rudell , Robert K. Brayton, The validity of retiming sequential circuits, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.316-321, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217548]
TOUATI,H.J.,SAVOJ, H., LIN, B., BRAYTON,R.K.,AND SANGIOVANNI-VINCENTELLI, A. 1990. Implicit state enumeration of finite state machines using BDDs. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'90, Nov.). IEEE Computer Society Press, Los Alamitos, CA, 130-133.
