[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratch defects on lot W2024-4521. Scratches 25-35mm long, oriented radially. Affected wafers: slots 3, 5, 7, 9, 11 in FOUP-2847. Wafers in FOUP-2848 processed with same robot show no scratches. 10% yield loss.\n\nProcess Context: Post-etch handling through HANDLER-BROOKS-03. Robot end effector replaced 1 week ago. Both FOUPs used same handling sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-2847 odd slot damage causing wafer scratches\n\n**Correlation Reasoning**:\n- Pattern: Only odd slots (3, 5, 7, 9, 11) affected\n- FOUP-2848 with same robot = no scratches\n- This RULES OUT robot end effector as cause\n- Odd slots in FOUP-2847 have common damage location\n\n**Root Cause Determination**: FOUP-2847 has burrs or damage on the odd-numbered slot rails. When wafers are inserted/removed, the damaged slots create radial scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-2847 - do not use\n2. **Inspection**: Examine slots 3, 5, 7, 9, 11 under magnification for burrs\n3. **FOUP disposition**: Scrap FOUP-2847 if damage confirmed\n4. **Wafer review**: Inspect affected wafers for severity assessment\n5. **Cross-lot check**: Review other lots that used FOUP-2847\n\n## Prevention Measures\n\n- Implement FOUP inspection every 100 uses\n- Add slot-specific defect tracking to enable pattern detection\n- Track FOUP drop/impact events\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 affecting wafers 1-25 (all wafers). All scratches same orientation - horizontal across wafer center, 20-30mm length. 15% yield loss. Pattern identical on all wafers.\n\nProcess Context: HANDLER-YASKAWA-02 robot. FOUP-3156 used. Same scratch orientation regardless of wafer slot. Robot at 52,000 wafer moves.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector damage causing uniform scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected (slots 1-25)\n- Scratch orientation IDENTICAL on all wafers\n- Same orientation regardless of slot = NOT FOUP issue\n- Robot at 52,000 moves exceeds 50,000 replacement threshold\n\n**Root Cause Determination**: Robot end effector P/N 412-1105 has wear damage creating consistent scratch pattern on every wafer handled.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-YASKAWA-02 from processing wafers\n2. **End effector inspection**: Check for wear, scoring, debris\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Teach point verification**: Verify all robot positions after replacement\n5. **Validation**: Process test wafers through handler\n\n## Prevention Measures\n\n- Replace end effector at 45,000 moves (proactive vs 50,000 limit)\n- Weekly end effector visual inspection\n- Track scratch correlation by handler\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Concentric arc scratches on lot W2024-6743. Affected wafers: 2, 4, 6, 8, 10, 12 (even slots only). Scratches located at wafer edge, arc-shaped. FOUP-4521 used. Odd slots (1, 3, 5, etc.) have no scratches.\n\nProcess Context: Post-CMP clean handling. HANDLER-BROOKS-05 used for all wafers. Different robot used for loading vs unloading.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-4521 even slot rail damage\n\n**Correlation Reasoning**:\n- Pattern: ONLY even slots (2, 4, 6, 8, 10, 12) affected\n- Odd slots completely clean\n- Same robot handled both even and odd slots\n- Even vs odd pattern = FOUP-specific damage on one side\n\n**Root Cause Determination**: FOUP-4521 has damage on the even-slot side rail. Arc scratches at edge indicate contact during slot insertion.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-4521\n2. **Slot inspection**: Examine even slot rails (2, 4, 6, 8, 10, 12) for damage\n3. **FOUP disposition**: Scrap or repair FOUP-4521\n4. **Affected wafers**: Assess for rework eligibility\n5. **FOUP history**: Check for drop or impact events on FOUP-4521\n\n## Prevention Measures\n\n- Implement even/odd slot pattern detection in defect system\n- FOUP impact tracking with immediate inspection trigger\n- Slot-level defect correlation reporting\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Wafers 1, 2, 3 affected. Wafers 4-25 clean. Scratches are curved, 15mm length, at different locations on each wafer. 6% yield loss.\n\nProcess Context: CMP-AMAT-04 polishing. Wafers 1-3 were first wafers after pad conditioning. Conditioner diamond disk replaced yesterday. Same slurry batch for all wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New conditioner disk releasing particles on first wafers\n\n**Correlation Reasoning**:\n- Pattern: ONLY first 3 wafers after conditioning affected\n- Wafers 4-25 clean = pad stabilized after initial wafers\n- Different scratch locations = random particle scratching\n- Timing after conditioner replacement = conditioner break-in issue\n\n**Root Cause Determination**: New conditioner disk released diamond particles during initial conditioning cycles, embedding in pad and scratching first wafers.\n\n## Corrective Actions\n\n1. **Pad inspection**: Check pad for embedded particles\n2. **Pad conditioning**: Run extended conditioning with dummy wafers\n3. **Conditioner break-in**: Establish break-in protocol for new disks\n4. **Particle flush**: High-pressure rinse of pad surface\n5. **Validation**: Run test wafers to confirm no scratches\n\n## Prevention Measures\n\n- Require 10 dummy wafers after any conditioner disk change\n- Add conditioner break-in to PM procedure\n- Track scratch correlation to conditioner changes\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8965 and W2024-8966. Both lots processed through FOUP-5632. Scratches on slots 7, 8, 9 in both lots. Other FOUPs processed same day show no scratches.\n\nProcess Context: Multiple handlers used: BROOKS-03, BROOKS-05, YASKAWA-02. All three handlers touched both lots. Only FOUP-5632 wafers affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-5632 slots 7, 8, 9 damaged\n\n**Correlation Reasoning**:\n- Pattern: Same slots (7, 8, 9) affected in BOTH lots\n- Same FOUP = FOUP-5632 common factor\n- Multiple handlers used but only FOUP-5632 affected\n- Other FOUPs same day = clean\n- This RULES OUT all handlers as cause\n\n**Root Cause Determination**: FOUP-5632 has localized damage in center slots 7, 8, 9. Damage location suggests possible FOUP door impact or center crush.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-5632\n2. **Slot inspection**: Detailed inspection of slots 7, 8, 9\n3. **Damage analysis**: Determine damage type (crush, burr, contamination)\n4. **FOUP scrap**: Most likely scrap required\n5. **Cross-reference**: Check all recent lots using FOUP-5632\n\n## Prevention Measures\n\n- Implement cross-lot FOUP correlation analysis\n- FOUP center slot inspection added to routine checks\n- Damage event tracking for FOUP fleet\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer edge chips and scratches on lot W2024-9076. Pattern: slots 21-25 (bottom of FOUP) affected. Slots 1-20 clean. Damage at wafer edge only, 5-10mm from periphery. FOUP-6789 used.\n\nProcess Context: FOUP-6789 dropped during transport yesterday (incident logged). Slots 21-25 are lowest positions in FOUP. Impact was on FOUP bottom.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-6789 bottom damage from drop incident\n\n**Correlation Reasoning**:\n- Pattern: Only bottom slots 21-25 affected\n- FOUP drop incident logged yesterday - bottom impact\n- Edge damage location matches slot rail contact zone\n- Upper slots 1-20 unaffected = damage localized to bottom\n\n**Root Cause Determination**: FOUP drop caused bottom structure deformation, bending slot rails in positions 21-25 and creating edge contact points.\n\n## Corrective Actions\n\n1. **Immediate**: Scrap FOUP-6789 - drop-damaged FOUP not repairable\n2. **Wafer disposition**: Assess wafers 21-25 for edge exclusion zone impact\n3. **Incident review**: Review drop incident for process improvement\n4. **Transport audit**: Check FOUP handling procedures\n5. **Documentation**: Link defect to incident for quality records\n\n## Prevention Measures\n\n- Immediate FOUP quarantine after ANY drop incident\n- Drop detection sensors on FOUP transport systems\n- Zero tolerance for drop-damaged FOUPs\n\n**Severity**: Critical\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187 appearing mid-lot. Wafers 1-12 clean. Wafers 13-25 have scratches. All scratches same pattern, diagonal orientation. FOUP-7234 used throughout lot.\n\nProcess Context: HANDLER-BROOKS-06. Wafer 13 was first wafer after handler brief pause for alarm clear. Handler alarm was 'vacuum loss' at wafer 12.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler vacuum loss event damaging end effector\n\n**Correlation Reasoning**:\n- Pattern: Clean wafers 1-12, scratched wafers 13-25\n- Transition point = wafer 13 = first after alarm\n- Vacuum loss alarm at wafer 12 = incident point\n- Same scratch pattern 13-25 = systematic new damage\n- Same FOUP throughout = NOT FOUP issue\n\n**Root Cause Determination**: Vacuum loss caused wafer 12 to slip on end effector, damaging end effector surface. All subsequent wafers scratched by damaged end effector.\n\n## Corrective Actions\n\n1. **Immediate**: Stop handler, inspect end effector for damage\n2. **End effector replacement**: Replace P/N 412-1105 if damaged\n3. **Wafer 12 check**: Special inspection of wafer 12 for slip damage\n4. **Alarm review**: Why was handler allowed to continue after vacuum alarm?\n5. **Validation**: Test wafers through handler after repair\n\n## Prevention Measures\n\n- Implement mandatory end effector inspection after vacuum alarms\n- Consider auto-disable after vacuum loss events\n- Track alarm-to-defect correlation\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-scratches on lot W2024-1298. All 25 wafers affected but with varying severity. Scratches random orientation, 5-15mm length. Worst at wafer center. Pattern not slot-dependent.\n\nProcess Context: CMP-AMAT-06 copper CMP. Pad at 800 wafers (spec: 1000 max). Slurry particle count elevated: 150/ml >0.5um (spec: <100/ml). New slurry batch started 2 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated slurry batch causing CMP scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected = systematic issue\n- Random orientation = particle-induced, not mechanical\n- Severity varies = particle distribution during polish\n- Slot-independent = NOT FOUP/handler issue\n- Elevated particle count 150 vs <100 spec = slurry contamination\n- New slurry batch 2 days ago = timing correlation\n\n**Root Cause Determination**: New slurry batch has elevated large particle count causing random micro-scratches across all wafers.\n\n## Corrective Actions\n\n1. **Immediate**: Stop using current slurry batch\n2. **Slurry analysis**: Send sample for full particle analysis\n3. **Slurry replacement**: Switch to verified clean slurry batch\n4. **Supply chain**: Quarantine remaining slurry from affected batch\n5. **Pad check**: Verify pad not contaminated by slurry particles\n\n## Prevention Measures\n\n- Implement incoming slurry particle verification\n- Real-time slurry particle monitoring during CMP\n- Batch traceability for all CMP consumables\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309. FOUP-8156 slots 1-12 affected. FOUP-8156 slots 13-25 clean. Scratches at consistent edge location. Same lot, same FOUP, same processing sequence.\n\nProcess Context: FOUP was reoriented mid-lot for stocker access. Slots 1-12 processed before reorientation. Slots 13-25 processed after reorientation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP reorientation exposed damage on one side\n\n**Correlation Reasoning**:\n- Pattern: Slots 1-12 affected, 13-25 clean\n- Mid-lot FOUP reorientation = key event\n- Slots 1-12 = before reorientation\n- Slots 13-25 = after reorientation\n- Same FOUP, different orientation = directional damage\n\n**Root Cause Determination**: FOUP-8156 has damage on one side that contacts wafers during insertion/removal. Reorientation changed which wafers contacted damaged side.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-8156\n2. **Directional inspection**: Inspect both FOUP sides for asymmetric damage\n3. **FOUP disposition**: Scrap if damage confirmed\n4. **Handling review**: Why was FOUP reoriented mid-lot?\n5. **Cross-reference**: Check other lots with FOUP reorientations\n\n## Prevention Measures\n\n- Prohibit FOUP reorientation during lot processing\n- FOUP orientation tracking in MES\n- Bilateral FOUP inspection protocol\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3410 from night shift only. Day shift lots W2024-3408, W2024-3409 clean. Same tool, same FOUP fleet, same recipes. Night shift lot has scratches on slots 5, 10, 15, 20, 25 (every 5th slot).\n\nProcess Context: HANDLER-BROOKS-07 used for all lots. Night shift operator different from day shift. Robot teach points verified same.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Night shift FOUP loading procedure error\n\n**Correlation Reasoning**:\n- Pattern: Only night shift lot affected\n- Every 5th slot (5, 10, 15, 20, 25) = systematic pattern\n- Same tool and FOUP fleet as day shift = NOT equipment\n- Different operator = procedural difference\n- Every 5th slot = potential loading sequence issue\n\n**Root Cause Determination**: Night shift operator used incorrect FOUP loading technique, causing contact damage every 5th wafer (possibly related to loading batch size or technique).\n\n## Corrective Actions\n\n1. **Operator interview**: Review night shift loading procedure\n2. **Procedure verification**: Compare day vs night shift technique\n3. **Retraining**: Retrain night shift on proper FOUP handling\n4. **FOUP check**: Inspect FOUPs used by night shift\n5. **Supervision**: Increased oversight of night shift handling\n\n## Prevention Measures\n\n- Standardize loading procedures across all shifts\n- Video monitoring of FOUP loading operations\n- Shift-based defect trending and alerts\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Curved scratches on lot W2024-4521. 8 wafers affected: 4, 8, 12, 16, 20, 24 and 3, 7. Pattern appears related to specific cassette positions. Scratches arc-shaped, 20mm radius of curvature.\n\nProcess Context: Wet clean tool SCRUBBER-DNS-02 uses 25-wafer cassette. Megasonic cleaning with brush. Scratches appeared after wet clean step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean cassette specific slot damage\n\n**Correlation Reasoning**:\n- Pattern: Specific slots 3, 4, 7, 8, 12, 16, 20, 24 affected\n- Arc-shaped scratches = curved mechanical contact\n- Post wet clean = wet cassette involvement\n- 20mm radius = matches cassette guide rail curvature\n- Mix of positions suggests cassette has multiple damaged guides\n\n**Root Cause Determination**: Wet clean cassette has damaged guide rails at multiple positions causing arc scratches during wafer insertion/removal.\n\n## Corrective Actions\n\n1. **Cassette inspection**: Examine all guide rails in wet clean cassette\n2. **Cassette replacement**: Replace damaged cassette\n3. **Brush check**: Verify megasonic brush not contributing\n4. **Cassette fleet audit**: Check all wet clean cassettes for similar damage\n5. **Validation**: Run test lot through new cassette\n\n## Prevention Measures\n\n- Wet cassette inspection schedule (weekly)\n- Cassette cycle count tracking for replacement\n- Slot-level scratch tracking for wet clean\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on alternating lots. W2024-5630 (scratched), W2024-5631 (clean), W2024-5632 (scratched), W2024-5633 (clean). Pattern: scratched lots used FOUP-A, clean lots used FOUP-B. Same handler for all.\n\nProcess Context: Two FOUPs alternating in process flow: FOUP-9123 and FOUP-9124. All scratches on wafers from FOUP-9123 only.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-9123 damage causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Alternating lot scratches correlate perfectly with FOUP\n- FOUP-9123 = scratched lots\n- FOUP-9124 = clean lots\n- Same handler for all = RULES OUT handler\n- 100% correlation with specific FOUP\n\n**Root Cause Determination**: FOUP-9123 has internal damage causing scratches on all wafers it carries. FOUP-9124 is clean, confirming FOUP-specific issue.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-9123\n2. **FOUP inspection**: Full internal inspection of FOUP-9123\n3. **Damage identification**: Locate and document damage source\n4. **FOUP scrap**: Most likely disposal required\n5. **Lot review**: Review all lots that used FOUP-9123 in past week\n\n## Prevention Measures\n\n- FOUP-level defect correlation in MES\n- Automated FOUP performance tracking\n- FOUP quality scoring system\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Parallel scratches on lot W2024-6743. All wafers affected. Scratches perfectly parallel, 3mm spacing, running full wafer diameter. Consistent on all 25 wafers. 20% yield loss.\n\nProcess Context: Post backgrind handling. Wafers ground to 100um thickness. Backgrind tape removed before scratches. HANDLER-GENMARK-01 used.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backgrind end effector grooves scratching thin wafers\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Perfectly parallel scratches = mechanical pattern\n- 3mm spacing = matches end effector vacuum groove pattern\n- 100um thin wafers = highly sensitive to contact damage\n- Post backgrind = thin wafer handling issue\n\n**Root Cause Determination**: End effector vacuum grooves imprinting on ultra-thin 100um wafers during handling, creating parallel scratch pattern.\n\n## Corrective Actions\n\n1. **End effector inspection**: Check vacuum groove condition\n2. **End effector change**: Switch to smooth-surface thin wafer end effector P/N 412-2205\n3. **Vacuum optimization**: Reduce vacuum force for thin wafers\n4. **Handling verification**: Gentle handling protocol for <150um wafers\n5. **Validation**: Test thin wafers with new end effector\n\n## Prevention Measures\n\n- Dedicated thin wafer end effectors (<150um)\n- Reduced vacuum force for thin wafer recipes\n- Thin wafer handling training for operators\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Pattern: all wafers in FOUP-A side (slots 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25) affected. FOUP-B side (even slots) clean. Two FOUPs used in this lot.\n\nProcess Context: Lot split between two FOUPs. FOUP-1156 (odd wafers) and FOUP-1157 (even wafers). Same handler BROOKS-04 for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-1156 internal damage\n\n**Correlation Reasoning**:\n- Pattern: All odd slots (FOUP-1156) scratched\n- All even slots (FOUP-1157) clean\n- Same handler for both FOUPs = NOT handler issue\n- Split lot design provides clear FOUP comparison\n- 100% correlation to FOUP-1156\n\n**Root Cause Determination**: FOUP-1156 has internal rail damage affecting all slots, while FOUP-1157 is functioning properly.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-1156\n2. **Comparison inspection**: Side-by-side inspection of FOUP-1156 vs FOUP-1157\n3. **Damage documentation**: Record specific damage type and location\n4. **FOUP disposal**: Scrap FOUP-1156\n5. **Wafer assessment**: Review all wafers from FOUP-1156\n\n## Prevention Measures\n\n- FOUP comparison analysis for defect correlation\n- Regular FOUP fleet health assessment\n- Statistical FOUP performance monitoring\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge scratches on lot W2024-8965. Only wafers 1-5 affected. Wafers 6-25 clean. All scratches at exact same edge location (3 o'clock position). Scratch length: 8mm.\n\nProcess Context: LITH-TEL-10 coat track. Notch alignment performed before coating. Wafers 1-5 were first wafers of day (tool startup). Pre-alignment sensor cleaned during startup.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner contact damage during startup\n\n**Correlation Reasoning**:\n- Pattern: Only first 5 wafers affected\n- Same 3 o'clock position = fixed mechanical contact\n- Wafers 6-25 clean = issue resolved after 5 wafers\n- Tool startup + sensor cleaning = startup related\n- First wafers of day = startup sequence issue\n\n**Root Cause Determination**: Pre-alignment sensor cleaning left residue or mispositioned sensor causing edge contact on first 5 wafers until stabilized.\n\n## Corrective Actions\n\n1. **Sensor inspection**: Check pre-aligner sensor position and cleanliness\n2. **Sensor adjustment**: Verify proper sensor-to-wafer clearance\n3. **Startup procedure**: Run dummy wafers after sensor cleaning\n4. **Contact verification**: Ensure no edge contact during alignment\n5. **Validation**: Startup with test wafers to confirm fix\n\n## Prevention Measures\n\n- Require 3 dummy wafers after any sensor maintenance\n- Pre-aligner contact detection implementation\n- First-wafer-of-day inspection protocol\n\n**Severity**: Minor\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 and W2024-9077. Both lots used HANDLER-BROOKS-08. W2024-9076 FOUP-2341 (scratched). W2024-9077 FOUP-2342 (scratched). Different FOUPs, same scratches. Other handlers same day = no scratches.\n\nProcess Context: BROOKS-08 serves multiple tools in bay. Both lots processed on different tools but same handler.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HANDLER-BROOKS-08 end effector causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Two different lots, two different FOUPs - both scratched\n- Common factor = HANDLER-BROOKS-08\n- Different tools but same handler\n- Other handlers same day = clean wafers\n- Multiple FOUP correlation RULES OUT FOUP issue\n\n**Root Cause Determination**: HANDLER-BROOKS-08 end effector is damaged, scratching wafers regardless of which FOUP or tool is used.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-BROOKS-08\n2. **End effector inspection**: Check for damage, debris, wear\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Multi-lot review**: Check all lots handled by BROOKS-08 this week\n5. **Validation**: Test wafers through repaired handler\n\n## Prevention Measures\n\n- Multi-lot handler correlation analysis\n- Handler-level defect trending\n- Automated handler performance alerts\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187 in specific pattern: wafers 1, 6, 11, 16, 21 (every 5th starting from 1). Wafers 2-5, 7-10, 12-15, 17-20, 22-25 clean. FOUP-3456 used.\n\nProcess Context: FOUP-3456 was serviced last week - new kinematic pins installed. FOUP uses 5-pin kinematic mounting system.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Kinematic pin misalignment affecting every 5th slot\n\n**Correlation Reasoning**:\n- Pattern: Every 5th slot (1, 6, 11, 16, 21)\n- 5-slot repeat pattern matches 5-pin kinematic system\n- FOUP serviced last week with new pins\n- Pin installation may have created position error\n- 5-slot periodicity = structural/alignment issue\n\n**Root Cause Determination**: One of the 5 kinematic pins was installed incorrectly or is defective, causing FOUP to tilt slightly when on that pin position, creating wafer contact every 5 slots.\n\n## Corrective Actions\n\n1. **FOUP inspection**: Check all 5 kinematic pins\n2. **Pin measurement**: Verify pin heights and positions\n3. **Pin correction**: Replace or adjust misaligned pin\n4. **FOUP re-qualification**: Test FOUP after pin fix\n5. **Service review**: Review FOUP service procedure\n\n## Prevention Measures\n\n- Post-service FOUP qualification with test wafers\n- Kinematic pin measurement specification\n- Service quality verification checklist\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Radial scratches on lot W2024-1298, all from center outward. Wafers 1-25 all affected. Scratches originate from wafer center, 30-50mm long. Pattern consistent across all wafers. 25% yield loss.\n\nProcess Context: CMP-AMAT-07 post-CMP brush clean. Brush rotation: 500rpm. Wafer rotation: 50rpm. PVA brush at 2,000 wafers (spec: 3,000 max).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP cleaning brush contamination creating radial scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Radial from center = rotation-based contact\n- Center-outward orientation = matches brush contact geometry\n- PVA brush at 2,000 wafers = may have embedded particles\n- Consistent all wafers = brush contamination, not random particle\n\n**Root Cause Determination**: PVA cleaning brush has embedded hard particle(s) creating consistent radial scratches on every wafer during brush clean.\n\n## Corrective Actions\n\n1. **Immediate**: Stop brush clean process\n2. **Brush replacement**: Install new PVA brush\n3. **Brush inspection**: Examine old brush for embedded particles\n4. **Contamination source**: Identify source of contaminating particles\n5. **Validation**: Run test wafers with new brush\n\n## Prevention Measures\n\n- Reduce brush replacement interval to 1,500 wafers\n- Post-CMP particle monitoring\n- Brush condition inspection during PM\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309 appearing on specific tool. ETCH-LAM-05 wafers scratched. ETCH-LAM-06 wafers (same recipe) clean. Same FOUP used for both tools. Same handler.\n\nProcess Context: ETCH-LAM-05 and LAM-06 are identical twin tools. Both use same loadlock design. LAM-05 loadlock pins replaced last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ETCH-LAM-05 loadlock pin causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Only LAM-05 wafers scratched\n- LAM-06 same recipe = clean wafers\n- Same FOUP for both = NOT FOUP issue\n- Same handler = NOT handler issue\n- LAM-05 loadlock pins replaced = recent change correlation\n\n**Root Cause Determination**: New loadlock lift pins on ETCH-LAM-05 are misaligned or have burrs, scratching wafers during loadlock transfer.\n\n## Corrective Actions\n\n1. **Immediate**: Stop ETCH-LAM-05 wafer loading\n2. **Pin inspection**: Examine new loadlock lift pins for burrs\n3. **Pin adjustment**: Correct pin height and alignment\n4. **Comparison**: Compare pin positions to LAM-06\n5. **Validation**: Test wafers through corrected loadlock\n\n## Prevention Measures\n\n- Post-PM loadlock verification with test wafers\n- Pin installation quality checklist\n- Twin tool comparison for defect isolation\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-scratches on lot W2024-3410 with severity gradient. Wafer 1 worst (50+ scratches), decreasing to wafer 25 (5 scratches). Progressive improvement through lot.\n\nProcess Context: CMP-AMAT-08 first lot after pad break-in. New pad installed yesterday. Break-in: 5 dummy wafers run before production lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient new pad break-in\n\n**Correlation Reasoning**:\n- Pattern: Severity decreasing wafer 1 to 25\n- First lot after pad change\n- 5 dummy wafer break-in = insufficient\n- Progressive improvement = pad stabilizing during lot\n- Wafer 25 nearly clean = pad conditioned by lot end\n\n**Root Cause Determination**: New CMP pad required more break-in than 5 dummy wafers provided. Production lot itself completed the conditioning process.\n\n## Corrective Actions\n\n1. **Pad verification**: Confirm pad now stable\n2. **Break-in protocol update**: Increase to 15 dummy wafers\n3. **Wafer assessment**: Grade affected wafers by severity\n4. **Process adjustment**: Consider extended break-in for this pad type\n5. **Validation**: Verify next lot is scratch-free throughout\n\n## Prevention Measures\n\n- Extend pad break-in to 15 wafers minimum\n- Post-break-in scratch test wafer requirement\n- Pad type specific break-in protocols\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521 at wafer backside only. Frontside clean on all wafers. Backside scratches on wafers 8, 9, 10, 11, 12 (consecutive slots). Other slots clean backside.\n\nProcess Context: FLIP-HANDLER-01 used for wafer flip operation. Flip chuck serves slots in groups. Slots 8-12 processed in same flip sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flip handler chuck damage for slots 8-12 sequence\n\n**Correlation Reasoning**:\n- Pattern: Consecutive slots 8-12 affected on backside\n- Frontside clean = backside-specific contact\n- Flip handler involvement = wafer flip operation\n- Slots 8-12 same sequence = chuck position correlation\n- Other slots clean = specific chuck position damage\n\n**Root Cause Determination**: Flip handler chuck position used for slots 8-12 has surface damage causing backside scratches during flip operation.\n\n## Corrective Actions\n\n1. **Chuck inspection**: Examine flip chuck surface for damage\n2. **Chuck reconditioning**: Polish or replace chuck surface\n3. **Position verification**: Identify which chuck position serves 8-12\n4. **Full chuck audit**: Check all chuck positions\n5. **Validation**: Test flip operation for all slot ranges\n\n## Prevention Measures\n\n- Periodic flip chuck surface inspection\n- Backside scratch monitoring by slot group\n- Flip chuck reconditioning schedule\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 present in specific region only - all scratches within 30mm radius of center. Edge region clean. All 25 wafers affected. Pattern slot-independent.\n\nProcess Context: SPIN-COATER-03 resist coating. Chuck vacuum: 600 Torr. Spin speed: 4000rpm. Recent chuck resurfacing performed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin chuck center region surface defect\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Center 30mm only = chuck center contact zone\n- Edge clean = chuck center specific\n- Slot-independent = NOT FOUP/handler\n- Recent chuck resurfacing = change correlation\n\n**Root Cause Determination**: Chuck resurfacing left scratch-causing defect or debris in center 30mm region where wafer contacts during high-speed spin.\n\n## Corrective Actions\n\n1. **Chuck inspection**: Examine center 30mm region closely\n2. **Chuck re-polish**: Re-polish center region if defect found\n3. **Debris removal**: Clean any residual polishing debris\n4. **Surface verification**: Confirm smooth surface before restart\n5. **Validation**: Test wafers at full spin speed\n\n## Prevention Measures\n\n- Post-resurfacing quality verification\n- Chuck surface inspection checklist\n- Test wafer after any chuck maintenance\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Two FOUPs used: FOUP-A (slots 1-13) and FOUP-B (slots 14-25). FOUP-A wafers scratched at notch area. FOUP-B wafers clean. Same handler, same processing.\n\nProcess Context: FOUP-A is older model (3 years). FOUP-B is newer model (6 months). Both FOUPs passed recent inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A (older model) notch support wear\n\n**Correlation Reasoning**:\n- Pattern: FOUP-A wafers = notch scratches\n- FOUP-B wafers = clean\n- Same handler = NOT handler issue\n- FOUP-A older (3 years) = age-related wear\n- Notch area specific = notch support feature\n\n**Root Cause Determination**: FOUP-A's older notch support features have worn over 3 years, creating contact damage at wafer notch during insertion/removal.\n\n## Corrective Actions\n\n1. **FOUP-A inspection**: Detailed notch support examination\n2. **Wear measurement**: Compare FOUP-A vs FOUP-B notch supports\n3. **FOUP retirement**: Consider retiring 3-year old FOUPs\n4. **Fleet assessment**: Age-based inspection of older FOUPs\n5. **Notch area verification**: Post-FOUP handling notch inspection\n\n## Prevention Measures\n\n- FOUP age tracking and retirement policy\n- Enhanced inspection for FOUPs >2 years old\n- Notch support wear as FOUP retirement criterion\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854 only during specific time window. 8:00-10:00 AM wafers clean. 10:00 AM-12:00 PM wafers scratched. 12:00 PM-2:00 PM wafers clean again. Same tool, same FOUP.\n\nProcess Context: Factory construction nearby. Vibration levels elevated 10:00 AM-12:00 PM (concrete pouring schedule). HANDLER-BROOKS-09 in affected area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: External vibration during construction activity\n\n**Correlation Reasoning**:\n- Pattern: Time-window specific (10AM-12PM only)\n- Before and after = clean wafers\n- Same tool, same FOUP = NOT equipment change\n- Construction vibration 10AM-12PM = perfect correlation\n- Handler in affected area = vibration transmission\n\n**Root Cause Determination**: Concrete pouring vibration transmitted through floor to handler, causing wafer handling instability and scratches during 10AM-12PM window.\n\n## Corrective Actions\n\n1. **Immediate**: Coordinate with construction for schedule\n2. **Vibration monitoring**: Install vibration sensors at handler\n3. **Process hold**: Suspend handler operation during concrete pours\n4. **Isolation**: Consider vibration isolation for handler\n5. **Schedule coordination**: Move sensitive operations away from construction times\n\n## Prevention Measures\n\n- Vibration monitoring system for fab floor\n- Construction activity coordination protocol\n- Vibration threshold alarms for handlers\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8965. FOUP-5678 used. Scratches ONLY on wafers loaded in lab environment (wafers 5, 10, 15 - manually loaded for sampling). Auto-loaded wafers 1-4, 6-9, etc. clean.\n\nProcess Context: Wafers 5, 10, 15 removed for inline measurement, then manually returned to FOUP. Lab technician performed manual handling.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual handling damage during lab sampling\n\n**Correlation Reasoning**:\n- Pattern: Only manually handled wafers (5, 10, 15) scratched\n- Auto-loaded wafers all clean\n- Same FOUP = NOT FOUP issue\n- Manual handling = only difference\n- Lab sampling = manual removal and return\n\n**Root Cause Determination**: Lab technician's manual handling technique or contaminated gloves/tweezers caused scratches when returning sampled wafers to FOUP.\n\n## Corrective Actions\n\n1. **Technique review**: Observe technician handling procedure\n2. **Tool inspection**: Check tweezers/handling tools for damage\n3. **Retraining**: Manual handling technique training\n4. **Glove verification**: Confirm clean, proper gloves used\n5. **Process update**: Consider automation for sampling if possible\n\n## Prevention Measures\n\n- Manual handling certification program\n- Dedicated clean handling tools for sampling\n- Automation of sampling where possible\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 in arc pattern at specific radius (35mm from center). All 25 wafers affected. Arc scratches all same radius, different angular positions. Pattern suggests rotation-based contact.\n\nProcess Context: CVD-AMAT-09 pedestal. Wafer lift pins at 35mm radius. 3-pin lift design. Pin height verified in spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CVD lift pin edge causing arc scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected at 35mm radius\n- Arc shape at consistent radius = circular motion\n- 35mm matches lift pin radius\n- Different angular positions = pin contact during rotation\n- 3-pin system = limited contact points\n\n**Root Cause Determination**: One or more lift pins have edge damage or contamination, creating arc scratches as wafer rotates during lift/lower cycles.\n\n## Corrective Actions\n\n1. **Pin inspection**: Examine all 3 lift pins for edge condition\n2. **Pin replacement**: Replace pins with edge damage P/N 823-2156\n3. **Pin cleaning**: Remove any contamination\n4. **Height verification**: Confirm pins lift wafer cleanly\n5. **Validation**: Test wafer lift/lower cycle\n\n## Prevention Measures\n\n- Lift pin inspection during PM\n- Pin edge condition as replacement criterion\n- Arc scratch correlation to lift pin radius\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Heavy scratches on lot W2024-0187 wafer 13 ONLY. Wafers 1-12 and 14-25 clean. Wafer 13 has multiple deep scratches. Single wafer severe damage.\n\nProcess Context: HANDLER-YASKAWA-03. Wafer 13 triggered robot fault during handling - 'wafer slip detected'. Handler auto-recovered and continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer slip event on wafer 13 caused scratch damage\n\n**Correlation Reasoning**:\n- Pattern: Single wafer (13) severely damaged\n- Robot fault logged for wafer 13 = documented incident\n- Wafer slip = loss of vacuum control\n- Auto-recovery continued = damage already done\n- Other wafers clean = isolated event\n\n**Root Cause Determination**: Vacuum loss caused wafer 13 to slip on end effector, creating severe scratches during the slip and recovery attempt.\n\n## Corrective Actions\n\n1. **Wafer 13 disposition**: Scrap wafer 13 (severe damage)\n2. **End effector inspection**: Check for damage from slip event\n3. **Vacuum system check**: Identify cause of vacuum loss\n4. **Recovery protocol review**: Should handler have stopped vs auto-recovered?\n5. **Alarm investigation**: Why did slip occur?\n\n## Prevention Measures\n\n- Auto-stop on wafer slip (not auto-recover)\n- Vacuum system preventive maintenance\n- Single-wafer defect correlation to handling faults\n\n**Severity**: Critical (for wafer 13)\n**Yield Impact**: 4% (1 wafer of 25)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches appearing on every lot processed through BAY-3 stocker. BAY-1, BAY-2 stockers same tool types = no scratches. Multiple FOUPs, multiple handlers in BAY-3 - all have scratch issues.\n\nProcess Context: BAY-3 stocker shelf unit replaced 2 weeks ago. New shelf design from different vendor. BAY-1 and BAY-2 have original shelves.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New BAY-3 stocker shelf causing FOUP damage\n\n**Correlation Reasoning**:\n- Pattern: ALL BAY-3 lots scratched\n- BAY-1, BAY-2 clean = NOT tool or handler specific\n- Multiple FOUPs affected = NOT specific FOUP\n- Common factor = BAY-3 stocker\n- Shelf replaced 2 weeks ago = timing correlation\n\n**Root Cause Determination**: New stocker shelf design from different vendor has dimensional differences causing FOUP seating issues, leading to FOUP internal damage and wafer scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Divert lots away from BAY-3 stocker\n2. **Shelf inspection**: Compare new shelf to original design\n3. **FOUP interface check**: Verify FOUP seating on new shelves\n4. **Shelf replacement**: Replace with original vendor shelves\n5. **FOUPs audit**: Inspect all FOUPs that used BAY-3\n\n## Prevention Measures\n\n- Vendor qualification for stocker components\n- Form-fit-function verification for replacements\n- Bay-level defect correlation monitoring\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge scratches on lot W2024-2309 at notch location only. All 25 wafers affected. Scratches radiate from notch, 10-15mm length. Pattern consistent with notch alignment operation.\n\nProcess Context: ALIGNER-BROOKS-01 pre-alignment station. Notch finder mechanism uses mechanical edge contact. Aligner at 85,000 wafer cycles (spec: 100,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner notch finder mechanism wear\n\n**Correlation Reasoning**:\n- Pattern: All wafers scratched at notch\n- Notch-radiating scratches = notch contact damage\n- Consistent pattern = mechanical alignment issue\n- Aligner at 85,000 cycles = approaching wear limit\n- All wafers = systematic notch finder issue\n\n**Root Cause Determination**: Notch finder mechanism worn at 85,000 cycles, creating scratches during notch detection/alignment sequence.\n\n## Corrective Actions\n\n1. **Aligner inspection**: Examine notch finder mechanism wear\n2. **Mechanism replacement**: Replace notch finder P/N 412-3891\n3. **Calibration**: Recalibrate notch alignment after replacement\n4. **Cycle reset**: Reset cycle counter after repair\n5. **Validation**: Test alignment on multiple wafers\n\n## Prevention Measures\n\n- Replace notch finder at 70,000 cycles (proactive)\n- Notch area defect monitoring\n- Aligner cycle-based maintenance schedule\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Intermittent scratches on lot W2024-3410. Wafers 2, 7, 14, 18, 23 scratched (seemingly random). No obvious slot pattern. Different scratch orientations on each affected wafer.\n\nProcess Context: CMP-AMAT-09 copper CMP. Slurry temperature fluctuation logged during lot. Temperature range: 18-26°C (spec: 22±2°C). Chiller cycling observed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry temperature excursion causing intermittent scratches\n\n**Correlation Reasoning**:\n- Pattern: Seemingly random wafers affected\n- Different scratch orientations = not mechanical pattern\n- Temperature fluctuation logged = process excursion\n- Chiller cycling = temperature instability\n- Timing correlation likely between cold excursions and scratches\n\n**Root Cause Determination**: Slurry temperature drops to 18°C (below spec) cause abrasive particle agglomeration, creating scratches on wafers processed during cold excursions.\n\n## Corrective Actions\n\n1. **Chiller repair**: Fix temperature cycling issue\n2. **Temperature verification**: Confirm stable 22±2°C operation\n3. **Correlation analysis**: Map affected wafers to temperature log timestamps\n4. **Slurry check**: Verify no permanent particle agglomeration\n5. **Validation**: Run lot with stable temperature\n\n## Prevention Measures\n\n- Real-time slurry temperature monitoring with alarms\n- Process interlock at ±3°C deviation\n- Chiller preventive maintenance\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521. Pattern: slots 1-8 scratched, 9-17 clean, 18-25 scratched. FOUP-6789 used. Two distinct groups of scratched wafers.\n\nProcess Context: FOUP-6789 has front door and rear access. Front door used for slots 1-8, 18-25. Internal transfer used for slots 9-17. Two different access mechanisms.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-6789 front door mechanism damage\n\n**Correlation Reasoning**:\n- Pattern: Slots 1-8 and 18-25 scratched = front door access slots\n- Slots 9-17 clean = internal transfer slots\n- Same FOUP, different access methods\n- Front door wafers damaged, internal transfer clean\n- Two distinct groups = two access pathways\n\n**Root Cause Determination**: FOUP-6789 front door mechanism or seal has damage causing scratches only to wafers accessed through front door.\n\n## Corrective Actions\n\n1. **Door inspection**: Examine FOUP front door mechanism\n2. **Seal check**: Verify door seal condition\n3. **FOUP repair/scrap**: Repair door or scrap FOUP\n4. **Access verification**: Test both access mechanisms\n5. **Design review**: Evaluate dual-access FOUP design\n\n## Prevention Measures\n\n- Door mechanism inspection during FOUP maintenance\n- Access-pathway defect correlation\n- Dual-access FOUP quality monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 wafers from TOOL-A (ETCH-LAM-10). Same lot wafers processed on TOOL-B (ETCH-LAM-11) clean. Split lot test - half on each tool. Same recipe, same FOUP.\n\nProcess Context: ETCH-LAM-10 slit valve replaced during recent PM. ETCH-LAM-11 has original slit valve. Both tools identical model.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ETCH-LAM-10 slit valve causing scratches\n\n**Correlation Reasoning**:\n- Pattern: LAM-10 wafers scratched, LAM-11 clean\n- Split lot same FOUP = NOT FOUP issue\n- Same recipe = NOT recipe issue\n- LAM-10 slit valve replaced = recent change\n- LAM-11 original slit valve = baseline comparison\n\n**Root Cause Determination**: Replacement slit valve on ETCH-LAM-10 is misaligned or has burr, contacting wafers during chamber transfer.\n\n## Corrective Actions\n\n1. **Slit valve inspection**: Check LAM-10 slit valve alignment and surface\n2. **Comparison**: Compare to LAM-11 slit valve position\n3. **Valve adjustment**: Realign or replace slit valve\n4. **Clearance verification**: Ensure adequate wafer clearance\n5. **Validation**: Test wafers through corrected slit valve\n\n## Prevention Measures\n\n- Post-PM slit valve clearance verification\n- Twin tool comparison for defect isolation\n- Slit valve installation checklist\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743 localized to die row 5 across all wafers (horizontal band across wafer). All 25 wafers have same die row affected. Other die rows clean.\n\nProcess Context: LITH-ASML-05 exposure tool. Die row 5 corresponds to specific scan field. Recent lens service performed. Exposure dose and focus verified normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lithography reticle or stage issue at specific scan field\n\n**Correlation Reasoning**:\n- Pattern: Die row 5 = specific scan field\n- All wafers same row = systematic scan-related\n- All wafers, same position = reticle or stage\n- Recent lens service = potential disturbance\n- Not dose/focus = mechanical contact issue\n\n**Root Cause Determination**: Reticle has particle or defect at scan field 5 position, OR wafer stage has contact point at row 5 Y-position. Likely reticle particle based on row-specific pattern.\n\n## Corrective Actions\n\n1. **Reticle inspection**: High-resolution inspection of reticle\n2. **Stage check**: Verify wafer stage at row 5 Y-position\n3. **Reticle clean**: Clean reticle if particle found\n4. **Stage service**: Adjust stage if contact found\n5. **Validation**: Re-expose test wafer, verify row 5 clean\n\n## Prevention Measures\n\n- Reticle inspection after lens service\n- Row/column specific defect tracking\n- Scan field correlation analysis\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Only prime wafers scratched. Monitor wafers in same lot clean. 20 prime wafers affected, 5 monitor wafers clean.\n\nProcess Context: Prime wafers 200mm standard. Monitor wafers 200mm but from different vendor with slightly different edge profile. Same FOUP, same processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge profile sensitivity in handling\n\n**Correlation Reasoning**:\n- Pattern: Prime wafers scratched, monitors clean\n- Same lot processing = same handling\n- Same FOUP = NOT FOUP specific to wafer type\n- Different vendor monitors = edge profile difference\n- Edge profile affects handling contact\n\n**Root Cause Determination**: Prime wafer edge profile creates contact point that monitor wafers (different vendor, slightly different edge) do not have, revealing a marginal handling issue.\n\n## Corrective Actions\n\n1. **Edge profile comparison**: Measure prime vs monitor edge profiles\n2. **Handler adjustment**: Optimize handling for prime wafer edge\n3. **End effector verification**: Ensure proper clearance for both\n4. **Vendor communication**: Discuss prime wafer edge specification\n5. **Validation**: Test prime wafers after handler adjustment\n\n## Prevention Measures\n\n- Edge profile specification for wafer vendors\n- Handler qualification with actual production wafers\n- Wafer-type specific defect tracking\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Parallel micro-scratches on lot W2024-8965. Pattern: 0.5mm spacing, perpendicular to wafer flat. All 25 wafers affected. Scratches visible under high magnification only.\n\nProcess Context: CMP-AMAT-10 final polish. Conditioner sweep pattern: back-and-forth. Sweep rate: 0.5mm per oscillation. Conditioner contact with wafer edge suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP conditioner edge contact creating micro-scratches\n\n**Correlation Reasoning**:\n- Pattern: 0.5mm spacing matches conditioner sweep rate\n- Perpendicular to flat = conditioner sweep direction\n- All wafers = systematic conditioner contact\n- Micro-scale visibility = fine diamond contact\n- Conditioner edge contact with wafer = marginal clearance\n\n**Root Cause Determination**: Conditioner arm position allows edge contact with wafer during sweep, transferring diamond pattern at 0.5mm intervals.\n\n## Corrective Actions\n\n1. **Conditioner position**: Adjust conditioner arm to prevent wafer contact\n2. **Clearance verification**: Ensure minimum 5mm clearance from wafer\n3. **Sweep path**: Modify sweep to avoid wafer zone\n4. **Arm alignment**: Check and correct arm alignment\n5. **Validation**: Run test wafers, verify no micro-scratches\n\n## Prevention Measures\n\n- Conditioner position verification during PM\n- Sweep pattern optimization for wafer clearance\n- Micro-scratch monitoring at high magnification\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 at specific tool loadlock position. Wafers 1, 5, 9, 13, 17, 21, 25 scratched (every 4th plus first). Wafers 2-4, 6-8, etc. clean.\n\nProcess Context: ETCH-AMAT-13 with 4-position loadlock. Each loadlock position serves specific slot groups. Position-1 serves slots 1, 5, 9, 13, 17, 21, 25.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Loadlock position-1 causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Slots 1, 5, 9, 13, 17, 21, 25 = position-1 slots\n- Every 4th slot (4-position loadlock system)\n- Other positions clean = specific to position-1\n- Mechanical issue in loadlock position-1\n\n**Root Cause Determination**: Loadlock position-1 has lift pin damage or debris causing scratches on wafers routed through that position.\n\n## Corrective Actions\n\n1. **Position-1 inspection**: Detailed inspection of loadlock position-1\n2. **Pin check**: Examine lift pins for damage or debris\n3. **Position repair**: Fix or replace damaged components\n4. **Other positions check**: Verify positions 2-4 are clean\n5. **Validation**: Test all 4 positions with test wafers\n\n## Prevention Measures\n\n- Multi-position loadlock inspection during PM\n- Position-specific defect tracking\n- Loadlock position correlation analysis\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187. Robot transfer scratches appearing. All scratches at same relative position on wafer (45-degree from notch). All 25 wafers affected.\n\nProcess Context: HANDLER-BROOKS-10 serving ETCH-LAM-15. Robot handoff to etch tool loadlock. Robot and loadlock alignment verified recently.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot-to-loadlock handoff misalignment\n\n**Correlation Reasoning**:\n- Pattern: All wafers, same position relative to notch\n- 45-degree from notch = specific handoff geometry\n- Robot transfer = handoff issue\n- Recent alignment verification = may have introduced error\n- Consistent position = systematic handoff contact\n\n**Root Cause Determination**: Robot-to-loadlock handoff creates contact at 45-degree position during wafer placement, likely from teach point error during recent alignment.\n\n## Corrective Actions\n\n1. **Handoff inspection**: Observe live handoff for contact\n2. **Teach point review**: Check recent alignment changes\n3. **Position adjustment**: Correct handoff position\n4. **Clearance verification**: Ensure adequate clearance during handoff\n5. **Validation**: Test handoff with monitor wafers\n\n## Prevention Measures\n\n- Post-alignment test wafer verification\n- Handoff clearance measurement\n- Handoff position monitoring sensors\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-1298 varying by carrier type. FOUP-type carrier wafers scratched. SMIF-pod carrier wafers from same lot clean. Same handler used for both carrier types.\n\nProcess Context: Mixed carrier environment. FOUPs and legacy SMIF pods both in use. Same handler serves both but uses different end effector for each.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-specific end effector causing scratches\n\n**Correlation Reasoning**:\n- Pattern: FOUP wafers scratched, SMIF wafers clean\n- Same handler but different end effector per carrier type\n- FOUP end effector has issue\n- SMIF end effector working correctly\n- Carrier type = end effector selection\n\n**Root Cause Determination**: End effector used for FOUP handling has damage or contamination, while SMIF pod end effector is functioning properly.\n\n## Corrective Actions\n\n1. **FOUP end effector inspection**: Check for damage/contamination\n2. **End effector replacement**: Replace FOUP end effector P/N 412-1205\n3. **SMIF comparison**: Verify SMIF end effector as baseline\n4. **Handler calibration**: Recalibrate after end effector change\n5. **Validation**: Test both carrier types after repair\n\n## Prevention Measures\n\n- End effector health monitoring by carrier type\n- Regular end effector inspection schedule\n- Carrier-type specific defect trending\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309 with specific recipe correlation. Recipe-A wafers scratched. Recipe-B wafers (same tool, same lot) clean. Different etch chemistry between recipes.\n\nProcess Context: ETCH-LAM-16. Recipe-A: high power (2000W). Recipe-B: low power (500W). Same chamber, same wafer handling. Chuck clamp force same for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-power recipe thermal expansion causing chuck contact\n\n**Correlation Reasoning**:\n- Pattern: Recipe-A (high power) scratched, Recipe-B (low power) clean\n- Same handling = NOT handling difference\n- Same chamber = NOT chamber-specific\n- High power = more wafer heating\n- Thermal expansion at high power creating contact\n\n**Root Cause Determination**: 2000W high-power recipe causes wafer thermal expansion, creating marginal contact with chuck or chamber components that 500W recipe does not.\n\n## Corrective Actions\n\n1. **Thermal analysis**: Model wafer expansion at 2000W vs 500W\n2. **Clearance verification**: Check wafer-to-chamber clearances\n3. **Chuck adjustment**: Increase clearance for thermal expansion\n4. **Recipe modification**: Consider He backside cooling improvement\n5. **Validation**: Run Recipe-A with improved clearance\n\n## Prevention Measures\n\n- High-power recipe thermal clearance design rules\n- Recipe-specific defect correlation\n- Thermal expansion consideration in chamber design\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3410 appearing after stocker queue. Pre-stocker inspection clean. Post-stocker inspection shows scratches. Queue time: 4 hours in stocker. Stocker-2 used.\n\nProcess Context: Stocker-2 has vibration isolation system. Vibration sensors show elevated levels during HVAC cycling. Other stockers (1, 3, 4) normal vibration levels.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stocker-2 vibration causing FOUP internal wafer movement\n\n**Correlation Reasoning**:\n- Pattern: Pre-stocker clean, post-stocker scratched\n- Stocker-2 specific = NOT FOUP/handler\n- 4-hour queue = extended vibration exposure\n- Elevated vibration during HVAC cycling\n- Vibration isolation may be degraded\n\n**Root Cause Determination**: Stocker-2 vibration isolation system degraded, allowing HVAC cycling vibration to cause wafer micro-movement within FOUPs during 4-hour queue, creating scratches.\n\n## Corrective Actions\n\n1. **Vibration isolation repair**: Service Stocker-2 isolation system\n2. **Damper replacement**: Replace worn isolation dampers\n3. **HVAC coordination**: Reduce HVAC cycling if possible\n4. **Queue time limit**: Limit Stocker-2 queue until fixed\n5. **Validation**: Post-repair vibration measurement\n\n## Prevention Measures\n\n- Stocker vibration monitoring with alarms\n- Isolation system preventive maintenance\n- Queue-time-based defect correlation\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521 at wafer fiducial mark locations. All 25 wafers have scratches at fiducial positions (4 corners of exposure field). Consistent across lot.\n\nProcess Context: LITH-ASML-08 exposure tool. Fiducial alignment uses mechanical contact for high precision. Alignment performed before each exposure. Alignment sensor cleaned this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fiducial alignment mechanism causing scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers scratched at fiducial positions\n- 4 corners = fiducial location pattern\n- Consistent all wafers = systematic alignment issue\n- Alignment sensor cleaned this morning = recent change\n- Mechanical alignment = potential contact damage\n\n**Root Cause Determination**: Alignment sensor cleaning this morning left debris or mispositioned the sensor, causing contact damage at fiducial marks during alignment.\n\n## Corrective Actions\n\n1. **Sensor inspection**: Check alignment sensor for debris/position\n2. **Sensor re-clean**: Proper cleaning procedure\n3. **Position verification**: Verify sensor-to-wafer clearance\n4. **Alignment test**: Run alignment on test wafer without exposure\n5. **Validation**: Verify no fiducial scratches post-correction\n\n## Prevention Measures\n\n- Post-cleaning sensor verification procedure\n- Fiducial area defect monitoring\n- Alignment contact force monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 appearing progressively worse. Wafer 1 = no scratches, wafer 13 = moderate, wafer 25 = severe. Linear progression through lot.\n\nProcess Context: CMP-AMAT-11 oxide CMP. Retaining ring showing wear during lot. Ring pressure sensor trending upward during lot. Ring at 950 wafers (spec: 1000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring progressive failure during lot\n\n**Correlation Reasoning**:\n- Pattern: Progressive worsening wafer 1 to 25\n- Linear degradation through lot = progressive failure\n- Retaining ring at 950 wafers = near end of life\n- Pressure sensor trending up = ring wear in real-time\n- Severity increasing = accelerating failure\n\n**Root Cause Determination**: Retaining ring reached end-of-life during lot processing, progressively degrading and causing increasingly severe scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Stop CMP, replace retaining ring\n2. **Ring inspection**: Document wear pattern on failed ring\n3. **New ring installation**: Install P/N 445-3891\n4. **Wafer assessment**: Grade wafers by severity for disposition\n5. **Validation**: Test wafers with new ring\n\n## Prevention Measures\n\n- Replace retaining ring at 800 wafers (proactive)\n- Real-time pressure trend alarming\n- Progressive defect pattern detection\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Fine scratches on lot W2024-6743 visible only under dark field inspection. All wafers affected. Scratches appear random but concentrated at wafer periphery (outer 20mm). Pattern similar across lot.\n\nProcess Context: SCRUBBER-SCREEN-02 brush clean post-CMP. Brush contact zone at periphery. Brush bristle inspection overdue by 500 wafers. DI water quality verified normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn brush bristles creating peripheral scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers, outer 20mm = brush contact zone\n- Fine scratches at periphery = brush-induced\n- Brush inspection overdue = maintenance gap\n- Dark field only visible = fine/shallow scratches\n- Brush contact geometry creates peripheral concentration\n\n**Root Cause Determination**: Brush bristles worn and hardened, creating fine scratches in peripheral contact zone where brush pressure is highest.\n\n## Corrective Actions\n\n1. **Brush replacement**: Install new brush assembly\n2. **Bristle inspection**: Document wear on old brush\n3. **Contact pressure verification**: Check brush contact force\n4. **Maintenance schedule**: Adhere to inspection intervals\n5. **Validation**: Test wafers with new brush, dark field inspection\n\n## Prevention Measures\n\n- Strict brush inspection schedule adherence\n- Dark field inspection for subtle scratches\n- Brush wear trending\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854 with specific angular pattern. All scratches at 30-degree angle to flat. All 25 wafers affected. Scratch length: 20-40mm. Not slot-dependent.\n\nProcess Context: POLISH-STRASBAUGH-01 single wafer polisher. Wafer rotation during polish creates angular patterns. Recent pad conditioning angle changed from 45 to 30 degrees.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New pad conditioning angle creating scratch pattern\n\n**Correlation Reasoning**:\n- Pattern: All scratches at 30-degree angle\n- Conditioning angle changed to 30 degrees = perfect match\n- All wafers = systematic conditioning issue\n- Slot-independent = NOT handling\n- Angular pattern = pad groove/conditioning correlation\n\n**Root Cause Determination**: New 30-degree conditioning angle created groove pattern that aligns with polish rotation to cause 30-degree scratches.\n\n## Corrective Actions\n\n1. **Angle restoration**: Return conditioning to 45-degree angle\n2. **Pad reconditioning**: Recondition pad at proper angle\n3. **Groove pattern check**: Verify pad groove pattern normalized\n4. **Process verification**: Test polish after angle correction\n5. **Validation**: Run wafers, verify no angular scratches\n\n## Prevention Measures\n\n- Document and control conditioning angle\n- Angular scratch correlation to conditioning\n- Change management for conditioning parameters\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8965 at cassette boat interface. Wafers 1 and 25 (top and bottom of cassette) scratched. Wafers 2-24 (middle positions) clean.\n\nProcess Context: FURNACE-TEL-03 diffusion. Quartz boat used. Wafers loaded vertically in boat. Boat at 1,500 load cycles. Top and bottom boat positions have quartz endplates.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz boat endplate contact causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Only positions 1 and 25 (endplates) scratched\n- Middle positions 2-24 clean = endplate specific\n- Quartz boat endplates = mechanical structure\n- Boat at 1,500 cycles = potential wear\n- Top/bottom = endplate contact positions\n\n**Root Cause Determination**: Quartz boat endplates have developed surface damage or contamination at 1,500 cycles, causing scratches to wafers at extreme positions.\n\n## Corrective Actions\n\n1. **Boat inspection**: Examine endplate surfaces for damage\n2. **Boat replacement**: Replace boat if endplates damaged P/N 623-4891\n3. **Dummy wafer use**: Consider dummy wafers at positions 1, 25\n4. **Loading optimization**: Avoid using endplate positions for product\n5. **Validation**: Test boat with monitor wafers at positions 1, 25\n\n## Prevention Measures\n\n- Quartz boat inspection at 1,000 cycle intervals\n- Endplate surface condition monitoring\n- Dummy wafer protocol for endplate positions\n\n**Severity**: Minor\n**Yield Impact**: 4%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 correlating with specific die positions. Die row 3 and column 7 intersection has scratches on all wafers. Same X-Y position across lot. 25 wafers affected at same location.\n\nProcess Context: PROBE-TEL-04 wafer probe station. Probe card at 50,000 touchdowns. Probe tips replaced 10,000 touchdowns ago. Die (3,7) is near probe card edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe card tip damage at die position (3,7)\n\n**Correlation Reasoning**:\n- Pattern: Same X-Y position (die 3,7) all wafers\n- Probe station correlation = probing damage\n- 50,000 touchdowns = significant wear\n- Position (3,7) near card edge = susceptible location\n- Tip replacement 10,000 ago = may have introduced defect\n\n**Root Cause Determination**: Probe tip(s) at die position (3,7) are bent or damaged, causing scratch during touchdown. Edge position may have tip alignment issue.\n\n## Corrective Actions\n\n1. **Probe card inspection**: Examine tips at position (3,7)\n2. **Tip replacement**: Replace damaged tips at affected position\n3. **Card alignment**: Verify probe card planarity\n4. **Touchdown force**: Check force at edge positions\n5. **Validation**: Probe test wafer, verify die (3,7) clean\n\n## Prevention Measures\n\n- Die-position specific defect tracking\n- Probe tip inspection at 5,000 touchdown intervals\n- Edge position tip monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%"
  }
]
