set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y91}]
set_property SITE_PIPS {COUTMUX:XOR SRUSEDMUX:IN COUTUSED:0 PRECYINIT:AX BCY0:BX ACY0:O5 CCY0:CX DCY0:DX CLKINV:CLK CEUSEDMUX:IN DOUTMUX:XOR BFFMUX:O5 AOUTMUX:XOR BOUTMUX:XOR } [get_sites {SLICE_X6Y91}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y92}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X6Y92}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y90}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X6Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y95}]
set_property SITE_PIPS {CDI1MUX:DI WA7USED:0 BDI1MUX:DI WEMUX:CE CLKINV:CLK AOUTMUX:F7 ADI1MUX:BDI1 } [get_sites {SLICE_X6Y95}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y96}]
set_property SITE_PIPS {CDI1MUX:DI WA7USED:0 BDI1MUX:DI WEMUX:CE CLKINV:CLK AOUTMUX:F7 ADI1MUX:BDI1 } [get_sites {SLICE_X6Y96}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y93}]
set_property SITE_PIPS {COUTMUX:XOR SRUSEDMUX:IN BCY0:BX ACY0:AX CCY0:CX DCY0:DX CLKINV:CLK AFFMUX:O5 AOUTMUX:XOR CEUSEDMUX:IN BOUTMUX:XOR } [get_sites {SLICE_X6Y93}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y94}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 AOUTMUX:A5Q CEUSEDMUX:IN A5FFMUX:IN_A DOUTMUX:O5 CFFMUX:O6 } [get_sites {SLICE_X6Y94}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y97}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN BOUTMUX:O6 } [get_sites {SLICE_X6Y97}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y100}]
set_property SITE_PIPS {AUSED:0 BUSED:0 } [get_sites {SLICE_X7Y100}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y78}]
set_property SITE_PIPS {AUSED:0 BUSED:0 DUSED:0 CUSED:0 } [get_sites {SLICE_X7Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y111}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DFFMUX:O6 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X0Y111}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y79}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A } [get_sites {SLICE_X7Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y110}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:BX CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN } [get_sites {SLICE_X0Y110}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y65}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DFFMUX:O6 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X1Y65}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y64}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X1Y64}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y113}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:BX DFFMUX:DX CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN CFFMUX:CX } [get_sites {SLICE_X0Y113}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y62}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X2Y62}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y77}]
set_property SITE_PIPS {COUTMUX:C5Q C5FFMUX:IN_A SRUSEDMUX:IN AUSED:0 BFFMUX:O6 DUSED:0 CLKINV:CLK B5FFMUX:IN_A AOUTMUX:O5 CEUSEDMUX:IN BOUTMUX:B5Q CFFMUX:O6 } [get_sites {SLICE_X7Y77}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y63}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 DOUTMUX:O6 } [get_sites {SLICE_X2Y63}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y112}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:BX DFFMUX:DX CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN CFFMUX:CX } [get_sites {SLICE_X0Y112}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y63}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DFFMUX:O6 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X1Y63}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y95}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:XOR BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR CLKINV:CLK DCY0:DX AFFMUX:XOR CEUSEDMUX:1 CFFMUX:XOR } [get_sites {SLICE_X0Y95}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y64}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X2Y64}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y62}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X1Y62}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y94}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR CLKINV:CLK DCY0:DX AFFMUX:XOR CEUSEDMUX:1 CFFMUX:XOR } [get_sites {SLICE_X0Y94}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y65}]
set_property SITE_PIPS {SRUSEDMUX:IN AUSED:0 BUSED:0 DUSED:0 CLKINV:CLK AOUTMUX:O5 CEUSEDMUX:1 BOUTMUX:O5 CFFMUX:O6 } [get_sites {SLICE_X2Y65}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y93}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR CLKINV:CLK DCY0:DX AFFMUX:XOR CEUSEDMUX:1 CFFMUX:XOR } [get_sites {SLICE_X0Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y103}]
set_property SITE_PIPS {AUSED:0 } [get_sites {SLICE_X0Y103}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y66}]
set_property SITE_PIPS {SRUSEDMUX:IN AUSED:0 BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN DOUTMUX:O6 } [get_sites {SLICE_X2Y66}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y92}]
set_property SITE_PIPS {SRUSEDMUX:IN COUTUSED:0 PRECYINIT:0 BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR CLKINV:CLK DCY0:DX AFFMUX:XOR CEUSEDMUX:1 BFFMUX:XOR CFFMUX:XOR } [get_sites {SLICE_X0Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y91}]
set_property SITE_PIPS {AUSED:0 BUSED:0 AOUTMUX:O5 } [get_sites {SLICE_X0Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y107}]
set_property SITE_PIPS {AUSED:0 BUSED:0 DUSED:0 CUSED:0 } [get_sites {SLICE_X0Y107}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y109}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X0Y109}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y94}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A } [get_sites {SLICE_X11Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y93}]
set_property SITE_PIPS {COUTMUX:C5Q SRUSEDMUX:IN DUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN DOUTMUX:O6 C5FFMUX:IN_A BFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q BOUTMUX:B5Q A5FFMUX:IN_A CFFMUX:O6 } [get_sites {SLICE_X11Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y89}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN } [get_sites {SLICE_X0Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y92}]
set_property SITE_PIPS {COUTMUX:C5Q C5FFMUX:IN_A SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A CFFMUX:O6 } [get_sites {SLICE_X11Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y88}]
set_property SITE_PIPS {AUSED:0 BUSED:0 DUSED:0 CUSED:0 } [get_sites {SLICE_X0Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y91}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:O6 AOUTMUX:O5 CEUSEDMUX:IN } [get_sites {SLICE_X11Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y102}]
set_property SITE_PIPS {AUSED:0 } [get_sites {SLICE_X0Y102}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y79}]
set_property SITE_PIPS {SRUSEDMUX:IN COUTUSED:0 PRECYINIT:AX BCY0:BX ACY0:O5 CCY0:CX DFFMUX:XOR DCY0:DX CLKINV:CLK AFFMUX:XOR CEUSEDMUX:1 BFFMUX:XOR CFFMUX:XOR } [get_sites {SLICE_X2Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y101}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DFFMUX:O6 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X3Y101}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y100}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X3Y100}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y92}]
set_property SITE_PIPS {AUSED:0 BUSED:0 DUSED:0 CUSED:0 AOUTMUX:O5 } [get_sites {SLICE_X7Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y93}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:O6 AOUTMUX:A5Q CEUSEDMUX:IN A5FFMUX:IN_A } [get_sites {SLICE_X7Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y90}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X7Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y91}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A CFFMUX:O6 } [get_sites {SLICE_X7Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y96}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN CFFMUX:O6 } [get_sites {SLICE_X7Y96}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y79}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 AOUTMUX:A5Q CEUSEDMUX:1 A5FFMUX:IN_B } [get_sites {SLICE_X0Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y97}]
set_property SITE_PIPS {COUTMUX:O5 SRUSEDMUX:IN BFFMUX:O6 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN } [get_sites {SLICE_X7Y97}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y78}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X0Y78}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y80}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR DCY0:DX CLKINV:CLK AFFMUX:XOR CEUSEDMUX:1 CFFMUX:XOR } [get_sites {SLICE_X2Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y77}]
set_property SITE_PIPS {COUTMUX:O6 SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X0Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y95}]
set_property SITE_PIPS {SRUSEDMUX:0 BFFMUX:BX CLKINV:CLK AFFMUX:O6 AOUTMUX:A5Q CEUSEDMUX:1 A5FFMUX:IN_B CFFMUX:CX } [get_sites {SLICE_X7Y95}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y81}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR DCY0:DX CLKINV:CLK AFFMUX:XOR CEUSEDMUX:1 CFFMUX:XOR } [get_sites {SLICE_X2Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y76}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X0Y76}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y82}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:XOR BCY0:BX ACY0:AX CCY0:CX DCY0:DX CLKINV:CLK AFFMUX:XOR CEUSEDMUX:1 } [get_sites {SLICE_X2Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y75}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X0Y75}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y72}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:BX CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN CFFMUX:CX } [get_sites {SLICE_X0Y72}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y88}]
set_property SITE_PIPS {SRUSEDMUX:IN COUTUSED:0 PRECYINIT:0 BCY0:O5 ACY0:O5 CCY0:O5 DFFMUX:DX DCY0:O5 CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN DOUTMUX:CY BFFMUX:BX CFFMUX:CX } [get_sites {SLICE_X2Y88}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y89}]
set_property SITE_PIPS {COUTMUX:C5Q C5FFMUX:IN_A SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A CFFMUX:O6 } [get_sites {SLICE_X2Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y88}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR CLKINV:CLK DCY0:DX AFFMUX:XOR CEUSEDMUX:1 CFFMUX:XOR } [get_sites {SLICE_X5Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y87}]
set_property SITE_PIPS {SRUSEDMUX:IN COUTUSED:0 PRECYINIT:0 BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR CLKINV:CLK DCY0:DX AFFMUX:XOR CEUSEDMUX:1 BFFMUX:XOR CFFMUX:XOR } [get_sites {SLICE_X5Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y89}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DFFMUX:XOR CLKINV:CLK DCY0:DX AFFMUX:XOR CEUSEDMUX:1 CFFMUX:XOR } [get_sites {SLICE_X5Y89}]
set_property MANUAL_ROUTING RAMB18E1 [get_sites {RAMB18_X0Y40}]
set_property SITE_PIPS {REGCLKBINV:REGCLKB_B REGCLKARDRCLKINV:REGCLKARDRCLK_B CLKBWRCLKINV:CLKBWRCLK_B RSTREGARSTREGINV:RSTREGARSTREG_B RSTRAMARSTRAMINV:RSTRAMARSTRAM_B RSTRAMBINV:RSTRAMB_B ENARDENINV:ENARDEN CLKARDCLKINV:CLKARDCLK ENBWRENINV:ENBWREN_B RSTREGBINV:RSTREGB_B } [get_sites {RAMB18_X0Y40}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y91}]
set_property SITE_PIPS {COUTMUX:O5 SRUSEDMUX:IN AUSED:0 BFFMUX:O6 CUSED:0 DFFMUX:O6 CLKINV:CLK AOUTMUX:O5 CEUSEDMUX:IN } [get_sites {SLICE_X5Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y90}]
set_property SITE_PIPS {SRUSEDMUX:IN BCY0:BX ACY0:AX CCY0:CX CLKINV:CLK DCY0:DX AFFMUX:XOR CEUSEDMUX:1 } [get_sites {SLICE_X5Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y93}]
set_property SITE_PIPS {AUSED:0 BUSED:0 DUSED:0 CUSED:0 BOUTMUX:O6 } [get_sites {SLICE_X5Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y92}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A } [get_sites {SLICE_X5Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y95}]
set_property SITE_PIPS {AUSED:0 BUSED:0 CUSED:0 AOUTMUX:O5 } [get_sites {SLICE_X5Y95}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y94}]
set_property SITE_PIPS {COUTMUX:O6 SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A } [get_sites {SLICE_X5Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y96}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN } [get_sites {SLICE_X5Y96}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y77}]
set_property SITE_PIPS {COUTMUX:XOR SRUSEDMUX:IN COUTUSED:0 PRECYINIT:AX BCY0:BX ACY0:O5 CCY0:CX DCY0:DX CLKINV:CLK CEUSEDMUX:IN DOUTMUX:XOR BFFMUX:O5 AOUTMUX:XOR BOUTMUX:XOR } [get_sites {SLICE_X6Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y98}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X1Y98}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y78}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X6Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y97}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X1Y97}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y94}]
set_property SITE_PIPS {SRUSEDMUX:IN COUTUSED:0 BCY0:O5 ACY0:O5 CCY0:O5 DFFMUX:DX CLKINV:CLK DCY0:O5 AFFMUX:AX CEUSEDMUX:IN DOUTMUX:CY BFFMUX:BX CFFMUX:CX } [get_sites {SLICE_X1Y94}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y79}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X6Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y93}]
set_property SITE_PIPS {COUTUSED:0 PRECYINIT:1 BCY0:O5 ACY0:O5 CCY0:O5 DCY0:O5 } [get_sites {SLICE_X1Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y91}]
set_property SITE_PIPS {AUSED:0 BUSED:0 AOUTMUX:O5 BOUTMUX:O5 } [get_sites {SLICE_X1Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y90}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:O6 AOUTMUX:A5Q CEUSEDMUX:IN A5FFMUX:IN_A } [get_sites {SLICE_X1Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y80}]
set_property SITE_PIPS {BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR } [get_sites {SLICE_X6Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y102}]
set_property SITE_PIPS {SRUSEDMUX:0 CLKINV:CLK AFFMUX:AX CEUSEDMUX:1 } [get_sites {SLICE_X4Y102}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y89}]
set_property SITE_PIPS {SRUSEDMUX:IN COUTUSED:0 PRECYINIT:0 BCY0:O5 ACY0:O5 CCY0:O5 CLKINV:CLK DCY0:O5 AFFMUX:AX CEUSEDMUX:IN DOUTMUX:CY BFFMUX:BX CFFMUX:CX } [get_sites {SLICE_X1Y89}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y88}]
set_property SITE_PIPS {AUSED:0 BUSED:0 AOUTMUX:O6 } [get_sites {SLICE_X6Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y88}]
set_property SITE_PIPS {AUSED:0 BUSED:0 CUSED:0 } [get_sites {SLICE_X1Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y77}]
set_property SITE_PIPS {SRUSEDMUX:0 CLKINV:CLK AFFMUX:AX CEUSEDMUX:1 } [get_sites {SLICE_X4Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y94}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CUSED:0 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A } [get_sites {SLICE_X9Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y93}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CUSED:0 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A } [get_sites {SLICE_X9Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y82}]
set_property SITE_PIPS {SRUSEDMUX:0 BFFMUX:BX DFFMUX:DX CLKINV:CLK AFFMUX:AX CEUSEDMUX:1 CFFMUX:CX } [get_sites {SLICE_X4Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y87}]
set_property SITE_PIPS {AUSED:0 } [get_sites {SLICE_X4Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y88}]
set_property SITE_PIPS {COUTMUX:O6 AUSED:0 BUSED:0 DUSED:0 CUSED:0 AOUTMUX:O6 BOUTMUX:O6 } [get_sites {SLICE_X4Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y90}]
set_property SITE_PIPS {AUSED:0 BUSED:0 DUSED:0 CUSED:0 AOUTMUX:O5 } [get_sites {SLICE_X4Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y92}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 DUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN BOUTMUX:O5 CFFMUX:O6 } [get_sites {SLICE_X4Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y91}]
set_property SITE_PIPS {AUSED:0 BUSED:0 CUSED:0 AOUTMUX:O5 } [get_sites {SLICE_X4Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y94}]
set_property SITE_PIPS {AUSED:0 BUSED:0 CUSED:0 } [get_sites {SLICE_X4Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y93}]
set_property SITE_PIPS {AUSED:0 BUSED:0 DUSED:0 CUSED:0 AOUTMUX:O5 BOUTMUX:O6 } [get_sites {SLICE_X4Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y64}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A CFFMUX:O6 } [get_sites {SLICE_X5Y64}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y96}]
set_property SITE_PIPS {SRUSEDMUX:0 CLKINV:CLK AFFMUX:AX CEUSEDMUX:1 } [get_sites {SLICE_X4Y96}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y95}]
set_property SITE_PIPS {COUTMUX:O6 AUSED:0 BUSED:0 DUSED:0 CUSED:0 AOUTMUX:O5 BOUTMUX:O5 } [get_sites {SLICE_X4Y95}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y65}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN } [get_sites {SLICE_X5Y65}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y78}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_A CFFMUX:O6 } [get_sites {SLICE_X5Y78}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y90}]
set_property SITE_PIPS {SRUSEDMUX:IN AUSED:0 BFFMUX:O6 DUSED:0 CLKINV:CLK B5FFMUX:IN_A AOUTMUX:O5 CEUSEDMUX:IN BOUTMUX:B5Q DOUTMUX:O5 CFFMUX:O6 } [get_sites {SLICE_X2Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y91}]
set_property SITE_PIPS {COUTMUX:O6 SRUSEDMUX:IN BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 BOUTMUX:O5 } [get_sites {SLICE_X2Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y67}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN } [get_sites {SLICE_X0Y67}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y92}]
set_property SITE_PIPS {COUTMUX:O6 SRUSEDMUX:IN AUSED:0 BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O5 CEUSEDMUX:1 BOUTMUX:O5 DOUTMUX:O6 } [get_sites {SLICE_X2Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y66}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X0Y66}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y93}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X2Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y65}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:BX DFFMUX:DX CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN CFFMUX:CX } [get_sites {SLICE_X0Y65}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y64}]
set_property SITE_PIPS {SRUSEDMUX:IN AUSED:0 BFFMUX:BX BUSED:0 DFFMUX:DX CLKINV:CLK AFFMUX:AX AOUTMUX:O5 CEUSEDMUX:IN CFFMUX:CX } [get_sites {SLICE_X0Y64}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y94}]
set_property SITE_PIPS {AUSED:0 BUSED:0 CUSED:0 } [get_sites {SLICE_X2Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y63}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CUSED:0 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A CEUSEDMUX:IN BOUTMUX:B5Q } [get_sites {SLICE_X3Y63}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y63}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DFFMUX:DX CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_B AOUTMUX:A5Q CEUSEDMUX:IN BOUTMUX:B5Q A5FFMUX:IN_B CFFMUX:CX } [get_sites {SLICE_X0Y63}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y95}]
set_property SITE_PIPS {CDI1MUX:DI WA7USED:0 BDI1MUX:DI WEMUX:CE CLKINV:CLK AOUTMUX:F7 ADI1MUX:BDI1 } [get_sites {SLICE_X2Y95}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y64}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 DUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 BOUTMUX:O5 CFFMUX:O6 } [get_sites {SLICE_X3Y64}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y62}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:BX CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN CFFMUX:CX } [get_sites {SLICE_X0Y62}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y96}]
set_property SITE_PIPS {CDI1MUX:DI WA7USED:0 BDI1MUX:DI WEMUX:CE CLKINV:CLK AOUTMUX:F7 ADI1MUX:BDI1 } [get_sites {SLICE_X2Y96}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y65}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 BOUTMUX:O5 } [get_sites {SLICE_X3Y65}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y97}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 PRECYINIT:AX BCY0:BX ACY0:O5 CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X2Y97}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y66}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 BOUTMUX:O5 } [get_sites {SLICE_X3Y66}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y98}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X2Y98}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y99}]
set_property SITE_PIPS {COUTMUX:XOR SRUSEDMUX:0 COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX CLKINV:CLK AFFMUX:O5 CEUSEDMUX:1 DOUTMUX:XOR AOUTMUX:XOR BOUTMUX:XOR } [get_sites {SLICE_X2Y99}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y67}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN } [get_sites {SLICE_X3Y67}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y113}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:BX CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN CFFMUX:CX } [get_sites {SLICE_X1Y113}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y112}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:BX CLKINV:CLK AFFMUX:AX CEUSEDMUX:IN CFFMUX:CX } [get_sites {SLICE_X1Y112}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y111}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X1Y111}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y93}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X10Y93}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y92}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X10Y92}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y95}]
set_property SITE_PIPS {COUTMUX:XOR BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X10Y95}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y94}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X10Y94}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y91}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X10Y91}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y90}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 PRECYINIT:AX BCY0:BX ACY0:O5 CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X10Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y100}]
set_property SITE_PIPS {COUTMUX:XOR COUTUSED:0 BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR DOUTMUX:XOR } [get_sites {SLICE_X2Y100}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y79}]
set_property SITE_PIPS {SRUSEDMUX:IN AUSED:0 CLKINV:CLK AFFMUX:O5 CEUSEDMUX:1 } [get_sites {SLICE_X3Y79}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y90}]
set_property SITE_PIPS {SRUSEDMUX:IN AUSED:0 BFFMUX:O6 CLKINV:CLK AFFMUX:O5 B5FFMUX:IN_A CEUSEDMUX:1 BOUTMUX:B5Q } [get_sites {SLICE_X8Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y80}]
set_property SITE_PIPS {AUSED:0 } [get_sites {SLICE_X3Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y81}]
set_property SITE_PIPS {AUSED:0 BUSED:0 AOUTMUX:O6 } [get_sites {SLICE_X3Y81}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y101}]
set_property SITE_PIPS {BCY0:BX ACY0:AX CCY0:CX DCY0:DX AOUTMUX:XOR BOUTMUX:XOR } [get_sites {SLICE_X2Y101}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y89}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN CFFMUX:O6 } [get_sites {SLICE_X3Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y90}]
set_property SITE_PIPS {SRUSEDMUX:IN COUTUSED:0 PRECYINIT:0 BCY0:O5 ACY0:O5 CCY0:O5 DFFMUX:DX CLKINV:CLK DCY0:O5 AFFMUX:AX CEUSEDMUX:IN DOUTMUX:CY BFFMUX:BX CFFMUX:CX } [get_sites {SLICE_X3Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y91}]
set_property SITE_PIPS {SRUSEDMUX:IN BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 AOUTMUX:A5Q CEUSEDMUX:IN A5FFMUX:IN_A } [get_sites {SLICE_X3Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y92}]
set_property SITE_PIPS {SRUSEDMUX:IN AUSED:0 BFFMUX:O6 DUSED:0 CLKINV:CLK AOUTMUX:O5 CEUSEDMUX:IN CFFMUX:O6 } [get_sites {SLICE_X3Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y93}]
set_property SITE_PIPS {AUSED:0 BUSED:0 DUSED:0 CUSED:0 AOUTMUX:O5 BOUTMUX:O6 } [get_sites {SLICE_X3Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y94}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 } [get_sites {SLICE_X3Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y63}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 B5FFMUX:IN_A CEUSEDMUX:IN BOUTMUX:B5Q CFFMUX:O6 } [get_sites {SLICE_X4Y63}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y95}]
set_property SITE_PIPS {SRUSEDMUX:0 CLKINV:CLK AFFMUX:O6 AOUTMUX:A5Q CEUSEDMUX:1 A5FFMUX:IN_A } [get_sites {SLICE_X3Y95}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y65}]
set_property SITE_PIPS {COUTMUX:O6 SRUSEDMUX:IN BUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 AOUTMUX:A5Q CEUSEDMUX:IN A5FFMUX:IN_A } [get_sites {SLICE_X4Y65}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y64}]
set_property SITE_PIPS {COUTMUX:O6 SRUSEDMUX:IN BUSED:0 DUSED:0 CUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN } [get_sites {SLICE_X4Y64}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y97}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X3Y97}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y98}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X3Y98}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y99}]
set_property SITE_PIPS {SRUSEDMUX:IN BFFMUX:O6 DUSED:0 CLKINV:CLK AFFMUX:O6 CEUSEDMUX:1 CFFMUX:O6 } [get_sites {SLICE_X3Y99}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y66}]
set_property SITE_PIPS {SRUSEDMUX:IN CLKINV:CLK AFFMUX:O6 CEUSEDMUX:IN } [get_sites {SLICE_X4Y66}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y68}]
set_property SITE_PIPS {SRUSEDMUX:0 BFFMUX:BX CLKINV:CLK AFFMUX:AX CEUSEDMUX:1 } [get_sites {SLICE_X4Y68}]
set_property ROUTE { CLBLM_R_X3Y63/CLBLM_M_BQ CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS5 { INT_R_X3Y63/FAN_ALT2 INT_R_X3Y63/FAN_BOUNCE2 { INT_R_X3Y63/IMUX24 CLBLM_R_X3Y63/CLBLM_M_B5 } INT_R_X3Y63/IMUX32 CLBLM_R_X3Y63/CLBLM_M_C1 } INT_R_X3Y63/WR1BEG2 INT_L_X2Y63/IMUX_L4 CLBLL_L_X2Y63/CLBLL_LL_A6 }  [get_nets {addr[10]}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_LL_B CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS13 INT_L_X4Y92/NR1BEG1 INT_L_X4Y93/IMUX_L35 CLBLL_L_X4Y93/CLBLL_LL_C6 }  [get_nets {state_reg[2]_i_8_n_0}]
set_property ROUTE { CLBLL_L_X2Y91/CLBLL_L_BMUX CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS17 INT_L_X2Y91/SL1BEG3 INT_L_X2Y90/SS2BEG3 { INT_L_X2Y88/SR1BEG_S0 { INT_L_X2Y88/FAN_ALT2 INT_L_X2Y88/FAN_BOUNCE2 { INT_L_X2Y88/IMUX_L0 CLBLL_L_X2Y88/CLBLL_L_A3 } INT_L_X2Y88/BYP_ALT0 INT_L_X2Y88/BYP_BOUNCE0 { INT_L_X2Y88/IMUX_L4 CLBLL_L_X2Y88/CLBLL_LL_A6 } { INT_L_X2Y88/IMUX_L12 CLBLL_L_X2Y88/CLBLL_LL_B6 } INT_L_X2Y88/BYP_ALT5 INT_L_X2Y88/BYP_BOUNCE5 INT_L_X2Y88/IMUX_L45 CLBLL_L_X2Y88/CLBLL_LL_D2 } INT_L_X2Y88/IMUX_L26 CLBLL_L_X2Y88/CLBLL_L_B4 } { INT_L_X2Y88/IMUX_L23 CLBLL_L_X2Y88/CLBLL_L_C3 } INT_L_X2Y88/IMUX_L31 CLBLL_L_X2Y88/CLBLL_LL_C5 }  [get_nets {seg_OBUF[6]_inst_i_3_n_0}]
set_property ROUTE { CLBLL_L_X2Y107/CLBLL_LL_B CLBLL_L_X2Y107/CLBLL_LOGIC_OUTS13 INT_L_X2Y107/WR1BEG2 INT_R_X1Y107/SW2BEG1 INT_L_X0Y106/IMUX_L34 LIOI3_X0Y105/IOI_OLOGIC0_D1 LIOI3_X0Y105/LIOI_OLOGIC0_OQ LIOI3_X0Y105/LIOI_O0 }  [get_nets {vgaGreen_OBUF[2]}]
set_property ROUTE { CLBLM_R_X3Y63/CLBLM_M_AQ CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS4 { INT_R_X3Y63/ER1BEG1 { INT_L_X4Y63/IMUX_L43 CLBLL_L_X4Y63/CLBLL_LL_D6 } INT_L_X4Y63/NR1BEG1 { INT_L_X4Y64/NN2BEG1 INT_L_X4Y66/WR1BEG2 INT_R_X3Y66/FAN_ALT7 INT_R_X3Y66/FAN7 CLBLM_R_X3Y66/CLBLM_M_CE } INT_L_X4Y64/NR1BEG1 { INT_L_X4Y65/FAN_ALT6 INT_L_X4Y65/FAN_L6 CLBLL_L_X4Y65/CLBLL_L_CE } { INT_L_X4Y65/NE2BEG1 INT_R_X5Y66/WR1BEG2 { INT_L_X4Y66/NW2BEG2 INT_R_X3Y67/FAN_ALT6 INT_R_X3Y67/FAN6 CLBLM_R_X3Y67/CLBLM_L_CE } INT_L_X4Y66/FAN_ALT7 INT_L_X4Y66/FAN_L7 CLBLL_L_X4Y66/CLBLL_LL_CE } INT_L_X4Y65/GFAN1 INT_L_X4Y65/FAN_ALT7 INT_L_X4Y65/FAN_L7 CLBLL_L_X4Y65/CLBLL_LL_CE } { INT_R_X3Y63/BYP_ALT1 INT_R_X3Y63/BYP_BOUNCE1 INT_R_X3Y63/FAN_ALT6 INT_R_X3Y63/FAN6 CLBLM_R_X3Y63/CLBLM_L_CE } INT_R_X3Y63/IMUX1 CLBLM_R_X3Y63/CLBLM_M_A3 }  [get_nets {frame_buf/VGA/pixel_en}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_L_CQ CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS2 INT_R_X3Y89/NL1BEG1 INT_R_X3Y90/IMUX10 CLBLM_R_X3Y90/CLBLM_L_A4 }  [get_nets {hscore3_bin[0]}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_M_B CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS13 INT_R_X3Y92/BYP_ALT5 INT_R_X3Y92/BYP_BOUNCE5 INT_R_X3Y92/IMUX37 CLBLM_R_X3Y92/CLBLM_L_D4 }  [get_nets {state_reg[5]_i_5_n_0}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_L_C CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS10 INT_L_X4Y91/IMUX_L13 CLBLL_L_X4Y91/CLBLL_L_B6 }  [get_nets {state_reg[3]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_L_AQ CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS0 { INT_L_X2Y63/BYP_ALT0 INT_L_X2Y63/BYP_BOUNCE0 INT_L_X2Y63/IMUX_L12 CLBLL_L_X2Y63/CLBLL_LL_B6 } INT_L_X2Y63/IMUX_L0 CLBLL_L_X2Y63/CLBLL_L_A3 }  [get_nets {addr[11]}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_L_AMUX CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS16 INT_L_X4Y95/SR1BEG3 INT_L_X4Y94/SR1BEG_S0 INT_L_X4Y94/IMUX_L10 CLBLL_L_X4Y94/CLBLL_L_A4 }  [get_nets {point_end[5]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_L_A CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS8 INT_L_X4Y93/IMUX_L33 CLBLL_L_X4Y93/CLBLL_L_C1 }  [get_nets {point_end[7]_i_5_n_0}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_M_AMUX CLBLM_R_X5Y79/CLBLM_LOGIC_OUTS20 INT_R_X5Y79/SW2BEG2 INT_L_X4Y78/IMUX_L6 CLBLL_L_X4Y78/CLBLL_L_A1 }  [get_nets {frame_buf/SRAM/plusOp_carry__1_n_7}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_M_BMUX CLBLM_R_X5Y79/CLBLM_LOGIC_OUTS21 INT_R_X5Y79/SR1BEG_S0 INT_R_X5Y79/IMUX9 CLBLM_R_X5Y79/CLBLM_L_A5 }  [get_nets {frame_buf/SRAM/plusOp_carry__1_n_6}]
set_property ROUTE { CLBLL_L_X2Y107/CLBLL_LL_A CLBLL_L_X2Y107/CLBLL_LOGIC_OUTS12 INT_L_X2Y107/SS2BEG0 INT_L_X2Y105/WW2BEG0 INT_L_X0Y105/IMUX_L34 LIOI3_X0Y105/IOI_OLOGIC1_D1 LIOI3_X0Y105/LIOI_OLOGIC1_OQ LIOI3_X0Y105/LIOI_O1 }  [get_nets {vgaGreen_OBUF[1]}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_M_CMUX CLBLM_R_X5Y79/CLBLM_LOGIC_OUTS22 INT_R_X5Y79/SS2BEG0 INT_R_X5Y77/IMUX25 CLBLM_R_X5Y77/CLBLM_L_B5 }  [get_nets {frame_buf/SRAM/plusOp_carry__1_n_5}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_M_DMUX CLBLM_R_X5Y79/CLBLM_LOGIC_OUTS23 INT_R_X5Y79/IMUX19 CLBLM_R_X5Y79/CLBLM_L_B2 }  [get_nets {frame_buf/SRAM/plusOp_carry__1_n_4}]
set_property ROUTE { CLBLM_R_X5Y95/CLBLM_L_AQ CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS0 { INT_R_X5Y95/NL1BEG_N3 INT_R_X5Y95/NN2BEG3 INT_R_X5Y97/SR1BEG3 { INT_R_X5Y96/WW2BEG3 INT_R_X3Y96/FAN_ALT3 INT_R_X3Y96/FAN3 CLBLM_R_X3Y96/CLBLM_M_DI } INT_R_X5Y96/FAN_ALT3 INT_R_X5Y96/FAN3 CLBLM_R_X5Y96/CLBLM_M_DI } INT_R_X5Y95/BYP_ALT0 INT_R_X5Y95/BYP0 CLBLM_R_X5Y95/CLBLM_L_AX }  [get_nets {color_write_value[0]}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_L_AQ CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS0 INT_R_X3Y89/NR1BEG0 INT_R_X3Y90/IMUX0 CLBLM_R_X3Y90/CLBLM_L_A3 }  [get_nets {hscore3_bin[1]}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_M_COUT CLBLM_R_X5Y79/CLBLM_M_COUT_N }  [get_nets {frame_buf/SRAM/plusOp_carry__1_n_0}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_M_B CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS13 INT_R_X3Y64/SR1BEG2 INT_R_X3Y63/SW2BEG2 INT_L_X2Y62/IMUX_L13 CLBLL_L_X2Y62/CLBLL_L_B6 }  [get_nets {addr_reg[5]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_LL_BMUX CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS21 INT_L_X2Y63/SW6BEG3 INT_L_X0Y59/SL1BEG3 INT_L_X0Y58/SR1BEG_S0 INT_L_X0Y58/IMUX_L34 LIOI3_TBYTESRC_X0Y57/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y57/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y57/LIOI_O0 }  [get_nets {MemAdr_OBUF[8]}]
set_property ROUTE { CLBLM_R_X5Y97/CLBLM_M_B CLBLM_R_X5Y97/CLBLM_M_BMUX CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS21 INT_R_X5Y97/IMUX7 CLBLM_R_X5Y97/CLBLM_M_A1 }  [get_nets {point_index[3]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_L_CQ CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS2 { INT_R_X3Y99/IMUX36 CLBLM_R_X3Y99/CLBLM_L_D2 } INT_R_X3Y99/FAN_ALT7 INT_R_X3Y99/FAN_BOUNCE7 INT_R_X3Y99/IMUX2 CLBLM_R_X3Y99/CLBLM_M_A2 }  [get_nets {debounce_count[9]}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_L_D CLBLM_R_X3Y100/CLBLM_LOGIC_OUTS11 { INT_R_X3Y100/NL1BEG2 { INT_R_X3Y101/IMUX3 CLBLM_R_X3Y101/CLBLM_L_A2 } { INT_R_X3Y101/BYP_ALT5 INT_R_X3Y101/BYP_BOUNCE5 { INT_R_X3Y101/IMUX21 CLBLM_R_X3Y101/CLBLM_L_C4 } INT_R_X3Y101/IMUX37 CLBLM_R_X3Y101/CLBLM_L_D4 } INT_R_X3Y101/IMUX19 CLBLM_R_X3Y101/CLBLM_L_B2 } { INT_R_X3Y100/IMUX30 CLBLM_R_X3Y100/CLBLM_L_C5 } { INT_R_X3Y100/IMUX6 CLBLM_R_X3Y100/CLBLM_L_A1 } { INT_R_X3Y100/SE2BEG3 { INT_L_X4Y99/SW2BEG3 { INT_R_X3Y99/IMUX0 CLBLM_R_X3Y99/CLBLM_L_A3 } INT_R_X3Y98/IMUX23 CLBLM_R_X3Y98/CLBLM_L_C3 } INT_L_X4Y99/WL1BEG2 { INT_R_X3Y99/IMUX21 CLBLM_R_X3Y99/CLBLM_L_C4 } { INT_R_X3Y99/SW2BEG2 { INT_L_X2Y98/SL1BEG2 { INT_L_X2Y97/ER1BEG3 { INT_R_X3Y98/IMUX0 CLBLM_R_X3Y98/CLBLM_L_A3 } { INT_R_X3Y98/IMUX16 CLBLM_R_X3Y98/CLBLM_L_B3 } { INT_R_X3Y97/IMUX30 CLBLM_R_X3Y97/CLBLM_L_C5 } INT_R_X3Y97/FAN_ALT3 INT_R_X3Y97/FAN_BOUNCE3 { INT_R_X3Y97/IMUX3 CLBLM_R_X3Y97/CLBLM_L_A2 } INT_R_X3Y97/IMUX13 CLBLM_R_X3Y97/CLBLM_L_B6 } { INT_L_X2Y97/IMUX_L5 CLBLL_L_X2Y97/CLBLL_L_A6 } INT_L_X2Y97/IMUX_L13 CLBLL_L_X2Y97/CLBLL_L_B6 } { INT_L_X2Y98/IMUX_L5 CLBLL_L_X2Y98/CLBLL_L_A6 } INT_L_X2Y98/IMUX_L14 CLBLL_L_X2Y98/CLBLL_L_B1 } INT_R_X3Y99/IMUX13 CLBLM_R_X3Y99/CLBLM_L_B6 } INT_R_X3Y100/IMUX14 CLBLM_R_X3Y100/CLBLM_L_B1 }  [get_nets {debounce_count[18]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_L_AMUX CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS16 INT_R_X3Y93/ER1BEG3 INT_L_X4Y93/IMUX_L15 CLBLL_L_X4Y93/CLBLL_LL_B1 }  [get_nets {score[6]_i_7_n_0}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_L_BQ CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS1 INT_R_X3Y89/NR1BEG1 INT_R_X3Y90/IMUX19 CLBLM_R_X3Y90/CLBLM_L_B2 }  [get_nets {hscore3_bin[2]}]
set_property ROUTE { BRAM_L_X6Y100/BRAM_FIFO18_DOADO1 BRAM_L_X6Y100/BRAM_LOGIC_OUTS_B13_0 BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_LOGIC_OUTS_L13 INT_L_X6Y100/WL1BEG0 INT_R_X5Y100/IMUX9 CLBLM_R_X5Y100/CLBLM_L_A5 }  [get_nets {data6}]
set_property ROUTE { BRAM_L_X6Y100/BRAM_FIFO18_DOADO2 BRAM_L_X6Y100/BRAM_LOGIC_OUTS_B10_0 BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X6Y100/WR1BEG3 INT_R_X5Y100/IMUX6 CLBLM_R_X5Y100/CLBLM_L_A1 }  [get_nets {data5}]
set_property ROUTE { BRAM_L_X6Y100/BRAM_FIFO18_DOADO3 BRAM_L_X6Y100/BRAM_LOGIC_OUTS_B15_0 BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X6Y100/WL1BEG2 INT_R_X5Y100/IMUX5 CLBLM_R_X5Y100/CLBLM_L_A6 }  [get_nets {data4}]
set_property ROUTE { CLBLL_L_X2Y62/CLBLL_LL_CQ CLBLL_L_X2Y62/CLBLL_LOGIC_OUTS6 INT_L_X2Y62/SW6BEG2 INT_L_X0Y58/WL1BEG1 INT_L_X0Y58/NR1BEG1 INT_L_X0Y59/IMUX_L34 LIOI3_X0Y59/IOI_OLOGIC1_D1 LIOI3_X0Y59/LIOI_OLOGIC1_OQ LIOI3_X0Y59/LIOI_O1 }  [get_nets {MemAdr_OBUF[9]}]
set_property ROUTE { BRAM_L_X6Y100/BRAM_FIFO18_DOADO4 BRAM_L_X6Y100/BRAM_LOGIC_OUTS_B13_1 BRAM_INT_INTERFACE_L_X6Y101/INT_INTERFACE_LOGIC_OUTS_L13 INT_L_X6Y101/SW2BEG1 INT_R_X5Y100/IMUX26 CLBLM_R_X5Y100/CLBLM_L_B4 }  [get_nets {data3}]
set_property ROUTE { BRAM_L_X6Y100/BRAM_FIFO18_DOADO5 BRAM_L_X6Y100/BRAM_LOGIC_OUTS_B10_1 BRAM_INT_INTERFACE_L_X6Y101/INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X6Y101/SW2BEG2 INT_R_X5Y100/IMUX13 CLBLM_R_X5Y100/CLBLM_L_B6 }  [get_nets {data2}]
set_property ROUTE { BRAM_L_X6Y100/BRAM_FIFO18_DOADO6 BRAM_L_X6Y100/BRAM_LOGIC_OUTS_B15_1 BRAM_INT_INTERFACE_L_X6Y101/INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X6Y101/SR1BEG_S0 INT_L_X6Y101/SW2BEG0 INT_R_X5Y100/IMUX25 CLBLM_R_X5Y100/CLBLM_L_B5 }  [get_nets {data1}]
set_property ROUTE { CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL0_O CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_CK_GCLK0 { CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_R_CK_GCLK0_TOP CLK_HROW_TOP_R_X78Y130/CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_TOP_R_X78Y130/CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_TOP_R_X78Y130/CLK_HROW_CK_BUFHCLK_L8 { HCLK_L_X15Y130/HCLK_LEAF_CLK_B_BOTL5 INT_L_X4Y102/GCLK_L_B11_WEST INT_L_X4Y102/CLK_L1 CLBLL_L_X4Y102/CLBLL_LL_CLK } { HCLK_L_X21Y130/HCLK_LEAF_CLK_B_BOTL5 INT_L_X6Y103/GCLK_L_B11_WEST INT_L_X6Y103/CLK_L0 BRAM_L_X6Y100/BRAM_FIFO18_CLKARDCLK } HCLK_L_X11Y130/HCLK_LEAF_CLK_B_BOTL5 { INT_L_X2Y100/GCLK_L_B11_EAST INT_R_X3Y100/CLK0 CLBLM_R_X3Y100/CLBLM_L_CLK } { INT_L_X2Y101/GCLK_L_B11_EAST INT_R_X3Y101/CLK0 CLBLM_R_X3Y101/CLBLM_L_CLK } { INT_L_X2Y109/GCLK_L_B11_WEST INT_L_X2Y109/CLK_L1 CLBLL_L_X2Y109/CLBLL_LL_CLK } { INT_L_X2Y110/GCLK_L_B11_WEST INT_L_X2Y110/CLK_L1 CLBLL_L_X2Y110/CLBLL_LL_CLK } { INT_L_X2Y111/GCLK_L_B11_WEST { INT_L_X2Y111/CLK_L1 CLBLL_L_X2Y111/CLBLL_LL_CLK } INT_L_X2Y111/CLK_L0 CLBLL_L_X2Y111/CLBLL_L_CLK } { INT_L_X2Y112/GCLK_L_B11_WEST { INT_L_X2Y112/CLK_L1 CLBLL_L_X2Y112/CLBLL_LL_CLK } INT_L_X2Y112/CLK_L0 CLBLL_L_X2Y112/CLBLL_L_CLK } INT_L_X2Y113/GCLK_L_B11_WEST { INT_L_X2Y113/CLK_L1 CLBLL_L_X2Y113/CLBLL_LL_CLK } INT_L_X2Y113/CLK_L0 CLBLL_L_X2Y113/CLBLL_L_CLK } CLK_BUFG_REBUF_X78Y90/CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_BUFHCLK_L8 { HCLK_L_X15Y78/HCLK_LEAF_CLK_B_BOTL5 { INT_L_X4Y63/GCLK_L_B11_WEST INT_L_X4Y63/CLK_L1 CLBLL_L_X4Y63/CLBLL_LL_CLK } { INT_L_X4Y64/GCLK_L_B11_WEST { INT_L_X4Y64/CLK_L1 CLBLL_L_X4Y64/CLBLL_LL_CLK } INT_L_X4Y64/CLK_L0 CLBLL_L_X4Y64/CLBLL_L_CLK } { INT_L_X4Y65/GCLK_L_B11_WEST { INT_L_X4Y65/CLK_L1 CLBLL_L_X4Y65/CLBLL_LL_CLK } INT_L_X4Y65/CLK_L0 CLBLL_L_X4Y65/CLBLL_L_CLK } { INT_L_X4Y66/GCLK_L_B11_WEST INT_L_X4Y66/CLK_L1 CLBLL_L_X4Y66/CLBLL_LL_CLK } INT_L_X4Y68/GCLK_L_B11_WEST INT_L_X4Y68/CLK_L1 CLBLL_L_X4Y68/CLBLL_LL_CLK } { HCLK_L_X15Y78/HCLK_LEAF_CLK_B_TOPL5 { INT_L_X4Y82/GCLK_L_B11_WEST INT_L_X4Y82/CLK_L1 CLBLL_L_X4Y82/CLBLL_LL_CLK } { INT_L_X4Y78/GCLK_L_B11_WEST INT_L_X4Y78/CLK_L0 CLBLL_L_X4Y78/CLBLL_L_CLK } { INT_L_X4Y77/GCLK_L_B11_EAST { INT_R_X5Y77/CLK0 CLBLM_R_X5Y77/CLBLM_L_CLK } INT_R_X5Y77/CLK1 CLBLM_R_X5Y77/CLBLM_M_CLK } { INT_L_X4Y77/GCLK_L_B11_WEST INT_L_X4Y77/CLK_L1 CLBLL_L_X4Y77/CLBLL_LL_CLK } { INT_L_X4Y79/GCLK_L_B11_EAST INT_R_X5Y79/CLK0 CLBLM_R_X5Y79/CLBLM_L_CLK } { INT_L_X4Y87/GCLK_L_B11_WEST INT_L_X4Y87/CLK_L0 CLBLL_L_X4Y87/CLBLL_L_CLK } { INT_L_X4Y88/GCLK_L_B11_WEST INT_L_X4Y88/CLK_L0 CLBLL_L_X4Y88/CLBLL_L_CLK } { INT_L_X4Y89/GCLK_L_B11_WEST INT_L_X4Y89/CLK_L0 CLBLL_L_X4Y89/CLBLL_L_CLK } { INT_L_X4Y90/GCLK_L_B11_EAST { INT_R_X5Y90/CLK0 CLBLM_R_X5Y90/CLBLM_L_CLK } INT_R_X5Y90/CLK1 CLBLM_R_X5Y90/CLBLM_M_CLK } { INT_L_X4Y90/GCLK_L_B11_WEST INT_L_X4Y90/CLK_L0 CLBLL_L_X4Y90/CLBLL_L_CLK } { INT_L_X4Y91/GCLK_L_B11_EAST { INT_R_X5Y91/CLK0 CLBLM_R_X5Y91/CLBLM_L_CLK } INT_R_X5Y91/CLK1 CLBLM_R_X5Y91/CLBLM_M_CLK } { INT_L_X4Y91/GCLK_L_B11_WEST INT_L_X4Y91/CLK_L0 CLBLL_L_X4Y91/CLBLL_L_CLK } { INT_L_X4Y92/GCLK_L_B11_WEST { INT_L_X4Y92/CLK_L1 CLBLL_L_X4Y92/CLBLL_LL_CLK } INT_L_X4Y92/CLK_L0 CLBLL_L_X4Y92/CLBLL_L_CLK } { INT_L_X4Y93/GCLK_L_B11_EAST { INT_R_X5Y93/CLK0 CLBLM_R_X5Y93/CLBLM_L_CLK } INT_R_X5Y93/CLK1 CLBLM_R_X5Y93/CLBLM_M_CLK } { INT_L_X4Y94/GCLK_L_B11_EAST INT_R_X5Y94/CLK1 CLBLM_R_X5Y94/CLBLM_M_CLK } { INT_L_X4Y94/GCLK_L_B11_WEST INT_L_X4Y94/CLK_L0 CLBLL_L_X4Y94/CLBLL_L_CLK } { INT_L_X4Y95/GCLK_L_B11_EAST { INT_R_X5Y95/CLK0 CLBLM_R_X5Y95/CLBLM_L_CLK } INT_R_X5Y95/CLK1 CLBLM_R_X5Y95/CLBLM_M_CLK } { INT_L_X4Y96/GCLK_L_B11_EAST { INT_R_X5Y96/CLK0 CLBLM_R_X5Y96/CLBLM_L_CLK } INT_R_X5Y96/CLK1 CLBLM_R_X5Y96/CLBLM_M_CLK } { INT_L_X4Y96/GCLK_L_B11_WEST { INT_L_X4Y96/CLK_L1 CLBLL_L_X4Y96/CLBLL_LL_CLK } INT_L_X4Y96/CLK_L0 CLBLL_L_X4Y96/CLBLL_L_CLK } INT_L_X4Y97/GCLK_L_B11_EAST { INT_R_X5Y97/CLK0 CLBLM_R_X5Y97/CLBLM_L_CLK } INT_R_X5Y97/CLK1 CLBLM_R_X5Y97/CLBLM_M_CLK } { HCLK_L_X21Y78/HCLK_LEAF_CLK_B_TOPL5 { INT_L_X6Y90/GCLK_L_B11_EAST INT_R_X7Y90/CLK1 CLBLM_R_X7Y90/CLBLM_M_CLK } { INT_L_X6Y93/GCLK_L_B11_EAST INT_R_X7Y93/CLK0 CLBLM_R_X7Y93/CLBLM_L_CLK } INT_L_X6Y94/GCLK_L_B11_EAST INT_R_X7Y94/CLK0 CLBLM_R_X7Y94/CLBLM_L_CLK } { HCLK_L_X25Y78/HCLK_LEAF_CLK_B_TOPL5 { INT_L_X8Y91/GCLK_L_B11_WEST INT_L_X8Y91/CLK_L0 CLBLM_L_X8Y91/CLBLM_L_CLK } { INT_L_X8Y92/GCLK_L_B11_WEST INT_L_X8Y92/CLK_L0 CLBLM_L_X8Y92/CLBLM_L_CLK } { INT_L_X8Y93/GCLK_L_B11_WEST INT_L_X8Y93/CLK_L0 CLBLM_L_X8Y93/CLBLM_L_CLK } INT_L_X8Y94/GCLK_L_B11_WEST INT_L_X8Y94/CLK_L0 CLBLM_L_X8Y94/CLBLM_L_CLK } { HCLK_L_X11Y78/HCLK_LEAF_CLK_B_BOTL5 { INT_L_X2Y62/GCLK_L_B11_EAST INT_R_X3Y62/CLK1 CLBLM_R_X3Y62/CLBLM_M_CLK } { INT_L_X2Y62/GCLK_L_B11_WEST { INT_L_X2Y62/CLK_L1 CLBLL_L_X2Y62/CLBLL_LL_CLK } INT_L_X2Y62/CLK_L0 CLBLL_L_X2Y62/CLBLL_L_CLK } { INT_L_X2Y63/GCLK_L_B11_EAST { INT_R_X3Y63/CLK0 CLBLM_R_X3Y63/CLBLM_L_CLK } INT_R_X3Y63/CLK1 CLBLM_R_X3Y63/CLBLM_M_CLK } { INT_L_X2Y63/GCLK_L_B11_WEST { INT_L_X2Y63/CLK_L1 CLBLL_L_X2Y63/CLBLL_LL_CLK } INT_L_X2Y63/CLK_L0 CLBLL_L_X2Y63/CLBLL_L_CLK } { INT_L_X2Y64/GCLK_L_B11_EAST { INT_R_X3Y64/CLK0 CLBLM_R_X3Y64/CLBLM_L_CLK } INT_R_X3Y64/CLK1 CLBLM_R_X3Y64/CLBLM_M_CLK } { INT_L_X2Y64/GCLK_L_B11_WEST { INT_L_X2Y64/CLK_L1 CLBLL_L_X2Y64/CLBLL_LL_CLK } INT_L_X2Y64/CLK_L0 CLBLL_L_X2Y64/CLBLL_L_CLK } { INT_L_X2Y65/GCLK_L_B11_EAST { INT_R_X3Y65/CLK0 CLBLM_R_X3Y65/CLBLM_L_CLK } INT_R_X3Y65/CLK1 CLBLM_R_X3Y65/CLBLM_M_CLK } { INT_L_X2Y65/GCLK_L_B11_WEST { INT_L_X2Y65/CLK_L1 CLBLL_L_X2Y65/CLBLL_LL_CLK } INT_L_X2Y65/CLK_L0 CLBLL_L_X2Y65/CLBLL_L_CLK } { INT_L_X2Y66/GCLK_L_B11_EAST { INT_R_X3Y66/CLK0 CLBLM_R_X3Y66/CLBLM_L_CLK } INT_R_X3Y66/CLK1 CLBLM_R_X3Y66/CLBLM_M_CLK } { INT_L_X2Y66/GCLK_L_B11_WEST INT_L_X2Y66/CLK_L1 CLBLL_L_X2Y66/CLBLL_LL_CLK } { INT_L_X2Y67/GCLK_L_B11_EAST INT_R_X3Y67/CLK0 CLBLM_R_X3Y67/CLBLM_L_CLK } { INT_L_X2Y67/GCLK_L_B11_WEST INT_L_X2Y67/CLK_L1 CLBLL_L_X2Y67/CLBLL_LL_CLK } INT_L_X2Y72/GCLK_L_B11_WEST INT_L_X2Y72/CLK_L1 CLBLL_L_X2Y72/CLBLL_LL_CLK } HCLK_L_X11Y78/HCLK_LEAF_CLK_B_TOPL5 { INT_L_X2Y82/GCLK_L_B11_EAST INT_R_X3Y82/CLK1 CLBLM_R_X3Y82/CLBLM_M_CLK } { INT_L_X2Y78/GCLK_L_B11_WEST INT_L_X2Y78/CLK_L1 CLBLL_L_X2Y78/CLBLL_LL_CLK } { INT_L_X2Y75/GCLK_L_B11_WEST INT_L_X2Y75/CLK_L1 CLBLL_L_X2Y75/CLBLL_LL_CLK } { INT_L_X2Y76/GCLK_L_B11_WEST INT_L_X2Y76/CLK_L1 CLBLL_L_X2Y76/CLBLL_LL_CLK } { INT_L_X2Y77/GCLK_L_B11_WEST INT_L_X2Y77/CLK_L1 CLBLL_L_X2Y77/CLBLL_LL_CLK } { INT_L_X2Y79/GCLK_L_B11_EAST { INT_R_X3Y79/CLK0 CLBLM_R_X3Y79/CLBLM_L_CLK } INT_R_X3Y79/CLK1 CLBLM_R_X3Y79/CLBLM_M_CLK } { INT_L_X2Y79/GCLK_L_B11_WEST INT_L_X2Y79/CLK_L1 CLBLL_L_X2Y79/CLBLL_LL_CLK } { INT_L_X2Y80/GCLK_L_B11_EAST INT_R_X3Y80/CLK1 CLBLM_R_X3Y80/CLBLM_M_CLK } { INT_L_X2Y81/GCLK_L_B11_EAST INT_R_X3Y81/CLK1 CLBLM_R_X3Y81/CLBLM_M_CLK } { INT_L_X2Y88/GCLK_L_B11_EAST INT_R_X3Y88/CLK1 CLBLM_R_X3Y88/CLBLM_M_CLK } { INT_L_X2Y89/GCLK_L_B11_EAST { INT_R_X3Y89/CLK0 CLBLM_R_X3Y89/CLBLM_L_CLK } INT_R_X3Y89/CLK1 CLBLM_R_X3Y89/CLBLM_M_CLK } { INT_L_X2Y89/GCLK_L_B11_WEST { INT_L_X2Y89/CLK_L1 CLBLL_L_X2Y89/CLBLL_LL_CLK } INT_L_X2Y89/CLK_L0 CLBLL_L_X2Y89/CLBLL_L_CLK } { INT_L_X2Y90/GCLK_L_B11_EAST { INT_R_X3Y90/CLK0 CLBLM_R_X3Y90/CLBLM_L_CLK } INT_R_X3Y90/CLK1 CLBLM_R_X3Y90/CLBLM_M_CLK } { INT_L_X2Y90/GCLK_L_B11_WEST INT_L_X2Y90/CLK_L0 CLBLL_L_X2Y90/CLBLL_L_CLK } { INT_L_X2Y91/GCLK_L_B11_EAST { INT_R_X3Y91/CLK0 CLBLM_R_X3Y91/CLBLM_L_CLK } INT_R_X3Y91/CLK1 CLBLM_R_X3Y91/CLBLM_M_CLK } { INT_L_X2Y92/GCLK_L_B11_EAST { INT_R_X3Y92/CLK0 CLBLM_R_X3Y92/CLBLM_L_CLK } INT_R_X3Y92/CLK1 CLBLM_R_X3Y92/CLBLM_M_CLK } { INT_L_X2Y92/GCLK_L_B11_WEST INT_L_X2Y92/CLK_L1 CLBLL_L_X2Y92/CLBLL_LL_CLK } { INT_L_X2Y93/GCLK_L_B11_EAST INT_R_X3Y93/CLK1 CLBLM_R_X3Y93/CLBLM_M_CLK } { INT_L_X2Y93/GCLK_L_B11_WEST INT_L_X2Y93/CLK_L1 CLBLL_L_X2Y93/CLBLL_LL_CLK } { INT_L_X2Y94/GCLK_L_B11_EAST INT_R_X3Y94/CLK0 CLBLM_R_X3Y94/CLBLM_L_CLK } { INT_L_X2Y94/GCLK_L_B11_WEST { INT_L_X2Y94/CLK_L1 CLBLL_L_X2Y94/CLBLL_LL_CLK } INT_L_X2Y94/CLK_L0 CLBLL_L_X2Y94/CLBLL_L_CLK } { INT_L_X2Y95/GCLK_L_B11_EAST { INT_R_X3Y95/CLK0 CLBLM_R_X3Y95/CLBLM_L_CLK } INT_R_X3Y95/CLK1 CLBLM_R_X3Y95/CLBLM_M_CLK } { INT_L_X2Y95/GCLK_L_B11_WEST INT_L_X2Y95/CLK_L1 CLBLL_L_X2Y95/CLBLL_LL_CLK } { INT_L_X2Y96/GCLK_L_B11_EAST INT_R_X3Y96/CLK1 CLBLM_R_X3Y96/CLBLM_M_CLK } { INT_L_X2Y97/GCLK_L_B11_EAST INT_R_X3Y97/CLK0 CLBLM_R_X3Y97/CLBLM_L_CLK } { INT_L_X2Y97/GCLK_L_B11_WEST INT_L_X2Y97/CLK_L0 CLBLL_L_X2Y97/CLBLL_L_CLK } { INT_L_X2Y98/GCLK_L_B11_EAST INT_R_X3Y98/CLK0 CLBLM_R_X3Y98/CLBLM_L_CLK } { INT_L_X2Y98/GCLK_L_B11_WEST INT_L_X2Y98/CLK_L0 CLBLL_L_X2Y98/CLBLL_L_CLK } INT_L_X2Y99/GCLK_L_B11_EAST { INT_R_X3Y99/CLK0 CLBLM_R_X3Y99/CLBLM_L_CLK } INT_R_X3Y99/CLK1 CLBLM_R_X3Y99/CLBLM_M_CLK }  [get_nets {clk_IBUF_BUFG}]
set_property ROUTE { BRAM_L_X6Y100/BRAM_FIFO18_DOADO7 BRAM_L_X6Y100/BRAM_LOGIC_OUTS_B8_2 BRAM_INT_INTERFACE_L_X6Y102/INT_INTERFACE_LOGIC_OUTS_L8 INT_L_X6Y102/SW2BEG0 INT_R_X5Y101/SL1BEG0 INT_R_X5Y100/IMUX16 CLBLM_R_X5Y100/CLBLM_L_B3 }  [get_nets {data0}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_L_CQ CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS2 { INT_R_X3Y98/NL1BEG1 INT_R_X3Y99/IMUX41 CLBLM_R_X3Y99/CLBLM_L_D1 } INT_R_X3Y98/WW2BEG2 INT_R_X1Y98/ER1BEG3 INT_L_X2Y98/EL1BEG2 INT_R_X3Y98/IMUX43 CLBLM_R_X3Y98/CLBLM_M_D6 }  [get_nets {debounce_count[8]}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_L_A CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS8 INT_L_X4Y91/ER1BEG1 INT_R_X5Y91/IMUX27 CLBLM_R_X5Y91/CLBLM_M_B4 }  [get_nets {arrow_addr[8]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_L_D CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS11 INT_R_X5Y77/WW4BEG3 INT_R_X1Y77/ER1BEG3 INT_L_X2Y77/IMUX_L7 CLBLL_L_X2Y77/CLBLL_LL_A1 }  [get_nets {FSM_sequential_state_reg[0]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_L_AQ CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS0 INT_R_X3Y90/IMUX16 CLBLM_R_X3Y90/CLBLM_L_B3 }  [get_nets {hscore3_bin[3]}]
set_property ROUTE { CLBLL_L_X2Y77/CLBLL_LL_AQ CLBLL_L_X2Y77/CLBLL_LOGIC_OUTS4 { INT_L_X2Y77/NL1BEG_N3 { INT_L_X2Y77/NL1BEG2 { INT_L_X2Y78/IMUX_L35 CLBLL_L_X2Y78/CLBLL_LL_C6 } { INT_L_X2Y78/NL1BEG1 { INT_L_X2Y79/IMUX_L18 CLBLL_L_X2Y79/CLBLL_LL_B2 } INT_L_X2Y79/IMUX_L2 CLBLL_L_X2Y79/CLBLL_LL_A2 } { INT_L_X2Y78/IMUX_L43 CLBLL_L_X2Y78/CLBLL_LL_D6 } { INT_L_X2Y78/IMUX_L11 CLBLL_L_X2Y78/CLBLL_LL_A4 } { INT_L_X2Y78/IMUX_L12 CLBLL_L_X2Y78/CLBLL_LL_B6 } INT_L_X2Y78/NR1BEG2 { INT_L_X2Y79/IMUX_L44 CLBLL_L_X2Y79/CLBLL_LL_D4 } INT_L_X2Y79/IMUX_L29 CLBLL_L_X2Y79/CLBLL_LL_C2 } { INT_L_X2Y77/IMUX_L45 CLBLL_L_X2Y77/CLBLL_LL_D2 } INT_L_X2Y77/IMUX_L22 CLBLL_L_X2Y77/CLBLL_LL_C3 } { INT_L_X2Y77/EE2BEG0 INT_L_X4Y77/ER1BEG1 INT_R_X5Y77/IMUX42 CLBLM_R_X5Y77/CLBLM_L_D6 } { INT_L_X2Y77/IMUX_L1 CLBLL_L_X2Y77/CLBLL_LL_A3 } INT_L_X2Y77/IMUX_L17 CLBLL_L_X2Y77/CLBLL_LL_B3 }  [get_nets {frame_buf/SRAM/state_reg[0]}]
set_property ROUTE { CLBLM_R_X3Y94/CLBLM_M_B CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS13 INT_R_X3Y94/WL1BEG0 INT_L_X2Y94/IMUX_L33 CLBLL_L_X2Y94/CLBLL_L_C1 }  [get_nets {sound_out_OBUF_inst_i_20_n_0}]
set_property ROUTE { CLBLL_L_X2Y98/CLBLL_L_BQ CLBLL_L_X2Y98/CLBLL_LOGIC_OUTS1 INT_L_X2Y98/ER1BEG2 { INT_R_X3Y98/IMUX37 CLBLM_R_X3Y98/CLBLM_L_D4 } INT_R_X3Y98/FAN_ALT5 INT_R_X3Y98/FAN_BOUNCE5 INT_R_X3Y98/IMUX35 CLBLM_R_X3Y98/CLBLM_M_C6 }  [get_nets {debounce_count[7]}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_L_AQ CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS0 { INT_L_X2Y64/FAN_ALT0 INT_L_X2Y64/FAN_BOUNCE0 INT_L_X2Y63/BYP_ALT6 INT_L_X2Y63/BYP_L6 CLBLL_L_X2Y63/CLBLL_LL_DX } { INT_L_X2Y64/IMUX_L0 CLBLL_L_X2Y64/CLBLL_L_A3 } INT_L_X2Y64/IMUX_L16 CLBLL_L_X2Y64/CLBLL_L_B3 }  [get_nets {addr[14]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_A CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS12 INT_R_X7Y90/WW2BEG0 INT_R_X5Y90/IMUX25 CLBLM_R_X5Y90/CLBLM_L_B5 }  [get_nets {FSM_sequential_state_reg[2]_i_6_n_0}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_L_C CLBLM_R_X5Y78/CLBLM_LOGIC_OUTS10 INT_R_X5Y78/SR1BEG3 INT_R_X5Y77/IMUX39 CLBLM_R_X5Y77/CLBLM_L_D3 }  [get_nets {FSM_sequential_state_reg[0]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_L_B CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS9 { INT_R_X5Y92/SL1BEG1 INT_R_X5Y91/WL1BEG0 INT_L_X4Y91/IMUX_L25 CLBLL_L_X4Y91/CLBLL_L_B5 } INT_R_X5Y92/WR1BEG2 INT_L_X4Y92/IMUX_L28 CLBLL_L_X4Y92/CLBLL_LL_C4 }  [get_nets {state_reg[5]_i_6_n_0}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_M_COUT CLBLM_L_X8Y92/CLBLM_M_COUT_N }  [get_nets {wait_count_reg[12]_i_2_n_0}]
set_property ROUTE { CLBLM_L_X8Y95/CLBLM_M_BMUX CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS21 INT_L_X8Y95/SW2BEG3 INT_R_X7Y94/SR1BEG_S0 INT_R_X7Y94/IMUX26 CLBLM_R_X7Y94/CLBLM_L_B4 }  [get_nets {wait_count_reg[24]_i_3_n_6}]
set_property ROUTE { CLBLM_L_X8Y95/CLBLM_M_AMUX CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS20 INT_L_X8Y95/SW2BEG2 INT_R_X7Y94/FAN_ALT1 INT_R_X7Y94/FAN_BOUNCE1 INT_R_X7Y94/IMUX10 CLBLM_R_X7Y94/CLBLM_L_A4 }  [get_nets {wait_count_reg[24]_i_3_n_7}]
set_property ROUTE { CLBLM_L_X8Y95/CLBLM_M_DMUX CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS23 INT_L_X8Y95/SL1BEG1 INT_L_X8Y94/SS2BEG1 INT_L_X8Y92/IMUX_L20 CLBLM_L_X8Y92/CLBLM_L_C2 }  [get_nets {wait_count_reg[24]_i_3_n_4}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_L_BQ CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS1 INT_R_X3Y90/NL1BEG0 INT_R_X3Y90/IMUX23 CLBLM_R_X3Y90/CLBLM_L_C3 }  [get_nets {hscore3_bin[4]}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_LL_AQ CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS4 { INT_L_X4Y64/SL1BEG0 { INT_L_X4Y63/SW2BEG0 INT_R_X3Y62/IMUX24 CLBLM_R_X3Y62/CLBLM_M_B5 } { INT_L_X4Y63/IMUX_L8 CLBLL_L_X4Y63/CLBLL_LL_A5 } { INT_L_X4Y63/IMUX_L24 CLBLL_L_X4Y63/CLBLL_LL_B5 } INT_L_X4Y63/IMUX_L32 CLBLL_L_X4Y63/CLBLL_LL_C1 } { INT_L_X4Y64/BYP_ALT1 INT_L_X4Y64/BYP_BOUNCE1 INT_L_X4Y64/IMUX_L35 CLBLL_L_X4Y64/CLBLL_LL_C6 } { INT_L_X4Y64/IMUX_L1 CLBLL_L_X4Y64/CLBLL_LL_A3 } { INT_L_X4Y64/WL1BEG_N3 { INT_R_X3Y63/IMUX23 CLBLM_R_X3Y63/CLBLM_L_C3 } { INT_R_X3Y63/IMUX31 CLBLM_R_X3Y63/CLBLM_M_C5 } INT_R_X3Y63/IMUX47 CLBLM_R_X3Y63/CLBLM_M_D5 } INT_L_X4Y64/WR1BEG1 INT_R_X3Y64/IMUX25 CLBLM_R_X3Y64/CLBLM_L_B5 }  [get_nets {pixel_y[0]}]
set_property ROUTE { CLBLM_L_X8Y95/CLBLM_M_CMUX CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS22 INT_L_X8Y95/SR1BEG1 INT_L_X8Y94/IMUX_L19 CLBLM_L_X8Y94/CLBLM_L_B2 }  [get_nets {wait_count_reg[24]_i_3_n_5}]
set_property ROUTE { CLBLM_R_X3Y95/CLBLM_L_AMUX CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS16 { INT_R_X3Y95/SR1BEG3 { INT_R_X3Y94/IMUX7 CLBLM_R_X3Y94/CLBLM_M_A1 } { INT_R_X3Y94/SE2BEG3 INT_L_X4Y93/IMUX_L7 CLBLL_L_X4Y93/CLBLL_LL_A1 } { INT_R_X3Y94/IMUX31 CLBLM_R_X3Y94/CLBLM_M_C5 } INT_R_X3Y94/IMUX15 CLBLM_R_X3Y94/CLBLM_M_B1 } { INT_R_X3Y95/SS2BEG2 { INT_R_X3Y93/IMUX28 CLBLM_R_X3Y93/CLBLM_M_C4 } INT_R_X3Y93/FAN_ALT5 INT_R_X3Y93/FAN_BOUNCE5 INT_R_X3Y93/IMUX17 CLBLM_R_X3Y93/CLBLM_M_B3 } INT_R_X3Y95/SE2BEG2 INT_L_X4Y94/IMUX_L4 CLBLL_L_X4Y94/CLBLL_LL_A6 }  [get_nets {read_color[1]}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_M_DMUX CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS23 INT_L_X8Y92/IMUX_L3 CLBLM_L_X8Y92/CLBLM_L_A2 }  [get_nets {wait_count_reg[12]_i_2_n_4}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_LL_A CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS12 INT_L_X4Y91/NR1BEG0 INT_L_X4Y92/IMUX_L40 CLBLL_L_X4Y92/CLBLL_LL_D1 }  [get_nets {state_reg[2]_i_9_n_0}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_M_CMUX CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS22 INT_L_X8Y92/NR1BEG0 INT_L_X8Y93/IMUX_L0 CLBLM_L_X8Y93/CLBLM_L_A3 }  [get_nets {wait_count_reg[12]_i_2_n_5}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_M_BMUX CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS21 INT_L_X8Y92/NW2BEG3 INT_R_X7Y93/NL1BEG2 INT_R_X7Y94/IMUX3 CLBLM_R_X7Y94/CLBLM_L_A2 }  [get_nets {wait_count_reg[12]_i_2_n_6}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_M_AMUX CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS20 INT_L_X8Y92/WL1BEG1 INT_R_X7Y92/NL1BEG1 INT_R_X7Y93/NL1BEG0 INT_R_X7Y94/IMUX16 CLBLM_R_X7Y94/CLBLM_L_B3 }  [get_nets {wait_count_reg[12]_i_2_n_7}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_L_BQ CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS1 INT_R_X3Y98/FAN_ALT6 INT_R_X3Y98/FAN_BOUNCE6 { INT_R_X3Y98/IMUX41 CLBLM_R_X3Y98/CLBLM_L_D1 } INT_R_X3Y98/FAN_ALT2 INT_R_X3Y98/FAN_BOUNCE2 INT_R_X3Y98/BYP_ALT0 INT_R_X3Y98/BYP_BOUNCE0 INT_R_X3Y98/IMUX12 CLBLM_R_X3Y98/CLBLM_M_B6 }  [get_nets {debounce_count[6]}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_M_BMUX CLBLM_R_X5Y78/CLBLM_LOGIC_OUTS21 INT_R_X5Y78/WL1BEG2 INT_L_X4Y78/IMUX_L14 CLBLL_L_X4Y78/CLBLL_L_B1 }  [get_nets {frame_buf/SRAM/plusOp_carry__0_n_6}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_M_CMUX CLBLM_R_X5Y78/CLBLM_LOGIC_OUTS22 INT_R_X5Y78/WL1BEG_N3 INT_L_X4Y78/NL1BEG_N3 INT_L_X4Y78/IMUX_L30 CLBLL_L_X4Y78/CLBLL_L_C5 }  [get_nets {frame_buf/SRAM/plusOp_carry__0_n_5}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_M_AMUX CLBLM_R_X5Y78/CLBLM_LOGIC_OUTS20 INT_R_X5Y78/WL1BEG1 INT_L_X4Y78/IMUX_L3 CLBLL_L_X4Y78/CLBLL_L_A2 }  [get_nets {frame_buf/SRAM/plusOp_carry__0_n_7}]
set_property ROUTE { CLBLM_R_X3Y63/CLBLM_M_D CLBLM_R_X3Y63/CLBLM_M_DMUX CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS23 INT_R_X3Y63/WL1BEG0 INT_L_X2Y63/IMUX_L9 CLBLL_L_X2Y63/CLBLL_L_A5 }  [get_nets {addr_reg[11]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_M_DMUX CLBLM_R_X5Y78/CLBLM_LOGIC_OUTS23 INT_R_X5Y78/WL1BEG0 INT_L_X4Y78/IMUX_L25 CLBLL_L_X4Y78/CLBLL_L_B5 }  [get_nets {frame_buf/SRAM/plusOp_carry__0_n_4}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_M_COUT CLBLM_R_X5Y78/CLBLM_M_COUT_N }  [get_nets {frame_buf/SRAM/plusOp_carry__0_n_0}]
set_property ROUTE { CLBLL_L_X2Y79/CLBLL_LL_BQ CLBLL_L_X2Y79/CLBLL_LOGIC_OUTS5 INT_L_X2Y79/NW6BEG1 INT_L_X0Y83/WW2BEG0 INT_R_X1Y83/WR1BEG1 INT_L_X0Y83/IMUX_L34 LIOI3_X0Y83/IOI_OLOGIC1_D1 LIOI3_X0Y83/LIOI_OLOGIC1_OQ LIOI3_X0Y83/LIOI_O1 }  [get_nets {MemWR_OBUF}]
set_property ROUTE { CLBLL_L_X4Y63/CLBLL_LL_AQ CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS4 { INT_L_X4Y63/NL1BEG_N3 { INT_L_X4Y63/NW2BEG3 { INT_R_X3Y64/IMUX5 CLBLM_R_X3Y64/CLBLM_L_A6 } INT_R_X3Y64/IMUX14 CLBLM_R_X3Y64/CLBLM_L_B1 } { INT_L_X4Y63/NL1BEG2 { INT_L_X4Y64/IMUX_L4 CLBLL_L_X4Y64/CLBLL_LL_A6 } INT_L_X4Y64/IMUX_L28 CLBLL_L_X4Y64/CLBLL_LL_C4 } INT_L_X4Y63/IMUX_L22 CLBLL_L_X4Y63/CLBLL_LL_C3 } { INT_L_X4Y63/IMUX_L1 CLBLL_L_X4Y63/CLBLL_LL_A3 } { INT_L_X4Y63/IMUX_L17 CLBLL_L_X4Y63/CLBLL_LL_B3 } INT_L_X4Y63/WR1BEG1 INT_R_X3Y63/BYP_ALT4 INT_R_X3Y63/BYP_BOUNCE4 { INT_R_X3Y63/IMUX20 CLBLM_R_X3Y63/CLBLM_L_C2 } { INT_R_X3Y63/IMUX28 CLBLM_R_X3Y63/CLBLM_M_C4 } INT_R_X3Y63/IMUX44 CLBLM_R_X3Y63/CLBLM_M_D4 }  [get_nets {pixel_y[1]}]
set_property ROUTE { CLBLL_L_X2Y65/CLBLL_L_AQ CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS0 { INT_L_X2Y65/NL1BEG_N3 INT_L_X2Y65/FAN_ALT5 INT_L_X2Y65/FAN_BOUNCE5 INT_L_X2Y65/BYP_ALT1 INT_L_X2Y65/BYP_L1 CLBLL_L_X2Y65/CLBLL_LL_AX } INT_L_X2Y65/IMUX_L0 CLBLL_L_X2Y65/CLBLL_L_A3 }  [get_nets {addr[15]}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_L_CQ CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS2 INT_R_X3Y90/IMUX20 CLBLM_R_X3Y90/CLBLM_L_C2 }  [get_nets {hscore3_bin[5]}]
set_property ROUTE { CLBLL_L_X2Y91/CLBLL_LL_A CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS12 INT_L_X2Y91/SL1BEG0 INT_L_X2Y90/SS2BEG0 { INT_L_X2Y88/IMUX_L40 CLBLL_L_X2Y88/CLBLL_LL_D1 } { INT_L_X2Y88/BYP_ALT1 INT_L_X2Y88/BYP_BOUNCE1 { INT_L_X2Y88/IMUX_L35 CLBLL_L_X2Y88/CLBLL_LL_C6 } INT_L_X2Y88/IMUX_L21 CLBLL_L_X2Y88/CLBLL_L_C4 } { INT_L_X2Y88/IMUX_L1 CLBLL_L_X2Y88/CLBLL_LL_A3 } { INT_L_X2Y88/IMUX_L10 CLBLL_L_X2Y88/CLBLL_L_A4 } { INT_L_X2Y88/IMUX_L24 CLBLL_L_X2Y88/CLBLL_LL_B5 } INT_L_X2Y88/IMUX_L25 CLBLL_L_X2Y88/CLBLL_L_B5 }  [get_nets {seg_OBUF[6]_inst_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_LL_B CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS13 { INT_L_X4Y95/NL1BEG0 { INT_L_X4Y96/EL1BEG_N3 INT_R_X5Y95/SL1BEG3 INT_R_X5Y94/IMUX47 CLBLM_R_X5Y94/CLBLM_M_D5 } { INT_L_X4Y96/IMUX_L0 CLBLL_L_X4Y96/CLBLL_L_A3 } INT_L_X4Y96/NE2BEG0 { INT_R_X5Y97/IMUX8 CLBLM_R_X5Y97/CLBLM_M_A5 } { INT_R_X5Y97/IMUX9 CLBLM_R_X5Y97/CLBLM_L_A5 } INT_R_X5Y97/IMUX16 CLBLM_R_X5Y97/CLBLM_L_B3 } { INT_L_X4Y95/SS2BEG1 { INT_L_X4Y93/SL1BEG1 { INT_L_X4Y92/IMUX_L2 CLBLL_L_X4Y92/CLBLL_LL_A2 } INT_L_X4Y92/WL1BEG0 INT_R_X3Y92/IMUX25 CLBLM_R_X3Y92/CLBLM_L_B5 } INT_L_X4Y93/IMUX_L20 CLBLL_L_X4Y93/CLBLL_L_C2 } INT_L_X4Y95/NE2BEG1 { INT_R_X5Y96/IMUX26 CLBLM_R_X5Y96/CLBLM_L_B4 } { INT_R_X5Y96/IMUX3 CLBLM_R_X5Y96/CLBLM_L_A2 } INT_R_X5Y96/IMUX33 CLBLM_R_X5Y96/CLBLM_L_C1 }  [get_nets {point_end[7]_i_4_n_0}]
set_property ROUTE { CLBLM_R_X3Y95/CLBLM_L_AQ CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS0 { INT_R_X3Y95/EL1BEG_N3 INT_L_X4Y94/IMUX_L7 CLBLL_L_X4Y94/CLBLL_LL_A1 } { INT_R_X3Y95/SL1BEG0 { INT_R_X3Y94/IMUX1 CLBLM_R_X3Y94/CLBLM_M_A3 } INT_R_X3Y94/IMUX17 CLBLM_R_X3Y94/CLBLM_M_B3 } { INT_R_X3Y95/SR1BEG1 INT_R_X3Y94/IMUX28 CLBLM_R_X3Y94/CLBLM_M_C4 } INT_R_X3Y95/SS2BEG0 { INT_R_X3Y93/IMUX2 CLBLM_R_X3Y93/CLBLM_M_A2 } { INT_R_X3Y93/ER1BEG1 INT_L_X4Y93/IMUX_L11 CLBLL_L_X4Y93/CLBLL_LL_A4 } INT_R_X3Y93/IMUX32 CLBLM_R_X3Y93/CLBLM_M_C1 }  [get_nets {read_color[0]}]
set_property ROUTE { CLBLL_L_X2Y98/CLBLL_L_AQ CLBLL_L_X2Y98/CLBLL_LOGIC_OUTS0 INT_L_X2Y98/ER1BEG1 { INT_R_X3Y98/IMUX4 CLBLM_R_X3Y98/CLBLM_M_A6 } INT_R_X3Y98/IMUX42 CLBLM_R_X3Y98/CLBLM_L_D6 }  [get_nets {debounce_count[5]}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_L_BQ CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS1 INT_L_X2Y63/BYP_ALT5 INT_L_X2Y63/BYP_BOUNCE5 { INT_L_X2Y63/FAN_ALT3 INT_L_X2Y63/FAN_BOUNCE3 INT_L_X2Y63/BYP_ALT3 INT_L_X2Y63/BYP_L3 CLBLL_L_X2Y63/CLBLL_LL_CX } INT_L_X2Y63/FAN_ALT5 INT_L_X2Y63/FAN_BOUNCE5 INT_L_X2Y63/IMUX_L25 CLBLL_L_X2Y63/CLBLL_L_B5 }  [get_nets {addr[12]}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_L_D CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS11 INT_R_X3Y91/IMUX6 CLBLM_R_X3Y91/CLBLM_L_A1 }  [get_nets {score[6]_i_8_n_0}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_M_D CLBLM_R_X3Y92/CLBLM_M_DMUX CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS23 INT_R_X3Y92/SW2BEG1 INT_L_X2Y91/SS2BEG1 { INT_L_X2Y89/SS2BEG1 INT_L_X2Y87/ER1BEG2 INT_R_X3Y87/NR1BEG2 INT_R_X3Y88/FAN_ALT7 INT_R_X3Y88/FAN7 CLBLM_R_X3Y88/CLBLM_M_CE } INT_L_X2Y89/FAN_ALT6 INT_L_X2Y89/FAN_L6 CLBLL_L_X2Y89/CLBLL_L_CE }  [get_nets {hscore1_bin_next}]
set_property ROUTE { CLBLM_L_X8Y91/CLBLM_L_AMUX CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS16 INT_L_X8Y91/NN2BEG2 INT_L_X8Y93/NL1BEG1 INT_L_X8Y94/IMUX_L41 CLBLM_L_X8Y94/CLBLM_L_D1 }  [get_nets {wait_count[24]_i_9_n_0}]
set_property ROUTE { CLBLL_L_X2Y75/CLBLL_LL_AQ CLBLL_L_X2Y75/CLBLL_LOGIC_OUTS4 { INT_L_X2Y75/NL1BEG_N3 { INT_L_X2Y75/NL1BEG2 INT_L_X2Y76/IMUX_L11 CLBLL_L_X2Y76/CLBLL_LL_A4 } { INT_L_X2Y75/NN2BEG3 INT_L_X2Y77/IMUX_L29 CLBLL_L_X2Y77/CLBLL_LL_C2 } { INT_L_X2Y75/FAN_ALT5 INT_L_X2Y75/FAN_BOUNCE5 INT_L_X2Y75/IMUX_L11 CLBLL_L_X2Y75/CLBLL_LL_A4 } { INT_L_X2Y75/NR1BEG3 { INT_L_X2Y76/IMUX_L15 CLBLL_L_X2Y76/CLBLL_LL_B1 } INT_L_X2Y76/IMUX_L31 CLBLL_L_X2Y76/CLBLL_LL_C5 } INT_L_X2Y75/IMUX_L29 CLBLL_L_X2Y75/CLBLL_LL_C2 } { INT_L_X2Y75/IMUX_L1 CLBLL_L_X2Y75/CLBLL_LL_A3 } { INT_L_X2Y75/IMUX_L17 CLBLL_L_X2Y75/CLBLL_LL_B3 } INT_L_X2Y75/SS6BEG0 INT_L_X2Y69/SL1BEG0 INT_L_X2Y68/SS2BEG0 { INT_L_X2Y66/ER1BEG1 { INT_R_X3Y66/IMUX43 CLBLM_R_X3Y66/CLBLM_M_D6 } INT_R_X3Y66/IMUX12 CLBLM_R_X3Y66/CLBLM_M_B6 } { INT_L_X2Y66/SL1BEG0 { INT_L_X2Y65/IMUX_L41 CLBLL_L_X2Y65/CLBLL_L_D1 } { INT_L_X2Y65/IMUX_L9 CLBLL_L_X2Y65/CLBLL_L_A5 } INT_L_X2Y65/IMUX_L33 CLBLL_L_X2Y65/CLBLL_L_C1 } { INT_L_X2Y66/SR1BEG1 { INT_L_X2Y65/ER1BEG2 { INT_R_X3Y65/IMUX22 CLBLM_R_X3Y65/CLBLM_M_C3 } INT_R_X3Y65/IMUX6 CLBLM_R_X3Y65/CLBLM_L_A1 } { INT_L_X2Y65/SL1BEG1 { INT_L_X2Y64/ER1BEG2 { INT_R_X3Y64/IMUX21 CLBLM_R_X3Y64/CLBLM_L_C4 } INT_R_X3Y64/SL1BEG2 INT_R_X3Y63/SL1BEG2 INT_R_X3Y62/IMUX4 CLBLM_R_X3Y62/CLBLM_M_A6 } { INT_L_X2Y64/SL1BEG1 { INT_L_X2Y63/IMUX_L34 CLBLL_L_X2Y63/CLBLL_L_C6 } { INT_L_X2Y63/SL1BEG1 { INT_L_X2Y62/IMUX_L34 CLBLL_L_X2Y62/CLBLL_L_C6 } { INT_L_X2Y62/IMUX_L26 CLBLL_L_X2Y62/CLBLL_L_B4 } INT_L_X2Y62/IMUX_L3 CLBLL_L_X2Y62/CLBLL_L_A2 } { INT_L_X2Y63/IMUX_L10 CLBLL_L_X2Y63/CLBLL_L_A4 } INT_L_X2Y63/IMUX_L19 CLBLL_L_X2Y63/CLBLL_L_B2 } { INT_L_X2Y64/SR1BEG2 INT_L_X2Y63/IMUX_L37 CLBLL_L_X2Y63/CLBLL_L_D4 } { INT_L_X2Y64/SE2BEG1 INT_R_X3Y63/IMUX18 CLBLM_R_X3Y63/CLBLM_M_B2 } INT_L_X2Y64/IMUX_L3 CLBLL_L_X2Y64/CLBLL_L_A2 } { INT_L_X2Y65/SE2BEG1 INT_R_X3Y64/IMUX2 CLBLM_R_X3Y64/CLBLM_M_A2 } INT_L_X2Y65/IMUX_L19 CLBLL_L_X2Y65/CLBLL_L_B2 } INT_L_X2Y66/IMUX_L2 CLBLL_L_X2Y66/CLBLL_LL_A2 }  [get_nets {frame_buf/state_reg[1]}]
set_property ROUTE { CLBLM_R_X5Y95/CLBLM_L_AMUX CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS16 { INT_R_X5Y95/FAN_ALT5 INT_R_X5Y95/FAN_BOUNCE5 INT_R_X5Y95/BYP_ALT5 { INT_R_X5Y95/BYP5 CLBLM_R_X5Y95/CLBLM_L_BX } INT_R_X5Y95/BYP_BOUNCE5 INT_R_X5Y95/FAN_ALT3 INT_R_X5Y95/FAN3 CLBLM_R_X5Y95/CLBLM_M_DI } INT_R_X5Y95/WL1BEG1 INT_L_X4Y95/WR1BEG3 INT_R_X3Y95/FAN_ALT3 INT_R_X3Y95/FAN3 CLBLM_R_X3Y95/CLBLM_M_DI }  [get_nets {color_write_value[1]}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_L_DQ CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS3 INT_R_X3Y90/IMUX39 CLBLM_R_X3Y90/CLBLM_L_D3 }  [get_nets {hscore3_bin[6]}]
set_property ROUTE { CLBLL_L_X2Y103/CLBLL_LL_A CLBLL_L_X2Y103/CLBLL_LOGIC_OUTS12 INT_L_X2Y103/NW2BEG0 INT_R_X1Y104/WR1BEG1 INT_L_X0Y104/IMUX_L34 LIOI3_X0Y103/IOI_OLOGIC0_D1 LIOI3_X0Y103/LIOI_OLOGIC0_OQ LIOI3_X0Y103/LIOI_O0 }  [get_nets {vgaGreen_OBUF[0]}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_L_AQ CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS0 { INT_R_X3Y98/NL1BEG_N3 INT_R_X3Y98/IMUX46 CLBLM_R_X3Y98/CLBLM_L_D5 } INT_R_X3Y98/SR1BEG1 INT_R_X3Y97/IMUX43 CLBLM_R_X3Y97/CLBLM_M_D6 }  [get_nets {debounce_count[4]}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_L_AQ CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS0 { INT_R_X3Y65/NL1BEG_N3 INT_R_X3Y65/IMUX21 CLBLM_R_X3Y65/CLBLM_L_C4 } { INT_R_X3Y65/SW2BEG0 INT_L_X2Y64/BYP_ALT1 INT_L_X2Y64/BYP_L1 CLBLL_L_X2Y64/CLBLL_LL_AX } INT_R_X3Y65/IMUX0 CLBLM_R_X3Y65/CLBLM_L_A3 }  [get_nets {addr[13]}]
set_property ROUTE { CLBLL_L_X2Y76/CLBLL_LL_AQ CLBLL_L_X2Y76/CLBLL_LOGIC_OUTS4 { INT_L_X2Y76/NL1BEG_N3 { INT_L_X2Y76/FAN_ALT1 INT_L_X2Y76/FAN_BOUNCE1 INT_L_X2Y76/IMUX_L4 CLBLL_L_X2Y76/CLBLL_LL_A6 } INT_L_X2Y76/IMUX_L29 CLBLL_L_X2Y76/CLBLL_LL_C2 } { INT_L_X2Y76/SL1BEG0 { INT_L_X2Y75/IMUX_L8 CLBLL_L_X2Y75/CLBLL_LL_A5 } { INT_L_X2Y75/SS2BEG0 INT_L_X2Y73/SS6BEG0 { INT_L_X2Y67/SE2BEG0 { INT_R_X3Y66/SL1BEG0 { INT_R_X3Y65/IMUX32 CLBLM_R_X3Y65/CLBLM_M_C1 } INT_R_X3Y65/IMUX9 CLBLM_R_X3Y65/CLBLM_L_A5 } { INT_R_X3Y66/IMUX40 CLBLM_R_X3Y66/CLBLM_M_D1 } INT_R_X3Y66/SS2BEG0 { INT_R_X3Y64/SL1BEG0 { INT_R_X3Y63/SR1BEG1 { INT_R_X3Y62/IMUX27 CLBLM_R_X3Y62/CLBLM_M_B4 } INT_R_X3Y62/WL1BEG0 { INT_L_X2Y62/NL1BEG0 { INT_L_X2Y63/NL1BEG_N3 INT_L_X2Y63/IMUX_L6 CLBLL_L_X2Y63/CLBLL_L_A1 } INT_L_X2Y63/IMUX_L16 CLBLL_L_X2Y63/CLBLL_L_B3 } { INT_L_X2Y62/IMUX_L25 CLBLL_L_X2Y62/CLBLL_L_B5 } INT_L_X2Y62/IMUX_L33 CLBLL_L_X2Y62/CLBLL_L_C1 } INT_R_X3Y63/IMUX17 CLBLM_R_X3Y63/CLBLM_M_B3 } { INT_R_X3Y64/IMUX32 CLBLM_R_X3Y64/CLBLM_M_C1 } { INT_R_X3Y64/IMUX33 CLBLM_R_X3Y64/CLBLM_L_C1 } INT_R_X3Y64/WL1BEG_N3 { INT_L_X2Y63/IMUX_L46 CLBLL_L_X2Y63/CLBLL_L_D5 } INT_L_X2Y63/IMUX_L30 CLBLL_L_X2Y63/CLBLL_L_C5 } INT_L_X2Y67/SR1BEG1 { INT_L_X2Y66/IMUX_L4 CLBLL_L_X2Y66/CLBLL_LL_A6 } INT_L_X2Y66/SR1BEG2 { INT_L_X2Y65/SL1BEG2 INT_L_X2Y64/IMUX_L5 CLBLL_L_X2Y64/CLBLL_L_A6 } { INT_L_X2Y65/IMUX_L46 CLBLL_L_X2Y65/CLBLL_L_D5 } { INT_L_X2Y65/IMUX_L6 CLBLL_L_X2Y65/CLBLL_L_A1 } { INT_L_X2Y65/IMUX_L14 CLBLL_L_X2Y65/CLBLL_L_B1 } INT_L_X2Y65/IMUX_L30 CLBLL_L_X2Y65/CLBLL_L_C5 } { INT_L_X2Y75/IMUX_L24 CLBLL_L_X2Y75/CLBLL_LL_B5 } INT_L_X2Y75/IMUX_L32 CLBLL_L_X2Y75/CLBLL_LL_C1 } { INT_L_X2Y76/IMUX_L1 CLBLL_L_X2Y76/CLBLL_LL_A3 } INT_L_X2Y76/IMUX_L17 CLBLL_L_X2Y76/CLBLL_LL_B3 }  [get_nets {frame_buf/state_reg[0]}]
set_property ROUTE { CLBLM_R_X3Y94/CLBLM_M_C CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS14 { INT_R_X3Y94/SW2BEG2 INT_L_X2Y93/IMUX_L36 CLBLL_L_X2Y93/CLBLL_L_D2 } INT_R_X3Y94/WL1BEG1 { INT_L_X2Y94/IMUX_L20 CLBLL_L_X2Y94/CLBLL_L_C2 } INT_L_X2Y94/IMUX_L26 CLBLL_L_X2Y94/CLBLL_L_B4 }  [get_nets {sound_out_OBUF_inst_i_21_n_0}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_M_BQ CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS5 { INT_R_X3Y90/BYP_ALT4 INT_R_X3Y90/BYP_BOUNCE4 { INT_R_X3Y90/IMUX6 CLBLM_R_X3Y90/CLBLM_L_A1 } INT_R_X3Y90/IMUX28 CLBLM_R_X3Y90/CLBLM_M_C4 } { INT_R_X3Y90/WL1BEG0 { INT_L_X2Y90/NL1BEG0 { INT_L_X2Y91/NL1BEG_N3 INT_L_X2Y91/EL1BEG2 { INT_R_X3Y91/BYP_ALT5 INT_R_X3Y91/BYP_BOUNCE5 INT_R_X3Y91/IMUX37 CLBLM_R_X3Y91/CLBLM_L_D4 } INT_R_X3Y91/SE2BEG2 INT_L_X4Y90/SW2BEG2 { INT_R_X3Y89/IMUX21 CLBLM_R_X3Y89/CLBLM_L_C4 } INT_R_X3Y89/SR1BEG3 { INT_R_X3Y88/WW2BEG3 INT_R_X1Y88/ER1BEG_S0 INT_L_X2Y89/BYP_ALT0 INT_L_X2Y89/BYP_L0 CLBLL_L_X2Y89/CLBLL_L_AX } INT_R_X3Y88/SR1BEG_S0 INT_R_X3Y88/IMUX2 CLBLM_R_X3Y88/CLBLM_M_A2 } INT_L_X2Y91/IMUX_L8 CLBLL_L_X2Y91/CLBLL_LL_A5 } { INT_L_X2Y90/SR1BEG1 { INT_L_X2Y89/IMUX_L11 CLBLL_L_X2Y89/CLBLL_LL_A4 } INT_L_X2Y89/IMUX_L3 CLBLL_L_X2Y89/CLBLL_L_A2 } INT_L_X2Y90/IMUX_L9 CLBLL_L_X2Y90/CLBLL_L_A5 } INT_R_X3Y90/IMUX18 CLBLM_R_X3Y90/CLBLM_M_B2 }  [get_nets {score[0]}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_M_COUT CLBLM_R_X3Y97/CLBLM_M_COUT_N }  [get_nets {debounce_count_reg[4]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_LL_A CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS12 { INT_L_X4Y94/ER1BEG1 { INT_R_X5Y94/IMUX35 CLBLM_R_X5Y94/CLBLM_M_C6 } { INT_R_X5Y94/IMUX11 CLBLM_R_X5Y94/CLBLM_M_A4 } INT_R_X5Y94/IMUX12 CLBLM_R_X5Y94/CLBLM_M_B6 } { INT_L_X4Y94/IMUX_L0 CLBLL_L_X4Y94/CLBLL_L_A3 } INT_L_X4Y94/IMUX_L16 CLBLL_L_X4Y94/CLBLL_L_B3 }  [get_nets {point_end[7]_i_7_n_0}]
set_property ROUTE { CLBLL_L_X2Y113/CLBLL_LL_AQ CLBLL_L_X2Y113/CLBLL_LOGIC_OUTS4 INT_L_X2Y113/SE2BEG0 INT_R_X3Y112/SW2BEG0 INT_L_X2Y111/IMUX_L10 CLBLL_L_X2Y111/CLBLL_L_A4 }  [get_nets {Rs2m[2]}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_M_DMUX CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS23 INT_R_X3Y97/NR1BEG1 INT_R_X3Y98/IMUX10 CLBLM_R_X3Y98/CLBLM_L_A4 }  [get_nets {debounce_count_reg[4]_i_2_n_4}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_M_BMUX CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS21 INT_R_X3Y97/SR1BEG_S0 INT_R_X3Y97/IMUX25 CLBLM_R_X3Y97/CLBLM_L_B5 }  [get_nets {debounce_count_reg[4]_i_2_n_6}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_M_CMUX CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS22 INT_R_X3Y97/NL1BEG_N3 INT_R_X3Y97/IMUX21 CLBLM_R_X3Y97/CLBLM_L_C4 }  [get_nets {debounce_count_reg[4]_i_2_n_5}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_M_AMUX CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS20 INT_R_X3Y97/FAN_ALT7 INT_R_X3Y97/FAN_BOUNCE7 INT_R_X3Y97/IMUX0 CLBLM_R_X3Y97/CLBLM_L_A3 }  [get_nets {debounce_count_reg[4]_i_2_n_7}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_L_CQ CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS2 { INT_L_X8Y93/IMUX_L36 CLBLM_L_X8Y93/CLBLM_L_D2 } INT_L_X8Y93/NR1BEG2 INT_L_X8Y94/IMUX_L4 CLBLM_L_X8Y94/CLBLM_M_A6 }  [get_nets {wait_count[17]}]
set_property ROUTE { CLBLL_L_X4Y68/CLBLL_LL_BQ CLBLL_L_X4Y68/CLBLL_LOGIC_OUTS5 INT_L_X4Y68/NN2BEG1 INT_L_X4Y70/NN6BEG1 INT_L_X4Y76/NN6BEG1 INT_L_X4Y82/NN6BEG1 INT_L_X4Y88/NN6BEG1 INT_L_X4Y94/NN6BEG1 INT_L_X4Y100/NN2BEG1 INT_L_X4Y102/BYP_ALT1 INT_L_X4Y102/BYP_L1 CLBLL_L_X4Y102/CLBLL_LL_AX }  [get_nets {buf1_pixelX[2]}]
set_property ROUTE { CLBLL_L_X4Y63/CLBLL_LL_CQ CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS6 { INT_L_X4Y63/NW2BEG2 { INT_R_X3Y64/IMUX3 CLBLM_R_X3Y64/CLBLM_L_A2 } INT_R_X3Y64/IMUX19 CLBLM_R_X3Y64/CLBLM_L_B2 } { INT_L_X4Y63/NR1BEG2 { INT_L_X4Y64/IMUX_L45 CLBLL_L_X4Y64/CLBLL_LL_D2 } INT_L_X4Y64/NR1BEG2 INT_L_X4Y65/WR1BEG3 INT_R_X3Y65/IMUX30 CLBLM_R_X3Y65/CLBLM_L_C5 } INT_L_X4Y63/IMUX_L29 CLBLL_L_X4Y63/CLBLL_LL_C2 }  [get_nets {pixel_y[4]}]
set_property ROUTE { CLBLL_L_X2Y113/CLBLL_L_CQ CLBLL_L_X2Y113/CLBLL_LOGIC_OUTS2 INT_L_X2Y113/SR1BEG3 INT_L_X2Y112/SS2BEG3 INT_L_X2Y111/IMUX_L8 CLBLL_L_X2Y111/CLBLL_LL_A5 }  [get_nets {Rs2m[1]}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_L_AMUX CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS16 { INT_L_X8Y94/FAN_ALT5 INT_L_X8Y94/FAN_BOUNCE5 INT_L_X8Y94/IMUX_L35 CLBLM_L_X8Y94/CLBLM_M_C6 } INT_L_X8Y94/IMUX_L21 CLBLM_L_X8Y94/CLBLM_L_C4 }  [get_nets {wait_count[19]}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_L_D CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS11 INT_R_X3Y97/NL1BEG2 INT_R_X3Y98/IMUX36 CLBLM_R_X3Y98/CLBLM_L_D2 }  [get_nets {debounce_count[18]_i_5_n_0}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_L_AQ CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS0 { INT_L_X4Y64/IMUX_L40 CLBLL_L_X4Y64/CLBLL_LL_D1 } { INT_L_X4Y64/NL1BEG_N3 { INT_L_X4Y64/IMUX_L6 CLBLL_L_X4Y64/CLBLL_L_A1 } INT_L_X4Y64/IMUX_L21 CLBLL_L_X4Y64/CLBLL_L_C4 } { INT_L_X4Y64/WW2BEG0 { INT_L_X2Y64/IMUX_L41 CLBLL_L_X2Y64/CLBLL_L_D1 } { INT_L_X2Y64/IMUX_L2 CLBLL_L_X2Y64/CLBLL_LL_A2 } { INT_L_X2Y64/IMUX_L25 CLBLL_L_X2Y64/CLBLL_L_B5 } INT_L_X2Y64/IMUX_L33 CLBLL_L_X2Y64/CLBLL_L_C1 } INT_L_X4Y64/IMUX_L16 CLBLL_L_X4Y64/CLBLL_L_B3 }  [get_nets {pixel_y[5]}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_L_AQ CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS0 INT_L_X8Y94/NL1BEG_N3 { INT_L_X8Y94/IMUX_L37 CLBLM_L_X8Y94/CLBLM_L_D4 } INT_L_X8Y94/FAN_ALT1 INT_L_X8Y94/FAN_BOUNCE1 INT_L_X8Y94/IMUX_L12 CLBLM_L_X8Y94/CLBLM_M_B6 }  [get_nets {wait_count[18]}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_LL_C { CLBLL_L_X4Y88/CLBLL_LL_CMUX CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS22 { INT_L_X4Y88/IMUX_L0 CLBLL_L_X4Y88/CLBLL_L_A3 } INT_L_X4Y88/IMUX_L16 CLBLL_L_X4Y88/CLBLL_L_B3 } CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS14 { INT_L_X4Y88/IMUX_L36 CLBLL_L_X4Y88/CLBLL_L_D2 } { INT_L_X4Y88/NL1BEG1 { INT_L_X4Y89/IMUX_L41 CLBLL_L_X4Y89/CLBLL_L_D1 } { INT_L_X4Y89/IMUX_L9 CLBLL_L_X4Y89/CLBLL_L_A5 } { INT_L_X4Y89/IMUX_L25 CLBLL_L_X4Y89/CLBLL_L_B5 } INT_L_X4Y89/IMUX_L33 CLBLL_L_X4Y89/CLBLL_L_C1 } { INT_L_X4Y88/SW2BEG2 INT_R_X3Y87/ER1BEG3 INT_L_X4Y87/IMUX_L30 CLBLL_L_X4Y87/CLBLL_L_C5 } { INT_L_X4Y88/SL1BEG2 { INT_L_X4Y87/IMUX_L36 CLBLL_L_X4Y87/CLBLL_L_D2 } { INT_L_X4Y87/IMUX_L4 CLBLL_L_X4Y87/CLBLL_LL_A6 } { INT_L_X4Y87/IMUX_L5 CLBLL_L_X4Y87/CLBLL_L_A6 } INT_L_X4Y87/IMUX_L13 CLBLL_L_X4Y87/CLBLL_L_B6 } { INT_L_X4Y88/NN2BEG2 { INT_L_X4Y90/IMUX_L5 CLBLL_L_X4Y90/CLBLL_L_A6 } { INT_L_X4Y90/IMUX_L12 CLBLL_L_X4Y90/CLBLL_LL_B6 } INT_L_X4Y90/EL1BEG1 { INT_R_X5Y90/IMUX41 CLBLM_R_X5Y90/CLBLM_L_D1 } INT_R_X5Y90/FAN_ALT2 INT_R_X5Y90/FAN_BOUNCE2 { INT_R_X5Y90/IMUX16 CLBLM_R_X5Y90/CLBLM_L_B3 } INT_R_X5Y90/IMUX32 CLBLM_R_X5Y90/CLBLM_M_C1 } INT_L_X4Y88/FAN_ALT7 INT_L_X4Y88/FAN_BOUNCE7 INT_L_X4Y88/IMUX_L34 CLBLL_L_X4Y88/CLBLL_L_C6 }  [get_nets {rec1/rx_bit}]
set_property ROUTE { CLBLL_L_X2Y75/CLBLL_LL_BQ CLBLL_L_X2Y75/CLBLL_LOGIC_OUTS5 { INT_L_X2Y75/NL1BEG0 { INT_L_X2Y76/IMUX_L8 CLBLL_L_X2Y76/CLBLL_LL_A5 } { INT_L_X2Y76/IMUX_L24 CLBLL_L_X2Y76/CLBLL_LL_B5 } { INT_L_X2Y76/IMUX_L32 CLBLL_L_X2Y76/CLBLL_LL_C1 } INT_L_X2Y75/IMUX_L31 CLBLL_L_X2Y75/CLBLL_LL_C5 } { INT_L_X2Y75/BYP_ALT4 INT_L_X2Y75/BYP_BOUNCE4 INT_L_X2Y75/IMUX_L12 CLBLL_L_X2Y75/CLBLL_LL_B6 } { INT_L_X2Y75/IMUX_L18 CLBLL_L_X2Y75/CLBLL_LL_B2 } { INT_L_X2Y75/IMUX_L2 CLBLL_L_X2Y75/CLBLL_LL_A2 } INT_L_X2Y75/SS6BEG1 INT_L_X2Y69/SL1BEG1 INT_L_X2Y68/SS2BEG1 { INT_L_X2Y66/ER1BEG2 { INT_R_X3Y66/IMUX44 CLBLM_R_X3Y66/CLBLM_M_D4 } INT_R_X3Y66/FAN_ALT5 INT_R_X3Y66/FAN_BOUNCE5 INT_R_X3Y66/IMUX27 CLBLM_R_X3Y66/CLBLM_M_B4 } { INT_L_X2Y66/SL1BEG1 { INT_L_X2Y65/IMUX_L34 CLBLL_L_X2Y65/CLBLL_L_C6 } { INT_L_X2Y65/IMUX_L42 CLBLL_L_X2Y65/CLBLL_L_D6 } INT_L_X2Y65/IMUX_L10 CLBLL_L_X2Y65/CLBLL_L_A4 } INT_L_X2Y66/SE2BEG1 { INT_R_X3Y65/SL1BEG1 { INT_R_X3Y64/SW2BEG1 { INT_L_X2Y63/IMUX_L42 CLBLL_L_X2Y63/CLBLL_L_D6 } { INT_L_X2Y63/SR1BEG2 { INT_L_X2Y62/ER1BEG3 { INT_R_X3Y62/IMUX7 CLBLM_R_X3Y62/CLBLM_M_A1 } INT_R_X3Y62/NR1BEG3 INT_R_X3Y63/IMUX15 CLBLM_R_X3Y63/CLBLM_M_B1 } { INT_L_X2Y62/IMUX_L6 CLBLL_L_X2Y62/CLBLL_L_A1 } INT_L_X2Y62/IMUX_L14 CLBLL_L_X2Y62/CLBLL_L_B1 } { INT_L_X2Y63/IMUX_L20 CLBLL_L_X2Y63/CLBLL_L_C2 } { INT_L_X2Y63/IMUX_L26 CLBLL_L_X2Y63/CLBLL_L_B4 } INT_L_X2Y63/IMUX_L3 CLBLL_L_X2Y63/CLBLL_L_A2 } { INT_R_X3Y64/IMUX34 CLBLM_R_X3Y64/CLBLM_L_C6 } { INT_R_X3Y64/WL1BEG0 { INT_L_X2Y64/NL1BEG0 { INT_L_X2Y65/IMUX_L16 CLBLL_L_X2Y65/CLBLL_L_B3 } INT_L_X2Y65/NR1BEG0 INT_L_X2Y66/IMUX_L8 CLBLL_L_X2Y66/CLBLL_LL_A5 } INT_L_X2Y64/IMUX_L9 CLBLL_L_X2Y64/CLBLL_L_A5 } INT_R_X3Y64/IMUX11 CLBLM_R_X3Y64/CLBLM_M_A4 } { INT_R_X3Y65/IMUX35 CLBLM_R_X3Y65/CLBLM_M_C6 } INT_R_X3Y65/IMUX10 CLBLM_R_X3Y65/CLBLM_L_A4 }  [get_nets {frame_buf/state_reg[2]}]
set_property ROUTE { CLBLL_L_X4Y90/CLBLL_LL_B CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS13 INT_L_X4Y90/WL1BEG0 INT_R_X3Y90/NN2BEG1 INT_R_X3Y92/IMUX41 CLBLM_R_X3Y92/CLBLM_L_D1 }  [get_nets {state_reg[5]_i_3_n_0}]
set_property ROUTE { CLBLL_L_X4Y102/CLBLL_LL_AQ CLBLL_L_X4Y102/CLBLL_LOGIC_OUTS4 INT_L_X4Y102/NW2BEG0 INT_R_X3Y103/WR1BEG1 { INT_L_X2Y103/NN2BEG1 INT_L_X2Y105/NN2BEG1 { INT_L_X2Y107/BYP_ALT4 INT_L_X2Y107/BYP_BOUNCE4 { INT_L_X2Y107/IMUX_L44 CLBLL_L_X2Y107/CLBLL_LL_D4 } INT_L_X2Y107/IMUX_L28 CLBLL_L_X2Y107/CLBLL_LL_C4 } { INT_L_X2Y107/NN2BEG1 { INT_L_X2Y109/BYP_ALT4 INT_L_X2Y109/BYP_BOUNCE4 { INT_L_X2Y109/IMUX_L44 CLBLL_L_X2Y109/CLBLL_LL_D4 } INT_L_X2Y109/IMUX_L28 CLBLL_L_X2Y109/CLBLL_LL_C4 } INT_L_X2Y109/IMUX_L18 CLBLL_L_X2Y109/CLBLL_LL_B2 } { INT_L_X2Y107/IMUX_L18 CLBLL_L_X2Y107/CLBLL_LL_B2 } INT_L_X2Y107/IMUX_L2 CLBLL_L_X2Y107/CLBLL_LL_A2 } INT_L_X2Y103/IMUX_L2 CLBLL_L_X2Y103/CLBLL_LL_A2 }  [get_nets {buf2_pixelX[2]}]
set_property ROUTE " ( { INT_L_X6Y101/VCC_WIRE { INT_L_X6Y101/BYP_ALT4 INT_L_X6Y101/BYP_BOUNCE4 INT_L_X6Y101/CTRL_L0 BRAM_L_X6Y100/BRAM_FIFO18_RSTRAMB } { INT_L_X6Y101/FAN_ALT5 INT_L_X6Y101/FAN_BOUNCE5 INT_L_X6Y101/CLK_L0 BRAM_L_X6Y100/BRAM_FIFO18_CLKBWRCLK } { INT_L_X6Y101/IMUX_L1 BRAM_L_X6Y100/BRAM_FIFO18_DIPBDIP1 } { INT_L_X6Y101/IMUX_L16 BRAM_L_X6Y100/BRAM_FIFO18_DIADI0 } { INT_L_X6Y101/IMUX_L17 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL0 BRAM_L_X6Y100/BRAM_ADDRARDADDRL0 } { INT_L_X6Y101/IMUX_L2 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI4 } { INT_L_X6Y101/IMUX_L3 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI12 } { INT_L_X6Y101/IMUX_L32 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI0 } { INT_L_X6Y101/IMUX_L33 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL0 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL0 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBTIEHIGH0 } { INT_L_X6Y101/IMUX_L34 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL1 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL1 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR0 } { INT_L_X6Y101/IMUX_L35 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL2 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL2 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR1 } { INT_L_X6Y101/IMUX_L36 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL8 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR7 } { INT_L_X6Y101/IMUX_L37 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL4 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL4 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR3 } { INT_L_X6Y101/IMUX_L38 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL11 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR10 } { INT_L_X6Y101/IMUX_L39 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL13 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL13 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR12 } { INT_L_X6Y101/IMUX_L4 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI5 } { INT_L_X6Y101/IMUX_L41 BRAM_L_X6Y100/BRAM_FIFO18_DIADI4 } { INT_L_X6Y101/IMUX_L43 BRAM_L_X6Y100/BRAM_FIFO18_DIADI5 } { INT_L_X6Y101/IMUX_L45 BRAM_L_X6Y100/BRAM_FIFO18_DIADI6 } { INT_L_X6Y101/IMUX_L5 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI13 } { INT_L_X6Y101/IMUX_L6 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI6 } INT_L_X6Y101/IMUX_L7 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI14 } ) ( { INT_L_X6Y103/VCC_WIRE { INT_L_X6Y103/BYP_ALT4 INT_L_X6Y103/BYP_BOUNCE4 INT_L_X6Y103/CTRL_L0 BRAM_L_X6Y100/BRAM_FIFO18_RSTRAMARSTRAM } { INT_L_X6Y103/IMUX_L31 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL15 BRAM_L_X6Y100/BRAM_FIFO18_ADDRATIEHIGH1 } { INT_L_X6Y103/IMUX_L32 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL6 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR5 } { INT_L_X6Y103/IMUX_L33 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL7 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL7 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR6 } { INT_L_X6Y103/IMUX_L34 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL3 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL3 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR2 } { INT_L_X6Y103/IMUX_L35 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL9 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR8 } { INT_L_X6Y103/IMUX_L36 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL5 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL5 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR4 } { INT_L_X6Y103/IMUX_L37 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL12 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL12 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR11 } { INT_L_X6Y103/IMUX_L38 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL14 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL14 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR13 } INT_L_X6Y103/IMUX_L39 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL15 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBTIEHIGH1 } ) ( { INT_L_X6Y102/VCC_WIRE { INT_L_X6Y102/IMUX_L1 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI7 } { INT_L_X6Y102/IMUX_L18 BRAM_L_X6Y100/BRAM_FIFO18_ENARDEN } { INT_L_X6Y102/IMUX_L2 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI15 } { INT_L_X6Y102/IMUX_L34 BRAM_L_X6Y100/BRAM_FIFO18_ENBWREN } { INT_L_X6Y102/IMUX_L36 BRAM_L_X6Y100/BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X6Y100/BRAM_ADDRBWRADDRL10 BRAM_L_X6Y100/BRAM_FIFO18_ADDRBWRADDR9 } { INT_L_X6Y102/IMUX_L4 BRAM_L_X6Y100/BRAM_FIFO18_DIPBDIP0 } INT_L_X6Y102/IMUX_L40 BRAM_L_X6Y100/BRAM_FIFO18_DIADI7 } ) ( { INT_L_X6Y100/VCC_WIRE { INT_L_X6Y100/BYP_ALT4 INT_L_X6Y100/BYP_BOUNCE4 INT_L_X6Y100/CTRL_L0 BRAM_L_X6Y100/BRAM_FIFO18_RSTREGB } { INT_L_X6Y100/FAN_ALT5 INT_L_X6Y100/FAN_BOUNCE5 INT_L_X6Y100/CLK_L0 BRAM_L_X6Y100/BRAM_FIFO18_REGCLKB } { INT_L_X6Y100/IMUX_L26 BRAM_L_X6Y100/BRAM_FIFO18_DIADI1 } { INT_L_X6Y100/IMUX_L28 BRAM_L_X6Y100/BRAM_FIFO18_DIADI2 } { INT_L_X6Y100/IMUX_L30 BRAM_L_X6Y100/BRAM_FIFO18_DIADI3 } { INT_L_X6Y100/IMUX_L33 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI8 } { INT_L_X6Y100/IMUX_L34 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI1 } { INT_L_X6Y100/IMUX_L35 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI9 } { INT_L_X6Y100/IMUX_L36 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI2 } { INT_L_X6Y100/IMUX_L37 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI10 } { INT_L_X6Y100/IMUX_L38 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI3 } INT_L_X6Y100/IMUX_L39 BRAM_L_X6Y100/BRAM_FIFO18_DIBDI11 } ) ( { INT_L_X6Y104/VCC_WIRE { INT_L_X6Y104/BYP_ALT4 INT_L_X6Y104/BYP_BOUNCE4 INT_L_X6Y104/CTRL_L0 BRAM_L_X6Y100/BRAM_FIFO18_RSTREGARSTREG } INT_L_X6Y104/FAN_ALT5 INT_L_X6Y104/FAN_BOUNCE5 INT_L_X6Y104/CLK_L0 BRAM_L_X6Y100/BRAM_FIFO18_REGCLKARDRCLK } ) ( { INT_R_X3Y99/VCC_WIRE INT_R_X3Y99/IMUX4 CLBLM_R_X3Y99/CLBLM_M_A6 } ) ( { INT_R_X3Y97/VCC_WIRE INT_R_X3Y97/IMUX4 CLBLM_R_X3Y97/CLBLM_M_A6 } ) ( { INT_R_X5Y97/VCC_WIRE INT_R_X5Y97/IMUX34 CLBLM_R_X5Y97/CLBLM_L_C6 } ) ( { INT_R_X3Y95/VCC_WIRE INT_R_X3Y95/IMUX5 CLBLM_R_X3Y95/CLBLM_L_A6 } ) ( { INT_L_X4Y95/VCC_WIRE { INT_L_X4Y95/IMUX_L12 CLBLL_L_X4Y95/CLBLL_LL_B6 } { INT_L_X4Y95/IMUX_L4 CLBLL_L_X4Y95/CLBLL_LL_A6 } INT_L_X4Y95/IMUX_L5 CLBLL_L_X4Y95/CLBLL_L_A6 } ) ( { INT_L_X2Y94/VCC_WIRE { INT_L_X2Y94/IMUX_L13 CLBLL_L_X2Y94/CLBLL_L_B6 } { INT_L_X2Y94/IMUX_L34 CLBLL_L_X2Y94/CLBLL_L_C6 } { INT_L_X2Y94/IMUX_L42 CLBLL_L_X2Y94/CLBLL_L_D6 } INT_L_X2Y94/IMUX_L5 CLBLL_L_X2Y94/CLBLL_L_A6 } ) ( { INT_L_X4Y94/VCC_WIRE { INT_L_X4Y94/IMUX_L13 CLBLL_L_X4Y94/CLBLL_L_B6 } INT_L_X4Y94/IMUX_L5 CLBLL_L_X4Y94/CLBLL_L_A6 } ) ( { INT_R_X5Y94/VCC_WIRE { INT_R_X5Y94/IMUX4 CLBLM_R_X5Y94/CLBLM_M_A6 } INT_R_X5Y94/IMUX43 CLBLM_R_X5Y94/CLBLM_M_D6 } ) ( { INT_R_X7Y94/VCC_WIRE { INT_R_X7Y94/IMUX5 CLBLM_R_X7Y94/CLBLM_L_A6 } INT_R_X7Y94/IMUX13 CLBLM_R_X7Y94/CLBLM_L_B6 } ) ( { INT_L_X8Y94/VCC_WIRE { INT_L_X8Y94/IMUX_L13 CLBLM_L_X8Y94/CLBLM_L_B6 } INT_L_X8Y94/IMUX_L5 CLBLM_L_X8Y94/CLBLM_L_A6 } ) ( { INT_L_X2Y93/VCC_WIRE { INT_L_X2Y93/IMUX_L13 CLBLL_L_X2Y93/CLBLL_L_B6 } { INT_L_X2Y93/IMUX_L34 CLBLL_L_X2Y93/CLBLL_L_C6 } { INT_L_X2Y93/IMUX_L42 CLBLL_L_X2Y93/CLBLL_L_D6 } INT_L_X2Y93/IMUX_L5 CLBLL_L_X2Y93/CLBLL_L_A6 } ) ( { INT_R_X3Y93/VCC_WIRE INT_R_X3Y93/IMUX5 CLBLM_R_X3Y93/CLBLM_L_A6 } ) ( { INT_L_X4Y93/VCC_WIRE INT_L_X4Y93/IMUX_L4 CLBLL_L_X4Y93/CLBLL_LL_A6 } ) ( { INT_R_X5Y93/VCC_WIRE { INT_R_X5Y93/IMUX4 CLBLM_R_X5Y93/CLBLM_M_A6 } INT_R_X5Y93/IMUX5 CLBLM_R_X5Y93/CLBLM_L_A6 } ) ( { INT_R_X7Y93/VCC_WIRE { INT_R_X7Y93/IMUX5 CLBLM_R_X7Y93/CLBLM_L_A6 } INT_R_X7Y93/IMUX13 CLBLM_R_X7Y93/CLBLM_L_B6 } ) ( { INT_L_X8Y93/VCC_WIRE { INT_L_X8Y93/IMUX_L13 CLBLM_L_X8Y93/CLBLM_L_B6 } { INT_L_X8Y93/IMUX_L34 CLBLM_L_X8Y93/CLBLM_L_C6 } INT_L_X8Y93/IMUX_L5 CLBLM_L_X8Y93/CLBLM_L_A6 } ) ( { INT_L_X2Y92/VCC_WIRE INT_L_X2Y92/BYP_ALT1 INT_L_X2Y92/BYP_L1 CLBLL_L_X2Y92/CLBLL_LL_AX } ) ( { INT_R_X3Y92/VCC_WIRE { INT_R_X3Y92/IMUX4 CLBLM_R_X3Y92/CLBLM_M_A6 } { INT_R_X3Y92/IMUX5 CLBLM_R_X3Y92/CLBLM_L_A6 } INT_R_X3Y92/IMUX12 CLBLM_R_X3Y92/CLBLM_M_B6 } ) ( { INT_L_X4Y92/VCC_WIRE { INT_L_X4Y92/IMUX_L12 CLBLL_L_X4Y92/CLBLL_LL_B6 } { INT_L_X4Y92/IMUX_L13 CLBLL_L_X4Y92/CLBLL_L_B6 } INT_L_X4Y92/IMUX_L5 CLBLL_L_X4Y92/CLBLL_L_A6 } ) ( { INT_R_X5Y92/VCC_WIRE INT_R_X5Y92/IMUX5 CLBLM_R_X5Y92/CLBLM_L_A6 } ) ( { INT_L_X8Y92/VCC_WIRE { INT_L_X8Y92/IMUX_L13 CLBLM_L_X8Y92/CLBLM_L_B6 } { INT_L_X8Y92/IMUX_L34 CLBLM_L_X8Y92/CLBLM_L_C6 } INT_L_X8Y92/IMUX_L5 CLBLM_L_X8Y92/CLBLM_L_A6 } ) ( { INT_L_X0Y91/VCC_WIRE INT_L_X0Y91/IMUX_L34 LIOI3_X0Y91/IOI_OLOGIC1_D1 LIOI3_X0Y91/LIOI_OLOGIC1_OQ LIOI3_X0Y91/LIOI_O1 } ) ( { INT_L_X2Y91/VCC_WIRE { INT_L_X2Y91/IMUX_L13 CLBLL_L_X2Y91/CLBLL_L_B6 } { INT_L_X2Y91/IMUX_L4 CLBLL_L_X2Y91/CLBLL_LL_A6 } INT_L_X2Y91/IMUX_L5 CLBLL_L_X2Y91/CLBLL_L_A6 } ) ( { INT_R_X3Y91/VCC_WIRE { INT_R_X3Y91/IMUX5 CLBLM_R_X3Y91/CLBLM_L_A6 } INT_R_X3Y91/IMUX12 CLBLM_R_X3Y91/CLBLM_M_B6 } ) ( { INT_L_X4Y91/VCC_WIRE { INT_L_X4Y91/IMUX_L34 CLBLL_L_X4Y91/CLBLL_L_C6 } { INT_L_X4Y91/IMUX_L4 CLBLL_L_X4Y91/CLBLL_LL_A6 } INT_L_X4Y91/IMUX_L5 CLBLL_L_X4Y91/CLBLL_L_A6 } ) ( { INT_R_X5Y91/VCC_WIRE { INT_R_X5Y91/IMUX4 CLBLM_R_X5Y91/CLBLM_M_A6 } { INT_R_X5Y91/IMUX5 CLBLM_R_X5Y91/CLBLM_L_A6 } { INT_R_X5Y91/IMUX12 CLBLM_R_X5Y91/CLBLM_M_B6 } INT_R_X5Y91/IMUX13 CLBLM_R_X5Y91/CLBLM_L_B6 } ) ( { INT_L_X8Y91/VCC_WIRE INT_L_X8Y91/IMUX_L5 CLBLM_L_X8Y91/CLBLM_L_A6 } ) ( { INT_L_X2Y90/VCC_WIRE INT_L_X2Y90/IMUX_L5 CLBLL_L_X2Y90/CLBLL_L_A6 } ) ( { INT_R_X3Y90/VCC_WIRE { INT_R_X3Y90/IMUX34 CLBLM_R_X3Y90/CLBLM_L_C6 } { INT_R_X3Y90/IMUX4 CLBLM_R_X3Y90/CLBLM_M_A6 } { INT_R_X3Y90/IMUX42 CLBLM_R_X3Y90/CLBLM_L_D6 } { INT_R_X3Y90/IMUX43 CLBLM_R_X3Y90/CLBLM_M_D6 } { INT_R_X3Y90/IMUX5 CLBLM_R_X3Y90/CLBLM_L_A6 } { INT_R_X3Y90/IMUX12 CLBLM_R_X3Y90/CLBLM_M_B6 } INT_R_X3Y90/IMUX13 CLBLM_R_X3Y90/CLBLM_L_B6 } ) ( { INT_L_X4Y90/VCC_WIRE INT_L_X4Y90/IMUX_L4 CLBLL_L_X4Y90/CLBLL_LL_A6 } ) ( { INT_R_X7Y90/VCC_WIRE { INT_R_X7Y90/IMUX4 CLBLM_R_X7Y90/CLBLM_M_A6 } INT_R_X7Y90/IMUX12 CLBLM_R_X7Y90/CLBLM_M_B6 } ) ( { INT_L_X8Y90/VCC_WIRE INT_L_X8Y90/IMUX_L4 CLBLM_L_X8Y90/CLBLM_M_A6 } ) ( { INT_L_X2Y89/VCC_WIRE { INT_L_X2Y89/IMUX_L13 CLBLL_L_X2Y89/CLBLL_L_B6 } { INT_L_X2Y89/IMUX_L34 CLBLL_L_X2Y89/CLBLL_L_C6 } { INT_L_X2Y89/IMUX_L42 CLBLL_L_X2Y89/CLBLL_L_D6 } INT_L_X2Y89/IMUX_L5 CLBLL_L_X2Y89/CLBLL_L_A6 } ) ( { INT_R_X3Y89/VCC_WIRE { INT_R_X3Y89/IMUX35 CLBLM_R_X3Y89/CLBLM_M_C6 } { INT_R_X3Y89/IMUX4 CLBLM_R_X3Y89/CLBLM_M_A6 } INT_R_X3Y89/IMUX12 CLBLM_R_X3Y89/CLBLM_M_B6 } ) ( { INT_R_X3Y88/VCC_WIRE { INT_R_X3Y88/IMUX35 CLBLM_R_X3Y88/CLBLM_M_C6 } { INT_R_X3Y88/IMUX4 CLBLM_R_X3Y88/CLBLM_M_A6 } { INT_R_X3Y88/IMUX43 CLBLM_R_X3Y88/CLBLM_M_D6 } INT_R_X3Y88/IMUX12 CLBLM_R_X3Y88/CLBLM_M_B6 } ) ( { INT_R_X3Y79/VCC_WIRE { INT_R_X3Y79/IMUX4 CLBLM_R_X3Y79/CLBLM_M_A6 } INT_R_X3Y79/IMUX5 CLBLM_R_X3Y79/CLBLM_L_A6 } ) ( { INT_R_X5Y79/VCC_WIRE { INT_R_X5Y79/IMUX5 CLBLM_R_X5Y79/CLBLM_L_A6 } INT_R_X5Y79/IMUX13 CLBLM_R_X5Y79/CLBLM_L_B6 } ) ( { INT_L_X4Y78/VCC_WIRE { INT_L_X4Y78/IMUX_L13 CLBLL_L_X4Y78/CLBLL_L_B6 } INT_L_X4Y78/IMUX_L5 CLBLL_L_X4Y78/CLBLL_L_A6 } ) ( { INT_R_X5Y77/VCC_WIRE { INT_R_X5Y77/IMUX34 CLBLM_R_X5Y77/CLBLM_L_C6 } { INT_R_X5Y77/IMUX4 CLBLM_R_X5Y77/CLBLM_M_A6 } { INT_R_X5Y77/IMUX5 CLBLM_R_X5Y77/CLBLM_L_A6 } { INT_R_X5Y77/IMUX12 CLBLM_R_X5Y77/CLBLM_M_B6 } INT_R_X5Y77/IMUX13 CLBLM_R_X5Y77/CLBLM_L_B6 } ) ( { INT_R_X3Y66/VCC_WIRE INT_R_X3Y66/IMUX13 CLBLM_R_X3Y66/CLBLM_L_B6 } ) ( { INT_R_X3Y65/VCC_WIRE { INT_R_X3Y65/IMUX4 CLBLM_R_X3Y65/CLBLM_M_A6 } { INT_R_X3Y65/IMUX12 CLBLM_R_X3Y65/CLBLM_M_B6 } INT_R_X3Y65/IMUX13 CLBLM_R_X3Y65/CLBLM_L_B6 } ) ( { INT_L_X4Y65/VCC_WIRE INT_L_X4Y65/IMUX_L4 CLBLL_L_X4Y65/CLBLL_LL_A6 } ) ( { INT_L_X2Y64/VCC_WIRE INT_L_X2Y64/IMUX_L4 CLBLL_L_X2Y64/CLBLL_LL_A6 } ) ( { INT_R_X3Y64/VCC_WIRE INT_R_X3Y64/IMUX13 CLBLM_R_X3Y64/CLBLM_L_B6 } ) ( { INT_L_X4Y64/VCC_WIRE { INT_L_X4Y64/IMUX_L13 CLBLL_L_X4Y64/CLBLL_L_B6 } INT_L_X4Y64/IMUX_L5 CLBLL_L_X4Y64/CLBLL_L_A6 } ) ( { INT_R_X3Y63/VCC_WIRE INT_R_X3Y63/IMUX13 CLBLM_R_X3Y63/CLBLM_L_B6 } ) ( { INT_L_X4Y63/VCC_WIRE INT_L_X4Y63/IMUX_L12 CLBLL_L_X4Y63/CLBLL_LL_B6 } ) " [get_nets {RapidSmithGlobalVCCNet}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_L_D CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS11 INT_R_X3Y65/WR1BEG_S0 INT_L_X2Y65/SW2BEG3 INT_R_X1Y64/SE2BEG3 INT_L_X2Y63/IMUX_L39 CLBLL_L_X2Y63/CLBLL_L_D3 }  [get_nets {addr_reg[8]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X2Y110/CLBLL_LL_AQ CLBLL_L_X2Y110/CLBLL_LOGIC_OUTS4 INT_L_X2Y110/SL1BEG0 INT_L_X2Y109/IMUX_L8 CLBLL_L_X2Y109/CLBLL_LL_A5 }  [get_nets {Rs2m[0]}]
set_property ROUTE { CLBLM_R_X5Y80/CLBLM_M_AMUX CLBLM_R_X5Y80/CLBLM_LOGIC_OUTS20 INT_R_X5Y80/SL1BEG2 INT_R_X5Y79/SS2BEG2 INT_R_X5Y77/IMUX21 CLBLM_R_X5Y77/CLBLM_L_C4 }  [get_nets {frame_buf/SRAM/plusOp_carry__2_n_7}]
set_property ROUTE { CLBLL_L_X4Y82/CLBLL_LL_AQ CLBLL_L_X4Y82/CLBLL_LOGIC_OUTS4 INT_L_X4Y82/NL1BEG_N3 INT_L_X4Y82/FAN_ALT1 INT_L_X4Y82/FAN_BOUNCE1 INT_L_X4Y82/BYP_ALT4 INT_L_X4Y82/BYP_L4 CLBLL_L_X4Y82/CLBLL_LL_BX }  [get_nets {buf1_pixelX[0]}]
set_property ROUTE { CLBLL_L_X4Y63/CLBLL_LL_BQ CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS5 { INT_L_X4Y63/NW2BEG1 { INT_R_X3Y64/IMUX26 CLBLM_R_X3Y64/CLBLM_L_B4 } INT_R_X3Y64/IMUX10 CLBLM_R_X3Y64/CLBLM_L_A4 } { INT_L_X4Y63/NL1BEG0 { INT_L_X4Y64/IMUX_L8 CLBLL_L_X4Y64/CLBLL_LL_A5 } INT_L_X4Y64/IMUX_L32 CLBLL_L_X4Y64/CLBLL_LL_C1 } { INT_L_X4Y63/BYP_ALT4 INT_L_X4Y63/BYP_BOUNCE4 INT_L_X4Y63/IMUX_L28 CLBLL_L_X4Y63/CLBLL_LL_C4 } { INT_L_X4Y63/IMUX_L18 CLBLL_L_X4Y63/CLBLL_LL_B2 } INT_L_X4Y63/WL1BEG0 { INT_R_X3Y63/IMUX33 CLBLM_R_X3Y63/CLBLM_L_C1 } INT_R_X3Y63/IMUX40 CLBLM_R_X3Y63/CLBLM_M_D1 }  [get_nets {pixel_y[2]}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_L_B CLBLM_R_X5Y78/CLBLM_LOGIC_OUTS9 INT_R_X5Y78/IMUX10 CLBLM_R_X5Y78/CLBLM_L_A4 }  [get_nets {count_reg[13]_i_4_n_0}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_M_C CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS14 { INT_R_X3Y93/WL1BEG1 { INT_L_X2Y93/IMUX_L20 CLBLL_L_X2Y93/CLBLL_L_C2 } INT_L_X2Y93/IMUX_L3 CLBLL_L_X2Y93/CLBLL_L_A2 } INT_R_X3Y93/WR1BEG3 { INT_L_X2Y93/IMUX_L37 CLBLL_L_X2Y93/CLBLL_L_D4 } { INT_L_X2Y93/NL1BEG2 INT_L_X2Y94/IMUX_L3 CLBLL_L_X2Y94/CLBLL_L_A2 } INT_L_X2Y93/IMUX_L14 CLBLL_L_X2Y93/CLBLL_L_B1 }  [get_nets {sound_out_OBUF_inst_i_22_n_0}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_LL_C CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS14 { INT_L_X4Y94/NL1BEG1 INT_L_X4Y95/IMUX_L18 CLBLL_L_X4Y95/CLBLL_LL_B2 } INT_L_X4Y94/SL1BEG2 { INT_L_X4Y93/FAN_ALT7 INT_L_X4Y93/FAN_BOUNCE7 INT_L_X4Y93/IMUX_L24 CLBLL_L_X4Y93/CLBLL_LL_B5 } INT_L_X4Y93/IMUX_L29 CLBLL_L_X4Y93/CLBLL_LL_C2 }  [get_nets {score[6]_i_5_n_0}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_L_B CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS9 INT_L_X2Y64/IMUX_L10 CLBLL_L_X2Y64/CLBLL_L_A4 }  [get_nets {addr_reg[14]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y90/CLBLL_L_AQ CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS0 { INT_L_X4Y90/IMUX_L0 CLBLL_L_X4Y90/CLBLL_L_A3 } INT_L_X4Y90/SE2BEG0 INT_R_X5Y89/SL1BEG0 { INT_R_X5Y88/IMUX24 CLBLM_R_X5Y88/CLBLM_M_B5 } INT_R_X5Y88/IMUX8 CLBLM_R_X5Y88/CLBLM_M_A5 }  [get_nets {rec1/timer_count_reg[12]}]
set_property ROUTE { CLBLL_L_X4Y68/CLBLL_LL_AQ CLBLL_L_X4Y68/CLBLL_LOGIC_OUTS4 INT_L_X4Y68/NN6BEG0 INT_L_X4Y74/NN2BEG0 INT_L_X4Y76/NR1BEG0 INT_L_X4Y77/BYP_ALT1 INT_L_X4Y77/BYP_L1 CLBLL_L_X4Y77/CLBLL_LL_AX }  [get_nets {buf1_pixelX[1]}]
set_property ROUTE { CLBLL_L_X4Y63/CLBLL_LL_D CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS15 { INT_L_X4Y63/BYP_ALT7 INT_L_X4Y63/BYP_BOUNCE7 { INT_L_X4Y64/FAN_ALT6 INT_L_X4Y64/FAN_L6 CLBLL_L_X4Y64/CLBLL_L_CE } INT_L_X4Y64/BYP_ALT4 INT_L_X4Y64/BYP_BOUNCE4 INT_L_X4Y64/FAN_ALT7 INT_L_X4Y64/FAN_L7 CLBLL_L_X4Y64/CLBLL_LL_CE } INT_L_X4Y63/FAN_ALT3 INT_L_X4Y63/FAN_BOUNCE3 INT_L_X4Y63/FAN_ALT7 INT_L_X4Y63/FAN_L7 CLBLL_L_X4Y63/CLBLL_LL_CE }  [get_nets {frame_buf/VGA/r_regVS}]
set_property ROUTE { CLBLL_L_X2Y76/CLBLL_LL_BQ CLBLL_L_X2Y76/CLBLL_LOGIC_OUTS5 { INT_L_X2Y76/FAN_ALT2 INT_L_X2Y76/FAN_BOUNCE2 { INT_L_X2Y76/IMUX_L40 CLBLL_L_X2Y76/CLBLL_LL_D1 } { INT_L_X2Y76/BYP_ALT0 INT_L_X2Y76/BYP_BOUNCE0 INT_L_X2Y76/IMUX_L28 CLBLL_L_X2Y76/CLBLL_LL_C4 } INT_L_X2Y75/IMUX_L22 CLBLL_L_X2Y75/CLBLL_LL_C3 } INT_L_X2Y76/IMUX_L18 CLBLL_L_X2Y76/CLBLL_LL_B2 }  [get_nets {frame_buf/pixel_x_d1}]
set_property ROUTE { CLBLL_L_X4Y63/CLBLL_LL_BMUX CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS21 { INT_L_X4Y63/IMUX_L15 CLBLL_L_X4Y63/CLBLL_LL_B1 } { INT_L_X4Y63/WL1BEG2 INT_R_X3Y63/IMUX21 CLBLM_R_X3Y63/CLBLM_L_C4 } { INT_L_X4Y63/NR1BEG3 { INT_L_X4Y64/IMUX_L7 CLBLL_L_X4Y64/CLBLL_LL_A1 } { INT_L_X4Y64/FAN_ALT1 INT_L_X4Y64/FAN_BOUNCE1 INT_L_X4Y64/IMUX_L12 CLBLL_L_X4Y64/CLBLL_LL_B6 } INT_L_X4Y64/IMUX_L22 CLBLL_L_X4Y64/CLBLL_LL_C3 } { INT_L_X4Y63/IMUX_L31 CLBLL_L_X4Y63/CLBLL_LL_C5 } INT_L_X4Y63/WR1BEG_S0 { INT_R_X3Y64/IMUX9 CLBLM_R_X3Y64/CLBLM_L_A5 } INT_R_X3Y64/IMUX16 CLBLM_R_X3Y64/CLBLM_L_B3 }  [get_nets {pixel_y[3]}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_L_AMUX CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS16 { INT_L_X4Y64/BYP_ALT3 INT_L_X4Y64/BYP_BOUNCE3 INT_L_X4Y64/FAN_ALT3 INT_L_X4Y64/FAN_BOUNCE3 { INT_L_X4Y64/IMUX_L11 CLBLL_L_X4Y64/CLBLL_LL_A4 } { INT_L_X4Y64/IMUX_L27 CLBLL_L_X4Y64/CLBLL_LL_B4 } INT_L_X4Y64/IMUX_L3 CLBLL_L_X4Y64/CLBLL_L_A2 } { INT_L_X4Y64/IMUX_L29 CLBLL_L_X4Y64/CLBLL_LL_C2 } INT_L_X4Y64/WR1BEG3 { INT_R_X3Y64/NN2BEG3 { INT_R_X3Y66/IMUX22 CLBLM_R_X3Y66/CLBLM_M_C3 } INT_R_X3Y66/SR1BEG3 INT_R_X3Y66/IMUX24 CLBLM_R_X3Y66/CLBLM_M_B5 } INT_R_X3Y64/IMUX6 CLBLM_R_X3Y64/CLBLM_L_A1 }  [get_nets {pixel_y[9]}]
set_property ROUTE { CLBLL_L_X4Y89/CLBLL_L_DQ CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS3 { INT_L_X4Y89/IMUX_L39 CLBLL_L_X4Y89/CLBLL_L_D3 } INT_L_X4Y89/SE2BEG3 { INT_R_X5Y88/FAN_ALT3 INT_R_X5Y88/FAN_BOUNCE3 INT_R_X5Y88/IMUX27 CLBLM_R_X5Y88/CLBLM_M_B4 } INT_R_X5Y88/IMUX7 CLBLM_R_X5Y88/CLBLM_M_A1 }  [get_nets {rec1/timer_count_reg[11]}]
set_property ROUTE { CLBLM_R_X3Y66/CLBLM_L_AQ CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS0 INT_R_X3Y66/NW6BEG0 INT_R_X1Y70/NN6BEG0 INT_R_X1Y76/NW6BEG0 INT_L_X0Y80/NE2BEG0 INT_R_X1Y81/WR1BEG1 INT_L_X0Y81/IMUX_L34 LIOI3_TBYTESRC_X0Y81/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y81/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y81/LIOI_O1 }  [get_nets {Hsync_OBUF}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_L_C CLBLL_L_X4Y94/CLBLL_L_CMUX CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS18 INT_L_X4Y94/IMUX_L25 CLBLL_L_X4Y94/CLBLL_L_B5 }  [get_nets {point_end[7]_i_6_n_0}]
set_property ROUTE { CLBLL_L_X2Y77/CLBLL_LL_BQ CLBLL_L_X2Y77/CLBLL_LOGIC_OUTS5 { INT_L_X2Y77/NL1BEG0 { INT_L_X2Y78/IMUX_L40 CLBLL_L_X2Y78/CLBLL_LL_D1 } { INT_L_X2Y78/IMUX_L8 CLBLL_L_X2Y78/CLBLL_LL_A5 } { INT_L_X2Y78/IMUX_L24 CLBLL_L_X2Y78/CLBLL_LL_B5 } { INT_L_X2Y78/NR1BEG0 { INT_L_X2Y79/IMUX_L40 CLBLL_L_X2Y79/CLBLL_LL_D1 } { INT_L_X2Y79/IMUX_L1 CLBLL_L_X2Y79/CLBLL_LL_A3 } { INT_L_X2Y79/IMUX_L17 CLBLL_L_X2Y79/CLBLL_LL_B3 } INT_L_X2Y79/IMUX_L32 CLBLL_L_X2Y79/CLBLL_LL_C1 } { INT_L_X2Y78/IMUX_L32 CLBLL_L_X2Y78/CLBLL_LL_C1 } { INT_L_X2Y77/IMUX_L31 CLBLL_L_X2Y77/CLBLL_LL_C5 } INT_L_X2Y77/IMUX_L47 CLBLL_L_X2Y77/CLBLL_LL_D5 } { INT_L_X2Y77/IMUX_L18 CLBLL_L_X2Y77/CLBLL_LL_B2 } INT_L_X2Y77/IMUX_L2 CLBLL_L_X2Y77/CLBLL_LL_A2 }  [get_nets {frame_buf/SRAM/state_reg[1]}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_L_CQ CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS2 { INT_L_X4Y64/NW2BEG2 INT_R_X3Y65/SW2BEG1 { INT_L_X2Y64/FAN_ALT6 INT_L_X2Y64/FAN_BOUNCE6 INT_L_X2Y64/IMUX_L1 CLBLL_L_X2Y64/CLBLL_LL_A3 } INT_L_X2Y64/IMUX_L12 CLBLL_L_X2Y64/CLBLL_LL_B6 } { INT_L_X4Y64/IMUX_L44 CLBLL_L_X4Y64/CLBLL_LL_D4 } INT_L_X4Y64/IMUX_L20 CLBLL_L_X4Y64/CLBLL_L_C2 }  [get_nets {pixel_y[8]}]
set_property ROUTE { CLBLL_L_X2Y91/CLBLL_LL_B CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS13 INT_L_X2Y91/NW6BEG1 INT_L_X0Y95/NN6BEG1 INT_L_X0Y101/NR1BEG1 INT_L_X0Y102/IMUX_L34 LIOI3_X0Y101/IOI_OLOGIC0_D1 LIOI3_X0Y101/LIOI_OLOGIC0_OQ LIOI3_X0Y101/LIOI_O0 }  [get_nets {an_OBUF[2]}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_LL_B CLBLL_L_X4Y88/CLBLL_LL_BMUX CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS21 INT_L_X4Y88/IMUX_L31 CLBLL_L_X4Y88/CLBLL_LL_C5 }  [get_nets {FSM_sequential_state_reg[2]_i_8_n_0}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_L_D CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS11 INT_R_X3Y99/NN2BEG3 INT_R_X3Y101/SR1BEG3 INT_R_X3Y100/IMUX39 CLBLM_R_X3Y100/CLBLM_L_D3 }  [get_nets {debounce_count[18]_i_6_n_0}]
set_property ROUTE { CLBLM_R_X3Y62/CLBLM_M_B CLBLM_R_X3Y62/CLBLM_LOGIC_OUTS13 INT_R_X3Y62/IMUX11 CLBLM_R_X3Y62/CLBLM_M_A4 }  [get_nets {frame_buf/addr_reg[9]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X2Y91/CLBLL_LL_AMUX CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS20 INT_L_X2Y91/NW6BEG2 INT_L_X0Y95/NN6BEG2 INT_L_X0Y101/NL1BEG1 INT_L_X0Y102/NR1BEG1 INT_L_X0Y103/IMUX_L34 LIOI3_X0Y103/IOI_OLOGIC1_D1 LIOI3_X0Y103/LIOI_OLOGIC1_OQ LIOI3_X0Y103/LIOI_O1 }  [get_nets {an_OBUF[3]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_COUT CLBLM_R_X3Y79/CLBLM_M_COUT_N }  [get_nets {seven_seg/plusOp_carry_n_0}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_L_AQ CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS0 INT_L_X2Y94/ER1BEG1 { INT_R_X3Y94/IMUX26 CLBLM_R_X3Y94/CLBLM_L_B4 } { INT_R_X3Y94/IMUX3 CLBLM_R_X3Y94/CLBLM_L_A2 } INT_R_X3Y94/IMUX42 CLBLM_R_X3Y94/CLBLM_L_D6 }  [get_nets {btn_debounced[0]}]
set_property ROUTE { CLBLL_L_X4Y89/CLBLL_L_CQ CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS2 { INT_L_X4Y89/SL1BEG2 { INT_L_X4Y88/IMUX_L4 CLBLL_L_X4Y88/CLBLL_LL_A6 } INT_L_X4Y88/IMUX_L29 CLBLL_L_X4Y88/CLBLL_LL_C2 } INT_L_X4Y89/IMUX_L20 CLBLL_L_X4Y89/CLBLL_L_C2 }  [get_nets {rec1/timer_count_reg[10]}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_L_C CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS10 INT_R_X3Y93/SL1BEG2 INT_R_X3Y92/IMUX36 CLBLM_R_X3Y92/CLBLM_L_D2 }  [get_nets {state_reg[5]_i_4_n_0}]
set_property ROUTE { CLBLL_L_X2Y78/CLBLL_LL_BQ CLBLL_L_X2Y78/CLBLL_LOGIC_OUTS5 { INT_L_X2Y78/NL1BEG0 { INT_L_X2Y79/IMUX_L8 CLBLL_L_X2Y79/CLBLL_LL_A5 } INT_L_X2Y79/IMUX_L24 CLBLL_L_X2Y79/CLBLL_LL_B5 } { INT_L_X2Y78/SL1BEG1 { INT_L_X2Y77/IMUX_L35 CLBLL_L_X2Y77/CLBLL_LL_C6 } { INT_L_X2Y77/IMUX_L43 CLBLL_L_X2Y77/CLBLL_LL_D6 } { INT_L_X2Y77/IMUX_L11 CLBLL_L_X2Y77/CLBLL_LL_A4 } INT_L_X2Y77/IMUX_L27 CLBLL_L_X2Y77/CLBLL_LL_B4 } { INT_L_X2Y78/BYP_ALT4 INT_L_X2Y78/BYP_BOUNCE4 { INT_L_X2Y78/IMUX_L44 CLBLL_L_X2Y78/CLBLL_LL_D4 } INT_L_X2Y78/IMUX_L28 CLBLL_L_X2Y78/CLBLL_LL_C4 } { INT_L_X2Y78/IMUX_L18 CLBLL_L_X2Y78/CLBLL_LL_B2 } { INT_L_X2Y78/IMUX_L2 CLBLL_L_X2Y78/CLBLL_LL_A2 } INT_L_X2Y78/NR1BEG1 { INT_L_X2Y79/IMUX_L35 CLBLL_L_X2Y79/CLBLL_LL_C6 } INT_L_X2Y79/GFAN1 INT_L_X2Y79/IMUX_L38 CLBLL_L_X2Y79/CLBLL_LL_D3 }  [get_nets {frame_buf/SRAM/state_reg[2]}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_L_D CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS11 { INT_R_X5Y92/IMUX30 CLBLM_R_X5Y92/CLBLM_L_C5 } INT_R_X5Y92/IMUX14 CLBLM_R_X5Y92/CLBLM_L_B1 }  [get_nets {state_reg[5]_i_10_n_0}]
set_property ROUTE { CLBLL_L_X4Y78/CLBLL_L_D CLBLL_L_X4Y78/CLBLL_LOGIC_OUTS11 INT_L_X4Y78/SE2BEG3 INT_R_X5Y77/NR1BEG3 INT_R_X5Y78/IMUX6 CLBLM_R_X5Y78/CLBLM_L_A1 }  [get_nets {count_reg[13]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y94/CLBLM_L_AQ CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS0 { INT_R_X3Y94/IMUX24 CLBLM_R_X3Y94/CLBLM_M_B5 } { INT_R_X3Y94/ER1BEG1 { INT_L_X4Y94/SL1BEG1 { INT_L_X4Y93/IMUX_L2 CLBLL_L_X4Y93/CLBLL_LL_A2 } INT_L_X4Y93/WL1BEG0 { INT_R_X3Y93/BYP_ALT1 INT_R_X3Y93/BYP_BOUNCE1 INT_R_X3Y93/IMUX35 CLBLM_R_X3Y93/CLBLM_M_C6 } INT_R_X3Y93/IMUX1 CLBLM_R_X3Y93/CLBLM_M_A3 } INT_L_X4Y94/IMUX_L11 CLBLL_L_X4Y94/CLBLL_LL_A4 } { INT_R_X3Y94/IMUX32 CLBLM_R_X3Y94/CLBLM_M_C1 } { INT_R_X3Y94/IMUX8 CLBLM_R_X3Y94/CLBLM_M_A5 } INT_R_X3Y94/IMUX0 CLBLM_R_X3Y94/CLBLM_L_A3 }  [get_nets {user_in[0]}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_M_D CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS15 { INT_R_X3Y93/IMUX31 CLBLM_R_X3Y93/CLBLM_M_C5 } INT_R_X3Y93/NR1BEG3 { INT_R_X3Y94/IMUX22 CLBLM_R_X3Y94/CLBLM_M_C3 } INT_R_X3Y94/FAN_ALT1 INT_R_X3Y94/FAN_BOUNCE1 { INT_R_X3Y94/IMUX2 CLBLM_R_X3Y94/CLBLM_M_A2 } INT_R_X3Y94/IMUX18 CLBLM_R_X3Y94/CLBLM_M_B2 }  [get_nets {sound_out_OBUF_inst_i_23_n_0}]
set_property ROUTE { CLBLL_L_X2Y78/CLBLL_LL_AQ CLBLL_L_X2Y78/CLBLL_LOGIC_OUTS4 { INT_L_X2Y78/NL1BEG_N3 { INT_L_X2Y78/NL1BEG2 { INT_L_X2Y79/IMUX_L43 CLBLL_L_X2Y79/CLBLL_LL_D6 } { INT_L_X2Y79/IMUX_L11 CLBLL_L_X2Y79/CLBLL_LL_A4 } { INT_L_X2Y79/IMUX_L12 CLBLL_L_X2Y79/CLBLL_LL_B6 } INT_L_X2Y79/IMUX_L28 CLBLL_L_X2Y79/CLBLL_LL_C4 } { INT_L_X2Y78/IMUX_L45 CLBLL_L_X2Y78/CLBLL_LL_D2 } INT_L_X2Y78/IMUX_L29 CLBLL_L_X2Y78/CLBLL_LL_C2 } { INT_L_X2Y78/SL1BEG0 { INT_L_X2Y77/IMUX_L40 CLBLL_L_X2Y77/CLBLL_LL_D1 } { INT_L_X2Y77/IMUX_L8 CLBLL_L_X2Y77/CLBLL_LL_A5 } { INT_L_X2Y77/IMUX_L24 CLBLL_L_X2Y77/CLBLL_LL_B5 } INT_L_X2Y77/IMUX_L32 CLBLL_L_X2Y77/CLBLL_LL_C1 } { INT_L_X2Y78/IMUX_L1 CLBLL_L_X2Y78/CLBLL_LL_A3 } INT_L_X2Y78/IMUX_L17 CLBLL_L_X2Y78/CLBLL_LL_B3 }  [get_nets {frame_buf/SRAM/state_reg[3]}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_L_BQ CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS1 { INT_L_X4Y64/IMUX_L43 CLBLL_L_X4Y64/CLBLL_LL_D6 } { INT_L_X4Y64/WW2BEG1 { INT_L_X2Y64/IMUX_L36 CLBLL_L_X2Y64/CLBLL_L_D2 } { INT_L_X2Y64/IMUX_L11 CLBLL_L_X2Y64/CLBLL_LL_A4 } INT_L_X2Y64/IMUX_L20 CLBLL_L_X2Y64/CLBLL_L_C2 } { INT_L_X4Y64/BYP_ALT5 INT_L_X4Y64/BYP_BOUNCE5 INT_L_X4Y64/IMUX_L23 CLBLL_L_X4Y64/CLBLL_L_C3 } INT_L_X4Y64/IMUX_L19 CLBLL_L_X4Y64/CLBLL_L_B2 }  [get_nets {pixel_y[6]}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_LL_AMUX CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS20 { INT_L_X4Y93/BYP_ALT2 INT_L_X4Y93/BYP_BOUNCE2 INT_L_X4Y93/IMUX_L22 CLBLL_L_X4Y93/CLBLL_LL_C3 } { INT_L_X4Y93/SS2BEG2 INT_L_X4Y91/IMUX_L36 CLBLL_L_X4Y91/CLBLL_L_D2 } INT_L_X4Y93/IMUX_L12 CLBLL_L_X4Y93/CLBLL_LL_B6 }  [get_nets {score[6]_i_6_n_0}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_L_BQ CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS1 { INT_L_X2Y94/ER1BEG2 INT_R_X3Y94/IMUX37 CLBLM_R_X3Y94/CLBLM_L_D4 } INT_L_X2Y94/EL1BEG0 { INT_R_X3Y94/IMUX9 CLBLM_R_X3Y94/CLBLM_L_A5 } INT_R_X3Y94/IMUX16 CLBLM_R_X3Y94/CLBLM_L_B3 }  [get_nets {btn_debounced[1]}]
set_property ROUTE { CLBLL_L_X2Y91/CLBLL_L_A CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS8 INT_L_X2Y91/NN6BEG0 INT_L_X2Y97/NW6BEG0 INT_L_X0Y100/SR1BEG_S0 INT_L_X0Y100/IMUX_L34 LIOI3_SING_X0Y100/IOI_OLOGIC0_D1 LIOI3_SING_X0Y100/LIOI_OLOGIC0_OQ LIOI3_SING_X0Y100/LIOI_O0 }  [get_nets {an_OBUF[0]}]
set_property ROUTE " ( { CLBLL_L_X2Y89/CLBLL_L_COUT CLBLL_L_X2Y89/CLBLL_L_DMUX CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS19 INT_L_X2Y89/NR1BEG1 { INT_L_X2Y90/NE2BEG1 INT_R_X3Y91/IMUX25 CLBLM_R_X3Y91/CLBLM_L_B5 } INT_L_X2Y90/EE2BEG1 { INT_L_X4Y90/IMUX_L35 CLBLL_L_X4Y90/CLBLL_LL_C6 } INT_L_X4Y90/NR1BEG1 INT_L_X4Y91/GFAN1 { INT_L_X4Y91/IMUX_L12 CLBLL_L_X4Y91/CLBLL_LL_B6 } INT_L_X4Y91/IMUX_L22 CLBLL_L_X4Y91/CLBLL_LL_C3 } ) ( { CLBLL_L_X2Y89/CLBLL_L_DMUX CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS19 INT_L_X2Y89/NR1BEG1 { INT_L_X2Y90/NE2BEG1 INT_R_X3Y91/IMUX25 CLBLM_R_X3Y91/CLBLM_L_B5 } INT_L_X2Y90/EE2BEG1 { INT_L_X4Y90/IMUX_L35 CLBLL_L_X4Y90/CLBLL_LL_C6 } INT_L_X4Y90/NR1BEG1 INT_L_X4Y91/GFAN1 { INT_L_X4Y91/IMUX_L12 CLBLL_L_X4Y91/CLBLL_LL_B6 } INT_L_X4Y91/IMUX_L22 CLBLL_L_X4Y91/CLBLL_LL_C3 } ) " [get_nets {hscore2_bin_reg[6]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y94/CLBLM_L_BQ CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS1 { INT_R_X3Y94/IMUX27 CLBLM_R_X3Y94/CLBLM_M_B4 } { INT_R_X3Y94/SL1BEG1 INT_R_X3Y93/IMUX18 CLBLM_R_X3Y93/CLBLM_M_B2 } { INT_R_X3Y94/BYP_ALT5 INT_R_X3Y94/BYP_BOUNCE5 INT_R_X3Y94/IMUX29 CLBLM_R_X3Y94/CLBLM_M_C2 } { INT_R_X3Y94/SR1BEG2 INT_R_X3Y93/IMUX29 CLBLM_R_X3Y93/CLBLM_M_C2 } { INT_R_X3Y94/IMUX11 CLBLM_R_X3Y94/CLBLM_M_A4 } { INT_R_X3Y94/EL1BEG0 { INT_L_X4Y94/SL1BEG0 INT_L_X4Y93/IMUX_L1 CLBLL_L_X4Y93/CLBLL_LL_A3 } INT_L_X4Y94/IMUX_L8 CLBLL_L_X4Y94/CLBLL_LL_A5 } INT_R_X3Y94/IMUX19 CLBLM_R_X3Y94/CLBLM_L_B2 }  [get_nets {user_in[1]}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_L_CQ CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS2 INT_L_X2Y94/EL1BEG1 { INT_R_X3Y94/IMUX25 CLBLM_R_X3Y94/CLBLM_L_B5 } { INT_R_X3Y94/IMUX41 CLBLM_R_X3Y94/CLBLM_L_D1 } INT_R_X3Y94/IMUX10 CLBLM_R_X3Y94/CLBLM_L_A4 }  [get_nets {btn_debounced[2]}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_L_BMUX CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS17 { INT_L_X4Y64/IMUX_L38 CLBLL_L_X4Y64/CLBLL_LL_D3 } { INT_L_X4Y64/WW2BEG3 { INT_L_X2Y64/IMUX_L7 CLBLL_L_X2Y64/CLBLL_LL_A1 } INT_L_X2Y64/IMUX_L23 CLBLL_L_X2Y64/CLBLL_L_C3 } { INT_L_X4Y64/IMUX_L14 CLBLL_L_X4Y64/CLBLL_L_B1 } INT_L_X4Y64/IMUX_L30 CLBLL_L_X4Y64/CLBLL_L_C5 }  [get_nets {pixel_y[7]}]
set_property ROUTE { CLBLL_L_X2Y91/CLBLL_L_B CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS9 INT_L_X2Y91/NN6BEG1 INT_L_X2Y97/NW6BEG1 INT_L_X0Y101/WW2BEG0 INT_R_X1Y101/WR1BEG1 INT_L_X0Y101/IMUX_L34 LIOI3_X0Y101/IOI_OLOGIC1_D1 LIOI3_X0Y101/LIOI_OLOGIC1_OQ LIOI3_X0Y101/LIOI_O1 }  [get_nets {an_OBUF[1]}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_M_BMUX CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS21 { INT_R_X3Y65/IMUX23 CLBLM_R_X3Y65/CLBLM_L_C3 } { INT_R_X3Y65/SW2BEG3 { INT_L_X2Y64/ER1BEG_S0 INT_R_X3Y65/FAN_ALT2 INT_R_X3Y65/FAN_BOUNCE2 INT_R_X3Y65/IMUX8 CLBLM_R_X3Y65/CLBLM_M_A5 } { INT_L_X2Y64/IMUX_L46 CLBLL_L_X2Y64/CLBLL_L_D5 } { INT_L_X2Y64/SR1BEG_S0 { INT_L_X2Y64/IMUX_L34 CLBLL_L_X2Y64/CLBLL_L_C6 } { INT_L_X2Y64/IMUX_L18 CLBLL_L_X2Y64/CLBLL_LL_B2 } INT_L_X2Y64/IMUX_L26 CLBLL_L_X2Y64/CLBLL_L_B4 } INT_L_X2Y64/SS2BEG3 INT_L_X2Y62/IMUX_L30 CLBLL_L_X2Y62/CLBLL_L_C5 } { INT_R_X3Y65/SL1BEG3 { INT_R_X3Y64/IMUX31 CLBLM_R_X3Y64/CLBLM_M_C5 } { INT_R_X3Y64/SL1BEG3 { INT_R_X3Y63/IMUX22 CLBLM_R_X3Y63/CLBLM_M_C3 } { INT_R_X3Y63/IMUX30 CLBLM_R_X3Y63/CLBLM_L_C5 } INT_R_X3Y63/IMUX38 CLBLM_R_X3Y63/CLBLM_M_D3 } { INT_R_X3Y64/IMUX38 CLBLM_R_X3Y64/CLBLM_M_D3 } { INT_R_X3Y64/IMUX39 CLBLM_R_X3Y64/CLBLM_L_D3 } { INT_R_X3Y64/SS2BEG3 INT_R_X3Y62/IMUX15 CLBLM_R_X3Y62/CLBLM_M_B1 } INT_R_X3Y64/IMUX15 CLBLM_R_X3Y64/CLBLM_M_B1 } { INT_R_X3Y65/IMUX39 CLBLM_R_X3Y65/CLBLM_L_D3 } INT_R_X3Y65/IMUX47 CLBLM_R_X3Y65/CLBLM_M_D5 }  [get_nets {addr_reg[0]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_DQ CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS7 INT_R_X3Y81/WR1BEG_S0 INT_L_X2Y81/SR1BEG_S0 INT_L_X2Y81/ER1BEG1 { INT_R_X3Y81/IMUX3 CLBLM_R_X3Y81/CLBLM_L_A2 } INT_R_X3Y81/IMUX43 CLBLM_R_X3Y81/CLBLM_M_D6 }  [get_nets {reg[12]}]
set_property ROUTE { CLBLM_L_X8Y90/CLBLM_M_CMUX CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS22 INT_L_X8Y90/NN2BEG0 INT_L_X8Y92/NW2BEG0 INT_R_X7Y93/IMUX16 CLBLM_R_X7Y93/CLBLM_L_B3 }  [get_nets {wait_count_reg[4]_i_2_n_5}]
set_property ROUTE { CLBLM_L_X8Y90/CLBLM_M_BMUX CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS21 INT_L_X8Y90/NR1BEG3 INT_L_X8Y91/NL1BEG2 INT_L_X8Y92/NL1BEG1 INT_L_X8Y93/IMUX_L25 CLBLM_L_X8Y93/CLBLM_L_B5 }  [get_nets {wait_count_reg[4]_i_2_n_6}]
set_property ROUTE { CLBLM_L_X8Y90/CLBLM_M_AMUX CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS20 INT_L_X8Y90/NL1BEG1 INT_L_X8Y91/NL1BEG0 INT_L_X8Y92/IMUX_L16 CLBLM_L_X8Y92/CLBLM_L_B3 }  [get_nets {wait_count_reg[4]_i_2_n_7}]
set_property ROUTE { CLBLM_L_X8Y90/CLBLM_M_DMUX CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS23 INT_L_X8Y90/NN2BEG1 INT_L_X8Y92/NW2BEG1 INT_R_X7Y93/IMUX10 CLBLM_R_X7Y93/CLBLM_L_A4 }  [get_nets {wait_count_reg[4]_i_2_n_4}]
set_property ROUTE { LIOB33_X0Y127/IOB_IBUF1 LIOI3_X0Y127/LIOI_I1 LIOI3_X0Y127/LIOI_ILOGIC1_D LIOI3_X0Y127/IOI_ILOGIC1_O LIOI3_X0Y127/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y127/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y127/SE6BEG0 INT_L_X2Y123/SS6BEG0 INT_L_X2Y117/SS6BEG0 INT_L_X2Y111/NR1BEG0 INT_L_X2Y112/BYP_ALT1 INT_L_X2Y112/BYP_L1 CLBLL_L_X2Y112/CLBLL_LL_AX }  [get_nets {MemDB_IBUF[15]}]
set_property ROUTE { CLBLM_L_X8Y90/CLBLM_M_COUT CLBLM_L_X8Y90/CLBLM_M_COUT_N }  [get_nets {wait_count_reg[4]_i_2_n_0}]
set_property ROUTE " ( { CLBLL_L_X2Y94/CLBLL_L_COUT CLBLL_L_X2Y94/CLBLL_L_DMUX CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS19 INT_L_X2Y94/WR1BEG2 INT_R_X1Y94/SW2BEG1 INT_L_X0Y93/IMUX_L34 LIOI3_TBYTESRC_X0Y93/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y93/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y93/LIOI_O1 } ) ( { CLBLL_L_X2Y94/CLBLL_L_DMUX CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS19 INT_L_X2Y94/WR1BEG2 INT_R_X1Y94/SW2BEG1 INT_L_X0Y93/IMUX_L34 LIOI3_TBYTESRC_X0Y93/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y93/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y93/LIOI_O1 } ) " [get_nets {sound_out_OBUF}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_L_A CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS8 { INT_R_X5Y92/IMUX25 CLBLM_R_X5Y92/CLBLM_L_B5 } INT_R_X5Y92/IMUX33 CLBLM_R_X5Y92/CLBLM_L_C1 }  [get_nets {state_reg[5]_i_9_n_0}]
set_property ROUTE { CLBLM_R_X3Y66/CLBLM_L_B CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS9 INT_R_X3Y66/FAN_ALT2 INT_R_X3Y66/FAN_BOUNCE2 INT_R_X3Y66/BYP_ALT0 INT_R_X3Y66/BYP_BOUNCE0 INT_R_X3Y66/BYP_ALT1 INT_R_X3Y66/BYP1 CLBLM_R_X3Y66/CLBLM_M_AX }  [get_nets {frame_buf/VGA/r_nextHS[7]}]
set_property ROUTE { CLBLM_R_X3Y66/CLBLM_M_B CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS13 INT_R_X3Y66/NN6BEG1 INT_R_X3Y72/NN6BEG1 INT_R_X3Y78/NN6BEG1 INT_R_X3Y84/NN6BEG1 INT_R_X3Y90/NN6BEG1 INT_R_X3Y96/NN6BEG1 INT_R_X3Y102/NN6BEG1 INT_R_X3Y108/NW2BEG1 { INT_L_X2Y109/NN2BEG1 { INT_L_X2Y111/IMUX_L34 CLBLL_L_X2Y111/CLBLL_L_C6 } { INT_L_X2Y111/FAN_ALT2 INT_L_X2Y111/FAN_BOUNCE2 { INT_L_X2Y111/IMUX_L24 CLBLL_L_X2Y111/CLBLL_LL_B5 } { INT_L_X2Y111/IMUX_L40 CLBLL_L_X2Y111/CLBLL_LL_D1 } { INT_L_X2Y111/IMUX_L16 CLBLL_L_X2Y111/CLBLL_L_B3 } INT_L_X2Y111/IMUX_L32 CLBLL_L_X2Y111/CLBLL_LL_C1 } { INT_L_X2Y111/IMUX_L11 CLBLL_L_X2Y111/CLBLL_LL_A4 } INT_L_X2Y111/IMUX_L3 CLBLL_L_X2Y111/CLBLL_L_A2 } INT_L_X2Y109/IMUX_L2 CLBLL_L_X2Y109/CLBLL_LL_A2 }  [get_nets {vgaRed[2]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X7Y94/CLBLM_L_AMUX CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS16 { INT_R_X7Y94/IMUX21 CLBLM_R_X7Y94/CLBLM_L_C4 } INT_R_X7Y94/NE2BEG2 INT_L_X8Y95/IMUX_L4 CLBLM_L_X8Y95/CLBLM_M_A6 }  [get_nets {wait_count[21]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_BMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS17 { INT_R_X5Y91/NL1BEG2 INT_R_X5Y92/IMUX36 CLBLM_R_X5Y92/CLBLM_L_D2 } INT_R_X5Y91/SW2BEG3 INT_L_X4Y91/NL1BEG_N3 INT_L_X4Y91/EL1BEG2 INT_R_X5Y91/IMUX43 CLBLM_R_X5Y91/CLBLM_M_D6 }  [get_nets {arrow_addr[4]}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_M_AMUX CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS20 INT_R_X3Y90/NE2BEG2 INT_L_X4Y91/NN2BEG2 INT_L_X4Y93/IMUX_L27 CLBLL_L_X4Y93/CLBLL_LL_B4 }  [get_nets {score[6]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_CQ CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS6 { INT_R_X3Y81/FAN_ALT5 INT_R_X3Y81/FAN_BOUNCE5 INT_R_X3Y81/IMUX35 CLBLM_R_X3Y81/CLBLM_M_C6 } INT_R_X3Y81/IMUX13 CLBLM_R_X3Y81/CLBLM_L_B6 }  [get_nets {reg[11]}]
set_property ROUTE { CLBLM_R_X5Y88/CLBLM_M_B CLBLM_R_X5Y88/CLBLM_LOGIC_OUTS13 INT_R_X5Y88/WR1BEG2 INT_L_X4Y88/IMUX_L28 CLBLL_L_X4Y88/CLBLL_LL_C4 }  [get_nets {FSM_sequential_state_reg[2]_i_9_n_0}]
set_property ROUTE { LIOB33_X0Y125/IOB_IBUF0 LIOI3_X0Y125/LIOI_I0 LIOI3_X0Y125/LIOI_ILOGIC0_D LIOI3_X0Y125/IOI_ILOGIC0_O LIOI3_X0Y125/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y126/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y126/SS2BEG0 INT_L_X0Y124/SS6BEG0 INT_L_X0Y118/SS6BEG0 INT_L_X0Y112/ER1BEG1 INT_R_X1Y112/ER1BEG2 INT_L_X2Y112/BYP_ALT2 INT_L_X2Y112/BYP_L2 CLBLL_L_X2Y112/CLBLL_L_CX }  [get_nets {MemDB_IBUF[14]}]
set_property ROUTE { CLBLL_L_X2Y113/CLBLL_LL_DQ CLBLL_L_X2Y113/CLBLL_LOGIC_OUTS7 INT_L_X2Y113/SS2BEG3 INT_L_X2Y111/SR1BEG_S0 INT_L_X2Y111/IMUX_L2 CLBLL_L_X2Y111/CLBLL_LL_A2 }  [get_nets {Rs2m[9]}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_M_COUT CLBLM_R_X3Y100/CLBLM_M_COUT_N }  [get_nets {debounce_count_reg[16]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y65/CLBLL_LL_B CLBLL_L_X4Y65/CLBLL_LOGIC_OUTS13 INT_L_X4Y65/SL1BEG1 INT_L_X4Y64/IMUX_L18 CLBLL_L_X4Y64/CLBLL_LL_B2 }  [get_nets {addr_reg[9]_i_5_n_0}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_M_CMUX CLBLM_R_X3Y100/CLBLM_LOGIC_OUTS22 INT_R_X3Y100/NL1BEG_N3 INT_R_X3Y100/IMUX21 CLBLM_R_X3Y100/CLBLM_L_C4 }  [get_nets {debounce_count_reg[16]_i_2_n_5}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_M_D CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS15 INT_R_X3Y65/WL1BEG2 INT_L_X2Y65/IMUX_L36 CLBLL_L_X2Y65/CLBLL_L_D2 }  [get_nets {addr_reg[7]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_M_DMUX CLBLM_R_X3Y100/CLBLM_LOGIC_OUTS23 INT_R_X3Y100/NL1BEG0 INT_R_X3Y101/NL1BEG_N3 INT_R_X3Y101/IMUX14 CLBLM_R_X3Y101/CLBLM_L_B1 }  [get_nets {debounce_count_reg[16]_i_2_n_4}]
set_property ROUTE { CLBLM_R_X5Y97/CLBLM_L_C CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS10 INT_R_X5Y97/SL1BEG2 INT_R_X5Y96/IMUX5 CLBLM_R_X5Y96/CLBLM_L_A6 }  [get_nets {point_index[5]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_M_AMUX CLBLM_R_X3Y100/CLBLM_LOGIC_OUTS20 INT_R_X3Y100/FAN_ALT7 INT_R_X3Y100/FAN_BOUNCE7 INT_R_X3Y100/IMUX16 CLBLM_R_X3Y100/CLBLM_L_B3 }  [get_nets {debounce_count_reg[16]_i_2_n_7}]
set_property ROUTE { CLBLM_R_X7Y94/CLBLM_L_BQ CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS1 { INT_R_X7Y94/ER1BEG2 INT_L_X8Y94/NR1BEG2 INT_L_X8Y95/IMUX_L12 CLBLM_L_X8Y95/CLBLM_M_B6 } INT_R_X7Y94/BYP_ALT5 INT_R_X7Y94/BYP_BOUNCE5 INT_R_X7Y94/IMUX23 CLBLM_R_X7Y94/CLBLM_L_C3 }  [get_nets {wait_count[22]}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_M_BMUX CLBLM_R_X3Y100/CLBLM_LOGIC_OUTS21 INT_R_X3Y100/NR1BEG3 INT_R_X3Y101/IMUX6 CLBLM_R_X3Y101/CLBLM_L_A1 }  [get_nets {debounce_count_reg[16]_i_2_n_6}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_BQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS1 { INT_R_X5Y91/BYP_ALT5 INT_R_X5Y91/BYP_BOUNCE5 INT_R_X5Y91/IMUX39 CLBLM_R_X5Y91/CLBLM_L_D3 } INT_R_X5Y91/IMUX35 CLBLM_R_X5Y91/CLBLM_M_C6 }  [get_nets {arrow_addr[3]}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_L_CQ CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS2 { INT_R_X5Y77/IMUX36 CLBLM_R_X5Y77/CLBLM_L_D2 } INT_R_X5Y77/NN2BEG2 { INT_R_X5Y79/SR1BEG2 INT_R_X5Y78/IMUX13 CLBLM_R_X5Y78/CLBLM_L_B6 } INT_R_X5Y79/NR1BEG2 INT_R_X5Y80/IMUX4 CLBLM_R_X5Y80/CLBLM_M_A6 }  [get_nets {frame_buf/SRAM/count_reg[13]}]
set_property ROUTE { CLBLM_R_X3Y82/CLBLM_M_BQ CLBLM_R_X3Y82/CLBLM_LOGIC_OUTS5 { INT_R_X3Y82/SR1BEG2 INT_R_X3Y81/ER1BEG3 INT_L_X4Y81/NR1BEG3 INT_L_X4Y82/BYP_ALT6 INT_L_X4Y82/BYP_L6 CLBLL_L_X4Y82/CLBLL_LL_DX } INT_R_X3Y82/FAN_ALT2 INT_R_X3Y82/FAN_BOUNCE2 { INT_R_X3Y82/BYP_ALT0 INT_R_X3Y82/BYP_BOUNCE0 INT_R_X3Y82/IMUX12 CLBLM_R_X3Y82/CLBLM_M_B6 } INT_R_X3Y81/IMUX6 CLBLM_R_X3Y81/CLBLM_L_A1 }  [get_nets {reg[14]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_AQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS0 { INT_R_X5Y91/NL1BEG_N3 INT_R_X5Y91/IMUX46 CLBLM_R_X5Y91/CLBLM_L_D5 } INT_R_X5Y91/IMUX8 CLBLM_R_X5Y91/CLBLM_M_A5 }  [get_nets {arrow_addr[1]}]
set_property ROUTE { CLBLL_L_X2Y110/CLBLL_LL_BQ CLBLL_L_X2Y110/CLBLL_LOGIC_OUTS5 INT_L_X2Y110/SL1BEG1 INT_L_X2Y109/IMUX_L11 CLBLL_L_X2Y109/CLBLL_LL_A4 }  [get_nets {Rs2m[8]}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_L_BQ CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS1 { INT_L_X8Y94/NL1BEG0 INT_L_X8Y94/IMUX_L23 CLBLM_L_X8Y94/CLBLM_L_C3 } INT_L_X8Y94/NR1BEG1 INT_L_X8Y95/IMUX_L35 CLBLM_L_X8Y95/CLBLM_M_C6 }  [get_nets {wait_count[23]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_AMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS16 { INT_R_X5Y91/SW2BEG2 INT_L_X4Y90/ER1BEG3 INT_R_X5Y90/NR1BEG3 INT_R_X5Y91/IMUX15 CLBLM_R_X5Y91/CLBLM_M_B1 } INT_R_X5Y91/IMUX37 CLBLM_R_X5Y91/CLBLM_L_D4 }  [get_nets {arrow_addr[2]}]
set_property ROUTE { CLBLL_L_X2Y77/CLBLL_LL_D CLBLL_L_X2Y77/CLBLL_LOGIC_OUTS15 INT_L_X2Y77/SS6BEG3 { INT_L_X2Y71/SS6BEG3 { INT_L_X2Y65/SR1BEG_S0 { INT_L_X2Y65/SL1BEG0 INT_L_X2Y64/SR1BEG1 INT_L_X2Y63/FAN_ALT7 INT_L_X2Y63/FAN_L7 CLBLL_L_X2Y63/CLBLL_LL_CE } { INT_L_X2Y65/SR1BEG1 { INT_L_X2Y64/SS2BEG1 INT_L_X2Y62/FAN_ALT7 INT_L_X2Y62/FAN_L7 CLBLL_L_X2Y62/CLBLL_LL_CE } INT_L_X2Y64/FAN_ALT7 INT_L_X2Y64/FAN_L7 CLBLL_L_X2Y64/CLBLL_LL_CE } INT_L_X2Y65/FAN_ALT2 INT_L_X2Y65/FAN_BOUNCE2 INT_L_X2Y65/BYP_ALT0 INT_L_X2Y65/BYP_BOUNCE0 INT_L_X2Y65/FAN_ALT7 INT_L_X2Y65/FAN_L7 CLBLL_L_X2Y65/CLBLL_LL_CE } INT_L_X2Y65/NR1BEG3 INT_L_X2Y66/NL1BEG2 INT_L_X2Y67/FAN_ALT7 INT_L_X2Y67/FAN_L7 CLBLL_L_X2Y67/CLBLL_LL_CE } INT_L_X2Y71/NR1BEG3 INT_L_X2Y72/FAN_ALT3 INT_L_X2Y72/FAN_BOUNCE3 INT_L_X2Y72/FAN_ALT7 INT_L_X2Y72/FAN_L7 CLBLL_L_X2Y72/CLBLL_LL_CE }  [get_nets {frame_buf/SRAM/Raddr_next}]
set_property ROUTE { LIOB33_X0Y113/IOB_IBUF1 LIOI3_TBYTETERM_X0Y113/LIOI_I1 LIOI3_TBYTETERM_X0Y113/LIOI_ILOGIC1_D LIOI3_TBYTETERM_X0Y113/IOI_ILOGIC1_O LIOI3_TBYTETERM_X0Y113/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y113/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y113/ER1BEG1 INT_R_X1Y113/ER1BEG2 INT_L_X2Y113/BYP_ALT2 INT_L_X2Y113/BYP_L2 CLBLL_L_X2Y113/CLBLL_L_CX }  [get_nets {MemDB_IBUF[1]}]
set_property ROUTE { CLBLM_R_X3Y82/CLBLM_M_AQ CLBLM_R_X3Y82/CLBLM_LOGIC_OUTS4 { INT_R_X3Y82/NL1BEG_N3 { INT_R_X3Y82/EL1BEG2 INT_L_X4Y82/BYP_ALT2 INT_L_X4Y82/BYP_BOUNCE2 INT_L_X4Y82/BYP_ALT3 INT_L_X4Y82/BYP_L3 CLBLL_L_X4Y82/CLBLL_LL_CX } INT_R_X3Y82/FAN_ALT1 INT_R_X3Y82/FAN_BOUNCE1 INT_R_X3Y82/IMUX4 CLBLM_R_X3Y82/CLBLM_M_A6 } INT_R_X3Y82/FAN_ALT4 INT_R_X3Y82/FAN_BOUNCE4 INT_R_X3Y81/IMUX5 CLBLM_R_X3Y81/CLBLM_L_A6 }  [get_nets {reg[13]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_CQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS2 { INT_R_X5Y91/IMUX20 CLBLM_R_X5Y91/CLBLM_L_C2 } { INT_R_X5Y91/NL1BEG1 INT_R_X5Y92/IMUX9 CLBLM_R_X5Y92/CLBLM_L_A5 } INT_R_X5Y91/SR1BEG3 INT_R_X5Y91/BYP_ALT0 INT_R_X5Y91/BYP_BOUNCE0 INT_R_X5Y91/BYP_ALT1 INT_R_X5Y91/BYP1 CLBLM_R_X5Y91/CLBLM_M_AX }  [get_nets {arrow_addr[0]}]
set_property ROUTE { CLBLL_L_X2Y113/CLBLL_LL_CQ CLBLL_L_X2Y113/CLBLL_LOGIC_OUTS6 INT_L_X2Y113/SS2BEG2 INT_L_X2Y111/IMUX_L21 CLBLL_L_X2Y111/CLBLL_L_C4 }  [get_nets {Rs2m[7]}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_LL_C CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS14 INT_L_X4Y91/NL1BEG1 INT_L_X4Y92/IMUX_L1 CLBLL_L_X4Y92/CLBLL_LL_A3 }  [get_nets {state_reg[2]_i_4_n_0}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_L_CQ CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS2 INT_L_X8Y92/NN2BEG2 { INT_L_X8Y94/IMUX_L36 CLBLM_L_X8Y94/CLBLM_L_D2 } INT_L_X8Y94/EL1BEG1 INT_R_X9Y94/NR1BEG1 INT_R_X9Y95/WR1BEG2 INT_L_X8Y95/IMUX_L43 CLBLM_L_X8Y95/CLBLM_M_D6 }  [get_nets {wait_count[24]}]
set_property ROUTE " ( { CLBLM_R_X3Y88/CLBLM_M_COUT CLBLM_R_X3Y88/CLBLM_M_DMUX CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS23 INT_R_X3Y88/NL1BEG0 INT_R_X3Y89/NN2BEG0 { INT_R_X3Y91/EL1BEG_N3 INT_L_X4Y90/IMUX_L22 CLBLL_L_X4Y90/CLBLL_LL_C3 } { INT_R_X3Y91/BYP_ALT0 INT_R_X3Y91/BYP_BOUNCE0 { INT_R_X3Y91/IMUX34 CLBLM_R_X3Y91/CLBLM_L_C6 } INT_R_X3Y91/IMUX44 CLBLM_R_X3Y91/CLBLM_M_D4 } { INT_R_X3Y91/NE2BEG0 INT_L_X4Y92/BYP_ALT0 INT_L_X4Y92/BYP_BOUNCE0 INT_L_X4Y92/IMUX_L44 CLBLL_L_X4Y92/CLBLL_LL_D4 } INT_R_X3Y91/NR1BEG0 { INT_R_X3Y92/IMUX40 CLBLM_R_X3Y92/CLBLM_M_D1 } INT_R_X3Y92/IMUX9 CLBLM_R_X3Y92/CLBLM_L_A5 } ) ( { CLBLM_R_X3Y88/CLBLM_M_DMUX CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS23 INT_R_X3Y88/NL1BEG0 INT_R_X3Y89/NN2BEG0 { INT_R_X3Y91/EL1BEG_N3 INT_L_X4Y90/IMUX_L22 CLBLL_L_X4Y90/CLBLL_LL_C3 } { INT_R_X3Y91/BYP_ALT0 INT_R_X3Y91/BYP_BOUNCE0 { INT_R_X3Y91/IMUX34 CLBLM_R_X3Y91/CLBLM_L_C6 } INT_R_X3Y91/IMUX44 CLBLM_R_X3Y91/CLBLM_M_D4 } { INT_R_X3Y91/NE2BEG0 INT_L_X4Y92/BYP_ALT0 INT_L_X4Y92/BYP_BOUNCE0 INT_L_X4Y92/IMUX_L44 CLBLL_L_X4Y92/CLBLL_LL_D4 } INT_R_X3Y91/NR1BEG0 { INT_R_X3Y92/IMUX40 CLBLM_R_X3Y92/CLBLM_M_D1 } INT_R_X3Y92/IMUX9 CLBLM_R_X3Y92/CLBLM_L_A5 } ) " [get_nets {hscore1_bin_reg[6]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_L_A CLBLM_R_X5Y78/CLBLM_LOGIC_OUTS8 { INT_R_X5Y78/SL1BEG0 { INT_R_X5Y77/IMUX33 CLBLM_R_X5Y77/CLBLM_L_C1 } INT_R_X5Y77/IMUX16 CLBLM_R_X5Y77/CLBLM_L_B3 } { INT_R_X5Y78/NR1BEG0 { INT_R_X5Y79/IMUX0 CLBLM_R_X5Y79/CLBLM_L_A3 } { INT_R_X5Y79/IMUX16 CLBLM_R_X5Y79/CLBLM_L_B3 } INT_R_X5Y79/WR1BEG1 INT_L_X4Y79/SR1BEG1 { INT_L_X4Y78/IMUX_L19 CLBLL_L_X4Y78/CLBLL_L_B2 } INT_L_X4Y78/IMUX_L20 CLBLL_L_X4Y78/CLBLL_L_C2 } INT_R_X5Y78/WR1BEG1 INT_L_X4Y78/IMUX_L10 CLBLL_L_X4Y78/CLBLL_L_A4 }  [get_nets {count_reg[13]_i_2_n_0}]
set_property ROUTE { LIOB33_X0Y111/IOB_IBUF0 LIOI3_X0Y111/LIOI_I0 LIOI3_X0Y111/LIOI_ILOGIC0_D LIOI3_X0Y111/IOI_ILOGIC0_O LIOI3_X0Y111/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y112/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y112/EE2BEG0 INT_L_X2Y112/SS2BEG0 INT_L_X2Y110/BYP_ALT1 INT_L_X2Y110/BYP_L1 CLBLL_L_X2Y110/CLBLL_LL_AX }  [get_nets {MemDB_IBUF[0]}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_LL_C CLBLL_L_X4Y95/CLBLL_LL_CMUX CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS22 { INT_L_X4Y95/SS2BEG0 INT_L_X4Y93/IMUX_L32 CLBLL_L_X4Y93/CLBLL_LL_C1 } INT_L_X4Y95/IMUX_L24 CLBLL_L_X4Y95/CLBLL_LL_B5 }  [get_nets {point_end[7]_i_8_n_0}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_M_AMUX CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS20 INT_R_X3Y99/IMUX20 CLBLM_R_X3Y99/CLBLM_L_C2 }  [get_nets {debounce_count_reg[12]_i_2_n_7}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_L_AQ CLBLM_R_X5Y79/CLBLM_LOGIC_OUTS0 { INT_R_X5Y79/BYP_ALT0 INT_R_X5Y79/BYP_BOUNCE0 INT_R_X5Y79/IMUX12 CLBLM_R_X5Y79/CLBLM_M_B6 } INT_R_X5Y79/SL1BEG0 { INT_R_X5Y78/IMUX41 CLBLM_R_X5Y78/CLBLM_L_D1 } INT_R_X5Y78/IMUX16 CLBLM_R_X5Y78/CLBLM_L_B3 }  [get_nets {frame_buf/SRAM/count_reg[10]}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_M_BMUX CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS21 INT_R_X3Y99/SR1BEG_S0 INT_R_X3Y99/IMUX9 CLBLM_R_X3Y99/CLBLM_L_A5 }  [get_nets {debounce_count_reg[12]_i_2_n_6}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_M_CMUX CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS22 INT_R_X3Y99/IMUX16 CLBLM_R_X3Y99/CLBLM_L_B3 }  [get_nets {debounce_count_reg[12]_i_2_n_5}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_M_DMUX CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS23 INT_R_X3Y99/NW2BEG1 INT_L_X2Y100/EL1BEG0 INT_R_X3Y100/IMUX0 CLBLM_R_X3Y100/CLBLM_L_A3 }  [get_nets {debounce_count_reg[12]_i_2_n_4}]
set_property ROUTE { LIOB33_X0Y123/IOB_IBUF1 LIOI3_X0Y123/LIOI_I1 LIOI3_X0Y123/LIOI_ILOGIC1_D LIOI3_X0Y123/IOI_ILOGIC1_O LIOI3_X0Y123/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y123/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y123/SS6BEG0 INT_L_X0Y117/SE6BEG0 INT_L_X2Y113/SL1BEG0 INT_L_X2Y112/BYP_ALT0 INT_L_X2Y112/BYP_L0 CLBLL_L_X2Y112/CLBLL_L_AX }  [get_nets {MemDB_IBUF[11]}]
set_property ROUTE { CLBLL_L_X2Y112/CLBLL_LL_DQ CLBLL_L_X2Y112/CLBLL_LOGIC_OUTS7 INT_L_X2Y112/SL1BEG3 INT_L_X2Y111/IMUX_L38 CLBLL_L_X2Y111/CLBLL_LL_D3 }  [get_nets {Rs2m[6]}]
set_property ROUTE { CLBLL_L_X2Y72/CLBLL_LL_CQ CLBLL_L_X2Y72/CLBLL_LOGIC_OUTS6 INT_L_X2Y72/SW2BEG2 INT_R_X1Y71/SL1BEG2 INT_R_X1Y70/WL1BEG1 INT_L_X0Y70/IMUX_L34 LIOI3_TBYTESRC_X0Y69/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y69/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y69/LIOI_O0 }  [get_nets {MemAdr_OBUF[20]}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_L_D CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS11 { INT_L_X8Y94/SL1BEG3 { INT_L_X8Y93/SL1BEG3 { INT_L_X8Y92/IMUX_L6 CLBLM_L_X8Y92/CLBLM_L_A1 } { INT_L_X8Y92/IMUX_L14 CLBLM_L_X8Y92/CLBLM_L_B1 } INT_L_X8Y92/IMUX_L23 CLBLM_L_X8Y92/CLBLM_L_C3 } { INT_L_X8Y93/IMUX_L6 CLBLM_L_X8Y93/CLBLM_L_A1 } { INT_L_X8Y93/SR1BEG_S0 INT_L_X8Y93/IMUX_L33 CLBLM_L_X8Y93/CLBLM_L_C1 } INT_L_X8Y93/IMUX_L14 CLBLM_L_X8Y93/CLBLM_L_B1 } { INT_L_X8Y94/IMUX_L6 CLBLM_L_X8Y94/CLBLM_L_A1 } { INT_L_X8Y94/IMUX_L14 CLBLM_L_X8Y94/CLBLM_L_B1 } INT_L_X8Y94/WL1BEG2 { INT_R_X7Y94/SR1BEG3 { INT_R_X7Y93/SR1BEG_S0 { INT_R_X7Y93/IMUX26 CLBLM_R_X7Y93/CLBLM_L_B4 } { INT_R_X7Y93/WW2BEG0 INT_R_X5Y93/WR1BEG2 { INT_L_X4Y93/SW2BEG1 INT_R_X3Y92/IMUX42 CLBLM_R_X3Y92/CLBLM_L_D6 } INT_L_X4Y93/IMUX_L13 CLBLL_L_X4Y93/CLBLL_L_B6 } INT_R_X7Y93/IMUX9 CLBLM_R_X7Y93/CLBLM_L_A5 } INT_R_X7Y94/IMUX0 CLBLM_R_X7Y94/CLBLM_L_A3 } INT_R_X7Y94/IMUX14 CLBLM_R_X7Y94/CLBLM_L_B1 }  [get_nets {wait_count[24]_i_4_n_0}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_AQ CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS4 { INT_R_X3Y79/IMUX9 CLBLM_R_X3Y79/CLBLM_L_A5 } INT_R_X3Y79/IMUX1 CLBLM_R_X3Y79/CLBLM_M_A3 }  [get_nets {reg[1]}]
set_property ROUTE { CLBLM_R_X5Y95/CLBLM_M_AMUX CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS20 INT_R_X5Y95/WW2BEG2 INT_R_X3Y95/FAN_ALT5 INT_R_X3Y95/FAN_BOUNCE5 INT_R_X3Y95/IMUX9 CLBLM_R_X3Y95/CLBLM_L_A5 }  [get_nets {seq_ram_reg_128_255_1_1_n_0}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_M_AQ CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS4 INT_R_X3Y99/SE2BEG0 INT_L_X4Y98/SS2BEG0 INT_L_X4Y96/BYP_ALT1 INT_L_X4Y96/BYP_L1 CLBLL_L_X4Y96/CLBLL_LL_AX }  [get_nets {rx_d1}]
set_property ROUTE { CLBLL_L_X4Y96/CLBLL_LL_AQ CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS4 INT_L_X4Y96/SS6BEG0 INT_L_X4Y90/ER1BEG1 { INT_R_X5Y90/IMUX20 CLBLM_R_X5Y90/CLBLM_L_C2 } { INT_R_X5Y90/SL1BEG1 INT_R_X5Y89/WL1BEG0 INT_L_X4Y89/NL1BEG0 INT_L_X4Y90/IMUX_L24 CLBLL_L_X4Y90/CLBLL_LL_B5 } { INT_R_X5Y90/IMUX35 CLBLM_R_X5Y90/CLBLM_M_C6 } INT_R_X5Y90/IMUX19 CLBLM_R_X5Y90/CLBLM_L_B2 }  [get_nets {rx_d2}]
set_property ROUTE { CLBLL_L_X2Y111/CLBLL_LL_DQ CLBLL_L_X2Y111/CLBLL_LOGIC_OUTS7 INT_L_X2Y111/SS2BEG3 INT_L_X2Y109/SS2BEG3 INT_L_X2Y107/IMUX_L47 CLBLL_L_X2Y107/CLBLL_LL_D5 }  [get_nets {frame_buf/vgaRed_reg_n_0_[1]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_BQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS5 INT_R_X5Y91/NR1BEG1 { INT_R_X5Y92/IMUX43 CLBLM_R_X5Y92/CLBLM_M_D6 } { INT_R_X5Y92/IMUX10 CLBLM_R_X5Y92/CLBLM_L_A4 } INT_R_X5Y92/IMUX19 CLBLM_R_X5Y92/CLBLM_L_B2 }  [get_nets {arrow_addr[8]}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_M_COUT CLBLM_R_X3Y99/CLBLM_M_COUT_N }  [get_nets {debounce_count_reg[12]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_M_AQ CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS4 { INT_R_X3Y92/NN6BEG0 INT_R_X3Y98/NW6BEG0 { INT_R_X1Y102/NN6BEG0 { INT_R_X1Y108/EL1BEG_N3 { INT_L_X2Y107/IMUX_L38 CLBLL_L_X2Y107/CLBLL_LL_D3 } { INT_L_X2Y107/BYP_ALT3 INT_L_X2Y107/BYP_BOUNCE3 INT_L_X2Y107/IMUX_L31 CLBLL_L_X2Y107/CLBLL_LL_C5 } { INT_L_X2Y107/IMUX_L7 CLBLL_L_X2Y107/CLBLL_LL_A1 } INT_L_X2Y107/IMUX_L15 CLBLL_L_X2Y107/CLBLL_LL_B1 } INT_R_X1Y108/NE2BEG0 { INT_L_X2Y109/IMUX_L40 CLBLL_L_X2Y109/CLBLL_LL_D1 } { INT_L_X2Y109/IMUX_L24 CLBLL_L_X2Y109/CLBLL_LL_B5 } INT_L_X2Y109/IMUX_L32 CLBLL_L_X2Y109/CLBLL_LL_C1 } INT_R_X1Y102/NE2BEG0 INT_L_X2Y103/IMUX_L8 CLBLL_L_X2Y103/CLBLL_LL_A5 } INT_R_X3Y92/IMUX1 CLBLM_R_X3Y92/CLBLM_M_A3 }  [get_nets {fc_en}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_L_A CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS8 INT_R_X3Y93/SE2BEG0 INT_L_X4Y92/IMUX_L8 CLBLL_L_X4Y92/CLBLL_LL_A5 }  [get_nets {state_reg[2]_i_5_n_0}]
set_property ROUTE { CLBLM_R_X3Y66/CLBLM_M_D CLBLM_R_X3Y66/CLBLM_M_DMUX CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS23 INT_R_X3Y66/IMUX35 CLBLM_R_X3Y66/CLBLM_M_C6 }  [get_nets {vgaRed[2]_i_4_n_0}]
set_property ROUTE { LIOB33_X0Y121/IOB_IBUF0 LIOI3_X0Y121/LIOI_I0 LIOI3_X0Y121/LIOI_ILOGIC0_D LIOI3_X0Y121/IOI_ILOGIC0_O LIOI3_X0Y121/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y122/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y122/SE6BEG0 INT_L_X2Y118/SS6BEG0 INT_L_X2Y112/NR1BEG0 INT_L_X2Y113/BYP_ALT0 INT_L_X2Y113/BYP_L0 CLBLL_L_X2Y113/CLBLL_L_AX }  [get_nets {MemDB_IBUF[10]}]
set_property ROUTE { CLBLL_L_X2Y112/CLBLL_LL_CQ CLBLL_L_X2Y112/CLBLL_LOGIC_OUTS6 INT_L_X2Y112/SR1BEG3 INT_L_X2Y111/IMUX_L31 CLBLL_L_X2Y111/CLBLL_LL_C5 }  [get_nets {Rs2m[5]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_BQ CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS5 { INT_R_X3Y79/SW2BEG1 INT_L_X2Y78/ER1BEG2 INT_R_X3Y78/NR1BEG2 INT_R_X3Y79/IMUX12 CLBLM_R_X3Y79/CLBLM_M_B6 } INT_R_X3Y79/IMUX10 CLBLM_R_X3Y79/CLBLM_L_A4 }  [get_nets {reg[2]}]
set_property ROUTE { CLBLL_L_X2Y111/CLBLL_LL_CQ CLBLL_L_X2Y111/CLBLL_LOGIC_OUTS6 INT_L_X2Y111/SS2BEG2 INT_L_X2Y109/SS2BEG2 INT_L_X2Y107/IMUX_L22 CLBLL_L_X2Y107/CLBLL_LL_C3 }  [get_nets {frame_buf/vgaRed_reg_n_0_[0]}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_L_BQ CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS1 { INT_L_X4Y92/EE2BEG1 INT_L_X6Y92/WR1BEG2 INT_R_X5Y92/IMUX35 CLBLM_R_X5Y92/CLBLM_M_C6 } INT_L_X4Y92/EL1BEG0 { INT_R_X5Y92/IMUX0 CLBLM_R_X5Y92/CLBLM_L_A3 } INT_R_X5Y92/IMUX16 CLBLM_R_X5Y92/CLBLM_L_B3 }  [get_nets {arrow_addr[7]}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_BQ CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS5 { INT_R_X3Y81/IMUX26 CLBLM_R_X3Y81/CLBLM_L_B4 } INT_R_X3Y81/FAN_ALT2 INT_R_X3Y81/FAN_BOUNCE2 INT_R_X3Y81/BYP_ALT0 INT_R_X3Y81/BYP_BOUNCE0 INT_R_X3Y81/IMUX12 CLBLM_R_X3Y81/CLBLM_M_B6 }  [get_nets {reg[10]}]
set_property ROUTE { CLBLL_L_X2Y113/CLBLL_LL_BQ CLBLL_L_X2Y113/CLBLL_LOGIC_OUTS5 INT_L_X2Y113/SE2BEG1 INT_R_X3Y112/SW2BEG1 INT_L_X2Y111/IMUX_L26 CLBLL_L_X2Y111/CLBLL_L_B4 }  [get_nets {Rs2m[4]}]
set_property ROUTE { LIOB33_X0Y125/IOB_IBUF1 LIOI3_X0Y125/LIOI_I1 LIOI3_X0Y125/LIOI_ILOGIC1_D LIOI3_X0Y125/IOI_ILOGIC1_O LIOI3_X0Y125/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y125/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y125/SE2BEG0 INT_R_X1Y124/SS6BEG0 INT_R_X1Y118/SS6BEG0 INT_R_X1Y112/ER1BEG1 INT_L_X2Y112/BYP_ALT5 INT_L_X2Y112/BYP_L5 CLBLL_L_X2Y112/CLBLL_L_BX }  [get_nets {MemDB_IBUF[13]}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_LL_D CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS15 { INT_L_X4Y64/SR1BEG_S0 { INT_L_X4Y64/IMUX_L17 CLBLL_L_X4Y64/CLBLL_LL_B3 } INT_L_X4Y64/IMUX_L2 CLBLL_L_X4Y64/CLBLL_LL_A2 } INT_L_X4Y64/IMUX_L31 CLBLL_L_X4Y64/CLBLL_LL_C5 }  [get_nets {r_regVS[0]_i_2_n_0}]
set_property ROUTE { LIOB33_X0Y97/IOB_IBUF0 LIOI3_X0Y97/LIOI_I0 LIOI3_X0Y97/LIOI_ILOGIC0_D LIOI3_X0Y97/IOI_ILOGIC0_O LIOI3_X0Y97/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y98/INT_INTERFACE_LOGIC_OUTS_L18 { INT_L_X0Y98/ER1BEG1 { INT_R_X1Y98/ER1BEG2 { INT_L_X2Y98/CTRL_L0 CLBLL_L_X2Y98/CLBLL_L_SR } INT_L_X2Y98/SE2BEG2 INT_R_X3Y97/NR1BEG2 { INT_R_X3Y98/NN2BEG2 INT_R_X3Y100/NR1BEG2 { INT_R_X3Y101/NW2BEG2 INT_L_X2Y102/NN6BEG2 INT_L_X2Y108/NR1BEG2 { INT_L_X2Y109/CTRL_L1 CLBLL_L_X2Y109/CLBLL_LL_SR } INT_L_X2Y109/NR1BEG2 { INT_L_X2Y110/CTRL_L1 CLBLL_L_X2Y110/CLBLL_LL_SR } INT_L_X2Y110/NR1BEG2 { INT_L_X2Y111/CTRL_L0 CLBLL_L_X2Y111/CLBLL_L_SR } { INT_L_X2Y111/CTRL_L1 CLBLL_L_X2Y111/CLBLL_LL_SR } INT_L_X2Y111/NR1BEG2 { INT_L_X2Y112/NN2BEG2 INT_L_X2Y114/SR1BEG2 { INT_L_X2Y113/CTRL_L0 CLBLL_L_X2Y113/CLBLL_L_SR } INT_L_X2Y113/CTRL_L1 CLBLL_L_X2Y113/CLBLL_LL_SR } { INT_L_X2Y112/CTRL_L0 CLBLL_L_X2Y112/CLBLL_L_SR } INT_L_X2Y112/CTRL_L1 CLBLL_L_X2Y112/CLBLL_LL_SR } INT_R_X3Y101/CTRL0 CLBLM_R_X3Y101/CLBLM_L_SR } { INT_R_X3Y98/CTRL0 CLBLM_R_X3Y98/CLBLM_L_SR } INT_R_X3Y98/NR1BEG2 { INT_R_X3Y99/NN2BEG2 INT_R_X3Y101/SR1BEG2 INT_R_X3Y100/CTRL0 CLBLM_R_X3Y100/CLBLM_L_SR } INT_R_X3Y99/CTRL0 CLBLM_R_X3Y99/CLBLM_L_SR } INT_R_X1Y98/SE2BEG1 { INT_L_X2Y97/ER1BEG2 { INT_R_X3Y97/CTRL0 CLBLM_R_X3Y97/CLBLM_L_SR } INT_R_X3Y97/EL1BEG1 { INT_L_X4Y97/ER1BEG2 { INT_R_X5Y97/CTRL0 CLBLM_R_X5Y97/CLBLM_L_SR } INT_R_X5Y97/CTRL1 CLBLM_R_X5Y97/CLBLM_M_SR } INT_L_X4Y97/SL1BEG1 { INT_L_X4Y96/ER1BEG2 INT_R_X5Y96/CTRL0 CLBLM_R_X5Y96/CLBLM_L_SR } INT_L_X4Y96/SL1BEG1 { INT_L_X4Y95/SL1BEG1 INT_L_X4Y94/ER1BEG2 { INT_R_X5Y94/CTRL1 CLBLM_R_X5Y94/CLBLM_M_SR } { INT_R_X5Y94/SS2BEG2 { INT_R_X5Y92/SS2BEG2 { INT_R_X5Y90/FAN_ALT1 INT_R_X5Y90/FAN_BOUNCE1 { INT_R_X5Y90/CTRL0 CLBLM_R_X5Y90/CLBLM_L_SR } INT_R_X5Y90/CTRL1 CLBLM_R_X5Y90/CLBLM_M_SR } INT_R_X5Y90/NR1BEG2 { INT_R_X5Y91/NW2BEG2 INT_L_X4Y92/SR1BEG2 INT_L_X4Y91/CTRL_L0 CLBLL_L_X4Y91/CLBLL_L_SR } { INT_R_X5Y91/CTRL0 CLBLM_R_X5Y91/CLBLM_L_SR } { INT_R_X5Y91/CTRL1 CLBLM_R_X5Y91/CLBLM_M_SR } INT_R_X5Y91/EL1BEG1 INT_L_X6Y91/SL1BEG1 INT_L_X6Y90/ER1BEG2 INT_R_X7Y90/CTRL1 CLBLM_R_X7Y90/CLBLM_M_SR } INT_R_X5Y92/NR1BEG2 { INT_R_X5Y93/CTRL0 CLBLM_R_X5Y93/CLBLM_L_SR } INT_R_X5Y93/CTRL1 CLBLM_R_X5Y93/CLBLM_M_SR } INT_R_X5Y94/EL1BEG1 { INT_L_X6Y94/ER1BEG2 INT_R_X7Y94/CTRL0 CLBLM_R_X7Y94/CLBLM_L_SR } INT_L_X6Y94/SL1BEG1 INT_L_X6Y93/ER1BEG2 INT_R_X7Y93/CTRL0 CLBLM_R_X7Y93/CLBLM_L_SR } INT_L_X4Y95/SR1BEG2 INT_L_X4Y94/CTRL_L0 CLBLL_L_X4Y94/CLBLL_L_SR } { INT_L_X2Y97/SL1BEG1 { INT_L_X2Y96/SL1BEG1 INT_L_X2Y95/SR1BEG2 { INT_L_X2Y94/CTRL_L0 CLBLL_L_X2Y94/CLBLL_L_SR } INT_L_X2Y94/CTRL_L1 CLBLL_L_X2Y94/CLBLL_LL_SR } { INT_L_X2Y96/SR1BEG2 INT_L_X2Y95/CTRL_L1 CLBLL_L_X2Y95/CLBLL_LL_SR } INT_L_X2Y96/SS2BEG1 { INT_L_X2Y94/SL1BEG1 { INT_L_X2Y93/ER1BEG2 INT_R_X3Y93/CTRL1 CLBLM_R_X3Y93/CLBLM_M_SR } { INT_L_X2Y93/SL1BEG1 { INT_L_X2Y92/ER1BEG2 { INT_R_X3Y92/CTRL0 CLBLM_R_X3Y92/CLBLM_L_SR } { INT_R_X3Y92/CTRL1 CLBLM_R_X3Y92/CLBLM_M_SR } INT_R_X3Y92/SE2BEG2 { INT_L_X4Y91/EE4BEG2 { INT_L_X8Y91/NR1BEG2 { INT_L_X8Y92/CTRL_L0 CLBLM_L_X8Y92/CLBLM_L_SR } INT_L_X8Y92/NR1BEG2 { INT_L_X8Y93/NN2BEG2 INT_L_X8Y95/SR1BEG2 INT_L_X8Y94/CTRL_L0 CLBLM_L_X8Y94/CLBLM_L_SR } INT_L_X8Y93/CTRL_L0 CLBLM_L_X8Y93/CLBLM_L_SR } INT_L_X8Y91/CTRL_L0 CLBLM_L_X8Y91/CLBLM_L_SR } INT_L_X4Y91/NR1BEG2 { INT_L_X4Y92/CTRL_L0 CLBLL_L_X4Y92/CLBLL_L_SR } INT_L_X4Y92/CTRL_L1 CLBLL_L_X4Y92/CLBLL_LL_SR } INT_L_X2Y92/SL1BEG1 { INT_L_X2Y91/ER1BEG2 { INT_R_X3Y91/CTRL0 CLBLM_R_X3Y91/CLBLM_L_SR } INT_R_X3Y91/CTRL1 CLBLM_R_X3Y91/CLBLM_M_SR } { INT_L_X2Y91/SL1BEG1 { INT_L_X2Y90/ER1BEG2 { INT_R_X3Y90/CTRL0 CLBLM_R_X3Y90/CLBLM_L_SR } INT_R_X3Y90/CTRL1 CLBLM_R_X3Y90/CLBLM_M_SR } { INT_L_X2Y90/SL1BEG1 { INT_L_X2Y89/ER1BEG2 { INT_R_X3Y89/CTRL0 CLBLM_R_X3Y89/CLBLM_L_SR } INT_R_X3Y89/CTRL1 CLBLM_R_X3Y89/CLBLM_M_SR } INT_L_X2Y89/SL1BEG1 INT_L_X2Y88/ER1BEG2 { INT_R_X3Y88/CTRL1 CLBLM_R_X3Y88/CLBLM_M_SR } INT_R_X3Y88/SS2BEG2 INT_R_X3Y86/SS6BEG2 { INT_R_X3Y80/SL1BEG2 INT_R_X3Y79/WL1BEG1 { INT_L_X2Y79/SW2BEG1 { INT_R_X1Y78/SL1BEG1 { INT_R_X1Y77/ER1BEG2 INT_L_X2Y77/CTRL_L1 CLBLL_L_X2Y77/CLBLL_LL_SR } INT_R_X1Y77/SL1BEG1 { INT_R_X1Y76/ER1BEG2 INT_L_X2Y76/CTRL_L1 CLBLL_L_X2Y76/CLBLL_LL_SR } INT_R_X1Y76/SL1BEG1 { INT_R_X1Y75/ER1BEG2 INT_L_X2Y75/CTRL_L1 CLBLL_L_X2Y75/CLBLL_LL_SR } INT_R_X1Y75/SE2BEG1 { INT_L_X2Y74/SL1BEG1 INT_L_X2Y73/SR1BEG2 INT_L_X2Y72/CTRL_L1 CLBLL_L_X2Y72/CLBLL_LL_SR } INT_L_X2Y74/SS6BEG1 INT_L_X2Y68/SL1BEG1 { INT_L_X2Y67/ER1BEG2 { INT_R_X3Y67/CTRL0 CLBLM_R_X3Y67/CLBLM_L_SR } INT_R_X3Y67/SS2BEG2 INT_R_X3Y65/SS2BEG2 INT_R_X3Y63/NR1BEG2 { INT_R_X3Y64/CTRL0 CLBLM_R_X3Y64/CLBLM_L_SR } { INT_R_X3Y64/CTRL1 CLBLM_R_X3Y64/CLBLM_M_SR } INT_R_X3Y64/NR1BEG2 { INT_R_X3Y65/CTRL0 CLBLM_R_X3Y65/CLBLM_L_SR } { INT_R_X3Y65/CTRL1 CLBLM_R_X3Y65/CLBLM_M_SR } INT_R_X3Y65/NR1BEG2 { INT_R_X3Y66/NL1BEG1 INT_R_X3Y67/WR1BEG2 INT_L_X2Y67/CTRL_L1 CLBLL_L_X2Y67/CLBLL_LL_SR } { INT_R_X3Y66/CTRL0 CLBLM_R_X3Y66/CLBLM_L_SR } INT_R_X3Y66/CTRL1 CLBLM_R_X3Y66/CLBLM_M_SR } INT_L_X2Y67/SR1BEG2 { INT_L_X2Y66/CTRL_L1 CLBLL_L_X2Y66/CLBLL_LL_SR } INT_L_X2Y66/SS2BEG2 { INT_L_X2Y64/FAN_ALT1 INT_L_X2Y64/FAN_BOUNCE1 { INT_L_X2Y64/CTRL_L0 CLBLL_L_X2Y64/CLBLL_L_SR } INT_L_X2Y64/CTRL_L1 CLBLL_L_X2Y64/CLBLL_LL_SR } { INT_L_X2Y64/SS2BEG2 { INT_L_X2Y62/FAN_ALT1 INT_L_X2Y62/FAN_BOUNCE1 { INT_L_X2Y62/CTRL_L0 CLBLL_L_X2Y62/CLBLL_L_SR } INT_L_X2Y62/CTRL_L1 CLBLL_L_X2Y62/CLBLL_LL_SR } { INT_L_X2Y62/SE2BEG2 INT_R_X3Y61/NR1BEG2 { INT_R_X3Y62/CTRL1 CLBLM_R_X3Y62/CLBLM_M_SR } INT_R_X3Y62/NR1BEG2 { INT_R_X3Y63/CTRL0 CLBLM_R_X3Y63/CLBLM_L_SR } INT_R_X3Y63/CTRL1 CLBLM_R_X3Y63/CLBLM_M_SR } INT_L_X2Y62/NR1BEG2 { INT_L_X2Y63/CTRL_L0 CLBLL_L_X2Y63/CLBLL_L_SR } { INT_L_X2Y63/CTRL_L1 CLBLL_L_X2Y63/CLBLL_LL_SR } INT_L_X2Y63/EL1BEG1 INT_R_X3Y63/ER1BEG2 INT_L_X4Y63/CTRL_L1 CLBLL_L_X4Y63/CLBLL_LL_SR } INT_L_X2Y64/NR1BEG2 { INT_L_X2Y65/CTRL_L0 CLBLL_L_X2Y65/CLBLL_L_SR } { INT_L_X2Y65/CTRL_L1 CLBLL_L_X2Y65/CLBLL_LL_SR } INT_L_X2Y65/EL1BEG1 { INT_R_X3Y65/ER1BEG2 { INT_L_X4Y65/CTRL_L0 CLBLL_L_X4Y65/CLBLL_L_SR } { INT_L_X4Y65/CTRL_L1 CLBLL_L_X4Y65/CLBLL_LL_SR } INT_L_X4Y65/NR1BEG2 INT_L_X4Y66/CTRL_L1 CLBLL_L_X4Y66/CLBLL_LL_SR } INT_R_X3Y65/NE2BEG1 INT_L_X4Y66/SL1BEG1 INT_L_X4Y65/SR1BEG2 { INT_L_X4Y64/CTRL_L0 CLBLL_L_X4Y64/CLBLL_L_SR } INT_L_X4Y64/CTRL_L1 CLBLL_L_X4Y64/CLBLL_LL_SR } INT_R_X1Y78/EE4BEG1 { INT_R_X5Y78/NE2BEG1 INT_L_X6Y79/WR1BEG2 INT_R_X5Y79/CTRL0 CLBLM_R_X5Y79/CLBLM_L_SR } INT_R_X5Y78/WR1BEG2 INT_L_X4Y78/CTRL_L0 CLBLL_L_X4Y78/CLBLL_L_SR } INT_L_X2Y79/SR1BEG2 { INT_L_X2Y78/CTRL_L1 CLBLL_L_X2Y78/CLBLL_LL_SR } INT_L_X2Y78/SE2BEG2 INT_R_X3Y77/EL1BEG1 INT_L_X4Y77/ER1BEG2 { INT_R_X5Y77/CTRL0 CLBLM_R_X5Y77/CLBLM_L_SR } INT_R_X5Y77/CTRL1 CLBLM_R_X5Y77/CLBLM_M_SR } INT_R_X3Y80/WL1BEG1 INT_L_X2Y80/SR1BEG2 INT_L_X2Y79/CTRL_L1 CLBLL_L_X2Y79/CLBLL_LL_SR } { INT_L_X2Y90/SR1BEG2 { INT_L_X2Y89/CTRL_L0 CLBLL_L_X2Y89/CLBLL_L_SR } INT_L_X2Y89/CTRL_L1 CLBLL_L_X2Y89/CLBLL_LL_SR } INT_L_X2Y90/SE2BEG1 { INT_R_X3Y89/ER1BEG2 INT_L_X4Y89/CTRL_L0 CLBLL_L_X4Y89/CLBLL_L_SR } INT_R_X3Y89/SL1BEG1 { INT_R_X3Y88/ER1BEG2 INT_L_X4Y88/CTRL_L0 CLBLL_L_X4Y88/CLBLL_L_SR } INT_R_X3Y88/SL1BEG1 INT_R_X3Y87/ER1BEG2 INT_L_X4Y87/CTRL_L0 CLBLL_L_X4Y87/CLBLL_L_SR } { INT_L_X2Y91/SR1BEG2 INT_L_X2Y90/CTRL_L0 CLBLL_L_X2Y90/CLBLL_L_SR } INT_L_X2Y91/SE2BEG1 INT_R_X3Y90/ER1BEG2 INT_L_X4Y90/CTRL_L0 CLBLL_L_X4Y90/CLBLL_L_SR } INT_L_X2Y93/SR1BEG2 INT_L_X2Y92/CTRL_L1 CLBLL_L_X2Y92/CLBLL_LL_SR } INT_L_X2Y94/SR1BEG2 INT_L_X2Y93/CTRL_L1 CLBLL_L_X2Y93/CLBLL_LL_SR } INT_L_X2Y97/SE2BEG1 { INT_R_X3Y96/ER1BEG2 INT_L_X4Y96/CTRL_L0 CLBLL_L_X4Y96/CLBLL_L_SR } INT_R_X3Y96/SL1BEG1 INT_R_X3Y95/SR1BEG2 INT_R_X3Y94/CTRL0 CLBLM_R_X3Y94/CLBLM_L_SR } INT_L_X0Y98/SL1BEG0 INT_L_X0Y97/ER1BEG1 INT_R_X1Y97/ER1BEG2 INT_L_X2Y97/CTRL_L0 CLBLL_L_X2Y97/CLBLL_L_SR }  [get_nets {rst_IBUF}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_L_AMUX CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS16 INT_L_X4Y92/NE2BEG2 INT_R_X5Y93/SL1BEG2 { INT_R_X5Y92/SL1BEG2 INT_R_X5Y91/IMUX36 CLBLM_R_X5Y91/CLBLM_L_D2 } INT_R_X5Y92/IMUX12 CLBLM_R_X5Y92/CLBLM_M_B6 }  [get_nets {arrow_addr[6]}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_L_BQ CLBLM_R_X5Y79/CLBLM_LOGIC_OUTS1 { INT_R_X5Y79/SL1BEG1 { INT_R_X5Y78/IMUX42 CLBLM_R_X5Y78/CLBLM_L_D6 } INT_R_X5Y78/IMUX19 CLBLM_R_X5Y78/CLBLM_L_B2 } INT_R_X5Y79/IMUX43 CLBLM_R_X5Y79/CLBLM_M_D6 }  [get_nets {frame_buf/SRAM/count_reg[12]}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_L_BQ CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS1 { INT_R_X5Y77/IMUX3 CLBLM_R_X5Y77/CLBLM_L_A2 } INT_R_X5Y77/NR1BEG1 { INT_R_X5Y78/IMUX26 CLBLM_R_X5Y78/CLBLM_L_B4 } INT_R_X5Y78/NR1BEG1 INT_R_X5Y79/IMUX35 CLBLM_R_X5Y79/CLBLM_M_C6 }  [get_nets {frame_buf/SRAM/count_reg[11]}]
set_property ROUTE { CLBLL_L_X2Y112/CLBLL_LL_BQ CLBLL_L_X2Y112/CLBLL_LOGIC_OUTS5 INT_L_X2Y112/SL1BEG1 INT_L_X2Y111/IMUX_L18 CLBLL_L_X2Y111/CLBLL_LL_B2 }  [get_nets {Rs2m[3]}]
set_property ROUTE { LIOB33_X0Y123/IOB_IBUF0 LIOI3_X0Y123/LIOI_I0 LIOI3_X0Y123/LIOI_ILOGIC0_D LIOI3_X0Y123/IOI_ILOGIC0_O LIOI3_X0Y123/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y124/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y124/SE6BEG0 INT_L_X2Y120/SS6BEG0 INT_L_X2Y114/SR1BEG1 INT_L_X2Y113/BYP_ALT5 INT_L_X2Y113/BYP_L5 CLBLL_L_X2Y113/CLBLL_L_BX }  [get_nets {MemDB_IBUF[12]}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_L_A CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS8 INT_L_X4Y95/BYP_ALT1 INT_L_X4Y95/BYP_BOUNCE1 { INT_L_X4Y95/IMUX_L43 CLBLL_L_X4Y95/CLBLL_LL_D6 } INT_L_X4Y95/IMUX_L27 CLBLL_L_X4Y95/CLBLL_LL_B4 }  [get_nets {point_end[7]_i_9_n_0}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_LL_D CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS15 INT_L_X4Y95/SS2BEG3 INT_L_X4Y93/SR1BEG_S0 INT_L_X4Y93/IMUX_L18 CLBLL_L_X4Y93/CLBLL_LL_B2 }  [get_nets {score[6]_i_4_n_0}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_LL_C { CLBLL_L_X4Y64/CLBLL_LL_CMUX CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS22 { INT_L_X4Y64/BYP_ALT0 INT_L_X4Y64/BYP_BOUNCE0 { INT_L_X4Y64/IMUX_L34 CLBLL_L_X4Y64/CLBLL_L_C6 } INT_L_X4Y64/IMUX_L26 CLBLL_L_X4Y64/CLBLL_L_B4 } { INT_L_X4Y64/SR1BEG1 { INT_L_X4Y63/IMUX_L35 CLBLL_L_X4Y63/CLBLL_LL_C6 } INT_L_X4Y63/IMUX_L27 CLBLL_L_X4Y63/CLBLL_LL_B4 } INT_L_X4Y64/IMUX_L0 CLBLL_L_X4Y64/CLBLL_L_A3 } CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS14 INT_L_X4Y64/SL1BEG2 INT_L_X4Y63/IMUX_L4 CLBLL_L_X4Y63/CLBLL_LL_A6 }  [get_nets {r_regVS[9]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_L_AQ CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS0 { INT_R_X3Y79/BYP_ALT0 INT_R_X3Y79/BYP_BOUNCE0 INT_R_X3Y79/BYP_ALT1 INT_R_X3Y79/BYP1 CLBLM_R_X3Y79/CLBLM_M_AX } INT_R_X3Y79/IMUX0 CLBLM_R_X3Y79/CLBLM_L_A3 }  [get_nets {reg[0]}]
set_property ROUTE { CLBLL_L_X2Y111/CLBLL_L_CQ CLBLL_L_X2Y111/CLBLL_LOGIC_OUTS2 INT_L_X2Y111/SL1BEG2 INT_L_X2Y110/SR1BEG3 INT_L_X2Y109/IMUX_L47 CLBLL_L_X2Y109/CLBLL_LL_D5 }  [get_nets {frame_buf/vgaRed_reg_n_0_[2]}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_L_AQ CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS0 INT_L_X4Y92/ER1BEG1 { INT_R_X5Y92/IMUX3 CLBLM_R_X5Y92/CLBLM_L_A2 } INT_R_X5Y92/IMUX4 CLBLM_R_X5Y92/CLBLM_M_A6 }  [get_nets {arrow_addr[5]}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_LL_A CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS12 INT_L_X4Y95/IMUX_L32 CLBLL_L_X4Y95/CLBLL_LL_C1 }  [get_nets {point_end[7]_i_10_n_0}]
set_property ROUTE { LIOB33_X0Y119/IOB_IBUF1 LIOI3_TBYTESRC_X0Y119/LIOI_I1 LIOI3_TBYTESRC_X0Y119/LIOI_ILOGIC1_D LIOI3_TBYTESRC_X0Y119/IOI_ILOGIC1_O LIOI3_TBYTESRC_X0Y119/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y119/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y119/SS6BEG0 INT_L_X0Y113/SE2BEG0 INT_R_X1Y112/NE2BEG0 INT_L_X2Y113/NL1BEG_N3 INT_L_X2Y113/BYP_ALT3 INT_L_X2Y113/BYP_L3 CLBLL_L_X2Y113/CLBLL_LL_CX }  [get_nets {MemDB_IBUF[7]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_CMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS22 INT_R_X5Y91/IMUX16 CLBLM_R_X5Y91/CLBLM_L_B3 }  [get_nets {arrow_addr_reg[4]_i_2_n_5}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_BMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS21 INT_R_X5Y91/SR1BEG_S0 INT_R_X5Y91/IMUX9 CLBLM_R_X5Y91/CLBLM_L_A5 }  [get_nets {arrow_addr_reg[4]_i_2_n_6}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_DMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS23 INT_R_X5Y91/IMUX19 CLBLM_R_X5Y91/CLBLM_L_B2 }  [get_nets {arrow_addr_reg[4]_i_2_n_4}]
set_property ROUTE { CLBLM_R_X5Y96/CLBLM_L_CQ CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS2 { INT_R_X5Y96/IMUX20 CLBLM_R_X5Y96/CLBLM_L_C2 } INT_R_X5Y96/SW2BEG2 { INT_L_X4Y95/SL1BEG2 INT_L_X4Y94/IMUX_L28 CLBLL_L_X4Y94/CLBLL_LL_C4 } INT_L_X4Y95/WL1BEG1 INT_R_X3Y95/IMUX3 CLBLM_R_X3Y95/CLBLM_L_A2 }  [get_nets {point_index[7]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_AMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS20 INT_R_X5Y91/BYP_ALT2 INT_R_X5Y91/BYP_BOUNCE2 INT_R_X5Y91/IMUX6 CLBLM_R_X5Y91/CLBLM_L_A1 }  [get_nets {arrow_addr_reg[4]_i_2_n_7}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_L_CQ CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS2 { INT_R_X3Y97/WW2BEG2 INT_R_X1Y97/ER1BEG3 INT_L_X2Y97/EL1BEG2 INT_R_X3Y97/IMUX35 CLBLM_R_X3Y97/CLBLM_M_C6 } INT_R_X3Y97/IMUX36 CLBLM_R_X3Y97/CLBLM_L_D2 }  [get_nets {debounce_count[3]}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_L_D CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS11 INT_R_X3Y93/IMUX30 CLBLM_R_X3Y93/CLBLM_L_C5 }  [get_nets {state_reg[5]_i_7_n_0}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_AQ CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS4 { INT_R_X3Y80/IMUX9 CLBLM_R_X3Y80/CLBLM_L_A5 } INT_R_X3Y80/WL1BEG_N3 INT_L_X2Y80/NL1BEG_N3 INT_L_X2Y80/EL1BEG2 INT_R_X3Y80/IMUX4 CLBLM_R_X3Y80/CLBLM_M_A6 }  [get_nets {reg[5]}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_LL_BQ CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS5 INT_L_X2Y64/SS6BEG1 INT_L_X2Y58/SW6BEG1 INT_L_X0Y54/SS2BEG1 INT_L_X0Y52/IMUX_L34 LIOI3_X0Y51/IOI_OLOGIC0_D1 LIOI3_X0Y51/LIOI_OLOGIC0_OQ LIOI3_X0Y51/LIOI_O0 }  [get_nets {MemAdr_OBUF[2]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_COUT CLBLM_R_X5Y91/CLBLM_M_COUT_N }  [get_nets {arrow_addr_reg[4]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_L_AMUX CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS16 INT_R_X5Y77/IMUX37 CLBLM_R_X5Y77/CLBLM_L_D4 }  [get_nets {FSM_sequential_state_reg[0]_i_4_n_0}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_L_CMUX CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS18 { INT_L_X8Y93/SS2BEG0 INT_L_X8Y91/BYP_ALT0 INT_L_X8Y91/BYP_BOUNCE0 INT_L_X8Y91/IMUX_L12 CLBLM_L_X8Y91/CLBLM_M_B6 } INT_L_X8Y93/NR1BEG0 INT_L_X8Y94/IMUX_L33 CLBLM_L_X8Y94/CLBLM_L_C1 }  [get_nets {wait_count[6]}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_LL_D CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS15 { INT_L_X4Y88/NL1BEG2 INT_L_X4Y89/IMUX_L36 CLBLL_L_X4Y89/CLBLL_L_D2 } { INT_L_X4Y88/SL1BEG3 { INT_L_X4Y87/IMUX_L46 CLBLL_L_X4Y87/CLBLL_L_D5 } { INT_L_X4Y87/IMUX_L6 CLBLL_L_X4Y87/CLBLL_L_A1 } { INT_L_X4Y87/IMUX_L14 CLBLL_L_X4Y87/CLBLL_L_B1 } INT_L_X4Y87/IMUX_L23 CLBLL_L_X4Y87/CLBLL_L_C3 } { INT_L_X4Y88/SR1BEG_S0 { INT_L_X4Y88/IMUX_L42 CLBLL_L_X4Y88/CLBLL_L_D6 } { INT_L_X4Y88/SR1BEG1 INT_L_X4Y87/IMUX_L11 CLBLL_L_X4Y87/CLBLL_LL_A4 } { INT_L_X4Y88/IMUX_L10 CLBLL_L_X4Y88/CLBLL_L_A4 } INT_L_X4Y88/IMUX_L26 CLBLL_L_X4Y88/CLBLL_L_B4 } { INT_L_X4Y88/IMUX_L23 CLBLL_L_X4Y88/CLBLL_L_C3 } INT_L_X4Y88/NR1BEG3 { INT_L_X4Y89/IMUX_L6 CLBLL_L_X4Y89/CLBLL_L_A1 } { INT_L_X4Y89/IMUX_L14 CLBLL_L_X4Y89/CLBLL_L_B1 } { INT_L_X4Y89/IMUX_L23 CLBLL_L_X4Y89/CLBLL_L_C3 } INT_L_X4Y89/NR1BEG3 { INT_L_X4Y90/EL1BEG2 INT_R_X5Y90/IMUX28 CLBLM_R_X5Y90/CLBLM_M_C4 } INT_L_X4Y90/IMUX_L6 CLBLL_L_X4Y90/CLBLL_L_A1 }  [get_nets {rec1/rx_half_bit}]
set_property ROUTE { CLBLL_L_X2Y89/CLBLL_LL_AQ CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS4 { INT_L_X2Y89/NL1BEG_N3 INT_L_X2Y89/EL1BEG2 INT_R_X3Y89/IMUX20 CLBLM_R_X3Y89/CLBLM_L_C2 } INT_L_X2Y89/IMUX_L9 CLBLL_L_X2Y89/CLBLL_L_A5 }  [get_nets {hscore2_bin[0]}]
set_property ROUTE { LIOB33_X0Y117/IOB_IBUF0 LIOI3_X0Y117/LIOI_I0 LIOI3_X0Y117/LIOI_ILOGIC0_D LIOI3_X0Y117/IOI_ILOGIC0_O LIOI3_X0Y117/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y118/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y118/SE6BEG0 INT_L_X2Y114/SE2BEG0 INT_R_X3Y113/WL1BEG_N3 INT_L_X2Y112/BYP_ALT6 INT_L_X2Y112/BYP_L6 CLBLL_L_X2Y112/CLBLL_LL_DX }  [get_nets {MemDB_IBUF[6]}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_L_BQ CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS1 INT_R_X3Y97/BYP_ALT5 INT_R_X3Y97/BYP_BOUNCE5 { INT_R_X3Y97/BYP_ALT2 INT_R_X3Y97/BYP_BOUNCE2 INT_R_X3Y97/FAN_ALT1 INT_R_X3Y97/FAN_BOUNCE1 INT_R_X3Y97/IMUX12 CLBLM_R_X3Y97/CLBLM_M_B6 } INT_R_X3Y97/IMUX39 CLBLM_R_X3Y97/CLBLM_L_D3 }  [get_nets {debounce_count[2]}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_BQ CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS5 { INT_R_X3Y80/FAN_ALT2 INT_R_X3Y80/FAN_BOUNCE2 INT_R_X3Y80/BYP_ALT0 INT_R_X3Y80/BYP_BOUNCE0 INT_R_X3Y80/IMUX12 CLBLM_R_X3Y80/CLBLM_M_B6 } INT_R_X3Y80/IMUX10 CLBLM_R_X3Y80/CLBLM_L_A4 }  [get_nets {reg[6]}]
set_property ROUTE { CLBLM_R_X3Y66/CLBLM_M_A CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS12 INT_R_X3Y66/SR1BEG1 INT_R_X3Y65/IMUX28 CLBLM_R_X3Y65/CLBLM_M_C4 }  [get_nets {addr_reg[1]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_LL_CQ CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS6 INT_L_X2Y64/SS6BEG2 INT_L_X2Y58/SW6BEG2 INT_L_X0Y54/SR1BEG3 INT_L_X0Y53/SR1BEG_S0 INT_L_X0Y53/IMUX_L34 LIOI3_X0Y53/IOI_OLOGIC1_D1 LIOI3_X0Y53/LIOI_OLOGIC1_OQ LIOI3_X0Y53/LIOI_O1 }  [get_nets {MemAdr_OBUF[3]}]
set_property ROUTE { CLBLL_L_X4Y90/CLBLL_LL_AMUX CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS20 INT_L_X4Y90/NN2BEG2 INT_L_X4Y92/NR1BEG2 INT_L_X4Y93/IMUX_L28 CLBLL_L_X4Y93/CLBLL_LL_C4 }  [get_nets {state_reg[2]_i_6_n_0}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_M_D CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS15 INT_R_X3Y91/EL1BEG2 INT_L_X4Y91/FAN_ALT7 INT_L_X4Y91/FAN_BOUNCE7 INT_L_X4Y91/IMUX_L42 CLBLL_L_X4Y91/CLBLL_L_D6 }  [get_nets {state_reg[0]_i_3_n_0}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_L_CMUX CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS18 { INT_L_X8Y92/SL1BEG0 INT_L_X8Y91/IMUX_L9 CLBLM_L_X8Y91/CLBLM_L_A5 } INT_L_X8Y92/SR1BEG1 INT_L_X8Y91/IMUX_L35 CLBLM_L_X8Y91/CLBLM_M_C6 }  [get_nets {wait_count[7]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_AQ CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS4 { INT_R_X7Y90/IMUX1 CLBLM_R_X7Y90/CLBLM_M_A3 } INT_R_X7Y90/IMUX17 CLBLM_R_X7Y90/CLBLM_M_B3 }  [get_nets {rec1/symbol_count[0]}]
set_property ROUTE { LIOB33_X0Y121/IOB_IBUF1 LIOI3_X0Y121/LIOI_I1 LIOI3_X0Y121/LIOI_ILOGIC1_D LIOI3_X0Y121/IOI_ILOGIC1_O LIOI3_X0Y121/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y121/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y121/SS6BEG0 INT_L_X0Y115/SE2BEG0 INT_R_X1Y114/EL1BEG_N3 INT_L_X2Y113/BYP_ALT6 INT_L_X2Y113/BYP_L6 CLBLL_L_X2Y113/CLBLL_LL_DX }  [get_nets {MemDB_IBUF[9]}]
set_property ROUTE { CLBLM_R_X3Y97/CLBLM_L_AQ CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS0 { INT_R_X3Y97/BYP_ALT0 INT_R_X3Y97/BYP_BOUNCE0 INT_R_X3Y97/IMUX42 CLBLM_R_X3Y97/CLBLM_L_D6 } INT_R_X3Y97/IMUX8 CLBLM_R_X3Y97/CLBLM_M_A5 }  [get_nets {debounce_count[1]}]
set_property ROUTE { CLBLL_L_X2Y62/CLBLL_LL_AQ CLBLL_L_X2Y62/CLBLL_LOGIC_OUTS4 INT_L_X2Y62/SS6BEG0 INT_L_X2Y56/SS6BEG0 INT_L_X2Y50/WW2BEG0 INT_L_X0Y50/IMUX_L34 LIOI3_SING_X0Y50/IOI_OLOGIC0_D1 LIOI3_SING_X0Y50/LIOI_OLOGIC0_OQ LIOI3_SING_X0Y50/LIOI_O0 }  [get_nets {MemAdr_OBUF[0]}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_M_AMUX CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS20 { INT_R_X3Y89/BYP_ALT2 INT_R_X3Y89/BYP_BOUNCE2 INT_R_X3Y89/IMUX14 CLBLM_R_X3Y89/CLBLM_L_B1 } INT_R_X3Y89/WR1BEG3 INT_L_X2Y89/IMUX_L14 CLBLL_L_X2Y89/CLBLL_L_B1 }  [get_nets {hscore2_bin[2]}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_LL_COUT CLBLL_L_X2Y94/CLBLL_LL_COUT_N }  [get_nets {sound_reg_reg[8]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_CQ CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS6 INT_R_X3Y79/FAN_ALT5 INT_R_X3Y79/FAN_BOUNCE5 { INT_R_X3Y79/IMUX3 CLBLM_R_X3Y79/CLBLM_L_A2 } INT_R_X3Y79/IMUX35 CLBLM_R_X3Y79/CLBLM_M_C6 }  [get_nets {reg[3]}]
set_property ROUTE { CLBLM_R_X5Y97/CLBLM_L_BQ CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS1 { INT_R_X5Y97/BYP_ALT5 INT_R_X5Y97/BYP_BOUNCE5 INT_R_X5Y97/IMUX21 CLBLM_R_X5Y97/CLBLM_L_C4 } { INT_R_X5Y97/SR1BEG2 { INT_R_X5Y96/IMUX37 CLBLM_R_X5Y96/CLBLM_L_D4 } INT_R_X5Y96/SR1BEG3 { INT_R_X5Y95/WW2BEG3 { INT_R_X3Y95/SW2BEG3 INT_L_X2Y94/ER1BEG_S0 { INT_R_X3Y95/IMUX24 CLBLM_R_X3Y95/CLBLM_M_B5 } INT_R_X3Y95/FAN_ALT2 INT_R_X3Y95/FAN_BOUNCE2 INT_R_X3Y95/IMUX8 CLBLM_R_X3Y95/CLBLM_M_A5 } { INT_R_X3Y95/ER1BEG_S0 { INT_L_X4Y96/SL1BEG0 INT_L_X4Y95/IMUX_L25 CLBLL_L_X4Y95/CLBLL_L_B5 } INT_L_X4Y96/SE2BEG0 { INT_R_X5Y95/IMUX24 CLBLM_R_X5Y95/CLBLM_M_B5 } INT_R_X5Y95/IMUX8 CLBLM_R_X5Y95/CLBLM_M_A5 } { INT_R_X3Y96/IMUX8 CLBLM_R_X3Y96/CLBLM_M_A5 } INT_R_X3Y96/IMUX24 CLBLM_R_X3Y96/CLBLM_M_B5 } { INT_R_X5Y95/WL1BEG2 INT_L_X4Y95/IMUX_L28 CLBLL_L_X4Y95/CLBLL_LL_C4 } { INT_R_X5Y96/IMUX8 CLBLM_R_X5Y96/CLBLM_M_A5 } INT_R_X5Y96/IMUX24 CLBLM_R_X5Y96/CLBLM_M_B5 } INT_R_X5Y97/IMUX19 CLBLM_R_X5Y97/CLBLM_L_B2 }  [get_nets {point_index[4]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_BQ CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS5 { INT_R_X7Y90/IMUX2 CLBLM_R_X7Y90/CLBLM_M_A2 } INT_R_X7Y90/IMUX18 CLBLM_R_X7Y90/CLBLM_M_B2 }  [get_nets {rec1/symbol_count[1]}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_L_BMUX CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS17 INT_L_X8Y94/SW2BEG3 { INT_R_X7Y93/IMUX23 CLBLM_R_X7Y93/CLBLM_L_C3 } INT_R_X7Y93/SS2BEG3 INT_R_X7Y91/SR1BEG_S0 INT_R_X7Y91/ER1BEG1 INT_L_X8Y91/IMUX_L43 CLBLM_L_X8Y91/CLBLM_M_D6 }  [get_nets {wait_count[8]}]
set_property ROUTE { LIOB33_X0Y119/IOB_IBUF0 LIOI3_TBYTESRC_X0Y119/LIOI_I0 LIOI3_TBYTESRC_X0Y119/LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y119/IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y119/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y120/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y120/SS6BEG0 INT_L_X0Y114/SW6BEG0 INT_R_X1Y110/ER1BEG1 INT_L_X2Y110/BYP_ALT4 INT_L_X2Y110/BYP_L4 CLBLL_L_X2Y110/CLBLL_LL_BX }  [get_nets {MemDB_IBUF[8]}]
set_property ROUTE { CLBLL_L_X2Y97/CLBLL_L_AQ CLBLL_L_X2Y97/CLBLL_LOGIC_OUTS0 { INT_L_X2Y97/ER1BEG1 INT_R_X3Y97/FAN_ALT6 INT_R_X3Y97/FAN_BOUNCE6 { INT_R_X3Y97/IMUX41 CLBLM_R_X3Y97/CLBLM_L_D1 } INT_R_X3Y97/BYP_ALT1 INT_R_X3Y97/BYP1 CLBLM_R_X3Y97/CLBLM_M_AX } INT_L_X2Y97/IMUX_L0 CLBLL_L_X2Y97/CLBLL_L_A3 }  [get_nets {debounce_count[0]}]
set_property ROUTE { CLBLM_R_X5Y96/CLBLM_L_BQ CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS1 { INT_R_X5Y96/NW2BEG1 INT_L_X4Y97/SW2BEG0 INT_R_X3Y96/BYP_ALT1 INT_R_X3Y96/BYP1 CLBLM_R_X3Y96/CLBLM_M_AX } { INT_R_X5Y96/BYP_ALT5 INT_R_X5Y96/BYP_BOUNCE5 { INT_R_X5Y96/IMUX23 CLBLM_R_X5Y96/CLBLM_L_C3 } INT_R_X5Y96/FAN_ALT5 INT_R_X5Y96/FAN_BOUNCE5 INT_R_X5Y96/BYP_ALT1 INT_R_X5Y96/BYP1 CLBLM_R_X5Y96/CLBLM_M_AX } { INT_R_X5Y96/SE2BEG1 INT_L_X6Y95/WL1BEG0 { INT_R_X5Y95/BYP_ALT1 INT_R_X5Y95/BYP1 CLBLM_R_X5Y95/CLBLM_M_AX } INT_R_X5Y95/WL1BEG_N3 { INT_L_X4Y94/IMUX_L31 CLBLL_L_X4Y94/CLBLL_LL_C5 } INT_L_X4Y95/WR1BEG1 INT_R_X3Y95/BYP_ALT1 INT_R_X3Y95/BYP1 CLBLM_R_X3Y95/CLBLM_M_AX } INT_R_X5Y96/IMUX19 CLBLM_R_X5Y96/CLBLM_L_B2 }  [get_nets {point_index[6]}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_L_COUT CLBLL_L_X4Y88/CLBLL_L_COUT_N }  [get_nets {timer_count_reg_reg[4]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_L_B CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS9 { INT_R_X3Y91/NE2BEG1 INT_L_X4Y92/FAN_ALT6 INT_L_X4Y92/FAN_L6 CLBLL_L_X4Y92/CLBLL_L_CE } INT_R_X3Y91/EE2BEG1 { INT_R_X5Y91/NN2BEG1 INT_R_X5Y93/FAN_ALT6 INT_R_X5Y93/FAN6 CLBLM_R_X5Y93/CLBLM_L_CE } { INT_R_X5Y91/FAN_ALT6 INT_R_X5Y91/FAN6 CLBLM_R_X5Y91/CLBLM_L_CE } INT_R_X5Y91/SE2BEG1 INT_L_X6Y90/NR1BEG1 INT_L_X6Y91/WR1BEG2 INT_R_X5Y91/FAN_ALT7 INT_R_X5Y91/FAN7 CLBLM_R_X5Y91/CLBLM_M_CE }  [get_nets {arrow_addr_next}]
set_property ROUTE { CLBLL_L_X2Y65/CLBLL_LL_CQ CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS6 INT_L_X2Y65/SS6BEG2 INT_L_X2Y59/SW6BEG2 INT_L_X0Y55/SW6BEG2 INT_R_X1Y51/WL1BEG1 INT_L_X0Y51/IMUX_L34 LIOI3_X0Y51/IOI_OLOGIC1_D1 LIOI3_X0Y51/LIOI_OLOGIC1_OQ LIOI3_X0Y51/LIOI_O1 }  [get_nets {MemAdr_OBUF[1]}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_M_AQ CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS4 { INT_R_X3Y89/IMUX9 CLBLM_R_X3Y89/CLBLM_L_A5 } INT_R_X3Y89/WL1BEG_N3 INT_L_X2Y89/IMUX_L0 CLBLL_L_X2Y89/CLBLL_L_A3 }  [get_nets {hscore2_bin[1]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_DQ CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS7 { INT_R_X3Y79/NL1BEG2 INT_R_X3Y80/IMUX3 CLBLM_R_X3Y80/CLBLM_L_A2 } INT_R_X3Y79/SW2BEG3 INT_L_X2Y79/NL1BEG_N3 INT_L_X2Y79/EL1BEG2 INT_R_X3Y79/IMUX43 CLBLM_R_X3Y79/CLBLM_M_D6 }  [get_nets {reg[4]}]
set_property ROUTE { CLBLM_R_X5Y96/CLBLM_L_AQ CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS0 { INT_R_X5Y96/BYP_ALT0 INT_R_X5Y96/BYP_BOUNCE0 { INT_R_X5Y96/IMUX36 CLBLM_R_X5Y96/CLBLM_L_D2 } { INT_R_X5Y96/IMUX10 CLBLM_R_X5Y96/CLBLM_L_A4 } { INT_R_X5Y96/IMUX4 CLBLM_R_X5Y96/CLBLM_M_A6 } INT_R_X5Y96/IMUX12 CLBLM_R_X5Y96/CLBLM_M_B6 } { INT_R_X5Y96/SR1BEG1 { INT_R_X5Y95/IMUX4 CLBLM_R_X5Y95/CLBLM_M_A6 } { INT_R_X5Y95/WL1BEG0 { INT_L_X4Y95/NW2BEG1 { INT_R_X3Y96/BYP_ALT4 INT_R_X3Y96/BYP_BOUNCE4 { INT_R_X3Y96/IMUX4 CLBLM_R_X3Y96/CLBLM_M_A6 } INT_R_X3Y96/IMUX12 CLBLM_R_X3Y96/CLBLM_M_B6 } INT_R_X3Y96/SR1BEG1 { INT_R_X3Y95/IMUX4 CLBLM_R_X3Y95/CLBLM_M_A6 } INT_R_X3Y95/IMUX12 CLBLM_R_X3Y95/CLBLM_M_B6 } INT_L_X4Y95/IMUX_L17 CLBLL_L_X4Y95/CLBLL_LL_B3 } INT_R_X5Y95/IMUX12 CLBLM_R_X5Y95/CLBLM_M_B6 } INT_R_X5Y96/WL1BEG_N3 INT_L_X4Y95/IMUX_L47 CLBLL_L_X4Y95/CLBLL_LL_D5 }  [get_nets {point_index[5]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_BMUX CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS21 { INT_R_X7Y90/FAN_ALT3 INT_R_X7Y90/FAN_BOUNCE3 INT_R_X7Y90/IMUX27 CLBLM_R_X7Y90/CLBLM_M_B4 } INT_R_X7Y90/WL1BEG2 INT_L_X6Y90/WL1BEG1 INT_R_X5Y90/IMUX26 CLBLM_R_X5Y90/CLBLM_L_B4 }  [get_nets {rec1/symbol_count[2]}]
set_property ROUTE { CLBLM_R_X7Y94/CLBLM_L_BMUX CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS17 INT_R_X7Y94/EL1BEG2 { INT_L_X8Y94/SL1BEG2 INT_L_X8Y93/SL1BEG2 INT_L_X8Y92/IMUX_L4 CLBLM_L_X8Y92/CLBLM_M_A6 } INT_L_X8Y94/IMUX_L20 CLBLM_L_X8Y94/CLBLM_L_C2 }  [get_nets {wait_count[9]}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_L_BMUX CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS17 INT_L_X4Y92/EL1BEG2 { INT_R_X5Y92/BYP_ALT2 INT_R_X5Y92/BYP_BOUNCE2 { INT_R_X5Y92/IMUX6 CLBLM_R_X5Y92/CLBLM_L_A1 } INT_R_X5Y93/IMUX8 CLBLM_R_X5Y93/CLBLM_M_A5 } INT_R_X5Y92/IMUX13 CLBLM_R_X5Y92/CLBLM_L_B6 }  [get_nets {arrow_addr[9]}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_LL_D CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS15 INT_L_X4Y93/NW2BEG3 INT_R_X3Y94/NL1BEG2 { INT_R_X3Y95/FAN_ALT7 INT_R_X3Y95/FAN7 CLBLM_R_X3Y95/CLBLM_M_CE } INT_R_X3Y95/NR1BEG2 INT_R_X3Y96/FAN_ALT7 INT_R_X3Y96/FAN7 CLBLM_R_X3Y96/CLBLM_M_CE }  [get_nets {seq_ram_reg_0_127_0_0_i_1_n_0}]
set_property ROUTE { LIOB33_X0Y115/IOB_IBUF1 LIOI3_X0Y115/LIOI_I1 LIOI3_X0Y115/LIOI_ILOGIC1_D LIOI3_X0Y115/IOI_ILOGIC1_O LIOI3_X0Y115/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y115/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y115/SE6BEG0 INT_L_X2Y111/NE2BEG0 INT_R_X3Y112/WR1BEG1 INT_L_X2Y112/BYP_ALT4 INT_L_X2Y112/BYP_L4 CLBLL_L_X2Y112/CLBLL_LL_BX }  [get_nets {MemDB_IBUF[3]}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_L_D CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS11 INT_L_X4Y93/NE2BEG3 INT_R_X5Y94/NL1BEG2 { INT_R_X5Y95/FAN_ALT7 INT_R_X5Y95/FAN7 CLBLM_R_X5Y95/CLBLM_M_CE } INT_R_X5Y95/NR1BEG2 INT_R_X5Y96/FAN_ALT7 INT_R_X5Y96/FAN7 CLBLM_R_X5Y96/CLBLM_M_CE }  [get_nets {seq_ram_reg_128_255_0_0_i_1_n_0}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_L_BMUX CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS17 INT_L_X8Y92/SL1BEG3 { INT_L_X8Y91/SL1BEG3 INT_L_X8Y90/IMUX_L7 CLBLM_L_X8Y90/CLBLM_M_A1 } INT_L_X8Y91/IMUX_L6 CLBLM_L_X8Y91/CLBLM_L_A1 }  [get_nets {wait_count[1]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_D CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS11 INT_R_X5Y91/NR1BEG3 { INT_R_X5Y92/IMUX23 CLBLM_R_X5Y92/CLBLM_L_C3 } INT_R_X5Y92/FAN_ALT1 INT_R_X5Y92/FAN_BOUNCE1 INT_R_X5Y92/IMUX26 CLBLM_R_X5Y92/CLBLM_L_B4 }  [get_nets {state_reg[5]_i_8_n_0}]
set_property ROUTE { CLBLL_L_X2Y65/CLBLL_LL_DQ CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS7 INT_L_X2Y65/SS6BEG3 INT_L_X2Y59/SW6BEG3 INT_L_X0Y56/NL1BEG_N3 INT_L_X0Y56/FAN_ALT1 INT_L_X0Y56/FAN_BOUNCE1 INT_L_X0Y56/IMUX_L34 LIOI3_X0Y55/IOI_OLOGIC0_D1 LIOI3_X0Y55/LIOI_OLOGIC0_OQ LIOI3_X0Y55/LIOI_O0 }  [get_nets {MemAdr_OBUF[6]}]
set_property ROUTE { CLBLM_R_X3Y66/CLBLM_M_C CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS14 INT_R_X3Y66/NN6BEG2 INT_R_X3Y72/NN6BEG2 INT_R_X3Y78/NN6BEG2 INT_R_X3Y84/NN6BEG2 INT_R_X3Y90/NN6BEG2 INT_R_X3Y96/NN6BEG2 INT_R_X3Y102/NN6BEG2 INT_R_X3Y108/NW2BEG2 { INT_L_X2Y109/IMUX_L4 CLBLL_L_X2Y109/CLBLL_LL_A6 } INT_L_X2Y109/NN2BEG2 { INT_L_X2Y111/IMUX_L4 CLBLL_L_X2Y111/CLBLL_LL_A6 } { INT_L_X2Y111/IMUX_L43 CLBLL_L_X2Y111/CLBLL_LL_D6 } { INT_L_X2Y111/IMUX_L5 CLBLL_L_X2Y111/CLBLL_L_A6 } { INT_L_X2Y111/IMUX_L13 CLBLL_L_X2Y111/CLBLL_L_B6 } { INT_L_X2Y111/IMUX_L20 CLBLL_L_X2Y111/CLBLL_L_C2 } { INT_L_X2Y111/IMUX_L27 CLBLL_L_X2Y111/CLBLL_LL_B4 } INT_L_X2Y111/IMUX_L28 CLBLL_L_X2Y111/CLBLL_LL_C4 }  [get_nets {vgaRed[2]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_AQ CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS4 { INT_R_X3Y81/IMUX25 CLBLM_R_X3Y81/CLBLM_L_B5 } INT_R_X3Y81/WL1BEG_N3 INT_L_X2Y81/NL1BEG_N3 INT_L_X2Y81/EL1BEG2 INT_R_X3Y81/IMUX4 CLBLM_R_X3Y81/CLBLM_M_A6 }  [get_nets {reg[9]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_M_BQ CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS5 { INT_R_X5Y90/SW2BEG1 { INT_L_X4Y89/IMUX_L34 CLBLL_L_X4Y89/CLBLL_L_C6 } { INT_L_X4Y89/IMUX_L42 CLBLL_L_X4Y89/CLBLL_L_D6 } { INT_L_X4Y89/SR1BEG2 { INT_L_X4Y88/IMUX_L37 CLBLL_L_X4Y88/CLBLL_L_D4 } { INT_L_X4Y88/IMUX_L5 CLBLL_L_X4Y88/CLBLL_L_A6 } { INT_L_X4Y88/SR1BEG3 { INT_L_X4Y87/IMUX_L7 CLBLL_L_X4Y87/CLBLL_LL_A1 } INT_L_X4Y87/SR1BEG_S0 { INT_L_X4Y87/IMUX_L34 CLBLL_L_X4Y87/CLBLL_L_C6 } { INT_L_X4Y87/IMUX_L42 CLBLL_L_X4Y87/CLBLL_L_D6 } { INT_L_X4Y87/IMUX_L10 CLBLL_L_X4Y87/CLBLL_L_A4 } INT_L_X4Y87/IMUX_L26 CLBLL_L_X4Y87/CLBLL_L_B4 } { INT_L_X4Y88/IMUX_L14 CLBLL_L_X4Y88/CLBLL_L_B1 } INT_L_X4Y88/IMUX_L21 CLBLL_L_X4Y88/CLBLL_L_C4 } { INT_L_X4Y89/IMUX_L26 CLBLL_L_X4Y89/CLBLL_L_B4 } INT_L_X4Y89/IMUX_L3 CLBLL_L_X4Y89/CLBLL_L_A2 } { INT_R_X5Y90/BYP_ALT4 INT_R_X5Y90/BYP_BOUNCE4 { INT_R_X5Y90/IMUX22 CLBLM_R_X5Y90/CLBLM_M_C3 } { INT_R_X5Y90/BYP_ALT5 INT_R_X5Y90/BYP_BOUNCE5 { INT_R_X5Y90/IMUX7 CLBLM_R_X5Y90/CLBLM_M_A1 } { INT_R_X5Y90/IMUX15 CLBLM_R_X5Y90/CLBLM_M_B1 } INT_R_X5Y90/FAN_ALT3 INT_R_X5Y90/FAN_BOUNCE3 INT_R_X5Y90/IMUX27 CLBLM_R_X5Y90/CLBLM_M_B4 } { INT_R_X5Y90/IMUX36 CLBLM_R_X5Y90/CLBLM_L_D2 } INT_R_X5Y90/IMUX14 CLBLM_R_X5Y90/CLBLM_L_B1 } { INT_R_X5Y90/IMUX34 CLBLM_R_X5Y90/CLBLM_L_C6 } INT_R_X5Y90/WL1BEG0 { INT_L_X4Y90/IMUX_L40 CLBLL_L_X4Y90/CLBLL_LL_D1 } { INT_L_X4Y90/IMUX_L9 CLBLL_L_X4Y90/CLBLL_L_A5 } INT_L_X4Y90/IMUX_L17 CLBLL_L_X4Y90/CLBLL_LL_B3 }  [get_nets {rec1/state_reg[1]}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_L_A CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS8 INT_R_X3Y92/SR1BEG1 INT_R_X3Y91/IMUX19 CLBLM_R_X3Y91/CLBLM_L_B2 }  [get_nets {arrow_addr[11]_i_3_n_0}]
set_property ROUTE { CLBLL_L_X2Y79/CLBLL_LL_D CLBLL_L_X2Y79/CLBLL_LOGIC_OUTS15 INT_L_X2Y79/SR1BEG_S0 { INT_L_X2Y79/BYP_ALT1 INT_L_X2Y79/BYP_L1 CLBLL_L_X2Y79/CLBLL_LL_AX } INT_L_X2Y79/LV_L0 INT_L_X2Y97/NN6BEG3 INT_L_X2Y103/NN6BEG3 INT_L_X2Y109/NL1BEG2 { INT_L_X2Y110/NN2BEG2 { INT_L_X2Y112/FAN_ALT7 { INT_L_X2Y112/FAN_L7 CLBLL_L_X2Y112/CLBLL_LL_CE } INT_L_X2Y112/FAN_BOUNCE7 INT_L_X2Y112/FAN_ALT6 INT_L_X2Y112/FAN_L6 CLBLL_L_X2Y112/CLBLL_L_CE } INT_L_X2Y112/NR1BEG2 INT_L_X2Y113/FAN_ALT7 { INT_L_X2Y113/FAN_L7 CLBLL_L_X2Y113/CLBLL_LL_CE } INT_L_X2Y113/FAN_BOUNCE7 INT_L_X2Y113/FAN_ALT6 INT_L_X2Y113/FAN_L6 CLBLL_L_X2Y113/CLBLL_L_CE } INT_L_X2Y110/FAN_ALT7 INT_L_X2Y110/FAN_L7 CLBLL_L_X2Y110/CLBLL_LL_CE }  [get_nets {frame_buf/SRAM/Rs2m_next}]
set_property ROUTE { CLBLL_L_X2Y88/CLBLL_LL_B CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS13 INT_L_X2Y88/SS2BEG1 INT_L_X2Y86/SW6BEG1 INT_L_X0Y82/SS6BEG1 INT_L_X0Y76/SS2BEG1 INT_L_X0Y74/IMUX_L34 LIOI3_X0Y73/IOI_OLOGIC0_D1 LIOI3_X0Y73/LIOI_OLOGIC0_OQ LIOI3_X0Y73/LIOI_O0 }  [get_nets {seg_OBUF[1]}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_M_BMUX CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS21 { INT_R_X3Y89/NE2BEG3 INT_L_X4Y90/WR1BEG_S0 INT_R_X3Y91/IMUX17 CLBLM_R_X3Y91/CLBLM_M_B3 } INT_R_X3Y89/WR1BEG_S0 INT_L_X2Y89/SR1BEG_S0 INT_L_X2Y89/IMUX_L33 CLBLL_L_X2Y89/CLBLL_L_C1 }  [get_nets {hscore2_bin[4]}]
set_property ROUTE { LIOB33_SING_X0Y99/IOB_IBUF0 LIOI3_SING_X0Y99/LIOI_I0 LIOI3_SING_X0Y99/LIOI_ILOGIC0_D LIOI3_SING_X0Y99/IOI_ILOGIC0_O LIOI3_SING_X0Y99/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y99/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y99/ER1BEG1 INT_R_X1Y99/EE2BEG1 INT_R_X3Y99/IMUX11 CLBLM_R_X3Y99/CLBLM_M_A4 }  [get_nets {rx_in_IBUF}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_L_AMUX CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS16 INT_L_X4Y91/IMUX_L37 CLBLL_L_X4Y91/CLBLL_L_D4 }  [get_nets {state_reg[0]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y65/CLBLL_LL_C CLBLL_L_X4Y65/CLBLL_LL_CMUX CLBLL_L_X4Y65/CLBLL_LOGIC_OUTS22 { INT_L_X4Y65/IMUX_L8 CLBLL_L_X4Y65/CLBLL_LL_A5 } INT_L_X4Y65/SS2BEG0 { INT_L_X4Y63/IMUX_L40 CLBLL_L_X4Y63/CLBLL_LL_D1 } INT_L_X4Y63/WL1BEG_N3 { INT_R_X3Y63/IMUX0 CLBLM_R_X3Y63/CLBLM_L_A3 } INT_R_X3Y63/IMUX16 CLBLM_R_X3Y63/CLBLM_L_B3 }  [get_nets {r_regHS[4]_i_2_n_0}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_L_BMUX CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS17 { INT_L_X8Y93/SS2BEG3 INT_L_X8Y91/SR1BEG_S0 INT_L_X8Y91/SR1BEG1 INT_L_X8Y90/IMUX_L12 CLBLM_L_X8Y90/CLBLM_M_B6 } INT_L_X8Y93/NR1BEG3 INT_L_X8Y94/IMUX_L39 CLBLM_L_X8Y94/CLBLM_L_D3 }  [get_nets {wait_count[2]}]
set_property ROUTE { CLBLM_R_X3Y101/CLBLM_M_BMUX CLBLM_R_X3Y101/CLBLM_LOGIC_OUTS21 INT_R_X3Y101/IMUX39 CLBLM_R_X3Y101/CLBLM_L_D3 }  [get_nets {debounce_count_reg[18]_i_4_n_6}]
set_property ROUTE { CLBLM_R_X5Y78/CLBLM_L_D CLBLM_R_X5Y78/CLBLM_LOGIC_OUTS11 INT_R_X5Y78/SL1BEG3 INT_R_X5Y77/IMUX46 CLBLM_R_X5Y77/CLBLM_L_D5 }  [get_nets {FSM_sequential_state_reg[0]_i_5_n_0}]
set_property ROUTE { CLBLM_R_X3Y101/CLBLM_M_AMUX CLBLM_R_X3Y101/CLBLM_LOGIC_OUTS20 INT_R_X3Y101/IMUX20 CLBLM_R_X3Y101/CLBLM_L_C2 }  [get_nets {debounce_count_reg[18]_i_4_n_7}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_LL_DQ CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS7 INT_L_X2Y64/SS6BEG3 INT_L_X2Y58/SL1BEG3 INT_L_X2Y57/WW2BEG3 INT_L_X0Y57/SR1BEG_S0 INT_L_X0Y57/IMUX_L34 LIOI3_TBYTESRC_X0Y57/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y57/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y57/LIOI_O1 }  [get_nets {MemAdr_OBUF[7]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_M_AQ CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS4 { INT_R_X5Y90/BYP_ALT1 INT_R_X5Y90/BYP_BOUNCE1 { INT_R_X5Y90/IMUX37 CLBLM_R_X5Y90/CLBLM_L_D4 } INT_R_X5Y90/IMUX11 CLBLM_R_X5Y90/CLBLM_M_A4 } { INT_R_X5Y90/IMUX33 CLBLM_R_X5Y90/CLBLM_L_C1 } { INT_R_X5Y90/IMUX9 CLBLM_R_X5Y90/CLBLM_L_A5 } { INT_R_X5Y90/IMUX1 CLBLM_R_X5Y90/CLBLM_M_A3 } { INT_R_X5Y90/WL1BEG_N3 { INT_L_X4Y89/IMUX_L46 CLBLL_L_X4Y89/CLBLL_L_D5 } { INT_L_X4Y89/SR1BEG_S0 { INT_L_X4Y89/BYP_ALT1 INT_L_X4Y89/BYP_BOUNCE1 INT_L_X4Y89/IMUX_L13 CLBLL_L_X4Y89/CLBLL_L_B6 } { INT_L_X4Y89/SR1BEG1 { INT_L_X4Y88/SR1BEG2 { INT_L_X4Y87/IMUX_L37 CLBLL_L_X4Y87/CLBLL_L_D4 } INT_L_X4Y87/IMUX_L21 CLBLL_L_X4Y87/CLBLL_L_C4 } { INT_L_X4Y88/FAN_ALT6 INT_L_X4Y88/FAN_BOUNCE6 { INT_L_X4Y88/IMUX_L25 CLBLL_L_X4Y88/CLBLL_L_B5 } { INT_L_X4Y88/IMUX_L41 CLBLL_L_X4Y88/CLBLL_L_D1 } INT_L_X4Y88/IMUX_L33 CLBLL_L_X4Y88/CLBLL_L_C1 } INT_L_X4Y88/IMUX_L3 CLBLL_L_X4Y88/CLBLL_L_A2 } { INT_L_X4Y89/SS2BEG0 { INT_L_X4Y87/IMUX_L9 CLBLL_L_X4Y87/CLBLL_L_A5 } { INT_L_X4Y87/IMUX_L2 CLBLL_L_X4Y87/CLBLL_LL_A2 } INT_L_X4Y87/IMUX_L25 CLBLL_L_X4Y87/CLBLL_L_B5 } INT_L_X4Y89/IMUX_L10 CLBLL_L_X4Y89/CLBLL_L_A4 } { INT_L_X4Y89/IMUX_L30 CLBLL_L_X4Y89/CLBLL_L_C5 } INT_L_X4Y90/NL1BEG_N3 { INT_L_X4Y90/IMUX_L45 CLBLL_L_X4Y90/CLBLL_LL_D2 } INT_L_X4Y90/BYP_ALT3 INT_L_X4Y90/BYP_BOUNCE3 INT_L_X4Y90/IMUX_L15 CLBLL_L_X4Y90/CLBLL_LL_B1 } { INT_R_X5Y90/WR1BEG1 INT_L_X4Y90/IMUX_L10 CLBLL_L_X4Y90/CLBLL_L_A4 } INT_R_X5Y90/IMUX17 CLBLM_R_X5Y90/CLBLM_M_B3 }  [get_nets {rec1/state_reg[0]}]
set_property ROUTE { CLBLL_L_X2Y88/CLBLL_LL_C CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS14 INT_L_X2Y88/SS6BEG2 INT_L_X2Y82/SS6BEG2 INT_L_X2Y76/WL1BEG1 INT_R_X1Y76/SW2BEG1 INT_L_X0Y75/IMUX_L34 LIOI3_X0Y75/IOI_OLOGIC1_D1 LIOI3_X0Y75/LIOI_OLOGIC1_OQ LIOI3_X0Y75/LIOI_O1 }  [get_nets {seg_OBUF[2]}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_M_BQ CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS5 { INT_R_X3Y89/NE2BEG1 INT_L_X4Y90/IMUX_L11 CLBLL_L_X4Y90/CLBLL_LL_A4 } INT_R_X3Y89/WR1BEG2 INT_L_X2Y89/FAN_ALT5 INT_L_X2Y89/FAN_BOUNCE5 INT_L_X2Y89/IMUX_L25 CLBLL_L_X2Y89/CLBLL_L_B5 }  [get_nets {hscore2_bin[3]}]
set_property ROUTE { LIOB33_X0Y113/IOB_IBUF0 LIOI3_TBYTETERM_X0Y113/LIOI_I0 LIOI3_TBYTETERM_X0Y113/LIOI_ILOGIC0_D LIOI3_TBYTETERM_X0Y113/IOI_ILOGIC0_O LIOI3_TBYTETERM_X0Y113/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y114/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y114/EE2BEG0 INT_L_X2Y114/SL1BEG0 INT_L_X2Y113/BYP_ALT1 INT_L_X2Y113/BYP_L1 CLBLL_L_X2Y113/CLBLL_LL_AX }  [get_nets {MemDB_IBUF[2]}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_LL_BMUX CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS21 INT_L_X4Y95/SE2BEG3 INT_R_X5Y94/SW2BEG3 INT_L_X4Y93/IMUX_L31 CLBLL_L_X4Y93/CLBLL_LL_C5 }  [get_nets {state_reg[2]_i_7_n_0}]
set_property ROUTE { CLBLL_L_X2Y78/CLBLL_LL_D CLBLL_L_X2Y78/CLBLL_LOGIC_OUTS15 { INT_L_X2Y78/EL1BEG2 { INT_R_X3Y78/EE2BEG2 INT_R_X5Y78/SL1BEG2 INT_R_X5Y77/FAN_ALT7 INT_R_X5Y77/FAN7 CLBLM_R_X5Y77/CLBLM_M_CE } INT_R_X3Y78/EL1BEG1 { INT_L_X4Y78/FAN_ALT6 INT_L_X4Y78/FAN_L6 CLBLL_L_X4Y78/CLBLL_L_CE } { INT_L_X4Y78/NE2BEG1 INT_R_X5Y79/FAN_ALT6 INT_R_X5Y79/FAN6 CLBLM_R_X5Y79/CLBLM_L_CE } INT_L_X4Y78/SE2BEG1 INT_R_X5Y77/FAN_ALT6 INT_R_X5Y77/FAN6 CLBLM_R_X5Y77/CLBLM_L_CE } INT_L_X2Y78/NN6BEG3 INT_L_X2Y84/NW6BEG3 INT_L_X0Y88/SR1BEG3 INT_L_X0Y87/SR1BEG_S0 INT_L_X0Y87/IMUX_L34 LIOI3_TBYTETERM_X0Y87/IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y87/LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y87/LIOI_O1 }  [get_nets {RamCS_OBUF}]
set_property ROUTE { CLBLM_R_X7Y93/CLBLM_L_BMUX CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS17 { INT_R_X7Y93/NW2BEG3 INT_L_X6Y94/EL1BEG2 INT_R_X7Y94/IMUX20 CLBLM_R_X7Y94/CLBLM_L_C2 } INT_R_X7Y93/SE6BEG3 INT_R_X9Y89/WL1BEG2 INT_L_X8Y89/NL1BEG2 INT_L_X8Y90/IMUX_L35 CLBLM_L_X8Y90/CLBLM_M_C6 }  [get_nets {wait_count[3]}]
set_property ROUTE { LIOB33_X0Y117/IOB_IBUF1 LIOI3_X0Y117/LIOI_I1 LIOI3_X0Y117/LIOI_ILOGIC1_D LIOI3_X0Y117/IOI_ILOGIC1_O LIOI3_X0Y117/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y117/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y117/SW6BEG0 INT_R_X1Y113/EL1BEG_N3 INT_L_X2Y112/BYP_ALT3 INT_L_X2Y112/BYP_L3 CLBLL_L_X2Y112/CLBLL_LL_CX }  [get_nets {MemDB_IBUF[5]}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_CQ CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS6 { INT_R_X3Y80/FAN_ALT5 INT_R_X3Y80/FAN_BOUNCE5 INT_R_X3Y80/IMUX35 CLBLM_R_X3Y80/CLBLM_M_C6 } INT_R_X3Y80/IMUX5 CLBLM_R_X3Y80/CLBLM_L_A6 }  [get_nets {reg[7]}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_LL_AMUX CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS20 INT_L_X2Y63/SS6BEG2 INT_L_X2Y57/SW6BEG2 INT_L_X0Y53/WL1BEG1 INT_L_X0Y53/NR1BEG1 INT_L_X0Y54/IMUX_L34 LIOI3_X0Y53/IOI_OLOGIC0_D1 LIOI3_X0Y53/LIOI_OLOGIC0_OQ LIOI3_X0Y53/LIOI_O0 }  [get_nets {MemAdr_OBUF[4]}]
set_property ROUTE { CLBLL_L_X2Y93/CLBLL_L_COUT CLBLL_L_X2Y93/CLBLL_L_COUT_N }  [get_nets {sound_out_OBUF_inst_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_M_CMUX CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS22 { INT_R_X3Y89/NW2BEG0 INT_L_X2Y89/IMUX_L39 CLBLL_L_X2Y89/CLBLL_L_D3 } INT_R_X3Y89/NL1BEG_N3 INT_R_X3Y89/NL1BEG2 INT_R_X3Y90/IMUX11 CLBLM_R_X3Y90/CLBLM_M_A4 }  [get_nets {hscore2_bin[6]}]
set_property ROUTE { CLBLM_R_X3Y94/CLBLM_L_C CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS10 { INT_R_X3Y94/IMUX5 CLBLM_R_X3Y94/CLBLM_L_A6 } INT_R_X3Y94/IMUX13 CLBLM_R_X3Y94/CLBLM_L_B6 }  [get_nets {user_in_next}]
set_property ROUTE { CLBLM_R_X7Y93/CLBLM_L_AMUX CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS16 { INT_R_X7Y93/IMUX21 CLBLM_R_X7Y93/CLBLM_L_C4 } INT_R_X7Y93/EL1BEG1 INT_L_X8Y93/SL1BEG1 INT_L_X8Y92/SS2BEG1 INT_L_X8Y90/IMUX_L43 CLBLM_L_X8Y90/CLBLM_M_D6 }  [get_nets {wait_count[4]}]
set_property ROUTE { LIOB33_X0Y115/IOB_IBUF0 LIOI3_X0Y115/LIOI_I0 LIOI3_X0Y115/LIOI_ILOGIC0_D LIOI3_X0Y115/IOI_ILOGIC0_O LIOI3_X0Y115/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y116/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y116/SE6BEG0 INT_L_X2Y112/NE2BEG0 INT_R_X3Y113/WR1BEG1 INT_L_X2Y113/BYP_ALT4 INT_L_X2Y113/BYP_L4 CLBLL_L_X2Y113/CLBLL_LL_BX }  [get_nets {MemDB_IBUF[4]}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_M_DMUX CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS23 INT_R_X3Y90/SE2BEG1 INT_L_X4Y89/NR1BEG1 INT_L_X4Y90/WR1BEG2 INT_R_X3Y90/BYP_ALT2 INT_R_X3Y90/BYP2 CLBLM_R_X3Y90/CLBLM_L_CX }  [get_nets {hscore3_bin[5]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X2Y62/CLBLL_LL_BQ CLBLL_L_X2Y62/CLBLL_LOGIC_OUTS5 INT_L_X2Y62/SW6BEG1 INT_L_X0Y58/SL1BEG1 INT_L_X0Y57/SS2BEG1 INT_L_X0Y55/IMUX_L34 LIOI3_X0Y55/IOI_OLOGIC1_D1 LIOI3_X0Y55/LIOI_OLOGIC1_OQ LIOI3_X0Y55/LIOI_O1 }  [get_nets {MemAdr_OBUF[5]}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_M_D CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS15 INT_R_X3Y64/SW2BEG3 INT_L_X2Y63/IMUX_L23 CLBLL_L_X2Y63/CLBLL_L_C3 }  [get_nets {addr_reg[4]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_L_D CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS11 { INT_R_X3Y98/IMUX30 CLBLM_R_X3Y98/CLBLM_L_C5 } { INT_R_X3Y98/SL1BEG3 { INT_R_X3Y97/IMUX23 CLBLM_R_X3Y97/CLBLM_L_C3 } { INT_R_X3Y97/IMUX6 CLBLM_R_X3Y97/CLBLM_L_A1 } { INT_R_X3Y97/WL1BEG2 { INT_L_X2Y97/IMUX_L6 CLBLL_L_X2Y97/CLBLL_L_A1 } INT_L_X2Y97/IMUX_L14 CLBLL_L_X2Y97/CLBLL_L_B1 } INT_R_X3Y97/IMUX14 CLBLM_R_X3Y97/CLBLM_L_B1 } { INT_R_X3Y98/NN2BEG3 { INT_R_X3Y100/IMUX23 CLBLM_R_X3Y100/CLBLM_L_C3 } { INT_R_X3Y100/NW2BEG3 INT_L_X2Y101/EL1BEG2 { INT_R_X3Y101/BYP_ALT2 INT_R_X3Y101/BYP_BOUNCE2 { INT_R_X3Y101/IMUX30 CLBLM_R_X3Y101/CLBLM_L_C5 } INT_R_X3Y101/IMUX46 CLBLM_R_X3Y101/CLBLM_L_D5 } { INT_R_X3Y101/IMUX5 CLBLM_R_X3Y101/CLBLM_L_A6 } INT_R_X3Y101/IMUX13 CLBLM_R_X3Y101/CLBLM_L_B6 } INT_R_X3Y100/FAN_ALT1 INT_R_X3Y100/FAN_BOUNCE1 { INT_R_X3Y100/IMUX26 CLBLM_R_X3Y100/CLBLM_L_B4 } INT_R_X3Y100/IMUX10 CLBLM_R_X3Y100/CLBLM_L_A4 } { INT_R_X3Y98/IMUX6 CLBLM_R_X3Y98/CLBLM_L_A1 } { INT_R_X3Y98/WL1BEG2 { INT_L_X2Y98/FAN_ALT1 INT_L_X2Y98/FAN_BOUNCE1 INT_L_X2Y98/IMUX_L10 CLBLL_L_X2Y98/CLBLL_L_A4 } INT_L_X2Y98/IMUX_L13 CLBLL_L_X2Y98/CLBLL_L_B6 } { INT_R_X3Y98/NR1BEG3 { INT_R_X3Y99/IMUX23 CLBLM_R_X3Y99/CLBLM_L_C3 } { INT_R_X3Y99/IMUX6 CLBLM_R_X3Y99/CLBLM_L_A1 } INT_R_X3Y99/IMUX14 CLBLM_R_X3Y99/CLBLM_L_B1 } INT_R_X3Y98/IMUX14 CLBLM_R_X3Y98/CLBLM_L_B1 }  [get_nets {debounce_count[18]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_DQ CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS7 { INT_R_X3Y80/NL1BEG2 INT_R_X3Y81/IMUX19 CLBLM_R_X3Y81/CLBLM_L_B2 } INT_R_X3Y80/WR1BEG_S0 INT_L_X2Y80/SR1BEG_S0 INT_L_X2Y80/ER1BEG1 INT_R_X3Y80/IMUX43 CLBLM_R_X3Y80/CLBLM_M_D6 }  [get_nets {reg[8]}]
set_property ROUTE { CLBLL_L_X2Y88/CLBLL_LL_A CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS12 INT_L_X2Y88/SS6BEG0 INT_L_X2Y82/SS6BEG0 INT_L_X2Y76/SW6BEG0 INT_L_X0Y72/NW2BEG1 INT_L_X0Y73/IMUX_L34 LIOI3_X0Y73/IOI_OLOGIC1_D1 LIOI3_X0Y73/LIOI_OLOGIC1_OQ LIOI3_X0Y73/LIOI_O1 }  [get_nets {seg_OBUF[0]}]
set_property ROUTE { CLBLM_R_X3Y89/CLBLM_M_CQ CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS6 { INT_R_X3Y89/WL1BEG1 INT_L_X2Y89/IMUX_L20 CLBLL_L_X2Y89/CLBLL_L_C2 } INT_R_X3Y89/NR1BEG2 INT_R_X3Y90/IMUX45 CLBLM_R_X3Y90/CLBLM_M_D2 }  [get_nets {hscore2_bin[5]}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_COUT CLBLM_R_X3Y81/CLBLM_M_COUT_N }  [get_nets {seven_seg/plusOp_carry__1_n_0}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_L_AMUX CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS16 { INT_L_X8Y93/IMUX_L37 CLBLM_L_X8Y93/CLBLM_L_D4 } INT_L_X8Y93/EL1BEG1 INT_R_X9Y93/NR1BEG1 INT_R_X9Y94/WR1BEG2 INT_L_X8Y94/IMUX_L43 CLBLM_L_X8Y94/CLBLM_M_D6 }  [get_nets {wait_count[20]}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_L_AMUX CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS16 INT_L_X8Y92/SL1BEG2 { INT_L_X8Y91/IMUX_L4 CLBLM_L_X8Y91/CLBLM_M_A6 } INT_L_X8Y91/FAN_ALT7 INT_L_X8Y91/FAN_BOUNCE7 INT_L_X8Y91/IMUX_L10 CLBLM_L_X8Y91/CLBLM_L_A4 }  [get_nets {wait_count[5]}]
set_property ROUTE { CLBLL_L_X2Y95/CLBLL_LL_AQ CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS4 { INT_L_X2Y95/NL1BEG_N3 INT_L_X2Y95/FAN_ALT1 INT_L_X2Y95/FAN_BOUNCE1 INT_L_X2Y95/IMUX_L4 CLBLL_L_X2Y95/CLBLL_LL_A6 } INT_L_X2Y95/FAN_ALT4 INT_L_X2Y95/FAN_BOUNCE4 INT_L_X2Y94/IMUX_L21 CLBLL_L_X2Y94/CLBLL_L_C4 }  [get_nets {sound_reg_reg[12]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_L_D CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS11 INT_R_X5Y90/EE2BEG3 { INT_R_X7Y90/IMUX7 CLBLM_R_X7Y90/CLBLM_M_A1 } INT_R_X7Y90/IMUX15 CLBLM_R_X7Y90/CLBLM_M_B1 }  [get_nets {rec1/shift}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_LL_A CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS12 { INT_L_X2Y64/NL1BEG_N3 INT_L_X2Y64/EL1BEG2 { INT_R_X3Y64/FAN_ALT7 INT_R_X3Y64/FAN_BOUNCE7 INT_R_X3Y64/IMUX0 CLBLM_R_X3Y64/CLBLM_L_A3 } INT_R_X3Y64/EL1BEG1 INT_L_X4Y64/IMUX_L10 CLBLL_L_X4Y64/CLBLL_L_A4 } INT_L_X2Y64/NN6BEG0 INT_L_X2Y70/LV_L0 INT_L_X2Y88/NN6BEG3 INT_L_X2Y94/NN2BEG3 INT_L_X2Y96/NN6BEG3 INT_L_X2Y102/NN6BEG3 INT_L_X2Y108/NR1BEG3 { INT_L_X2Y109/IMUX_L7 CLBLL_L_X2Y109/CLBLL_LL_A1 } INT_L_X2Y109/NN2BEG3 { INT_L_X2Y111/IMUX_L45 CLBLL_L_X2Y111/CLBLL_LL_D2 } { INT_L_X2Y111/IMUX_L6 CLBLL_L_X2Y111/CLBLL_L_A1 } { INT_L_X2Y111/IMUX_L7 CLBLL_L_X2Y111/CLBLL_LL_A1 } { INT_L_X2Y111/IMUX_L14 CLBLL_L_X2Y111/CLBLL_L_B1 } { INT_L_X2Y111/IMUX_L15 CLBLL_L_X2Y111/CLBLL_LL_B1 } { INT_L_X2Y111/IMUX_L29 CLBLL_L_X2Y111/CLBLL_LL_C2 } INT_L_X2Y111/IMUX_L30 CLBLL_L_X2Y111/CLBLL_L_C5 }  [get_nets {r_regVS[9]_i_5_n_0}]
set_property ROUTE { CLBLL_L_X4Y78/CLBLL_L_AQ CLBLL_L_X4Y78/CLBLL_LOGIC_OUTS0 INT_L_X4Y78/ER1BEG1 { INT_R_X5Y78/IMUX20 CLBLM_R_X5Y78/CLBLM_L_C2 } { INT_R_X5Y78/BYP_ALT5 INT_R_X5Y78/BYP_BOUNCE5 INT_R_X5Y78/IMUX5 CLBLM_R_X5Y78/CLBLM_L_A6 } INT_R_X5Y78/IMUX4 CLBLM_R_X5Y78/CLBLM_M_A6 }  [get_nets {frame_buf/SRAM/count_reg[5]}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_LL_BMUX CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS21 INT_L_X4Y92/FAN_ALT3 INT_L_X4Y92/FAN_BOUNCE3 INT_L_X4Y92/IMUX_L43 CLBLL_L_X4Y92/CLBLL_LL_D6 }  [get_nets {state_reg[2]_i_12_n_0}]
set_property ROUTE { CLBLL_L_X2Y88/CLBLL_L_C CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS10 INT_L_X2Y88/SW6BEG2 INT_L_X0Y84/SS6BEG2 INT_L_X0Y78/WL1BEG1 INT_L_X0Y78/NR1BEG1 INT_L_X0Y79/IMUX_L34 LIOI3_X0Y79/IOI_OLOGIC1_D1 LIOI3_X0Y79/LIOI_OLOGIC1_OQ LIOI3_X0Y79/LIOI_O1 }  [get_nets {seg_OBUF[5]}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_L_C CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS10 INT_L_X8Y94/WR1BEG3 INT_R_X7Y94/IMUX30 CLBLM_R_X7Y94/CLBLM_L_C5 }  [get_nets {wait_count[24]_i_12_n_0}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_LL_A CLBLL_L_X4Y88/CLBLL_LL_AMUX CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS20 INT_L_X4Y88/IMUX_L44 CLBLL_L_X4Y88/CLBLL_LL_D4 }  [get_nets {FSM_sequential_state_reg[2]_i_10_n_0}]
set_property ROUTE { CLBLL_L_X2Y95/CLBLL_LL_BQ CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS5 INT_L_X2Y95/FAN_ALT2 INT_L_X2Y95/FAN_BOUNCE2 { INT_L_X2Y95/BYP_ALT0 INT_L_X2Y95/BYP_BOUNCE0 INT_L_X2Y95/IMUX_L12 CLBLL_L_X2Y95/CLBLL_LL_B6 } INT_L_X2Y94/IMUX_L30 CLBLL_L_X2Y94/CLBLL_L_C5 }  [get_nets {sound_reg_reg[13]}]
set_property ROUTE { CLBLM_R_X5Y100/CLBLM_L_A CLBLM_R_X5Y100/CLBLM_LOGIC_OUTS8 INT_R_X5Y100/NW6BEG0 INT_R_X3Y104/WR1BEG1 { INT_L_X2Y104/NL1BEG0 INT_L_X2Y105/NN2BEG0 { INT_L_X2Y107/NL1BEG_N3 { INT_L_X2Y107/IMUX_L45 CLBLL_L_X2Y107/CLBLL_LL_D2 } INT_L_X2Y107/NN2BEG3 { INT_L_X2Y109/IMUX_L45 CLBLL_L_X2Y109/CLBLL_LL_D2 } { INT_L_X2Y109/IMUX_L15 CLBLL_L_X2Y109/CLBLL_LL_B1 } INT_L_X2Y109/IMUX_L29 CLBLL_L_X2Y109/CLBLL_LL_C2 } { INT_L_X2Y107/IMUX_L1 CLBLL_L_X2Y107/CLBLL_LL_A3 } { INT_L_X2Y107/IMUX_L17 CLBLL_L_X2Y107/CLBLL_LL_B3 } INT_L_X2Y107/IMUX_L32 CLBLL_L_X2Y107/CLBLL_LL_C1 } INT_L_X2Y104/SR1BEG1 INT_L_X2Y103/IMUX_L4 CLBLL_L_X2Y103/CLBLL_LL_A6 }  [get_nets {vgaRed_OBUF[2]_inst_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_L_D CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS11 { INT_L_X4Y94/ER1BEG_S0 INT_R_X5Y95/ER1BEG1 INT_L_X6Y95/SE2BEG1 { INT_R_X7Y94/SL1BEG1 { INT_R_X7Y93/FAN_ALT6 INT_R_X7Y93/FAN6 CLBLM_R_X7Y93/CLBLM_L_CE } INT_R_X7Y93/SE2BEG1 { INT_L_X8Y92/SL1BEG1 INT_L_X8Y91/FAN_ALT6 INT_L_X8Y91/FAN_L6 CLBLM_L_X8Y91/CLBLM_L_CE } INT_L_X8Y92/FAN_ALT6 INT_L_X8Y92/FAN_L6 CLBLM_L_X8Y92/CLBLM_L_CE } { INT_R_X7Y94/FAN_ALT6 INT_R_X7Y94/FAN6 CLBLM_R_X7Y94/CLBLM_L_CE } INT_R_X7Y94/SE2BEG1 { INT_L_X8Y93/FAN_ALT6 INT_L_X8Y93/FAN_L6 CLBLM_L_X8Y93/CLBLM_L_CE } INT_L_X8Y93/NR1BEG1 INT_L_X8Y94/FAN_ALT6 INT_L_X8Y94/FAN_L6 CLBLM_L_X8Y94/CLBLM_L_CE } INT_L_X4Y94/SS2BEG3 INT_L_X4Y92/WL1BEG2 INT_R_X3Y92/IMUX14 CLBLM_R_X3Y92/CLBLM_L_B1 }  [get_nets {wait_count[24]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X4Y78/CLBLL_L_BQ CLBLL_L_X4Y78/CLBLL_LOGIC_OUTS1 { INT_L_X4Y78/ER1BEG2 { INT_R_X5Y78/IMUX37 CLBLM_R_X5Y78/CLBLM_L_D4 } INT_R_X5Y78/FAN_ALT1 INT_R_X5Y78/FAN_BOUNCE1 INT_R_X5Y78/IMUX12 CLBLM_R_X5Y78/CLBLM_M_B6 } INT_L_X4Y78/BYP_ALT5 INT_L_X4Y78/BYP_BOUNCE5 INT_L_X4Y78/IMUX_L39 CLBLL_L_X4Y78/CLBLL_L_D3 }  [get_nets {frame_buf/SRAM/count_reg[6]}]
set_property ROUTE { CLBLM_R_X3Y63/CLBLM_L_BQ CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS1 { INT_R_X3Y63/IMUX3 CLBLM_R_X3Y63/CLBLM_L_A2 } { INT_R_X3Y63/NN2BEG1 INT_R_X3Y65/IMUX26 CLBLM_R_X3Y65/CLBLM_L_B4 } { INT_R_X3Y63/NN6BEG1 INT_R_X3Y69/NN6BEG1 { INT_R_X3Y75/NN6BEG1 INT_R_X3Y81/NE2BEG1 INT_L_X4Y82/BYP_ALT1 INT_L_X4Y82/BYP_L1 CLBLL_L_X4Y82/CLBLL_LL_AX } INT_R_X3Y75/WR1BEG2 { INT_L_X2Y75/IMUX_L35 CLBLL_L_X2Y75/CLBLL_LL_C6 } INT_L_X2Y75/NL1BEG1 INT_L_X2Y76/BYP_ALT4 INT_L_X2Y76/BYP_BOUNCE4 { INT_L_X2Y76/IMUX_L38 CLBLL_L_X2Y76/CLBLL_LL_D3 } { INT_L_X2Y76/IMUX_L12 CLBLL_L_X2Y76/CLBLL_LL_B6 } INT_L_X2Y76/IMUX_L22 CLBLL_L_X2Y76/CLBLL_LL_C3 } { INT_R_X3Y63/NR1BEG1 INT_R_X3Y64/NE2BEG1 INT_L_X4Y65/IMUX_L2 CLBLL_L_X4Y65/CLBLL_LL_A2 } INT_R_X3Y63/IMUX19 CLBLM_R_X3Y63/CLBLM_L_B2 }  [get_nets {pixel_x[0]}]
set_property ROUTE { CLBLL_L_X2Y88/CLBLL_LL_D CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS15 INT_L_X2Y88/SS2BEG3 INT_L_X2Y86/SS6BEG3 INT_L_X2Y80/WW2BEG3 INT_L_X0Y80/SR1BEG_S0 INT_L_X0Y80/IMUX_L34 LIOI3_X0Y79/IOI_OLOGIC0_D1 LIOI3_X0Y79/LIOI_OLOGIC0_OQ LIOI3_X0Y79/LIOI_O0 }  [get_nets {seg_OBUF[6]}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_M_AQ CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS4 INT_R_X3Y91/SS2BEG0 INT_R_X3Y89/SS6BEG0 INT_R_X3Y83/SS6BEG0 INT_R_X3Y77/SW6BEG0 INT_R_X1Y73/SR1BEG1 INT_R_X1Y72/ER1BEG2 INT_L_X2Y72/BYP_ALT3 INT_L_X2Y72/BYP_L3 CLBLL_L_X2Y72/CLBLL_LL_CX }  [get_nets {addr[20]}]
set_property ROUTE { CLBLL_L_X4Y87/CLBLL_L_BQ CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS1 { INT_L_X4Y87/NL1BEG0 INT_L_X4Y88/IMUX_L8 CLBLL_L_X4Y88/CLBLL_LL_A5 } { INT_L_X4Y87/IMUX_L19 CLBLL_L_X4Y87/CLBLL_L_B2 } INT_L_X4Y87/NR1BEG1 INT_L_X4Y88/IMUX_L18 CLBLL_L_X4Y88/CLBLL_LL_B2 }  [get_nets {rec1/timer_count_reg[1]}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_LL_CQ CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS6 INT_L_X2Y94/FAN_ALT5 INT_L_X2Y94/FAN_BOUNCE5 { INT_L_X2Y94/IMUX_L35 CLBLL_L_X2Y94/CLBLL_LL_C6 } INT_L_X2Y94/IMUX_L19 CLBLL_L_X2Y94/CLBLL_L_B2 }  [get_nets {sound_reg_reg[10]}]
set_property ROUTE { CLBLM_R_X5Y93/CLBLM_L_AQ CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS0 { INT_R_X5Y93/BYP_ALT0 INT_R_X5Y93/BYP_BOUNCE0 INT_R_X5Y93/IMUX12 CLBLM_R_X5Y93/CLBLM_M_B6 } INT_R_X5Y93/SL1BEG0 INT_R_X5Y92/IMUX41 CLBLM_R_X5Y92/CLBLM_L_D1 }  [get_nets {arrow_addr[10]}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_L_BMUX CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS17 { INT_R_X5Y77/NL1BEG2 INT_R_X5Y78/IMUX3 CLBLM_R_X5Y78/CLBLM_L_A2 } { INT_R_X5Y77/SW2BEG3 INT_L_X4Y77/NL1BEG_N3 INT_L_X4Y77/EL1BEG2 INT_R_X5Y77/IMUX35 CLBLM_R_X5Y77/CLBLM_M_C6 } INT_R_X5Y77/IMUX6 CLBLM_R_X5Y77/CLBLM_L_A1 }  [get_nets {frame_buf/SRAM/count_reg[3]}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_M_A CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS12 { INT_R_X3Y65/IMUX24 CLBLM_R_X3Y65/CLBLM_M_B5 } INT_R_X3Y65/NR1BEG0 INT_R_X3Y66/IMUX1 CLBLM_R_X3Y66/CLBLM_M_A3 }  [get_nets {addr_reg[1]_i_3_n_0}]
set_property ROUTE { CLBLL_L_X2Y88/CLBLL_L_A CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS8 INT_L_X2Y88/SW6BEG0 INT_L_X0Y84/SS6BEG0 INT_L_X0Y78/SR1BEG1 INT_L_X0Y77/SL1BEG1 INT_L_X0Y76/IMUX_L34 LIOI3_X0Y75/IOI_OLOGIC0_D1 LIOI3_X0Y75/LIOI_OLOGIC0_OQ LIOI3_X0Y75/LIOI_O0 }  [get_nets {seg_OBUF[3]}]
set_property ROUTE { CLBLL_L_X4Y87/CLBLL_L_AQ CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS0 { INT_L_X4Y87/IMUX_L0 CLBLL_L_X4Y87/CLBLL_L_A3 } INT_L_X4Y87/NR1BEG0 { INT_L_X4Y88/IMUX_L1 CLBLL_L_X4Y88/CLBLL_LL_A3 } INT_L_X4Y88/IMUX_L17 CLBLL_L_X4Y88/CLBLL_LL_B3 }  [get_nets {rec1/timer_count_reg[0]}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_LL_DQ CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS7 { INT_L_X2Y94/IMUX_L14 CLBLL_L_X2Y94/CLBLL_L_B1 } INT_L_X2Y94/WR1BEG_S0 INT_R_X1Y94/SR1BEG_S0 INT_R_X1Y94/ER1BEG1 INT_L_X2Y94/IMUX_L43 CLBLL_L_X2Y94/CLBLL_LL_D6 }  [get_nets {sound_reg_reg[11]}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_COUT CLBLM_R_X3Y80/CLBLM_M_COUT_N }  [get_nets {seven_seg/plusOp_carry__0_n_0}]
set_property ROUTE { CLBLM_L_X8Y91/CLBLM_L_AQ CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS0 { INT_L_X8Y91/SL1BEG0 INT_L_X8Y90/BYP_ALT1 INT_L_X8Y90/BYP_L1 CLBLM_L_X8Y90/CLBLM_M_AX } INT_L_X8Y91/IMUX_L0 CLBLM_L_X8Y91/CLBLM_L_A3 }  [get_nets {wait_count[0]}]
set_property ROUTE { CLBLL_L_X2Y62/CLBLL_L_C CLBLL_L_X2Y62/CLBLL_LOGIC_OUTS10 INT_L_X2Y62/IMUX_L5 CLBLL_L_X2Y62/CLBLL_L_A6 }  [get_nets {frame_buf/addr_reg[0]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_L_AQ CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS0 { INT_R_X5Y90/IMUX24 CLBLM_R_X5Y90/CLBLM_M_B5 } { INT_R_X5Y90/NL1BEG_N3 { INT_R_X5Y90/IMUX29 CLBLM_R_X5Y90/CLBLM_M_C2 } { INT_R_X5Y90/IMUX30 CLBLM_R_X5Y90/CLBLM_L_C5 } { INT_R_X5Y90/IMUX46 CLBLM_R_X5Y90/CLBLM_L_D5 } INT_R_X5Y90/IMUX13 CLBLM_R_X5Y90/CLBLM_L_B6 } { INT_R_X5Y90/SL1BEG0 { INT_R_X5Y89/SW2BEG0 { INT_L_X4Y88/SL1BEG0 { INT_L_X4Y87/IMUX_L41 CLBLL_L_X4Y87/CLBLL_L_D1 } { INT_L_X4Y87/BYP_ALT1 INT_L_X4Y87/BYP_BOUNCE1 INT_L_X4Y87/IMUX_L3 CLBLL_L_X4Y87/CLBLL_L_A2 } { INT_L_X4Y87/IMUX_L1 CLBLL_L_X4Y87/CLBLL_LL_A3 } { INT_L_X4Y87/IMUX_L16 CLBLL_L_X4Y87/CLBLL_L_B3 } INT_L_X4Y87/IMUX_L33 CLBLL_L_X4Y87/CLBLL_L_C1 } { INT_L_X4Y88/BYP_ALT1 INT_L_X4Y88/BYP_BOUNCE1 INT_L_X4Y88/IMUX_L13 CLBLL_L_X4Y88/CLBLL_L_B6 } INT_L_X4Y88/IMUX_L9 CLBLL_L_X4Y88/CLBLL_L_A5 } INT_R_X5Y89/WL1BEG_N3 { INT_L_X4Y88/IMUX_L46 CLBLL_L_X4Y88/CLBLL_L_D5 } { INT_L_X4Y88/IMUX_L30 CLBLL_L_X4Y88/CLBLL_L_C5 } { INT_L_X4Y89/NL1BEG_N3 { INT_L_X4Y89/IMUX_L37 CLBLL_L_X4Y89/CLBLL_L_D4 } { INT_L_X4Y89/NL1BEG2 { INT_L_X4Y90/IMUX_L43 CLBLL_L_X4Y90/CLBLL_LL_D6 } { INT_L_X4Y90/IMUX_L27 CLBLL_L_X4Y90/CLBLL_LL_B4 } INT_L_X4Y90/IMUX_L3 CLBLL_L_X4Y90/CLBLL_L_A2 } { INT_L_X4Y89/IMUX_L5 CLBLL_L_X4Y89/CLBLL_L_A6 } INT_L_X4Y89/IMUX_L21 CLBLL_L_X4Y89/CLBLL_L_C4 } INT_L_X4Y89/IMUX_L16 CLBLL_L_X4Y89/CLBLL_L_B3 } { INT_R_X5Y90/IMUX8 CLBLM_R_X5Y90/CLBLM_M_A5 } INT_R_X5Y90/IMUX0 CLBLM_R_X5Y90/CLBLM_L_A3 }  [get_nets {rec1/state_reg[2]}]
set_property ROUTE { CLBLM_R_X5Y93/CLBLM_L_AMUX CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS16 { INT_R_X5Y93/SR1BEG3 INT_R_X5Y92/IMUX39 CLBLM_R_X5Y92/CLBLM_L_D3 } INT_R_X5Y93/FAN_ALT5 INT_R_X5Y93/FAN_BOUNCE5 INT_R_X5Y93/IMUX35 CLBLM_R_X5Y93/CLBLM_M_C6 }  [get_nets {arrow_addr[11]}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_L_AMUX CLBLM_R_X5Y79/CLBLM_LOGIC_OUTS16 INT_R_X5Y79/SR1BEG3 { INT_R_X5Y78/IMUX23 CLBLM_R_X5Y78/CLBLM_L_C3 } INT_R_X5Y78/SR1BEG_S0 { INT_R_X5Y78/SR1BEG1 INT_R_X5Y77/IMUX43 CLBLM_R_X5Y77/CLBLM_M_D6 } INT_R_X5Y78/IMUX9 CLBLM_R_X5Y78/CLBLM_L_A5 }  [get_nets {frame_buf/SRAM/count_reg[4]}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_M_COUT CLBLM_L_X8Y93/CLBLM_M_COUT_N }  [get_nets {wait_count_reg[16]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_L_A { CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS8 { INT_R_X3Y81/NL1BEG_N3 INT_R_X3Y81/FAN_ALT1 INT_R_X3Y81/FAN_BOUNCE1 INT_R_X3Y81/CTRL1 CLBLM_R_X3Y81/CLBLM_M_SR } { INT_R_X3Y81/SR1BEG1 INT_R_X3Y80/SR1BEG2 { INT_R_X3Y79/CTRL0 CLBLM_R_X3Y79/CLBLM_L_SR } INT_R_X3Y79/CTRL1 CLBLM_R_X3Y79/CLBLM_M_SR } INT_R_X3Y81/FAN_ALT4 INT_R_X3Y81/FAN_BOUNCE4 INT_R_X3Y80/FAN_ALT1 INT_R_X3Y80/FAN_BOUNCE1 INT_R_X3Y80/CTRL1 CLBLM_R_X3Y80/CLBLM_M_SR } CLBLM_R_X3Y81/CLBLM_L_AMUX CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS16 INT_R_X3Y81/NR1BEG2 INT_R_X3Y82/CTRL1 CLBLM_R_X3Y82/CLBLM_M_SR }  [get_nets {reg[14]_i_1_n_0}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_M_BMUX CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS21 INT_L_X8Y93/WL1BEG2 INT_R_X7Y93/IMUX14 CLBLM_R_X7Y93/CLBLM_L_B1 }  [get_nets {wait_count_reg[16]_i_2_n_6}]
set_property ROUTE { CLBLL_L_X4Y90/CLBLL_LL_C CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS14 { INT_L_X4Y90/NW2BEG2 INT_R_X3Y91/IMUX28 CLBLM_R_X3Y91/CLBLM_M_C4 } { INT_L_X4Y90/SL1BEG2 INT_L_X4Y89/WL1BEG1 INT_R_X3Y89/FAN_ALT7 INT_R_X3Y89/FAN7 CLBLM_R_X3Y89/CLBLM_M_CE } INT_L_X4Y90/WL1BEG1 INT_R_X3Y90/SW2BEG1 INT_L_X2Y89/FAN_ALT7 INT_L_X2Y89/FAN_L7 CLBLL_L_X2Y89/CLBLL_LL_CE }  [get_nets {hscore2_bin_next}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_M_AMUX CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS20 INT_L_X8Y93/WL1BEG1 INT_R_X7Y93/IMUX3 CLBLM_R_X7Y93/CLBLM_L_A2 }  [get_nets {wait_count_reg[16]_i_2_n_7}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_M_DMUX CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS23 INT_L_X8Y93/IMUX_L19 CLBLM_L_X8Y93/CLBLM_L_B2 }  [get_nets {wait_count_reg[16]_i_2_n_4}]
set_property ROUTE { CLBLL_L_X2Y88/CLBLL_L_B CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS9 INT_L_X2Y88/SS6BEG1 INT_L_X2Y82/SW6BEG1 INT_L_X0Y78/SL1BEG1 INT_L_X0Y77/IMUX_L34 LIOI3_X0Y77/IOI_OLOGIC1_D1 LIOI3_X0Y77/LIOI_OLOGIC1_OQ LIOI3_X0Y77/LIOI_O1 }  [get_nets {seg_OBUF[4]}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_M_CMUX CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS22 INT_L_X8Y93/SL1BEG0 INT_L_X8Y92/IMUX_L25 CLBLM_L_X8Y92/CLBLM_L_B5 }  [get_nets {wait_count_reg[16]_i_2_n_5}]
set_property ROUTE { CLBLL_L_X2Y65/CLBLL_L_DQ CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS3 { INT_L_X2Y65/IMUX_L39 CLBLL_L_X2Y65/CLBLL_L_D3 } INT_L_X2Y65/SL1BEG3 INT_L_X2Y64/BYP_ALT6 INT_L_X2Y64/BYP_L6 CLBLL_L_X2Y64/CLBLL_LL_DX }  [get_nets {addr[7]}]
set_property ROUTE { CLBLM_R_X7Y93/CLBLM_L_C CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS10 INT_R_X7Y93/NL1BEG1 INT_R_X7Y94/IMUX33 CLBLM_R_X7Y94/CLBLM_L_C1 }  [get_nets {wait_count[24]_i_13_n_0}]
set_property ROUTE { CLBLM_R_X3Y94/CLBLM_M_A CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS12 INT_R_X3Y94/WR1BEG1 INT_L_X2Y94/IMUX_L41 CLBLL_L_X2Y94/CLBLL_L_D1 }  [get_nets {sound_out_OBUF_inst_i_19_n_0}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_M_DMUX CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS23 INT_R_X5Y94/NN2BEG1 { INT_R_X5Y96/IMUX34 CLBLM_R_X5Y96/CLBLM_L_C6 } INT_R_X5Y96/NR1BEG1 INT_R_X5Y97/IMUX10 CLBLM_R_X5Y97/CLBLM_L_A4 }  [get_nets {point_index[2]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_M_AMUX CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS20 { INT_R_X5Y94/NN2BEG2 { INT_R_X5Y96/IMUX28 CLBLM_R_X5Y96/CLBLM_M_C4 } { INT_R_X5Y96/WW2BEG1 { INT_R_X3Y96/IMUX28 CLBLM_R_X3Y96/CLBLM_M_C4 } INT_R_X3Y96/IMUX44 CLBLM_R_X3Y96/CLBLM_M_D4 } { INT_R_X5Y96/IMUX44 CLBLM_R_X5Y96/CLBLM_M_D4 } INT_R_X5Y96/WR1BEG3 INT_L_X4Y96/SW2BEG2 { INT_R_X3Y95/IMUX28 CLBLM_R_X3Y95/CLBLM_M_C4 } { INT_R_X3Y95/ER1BEG3 { INT_L_X4Y95/SL1BEG3 { INT_L_X4Y94/IMUX_L15 CLBLL_L_X4Y94/CLBLL_LL_B1 } INT_L_X4Y94/IMUX_L30 CLBLL_L_X4Y94/CLBLL_L_C5 } { INT_L_X4Y95/IMUX_L7 CLBLL_L_X4Y95/CLBLL_LL_A1 } { INT_L_X4Y95/FAN_ALT3 INT_L_X4Y95/FAN_BOUNCE3 { INT_L_X4Y95/IMUX_L13 CLBLL_L_X4Y95/CLBLL_L_B6 } INT_L_X4Y95/IMUX_L3 CLBLL_L_X4Y95/CLBLL_L_A2 } INT_L_X4Y95/IMUX_L31 CLBLL_L_X4Y95/CLBLL_LL_C5 } INT_R_X3Y95/IMUX44 CLBLM_R_X3Y95/CLBLM_M_D4 } { INT_R_X5Y94/SR1BEG3 { INT_R_X5Y94/IMUX8 CLBLM_R_X5Y94/CLBLM_M_A5 } INT_R_X5Y94/IMUX32 CLBLM_R_X5Y94/CLBLM_M_C1 } INT_R_X5Y94/NR1BEG2 { INT_R_X5Y95/IMUX28 CLBLM_R_X5Y95/CLBLM_M_C4 } INT_R_X5Y95/IMUX44 CLBLM_R_X5Y95/CLBLM_M_D4 }  [get_nets {point_end[3]}]
set_property ROUTE { CLBLL_L_X4Y65/CLBLL_LL_AMUX CLBLL_L_X4Y65/CLBLL_LOGIC_OUTS20 { INT_L_X4Y65/SR1BEG3 INT_L_X4Y64/WL1BEG2 { INT_R_X3Y64/NL1BEG2 INT_R_X3Y65/EL1BEG1 INT_L_X4Y65/IMUX_L11 CLBLL_L_X4Y65/CLBLL_LL_A4 } { INT_R_X3Y64/IMUX37 CLBLM_R_X3Y64/CLBLM_L_D4 } { INT_R_X3Y64/SR1BEG3 INT_R_X3Y63/SR1BEG_S0 INT_R_X3Y63/IMUX10 CLBLM_R_X3Y63/CLBLM_L_A4 } { INT_R_X3Y64/FAN_ALT1 INT_R_X3Y64/FAN_BOUNCE1 { INT_R_X3Y64/IMUX28 CLBLM_R_X3Y64/CLBLM_M_C4 } INT_R_X3Y64/IMUX12 CLBLM_R_X3Y64/CLBLM_M_B6 } INT_R_X3Y64/IMUX44 CLBLM_R_X3Y64/CLBLM_M_D4 } { INT_L_X4Y65/IMUX_L12 CLBLL_L_X4Y65/CLBLL_LL_B6 } INT_L_X4Y65/WL1BEG1 INT_R_X3Y65/IMUX19 CLBLM_R_X3Y65/CLBLM_L_B2 }  [get_nets {pixel_x[3]}]
set_property ROUTE { CLBLL_L_X4Y78/CLBLL_L_AMUX CLBLL_L_X4Y78/CLBLL_LOGIC_OUTS16 { INT_L_X4Y78/IMUX_L37 CLBLL_L_X4Y78/CLBLL_L_D4 } { INT_L_X4Y78/NE2BEG2 INT_R_X5Y79/IMUX4 CLBLM_R_X5Y79/CLBLM_M_A6 } INT_L_X4Y78/EL1BEG1 INT_R_X5Y78/IMUX33 CLBLM_R_X5Y78/CLBLM_L_C1 }  [get_nets {frame_buf/SRAM/count_reg[9]}]
set_property ROUTE { CLBLM_R_X5Y97/CLBLM_L_AQ CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS0 { INT_R_X5Y97/IMUX24 CLBLM_R_X5Y97/CLBLM_M_B5 } { INT_R_X5Y97/NL1BEG_N3 { INT_R_X5Y97/IMUX30 CLBLM_R_X5Y97/CLBLM_L_C5 } INT_R_X5Y97/IMUX5 CLBLM_R_X5Y97/CLBLM_L_A6 } INT_R_X5Y97/SL1BEG0 { INT_R_X5Y96/SW2BEG0 INT_L_X4Y95/IMUX_L33 CLBLL_L_X4Y95/CLBLL_L_C1 } { INT_R_X5Y96/WW2BEG0 { INT_R_X3Y96/IMUX1 CLBLM_R_X3Y96/CLBLM_M_A3 } INT_R_X3Y96/IMUX17 CLBLM_R_X3Y96/CLBLM_M_B3 } { INT_R_X5Y96/SL1BEG0 { INT_R_X5Y95/WW2BEG0 { INT_R_X3Y95/IMUX1 CLBLM_R_X3Y95/CLBLM_M_A3 } INT_R_X3Y95/IMUX17 CLBLM_R_X3Y95/CLBLM_M_B3 } { INT_R_X5Y95/IMUX1 CLBLM_R_X5Y95/CLBLM_M_A3 } INT_R_X5Y95/IMUX17 CLBLM_R_X5Y95/CLBLM_M_B3 } { INT_R_X5Y96/IMUX41 CLBLM_R_X5Y96/CLBLM_L_D1 } { INT_R_X5Y96/IMUX1 CLBLM_R_X5Y96/CLBLM_M_A3 } INT_R_X5Y96/IMUX17 CLBLM_R_X5Y96/CLBLM_M_B3 }  [get_nets {point_index[2]}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_L_AQ CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS0 INT_R_X3Y99/NL1BEG_N3 { INT_R_X3Y99/FAN_ALT1 INT_R_X3Y99/FAN_BOUNCE1 INT_R_X3Y99/IMUX12 CLBLM_R_X3Y99/CLBLM_M_B6 } INT_R_X3Y99/IMUX46 CLBLM_R_X3Y99/CLBLM_L_D5 }  [get_nets {debounce_count[10]}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_L_BMUX CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS17 { INT_R_X3Y64/EL1BEG2 INT_L_X4Y64/FAN_ALT5 INT_L_X4Y64/FAN_BOUNCE5 { INT_L_X4Y64/IMUX_L9 CLBLL_L_X4Y64/CLBLL_L_A5 } { INT_L_X4Y64/IMUX_L25 CLBLL_L_X4Y64/CLBLL_L_B5 } INT_L_X4Y64/IMUX_L33 CLBLL_L_X4Y64/CLBLL_L_C1 } INT_R_X3Y64/WL1BEG2 { INT_L_X2Y64/IMUX_L37 CLBLL_L_X2Y64/CLBLL_L_D4 } { INT_L_X2Y64/FAN_ALT5 INT_L_X2Y64/FAN_BOUNCE5 INT_L_X2Y64/FAN_ALT2 INT_L_X2Y64/FAN_BOUNCE2 INT_L_X2Y64/IMUX_L8 CLBLL_L_X2Y64/CLBLL_LL_A5 } { INT_L_X2Y64/IMUX_L13 CLBLL_L_X2Y64/CLBLL_L_B6 } INT_L_X2Y64/IMUX_L21 CLBLL_L_X2Y64/CLBLL_L_C4 }  [get_nets {r_regVS[9]_i_4_n_0}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_M_AMUX CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS20 INT_R_X3Y98/WR1BEG3 INT_L_X2Y98/IMUX_L6 CLBLL_L_X2Y98/CLBLL_L_A1 }  [get_nets {debounce_count_reg[8]_i_2_n_7}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_M_BMUX CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS21 INT_R_X3Y98/SR1BEG_S0 INT_R_X3Y98/IMUX26 CLBLM_R_X3Y98/CLBLM_L_B4 }  [get_nets {debounce_count_reg[8]_i_2_n_6}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_M_CMUX CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS22 INT_R_X3Y98/WR1BEG1 INT_L_X2Y98/IMUX_L19 CLBLL_L_X2Y98/CLBLL_L_B2 }  [get_nets {debounce_count_reg[8]_i_2_n_5}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_M_DMUX CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS23 INT_R_X3Y98/BYP_ALT5 INT_R_X3Y98/BYP_BOUNCE5 INT_R_X3Y98/IMUX21 CLBLM_R_X3Y98/CLBLM_L_C4 }  [get_nets {debounce_count_reg[8]_i_2_n_4}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_M_AQ CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS4 { INT_R_X5Y94/EL1BEG_N3 INT_L_X6Y93/NR1BEG3 { INT_L_X6Y94/NW2BEG3 { INT_R_X5Y95/IMUX22 CLBLM_R_X5Y95/CLBLM_M_C3 } { INT_R_X5Y95/IMUX38 CLBLM_R_X5Y95/CLBLM_M_D3 } INT_R_X5Y95/WR1BEG_S0 { INT_L_X4Y95/WL1BEG2 INT_R_X3Y95/IMUX22 CLBLM_R_X3Y95/CLBLM_M_C3 } INT_L_X4Y95/SW2BEG3 INT_R_X3Y95/NL1BEG_N3 INT_R_X3Y95/IMUX38 CLBLM_R_X3Y95/CLBLM_M_D3 } { INT_L_X6Y94/NR1BEG3 INT_L_X6Y95/NW2BEG3 { INT_R_X5Y96/IMUX22 CLBLM_R_X5Y96/CLBLM_M_C3 } INT_R_X5Y96/IMUX38 CLBLM_R_X5Y96/CLBLM_M_D3 } INT_L_X6Y94/WR1BEG_S0 INT_R_X5Y94/IMUX31 CLBLM_R_X5Y94/CLBLM_M_C5 } { INT_R_X5Y94/IMUX1 CLBLM_R_X5Y94/CLBLM_M_A3 } INT_R_X5Y94/WR1BEG1 { INT_L_X4Y94/NL1BEG0 { INT_L_X4Y95/IMUX_L0 CLBLL_L_X4Y95/CLBLL_L_A3 } { INT_L_X4Y95/NL1BEG_N3 { INT_L_X4Y95/NW2BEG3 { INT_R_X3Y96/IMUX22 CLBLM_R_X3Y96/CLBLM_M_C3 } INT_R_X3Y96/IMUX38 CLBLM_R_X3Y96/CLBLM_M_D3 } INT_L_X4Y95/IMUX_L30 CLBLL_L_X4Y95/CLBLL_L_C5 } { INT_L_X4Y95/IMUX_L16 CLBLL_L_X4Y95/CLBLL_L_B3 } INT_L_X4Y95/IMUX_L8 CLBLL_L_X4Y95/CLBLL_LL_A5 } { INT_L_X4Y94/IMUX_L18 CLBLL_L_X4Y94/CLBLL_LL_B2 } INT_L_X4Y94/IMUX_L33 CLBLL_L_X4Y94/CLBLL_L_C1 }  [get_nets {point_end[2]}]
set_property ROUTE { BRAM_L_X6Y100/BRAM_FIFO18_DOADO0 BRAM_L_X6Y100/BRAM_LOGIC_OUTS_B8_0 BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_LOGIC_OUTS_L8 INT_L_X6Y100/WR1BEG1 INT_R_X5Y100/IMUX10 CLBLM_R_X5Y100/CLBLM_L_A4 }  [get_nets {char_gen_highscore/font_memory/addr_reg_reg_n_15}]
set_property ROUTE { CLBLM_R_X3Y63/CLBLM_L_AQ CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS0 { INT_R_X3Y63/NL1BEG_N3 { INT_R_X3Y63/NL1BEG2 INT_R_X3Y64/NE2BEG2 INT_L_X4Y65/IMUX_L27 CLBLL_L_X4Y65/CLBLL_LL_B4 } INT_R_X3Y63/IMUX5 CLBLM_R_X3Y63/CLBLM_L_A6 } INT_R_X3Y63/NR1BEG0 { INT_R_X3Y64/NN2BEG0 INT_R_X3Y66/IMUX0 CLBLM_R_X3Y66/CLBLM_L_A3 } { INT_R_X3Y64/IMUX40 CLBLM_R_X3Y64/CLBLM_M_D1 } { INT_R_X3Y64/IMUX41 CLBLM_R_X3Y64/CLBLM_L_D1 } { INT_R_X3Y64/NR1BEG0 INT_R_X3Y65/IMUX25 CLBLM_R_X3Y65/CLBLM_L_B5 } INT_R_X3Y64/IMUX17 CLBLM_R_X3Y64/CLBLM_M_B3 }  [get_nets {pixel_x[4]}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_L_DQ CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS3 INT_L_X2Y63/SR1BEG_S0 { INT_L_X2Y63/IMUX_L41 CLBLL_L_X2Y63/CLBLL_L_D1 } INT_L_X2Y63/BYP_ALT4 INT_L_X2Y63/BYP_L4 CLBLL_L_X2Y63/CLBLL_LL_BX }  [get_nets {addr[8]}]
set_property ROUTE { CLBLM_R_X3Y98/CLBLM_M_COUT CLBLM_R_X3Y98/CLBLM_M_COUT_N }  [get_nets {debounce_count_reg[8]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y97/CLBLM_M_AQ CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS4 { INT_R_X5Y97/WW2BEG0 INT_R_X3Y97/SR1BEG1 { INT_R_X3Y96/IMUX27 CLBLM_R_X3Y96/CLBLM_M_B4 } { INT_R_X3Y96/SS2BEG1 INT_R_X3Y94/NR1BEG1 { INT_R_X3Y95/IMUX27 CLBLM_R_X3Y95/CLBLM_M_B4 } { INT_R_X3Y95/EE2BEG1 { INT_R_X5Y95/IMUX27 CLBLM_R_X5Y95/CLBLM_M_B4 } { INT_R_X5Y95/IMUX11 CLBLM_R_X5Y95/CLBLM_M_A4 } INT_R_X5Y95/NR1BEG1 INT_R_X5Y96/IMUX42 CLBLM_R_X5Y96/CLBLM_L_D6 } INT_R_X3Y95/IMUX11 CLBLM_R_X3Y95/CLBLM_M_A4 } { INT_R_X3Y96/SE2BEG1 INT_L_X4Y95/IMUX_L2 CLBLL_L_X4Y95/CLBLL_LL_A2 } INT_R_X3Y96/IMUX11 CLBLM_R_X3Y96/CLBLM_M_A4 } { INT_R_X5Y97/IMUX33 CLBLM_R_X5Y97/CLBLM_L_C1 } { INT_R_X5Y97/SR1BEG1 { INT_R_X5Y96/IMUX27 CLBLM_R_X5Y96/CLBLM_M_B4 } { INT_R_X5Y96/SW2BEG1 INT_L_X4Y95/IMUX_L35 CLBLL_L_X4Y95/CLBLL_LL_C6 } INT_R_X5Y96/IMUX11 CLBLM_R_X5Y96/CLBLM_M_A4 } INT_R_X5Y97/IMUX1 CLBLM_R_X5Y97/CLBLM_M_A3 }  [get_nets {point_index[3]}]
set_property ROUTE { CLBLM_R_X5Y93/CLBLM_M_AMUX CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS20 INT_R_X5Y93/SW2BEG2 INT_L_X4Y92/IMUX_L14 CLBLL_L_X4Y92/CLBLL_L_B1 }  [get_nets {arrow_addr_reg[11]_i_4_n_7}]
set_property ROUTE { CLBLM_R_X5Y93/CLBLM_M_CMUX CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS22 INT_R_X5Y93/IMUX0 CLBLM_R_X5Y93/CLBLM_L_A3 }  [get_nets {arrow_addr_reg[11]_i_4_n_5}]
set_property ROUTE { CLBLM_R_X5Y93/CLBLM_M_BMUX CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS21 INT_R_X5Y93/SR1BEG_S0 INT_R_X5Y93/IMUX10 CLBLM_R_X5Y93/CLBLM_L_A4 }  [get_nets {arrow_addr_reg[11]_i_4_n_6}]
set_property ROUTE { CLBLM_R_X5Y95/CLBLM_L_CQ CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS2 INT_R_X5Y95/SR1BEG3 INT_R_X5Y95/IMUX0 CLBLM_R_X5Y95/CLBLM_L_A3 }  [get_nets {rand_temp[3]}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_L_AQ CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS0 { INT_L_X4Y94/NL1BEG_N3 { INT_L_X4Y94/EL1BEG2 { INT_R_X5Y94/IMUX28 CLBLM_R_X5Y94/CLBLM_M_C4 } INT_R_X5Y94/BYP_ALT5 INT_R_X5Y94/BYP_BOUNCE5 INT_R_X5Y94/IMUX7 CLBLM_R_X5Y94/CLBLM_M_A1 } { INT_L_X4Y94/NW2BEG3 { INT_R_X3Y95/IMUX29 CLBLM_R_X3Y95/CLBLM_M_C2 } INT_R_X3Y95/IMUX45 CLBLM_R_X3Y95/CLBLM_M_D2 } { INT_L_X4Y94/NL1BEG2 { INT_L_X4Y95/NW2BEG2 { INT_R_X3Y96/BYP_ALT5 INT_R_X3Y96/BYP_BOUNCE5 { INT_R_X3Y96/IMUX29 CLBLM_R_X3Y96/CLBLM_M_C2 } INT_R_X3Y96/IMUX45 CLBLM_R_X3Y96/CLBLM_M_D2 } INT_R_X3Y96/NE2BEG2 INT_L_X4Y97/SE2BEG2 { INT_R_X5Y96/IMUX29 CLBLM_R_X5Y96/CLBLM_M_C2 } INT_R_X5Y96/IMUX45 CLBLM_R_X5Y96/CLBLM_M_D2 } INT_L_X4Y95/IMUX_L19 CLBLL_L_X4Y95/CLBLL_L_B2 } { INT_L_X4Y94/IMUX_L6 CLBLL_L_X4Y94/CLBLL_L_A1 } { INT_L_X4Y94/NE2BEG3 { INT_R_X5Y95/IMUX29 CLBLM_R_X5Y95/CLBLM_M_C2 } INT_R_X5Y95/IMUX45 CLBLM_R_X5Y95/CLBLM_M_D2 } { INT_L_X4Y94/IMUX_L21 CLBLL_L_X4Y94/CLBLL_L_C4 } INT_L_X4Y94/NR1BEG3 INT_L_X4Y95/IMUX_L23 CLBLL_L_X4Y95/CLBLL_L_C3 } { INT_L_X4Y94/IMUX_L24 CLBLL_L_X4Y94/CLBLL_LL_B5 } INT_L_X4Y94/NR1BEG0 { INT_L_X4Y95/IMUX_L9 CLBLL_L_X4Y95/CLBLL_L_A5 } INT_L_X4Y95/IMUX_L1 CLBLL_L_X4Y95/CLBLL_LL_A3 }  [get_nets {point_end[1]}]
set_property ROUTE { CLBLL_L_X2Y111/CLBLL_L_BQ CLBLL_L_X2Y111/CLBLL_LOGIC_OUTS1 INT_L_X2Y111/SS6BEG1 INT_L_X2Y105/NR1BEG1 INT_L_X2Y106/NR1BEG1 INT_L_X2Y107/IMUX_L27 CLBLL_L_X2Y107/CLBLL_LL_B4 }  [get_nets {frame_buf/vgaGreen_reg_n_0_[2]}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_M_A CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS12 INT_R_X3Y90/NL1BEG_N3 INT_R_X3Y90/BYP_ALT6 INT_R_X3Y90/BYP_BOUNCE6 INT_R_X3Y90/BYP_ALT7 INT_R_X3Y90/BYP7 CLBLM_R_X3Y90/CLBLM_L_DX }  [get_nets {hscore3_bin[6]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y78/CLBLL_L_CQ CLBLL_L_X4Y78/CLBLL_LOGIC_OUTS2 { INT_L_X4Y78/IMUX_L36 CLBLL_L_X4Y78/CLBLL_L_D2 } INT_L_X4Y78/SE2BEG2 INT_R_X5Y77/NR1BEG2 { INT_R_X5Y78/FAN_ALT5 INT_R_X5Y78/FAN_BOUNCE5 INT_R_X5Y78/IMUX35 CLBLM_R_X5Y78/CLBLM_M_C6 } INT_R_X5Y78/EL1BEG1 INT_L_X6Y78/SL1BEG1 INT_L_X6Y77/WL1BEG0 INT_R_X5Y77/IMUX41 CLBLM_R_X5Y77/CLBLM_L_D1 }  [get_nets {frame_buf/SRAM/count_reg[7]}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_L_D CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS11 INT_L_X2Y64/NL1BEG2 INT_L_X2Y65/IMUX_L3 CLBLL_L_X2Y65/CLBLL_L_A2 }  [get_nets {addr_reg[15]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_L_B CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS9 INT_R_X3Y81/IMUX10 CLBLM_R_X3Y81/CLBLM_L_A4 }  [get_nets {reg[14]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y62/CLBLM_M_AQ CLBLM_R_X3Y62/CLBLM_LOGIC_OUTS4 { INT_R_X3Y62/NW2BEG0 INT_L_X2Y62/FAN_ALT3 INT_L_X2Y62/FAN_BOUNCE3 INT_L_X2Y62/BYP_ALT3 INT_L_X2Y62/BYP_L3 CLBLL_L_X2Y62/CLBLL_LL_CX } { INT_R_X3Y62/IMUX1 CLBLM_R_X3Y62/CLBLM_M_A3 } INT_R_X3Y62/IMUX17 CLBLM_R_X3Y62/CLBLM_M_B3 }  [get_nets {addr[9]}]
set_property ROUTE { CLBLM_R_X3Y63/CLBLM_L_BMUX CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS17 { INT_R_X3Y63/SW2BEG3 INT_L_X2Y62/IMUX_L23 CLBLL_L_X2Y62/CLBLL_L_C3 } { INT_R_X3Y63/ER1BEG_S0 { INT_L_X4Y64/NE2BEG0 INT_R_X5Y65/NW2BEG0 INT_L_X4Y65/IMUX_L7 CLBLL_L_X4Y65/CLBLL_LL_A1 } INT_L_X4Y64/NR1BEG0 INT_L_X4Y65/NN2BEG0 INT_L_X4Y67/NR1BEG0 INT_L_X4Y68/BYP_ALT1 INT_L_X4Y68/BYP_L1 CLBLL_L_X4Y68/CLBLL_LL_AX } { INT_R_X3Y63/NN2BEG3 INT_R_X3Y65/IMUX14 CLBLM_R_X3Y65/CLBLM_L_B1 } { INT_R_X3Y63/IMUX6 CLBLM_R_X3Y63/CLBLM_L_A1 } INT_R_X3Y63/IMUX14 CLBLM_R_X3Y63/CLBLM_L_B1 }  [get_nets {pixel_x[1]}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_LL_B CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS13 INT_L_X4Y94/IMUX_L35 CLBLL_L_X4Y94/CLBLL_LL_C6 }  [get_nets {score[6]_i_12_n_0}]
set_property ROUTE { CLBLM_R_X5Y93/CLBLM_M_AQ CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS4 INT_R_X5Y93/NR1BEG0 INT_R_X5Y94/NL1BEG_N3 { INT_R_X5Y94/NW2BEG3 INT_L_X4Y95/IMUX_L21 CLBLL_L_X4Y95/CLBLL_L_C4 } { INT_R_X5Y94/NN2BEG3 { INT_R_X5Y96/IMUX46 CLBLM_R_X5Y96/CLBLM_L_D5 } { INT_R_X5Y96/IMUX7 CLBLM_R_X5Y96/CLBLM_M_A1 } { INT_R_X5Y96/NR1BEG3 { INT_R_X5Y97/IMUX23 CLBLM_R_X5Y97/CLBLM_L_C3 } { INT_R_X5Y97/IMUX6 CLBLM_R_X5Y97/CLBLM_L_A1 } INT_R_X5Y97/IMUX15 CLBLM_R_X5Y97/CLBLM_M_B1 } INT_R_X5Y96/IMUX15 CLBLM_R_X5Y96/CLBLM_M_B1 } { INT_R_X5Y94/IMUX45 CLBLM_R_X5Y94/CLBLM_M_D2 } INT_R_X5Y94/NR1BEG3 { INT_R_X5Y95/NW2BEG3 { INT_L_X4Y96/WW2BEG2 INT_L_X2Y96/ER1BEG3 { INT_R_X3Y96/IMUX7 CLBLM_R_X3Y96/CLBLM_M_A1 } { INT_R_X3Y96/SL1BEG3 { INT_R_X3Y95/IMUX7 CLBLM_R_X3Y95/CLBLM_M_A1 } INT_R_X3Y95/IMUX15 CLBLM_R_X3Y95/CLBLM_M_B1 } INT_R_X3Y96/IMUX15 CLBLM_R_X3Y96/CLBLM_M_B1 } INT_L_X4Y96/IMUX_L6 CLBLL_L_X4Y96/CLBLL_L_A1 } { INT_R_X5Y95/IMUX7 CLBLM_R_X5Y95/CLBLM_M_A1 } INT_R_X5Y95/IMUX15 CLBLM_R_X5Y95/CLBLM_M_B1 }  [get_nets {point_index[0]}]
set_property ROUTE { CLBLM_R_X5Y95/CLBLM_L_BQ CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS1 { INT_R_X5Y95/IMUX3 CLBLM_R_X5Y95/CLBLM_L_A2 } INT_R_X5Y95/SE2BEG1 INT_L_X6Y94/NR1BEG1 INT_L_X6Y95/WR1BEG2 INT_R_X5Y95/BYP_ALT2 INT_R_X5Y95/BYP2 CLBLM_R_X5Y95/CLBLM_L_CX }  [get_nets {rand_temp[2]}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_M_BQ CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS5 { INT_R_X5Y94/IMUX2 CLBLM_R_X5Y94/CLBLM_M_A2 } { INT_R_X5Y94/NL1BEG0 { INT_R_X5Y95/IMUX32 CLBLM_R_X5Y95/CLBLM_M_C1 } { INT_R_X5Y95/NR1BEG0 { INT_R_X5Y96/IMUX32 CLBLM_R_X5Y96/CLBLM_M_C1 } INT_R_X5Y96/IMUX40 CLBLM_R_X5Y96/CLBLM_M_D1 } { INT_R_X5Y95/IMUX40 CLBLM_R_X5Y95/CLBLM_M_D1 } INT_R_X5Y95/WR1BEG1 { INT_L_X4Y95/IMUX_L34 CLBLL_L_X4Y95/CLBLL_L_C6 } { INT_L_X4Y95/IMUX_L10 CLBLL_L_X4Y95/CLBLL_L_A4 } { INT_L_X4Y95/IMUX_L11 CLBLL_L_X4Y95/CLBLL_LL_A4 } INT_L_X4Y95/IMUX_L26 CLBLL_L_X4Y95/CLBLL_L_B4 } { INT_R_X5Y94/BYP_ALT4 INT_R_X5Y94/BYP_BOUNCE4 INT_R_X5Y94/IMUX22 CLBLM_R_X5Y94/CLBLM_M_C3 } { INT_R_X5Y94/WL1BEG0 { INT_L_X4Y94/IMUX_L9 CLBLL_L_X4Y94/CLBLL_L_A5 } INT_L_X4Y94/IMUX_L17 CLBLL_L_X4Y94/CLBLL_LL_B3 } { INT_R_X5Y94/WR1BEG2 { INT_L_X4Y94/IMUX_L20 CLBLL_L_X4Y94/CLBLL_L_C2 } INT_L_X4Y94/WL1BEG0 INT_R_X3Y94/NL1BEG0 { INT_R_X3Y95/IMUX32 CLBLM_R_X3Y95/CLBLM_M_C1 } { INT_R_X3Y95/NR1BEG0 { INT_R_X3Y96/IMUX32 CLBLM_R_X3Y96/CLBLM_M_C1 } INT_R_X3Y96/IMUX40 CLBLM_R_X3Y96/CLBLM_M_D1 } INT_R_X3Y95/IMUX40 CLBLM_R_X3Y95/CLBLM_M_D1 } INT_R_X5Y94/IMUX18 CLBLM_R_X5Y94/CLBLM_M_B2 }  [get_nets {point_end[0]}]
set_property ROUTE { CLBLL_L_X2Y111/CLBLL_LL_BQ CLBLL_L_X2Y111/CLBLL_LOGIC_OUTS5 INT_L_X2Y111/SS2BEG1 INT_L_X2Y109/SS2BEG1 INT_L_X2Y107/IMUX_L4 CLBLL_L_X2Y107/CLBLL_LL_A6 }  [get_nets {frame_buf/vgaGreen_reg_n_0_[1]}]
set_property ROUTE { CLBLL_L_X4Y89/CLBLL_L_COUT CLBLL_L_X4Y89/CLBLL_L_COUT_N }  [get_nets {timer_count_reg_reg[8]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X4Y65/CLBLL_LL_AQ CLBLL_L_X4Y65/CLBLL_LOGIC_OUTS4 { INT_L_X4Y65/NW2BEG0 { INT_R_X3Y66/IMUX8 CLBLM_R_X3Y66/CLBLM_M_A5 } INT_R_X3Y66/NN2BEG0 INT_R_X3Y68/EE2BEG0 INT_R_X5Y68/WR1BEG1 INT_L_X4Y68/BYP_ALT4 INT_L_X4Y68/BYP_L4 CLBLL_L_X4Y68/CLBLL_LL_BX } { INT_L_X4Y65/SL1BEG0 INT_L_X4Y64/SW2BEG0 INT_R_X3Y63/IMUX9 CLBLM_R_X3Y63/CLBLM_L_A5 } { INT_L_X4Y65/IMUX_L1 CLBLL_L_X4Y65/CLBLL_LL_A3 } { INT_L_X4Y65/IMUX_L17 CLBLL_L_X4Y65/CLBLL_LL_B3 } INT_L_X4Y65/WL1BEG_N3 { INT_R_X3Y65/IMUX16 CLBLM_R_X3Y65/CLBLM_L_B3 } { INT_R_X3Y64/SR1BEG_S0 { INT_R_X3Y64/BYP_ALT1 INT_R_X3Y64/BYP_BOUNCE1 INT_R_X3Y64/IMUX35 CLBLM_R_X3Y64/CLBLM_M_C6 } { INT_R_X3Y64/IMUX42 CLBLM_R_X3Y64/CLBLM_L_D6 } INT_R_X3Y64/IMUX18 CLBLM_R_X3Y64/CLBLM_M_B2 } INT_R_X3Y64/IMUX47 CLBLM_R_X3Y64/CLBLM_M_D5 }  [get_nets {pixel_x[2]}]
set_property ROUTE { CLBLL_L_X4Y78/CLBLL_L_BMUX CLBLL_L_X4Y78/CLBLL_LOGIC_OUTS17 { INT_L_X4Y78/EL1BEG2 { INT_R_X5Y78/IMUX36 CLBLM_R_X5Y78/CLBLM_L_D2 } INT_R_X5Y78/IMUX43 CLBLM_R_X5Y78/CLBLM_M_D6 } INT_L_X4Y78/IMUX_L46 CLBLL_L_X4Y78/CLBLL_L_D5 }  [get_nets {frame_buf/SRAM/count_reg[8]}]
set_property ROUTE { CLBLL_L_X4Y96/CLBLL_L_AQ CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS0 { INT_L_X4Y96/SR1BEG1 { INT_L_X4Y95/SE2BEG1 INT_R_X5Y94/NR1BEG1 { INT_R_X5Y95/IMUX2 CLBLM_R_X5Y95/CLBLM_M_A2 } INT_R_X5Y95/IMUX18 CLBLM_R_X5Y95/CLBLM_M_B2 } { INT_L_X4Y95/IMUX_L20 CLBLL_L_X4Y95/CLBLL_L_C2 } INT_L_X4Y95/WL1BEG0 { INT_R_X3Y95/IMUX2 CLBLM_R_X3Y95/CLBLM_M_A2 } INT_R_X3Y95/IMUX18 CLBLM_R_X3Y95/CLBLM_M_B2 } { INT_L_X4Y96/EE2BEG0 INT_L_X6Y96/WR1BEG1 { INT_R_X5Y96/IMUX2 CLBLM_R_X5Y96/CLBLM_M_A2 } { INT_R_X5Y96/NL1BEG0 { INT_R_X5Y97/BYP_ALT0 INT_R_X5Y97/BYP_BOUNCE0 { INT_R_X5Y97/IMUX20 CLBLM_R_X5Y97/CLBLM_L_C2 } INT_R_X5Y97/IMUX18 CLBLM_R_X5Y97/CLBLM_M_B2 } { INT_R_X5Y97/IMUX0 CLBLM_R_X5Y97/CLBLM_L_A3 } INT_R_X5Y96/IMUX39 CLBLM_R_X5Y96/CLBLM_L_D3 } { INT_R_X5Y96/WR1BEG2 INT_L_X4Y96/IMUX_L5 CLBLL_L_X4Y96/CLBLL_L_A6 } INT_R_X5Y96/IMUX18 CLBLM_R_X5Y96/CLBLM_M_B2 } INT_L_X4Y96/WR1BEG1 { INT_R_X3Y96/IMUX2 CLBLM_R_X3Y96/CLBLM_M_A2 } INT_R_X3Y96/IMUX18 CLBLM_R_X3Y96/CLBLM_M_B2 }  [get_nets {point_index[1]}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_L_BMUX CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS17 { INT_L_X4Y94/SL1BEG3 { INT_L_X4Y93/IMUX_L38 CLBLL_L_X4Y93/CLBLL_LL_D3 } INT_L_X4Y93/IMUX_L46 CLBLL_L_X4Y93/CLBLL_L_D5 } { INT_L_X4Y94/IMUX_L14 CLBLL_L_X4Y94/CLBLL_L_B1 } INT_L_X4Y94/IMUX_L22 CLBLL_L_X4Y94/CLBLL_LL_C3 }  [get_nets {point_end[7]}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_L_CQ CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS2 { INT_R_X3Y64/IMUX20 CLBLM_R_X3Y64/CLBLM_L_C2 } { INT_R_X3Y64/IMUX36 CLBLM_R_X3Y64/CLBLM_L_D2 } INT_R_X3Y64/WR1BEG3 INT_L_X2Y64/BYP_ALT3 INT_L_X2Y64/BYP_L3 CLBLL_L_X2Y64/CLBLL_LL_CX }  [get_nets {addr[3]}]
set_property ROUTE { CLBLL_L_X2Y109/CLBLL_LL_D CLBLL_L_X2Y109/CLBLL_LOGIC_OUTS15 INT_L_X2Y109/WW2BEG3 INT_L_X0Y109/SR1BEG_S0 INT_L_X0Y109/IMUX_L34 LIOI3_X0Y109/IOI_OLOGIC1_D1 LIOI3_X0Y109/LIOI_OLOGIC1_OQ LIOI3_X0Y109/LIOI_O1 }  [get_nets {vgaRed_OBUF[2]}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_M_BMUX CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS21 INT_R_X5Y77/NN2BEG3 INT_R_X5Y79/IMUX14 CLBLM_R_X5Y79/CLBLM_L_B1 }  [get_nets {frame_buf/SRAM/plusOp_carry_n_6}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_M_CMUX CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS22 INT_R_X5Y77/NL1BEG_N3 INT_R_X5Y77/IMUX14 CLBLM_R_X5Y77/CLBLM_L_B1 }  [get_nets {frame_buf/SRAM/plusOp_carry_n_5}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_M_DMUX CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS23 INT_R_X5Y77/NN2BEG1 INT_R_X5Y79/IMUX10 CLBLM_R_X5Y79/CLBLM_L_A4 }  [get_nets {frame_buf/SRAM/plusOp_carry_n_4}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_M_AMUX CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS20 INT_R_X5Y77/IMUX20 CLBLM_R_X5Y77/CLBLM_L_C2 }  [get_nets {frame_buf/SRAM/plusOp_carry_n_7}]
set_property ROUTE { CLBLL_L_X2Y111/CLBLL_L_AQ CLBLL_L_X2Y111/CLBLL_LOGIC_OUTS0 INT_L_X2Y111/SS6BEG0 INT_L_X2Y105/SS2BEG0 INT_L_X2Y103/IMUX_L1 CLBLL_L_X2Y103/CLBLL_LL_A3 }  [get_nets {frame_buf/vgaGreen_reg_n_0_[0]}]
set_property ROUTE { CLBLM_R_X3Y66/CLBLM_M_AQ CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS4 { INT_R_X3Y66/EL1BEG_N3 { INT_L_X4Y65/IMUX_L6 CLBLL_L_X4Y65/CLBLL_L_A1 } { INT_L_X4Y65/IMUX_L14 CLBLL_L_X4Y65/CLBLL_L_B1 } { INT_L_X4Y65/IMUX_L15 CLBLL_L_X4Y65/CLBLL_LL_B1 } INT_L_X4Y65/IMUX_L29 CLBLL_L_X4Y65/CLBLL_LL_C2 } { INT_R_X3Y66/IMUX25 CLBLM_R_X3Y66/CLBLM_L_B5 } { INT_R_X3Y66/NL1BEG_N3 { INT_R_X3Y66/EL1BEG2 INT_L_X4Y66/IMUX_L4 CLBLL_L_X4Y66/CLBLL_LL_A6 } { INT_R_X3Y66/IMUX29 CLBLM_R_X3Y66/CLBLM_M_C2 } INT_R_X3Y66/IMUX5 CLBLM_R_X3Y66/CLBLM_L_A6 } { INT_R_X3Y66/FAN_ALT4 INT_R_X3Y66/FAN_BOUNCE4 { INT_R_X3Y65/IMUX7 CLBLM_R_X3Y65/CLBLM_M_A1 } INT_R_X3Y65/IMUX45 CLBLM_R_X3Y65/CLBLM_M_D2 } INT_R_X3Y66/IMUX17 CLBLM_R_X3Y66/CLBLM_M_B3 }  [get_nets {pixel_x[7]}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_M_COUT CLBLM_R_X5Y77/CLBLM_M_COUT_N }  [get_nets {frame_buf/SRAM/plusOp_carry_n_0}]
set_property ROUTE { CLBLL_L_X4Y64/CLBLL_LL_B CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS13 { INT_L_X4Y64/NW2BEG1 { INT_R_X3Y65/IMUX33 CLBLM_R_X3Y65/CLBLM_L_C1 } INT_R_X3Y65/WL1BEG_N3 { INT_L_X2Y64/IMUX_L39 CLBLL_L_X2Y64/CLBLL_L_D3 } { INT_L_X2Y64/IMUX_L30 CLBLL_L_X2Y64/CLBLL_L_C5 } INT_L_X2Y64/FAN_ALT3 INT_L_X2Y64/FAN_BOUNCE3 { INT_L_X2Y64/IMUX_L19 CLBLL_L_X2Y64/CLBLL_L_B2 } INT_L_X2Y64/IMUX_L27 CLBLL_L_X2Y64/CLBLL_LL_B4 } INT_L_X4Y64/SW2BEG1 { INT_R_X3Y63/SL1BEG1 INT_R_X3Y62/IMUX18 CLBLM_R_X3Y62/CLBLM_M_B2 } { INT_R_X3Y63/IMUX34 CLBLM_R_X3Y63/CLBLM_L_C6 } { INT_R_X3Y63/IMUX35 CLBLM_R_X3Y63/CLBLM_M_C6 } INT_R_X3Y63/IMUX43 CLBLM_R_X3Y63/CLBLM_M_D6 }  [get_nets {addr_reg[9]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_M_AMUX CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS20 INT_R_X3Y65/WL1BEG1 INT_L_X2Y65/IMUX_L20 CLBLL_L_X2Y65/CLBLL_L_C2 }  [get_nets {addr_reg[6]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y101/CLBLM_L_AQ CLBLM_R_X3Y101/CLBLM_LOGIC_OUTS0 INT_R_X3Y101/SR1BEG1 { INT_R_X3Y100/IMUX36 CLBLM_R_X3Y100/CLBLM_L_D2 } INT_R_X3Y100/IMUX12 CLBLM_R_X3Y100/CLBLM_M_B6 }  [get_nets {debounce_count[14]}]
set_property ROUTE { CLBLM_R_X5Y97/CLBLM_L_CMUX CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS18 INT_R_X5Y97/IMUX25 CLBLM_R_X5Y97/CLBLM_L_B5 }  [get_nets {point_index[4]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_L_BQ CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS1 { INT_L_X4Y94/NW2BEG1 { INT_R_X3Y95/NL1BEG0 { INT_R_X3Y96/EL1BEG_N3 INT_L_X4Y95/NE2BEG3 INT_R_X5Y96/BYP_ALT3 INT_R_X5Y96/BYP3 CLBLM_R_X5Y96/CLBLM_M_CX } INT_R_X3Y96/NL1BEG_N3 { INT_R_X3Y96/EL1BEG2 INT_L_X4Y96/SE2BEG2 { INT_R_X5Y95/SW2BEG2 INT_L_X4Y94/IMUX_L29 CLBLL_L_X4Y94/CLBLL_LL_C2 } INT_R_X5Y95/BYP_ALT3 INT_R_X5Y95/BYP3 CLBLM_R_X5Y95/CLBLM_M_CX } INT_R_X3Y96/BYP_ALT3 INT_R_X3Y96/BYP3 CLBLM_R_X3Y96/CLBLM_M_CX } INT_R_X3Y95/BYP_ALT4 INT_R_X3Y95/BYP_BOUNCE4 INT_R_X3Y95/BYP_ALT3 INT_R_X3Y95/BYP3 CLBLM_R_X3Y95/CLBLM_M_CX } INT_L_X4Y94/IMUX_L19 CLBLL_L_X4Y94/CLBLL_L_B2 }  [get_nets {point_end[6]}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_L_CQ CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS2 INT_L_X2Y63/SW2BEG2 INT_R_X1Y62/NL1BEG2 INT_R_X1Y63/EL1BEG1 { INT_L_X2Y63/BYP_ALT1 INT_L_X2Y63/BYP_L1 CLBLL_L_X2Y63/CLBLL_LL_AX } INT_L_X2Y63/IMUX_L33 CLBLL_L_X2Y63/CLBLL_L_C1 }  [get_nets {addr[4]}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_L_AQ CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS0 INT_R_X3Y64/NW6BEG0 INT_R_X1Y68/NN6BEG0 INT_R_X1Y74/NN6BEG0 INT_R_X1Y80/NN6BEG0 INT_R_X1Y86/NW6BEG0 INT_L_X0Y90/WR1BEG1 INT_L_X0Y90/IMUX_L34 LIOI3_X0Y89/IOI_OLOGIC0_D1 LIOI3_X0Y89/LIOI_OLOGIC0_OQ LIOI3_X0Y89/LIOI_O0 }  [get_nets {Vsync_OBUF}]
set_property ROUTE { CLBLL_L_X4Y65/CLBLL_L_BQ CLBLL_L_X4Y65/CLBLL_LOGIC_OUTS1 { INT_L_X4Y65/IMUX_L35 CLBLL_L_X4Y65/CLBLL_LL_C6 } { INT_L_X4Y65/NW2BEG1 { INT_R_X3Y66/IMUX2 CLBLM_R_X3Y66/CLBLM_M_A2 } { INT_R_X3Y66/NL1BEG0 { INT_R_X3Y66/IMUX15 CLBLM_R_X3Y66/CLBLM_M_B1 } INT_R_X3Y66/IMUX31 CLBLM_R_X3Y66/CLBLM_M_C5 } INT_R_X3Y66/IMUX9 CLBLM_R_X3Y66/CLBLM_L_A5 } { INT_L_X4Y65/IMUX_L19 CLBLL_L_X4Y65/CLBLL_L_B2 } { INT_L_X4Y65/NR1BEG1 INT_L_X4Y66/IMUX_L2 CLBLL_L_X4Y66/CLBLL_LL_A2 } { INT_L_X4Y65/IMUX_L3 CLBLL_L_X4Y65/CLBLL_L_A2 } INT_L_X4Y65/WR1BEG2 { INT_R_X3Y65/IMUX27 CLBLM_R_X3Y65/CLBLM_M_B4 } { INT_R_X3Y65/IMUX36 CLBLM_R_X3Y65/CLBLM_L_D2 } INT_R_X3Y65/IMUX43 CLBLM_R_X3Y65/CLBLM_M_D6 }  [get_nets {pixel_x[8]}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_L_BQ CLBLM_R_X3Y100/CLBLM_LOGIC_OUTS1 INT_R_X3Y100/FAN_ALT6 INT_R_X3Y100/FAN_BOUNCE6 INT_R_X3Y100/FAN_ALT2 INT_R_X3Y100/FAN_BOUNCE2 INT_R_X3Y100/BYP_ALT0 INT_R_X3Y100/BYP_BOUNCE0 { INT_R_X3Y100/IMUX4 CLBLM_R_X3Y100/CLBLM_M_A6 } INT_R_X3Y100/IMUX42 CLBLM_R_X3Y100/CLBLM_L_D6 }  [get_nets {debounce_count[13]}]
set_property ROUTE { CLBLL_L_X2Y72/CLBLL_LL_BQ CLBLL_L_X2Y72/CLBLL_LOGIC_OUTS5 INT_L_X2Y72/SW6BEG1 INT_L_X0Y68/NL1BEG1 INT_L_X0Y69/IMUX_L34 LIOI3_TBYTESRC_X0Y69/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y69/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y69/LIOI_O1 }  [get_nets {MemAdr_OBUF[19]}]
set_property ROUTE { CLBLL_L_X4Y94/CLBLL_L_AMUX CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS16 { INT_L_X4Y94/NW2BEG2 { INT_R_X3Y95/NL1BEG1 INT_R_X3Y96/EE2BEG1 { INT_R_X5Y96/IMUX35 CLBLM_R_X5Y96/CLBLM_M_C6 } INT_R_X5Y96/IMUX43 CLBLM_R_X5Y96/CLBLM_M_D6 } { INT_R_X3Y95/IMUX35 CLBLM_R_X3Y95/CLBLM_M_C6 } INT_R_X3Y95/IMUX43 CLBLM_R_X3Y95/CLBLM_M_D6 } { INT_L_X4Y94/BYP_ALT3 INT_L_X4Y94/BYP_BOUNCE3 { INT_L_X4Y94/IMUX_L23 CLBLL_L_X4Y94/CLBLL_L_C3 } INT_L_X4Y94/FAN_ALT3 INT_L_X4Y94/FAN_BOUNCE3 { INT_L_X4Y94/IMUX_L27 CLBLL_L_X4Y94/CLBLL_LL_B4 } INT_L_X4Y94/IMUX_L3 CLBLL_L_X4Y94/CLBLL_L_A2 } { INT_L_X4Y94/NE2BEG2 { INT_R_X5Y95/IMUX35 CLBLM_R_X5Y95/CLBLM_M_C6 } { INT_R_X5Y95/IMUX43 CLBLM_R_X5Y95/CLBLM_M_D6 } INT_R_X5Y95/WR1BEG3 { INT_L_X4Y95/IMUX_L38 CLBLL_L_X4Y95/CLBLL_LL_D3 } INT_L_X4Y95/IMUX_L15 CLBLL_L_X4Y95/CLBLL_LL_B1 } INT_L_X4Y94/WL1BEG1 INT_R_X3Y94/NN2BEG2 { INT_R_X3Y96/IMUX35 CLBLM_R_X3Y96/CLBLM_M_C6 } INT_R_X3Y96/IMUX43 CLBLM_R_X3Y96/CLBLM_M_D6 }  [get_nets {point_end[5]}]
set_property ROUTE { CLBLL_L_X2Y62/CLBLL_L_BQ CLBLL_L_X2Y62/CLBLL_LOGIC_OUTS1 { INT_L_X2Y62/WW2BEG1 INT_L_X0Y62/ER1BEG2 INT_R_X1Y62/EL1BEG1 INT_L_X2Y62/BYP_ALT4 INT_L_X2Y62/BYP_L4 CLBLL_L_X2Y62/CLBLL_LL_BX } INT_L_X2Y62/IMUX_L19 CLBLL_L_X2Y62/CLBLL_L_B2 }  [get_nets {addr[5]}]
set_property ROUTE { CLBLL_L_X2Y107/CLBLL_LL_C CLBLL_L_X2Y107/CLBLL_LOGIC_OUTS14 INT_L_X2Y107/WR1BEG3 INT_R_X1Y107/WL1BEG1 INT_L_X0Y107/IMUX_L34 LIOI3_TBYTESRC_X0Y107/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y107/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y107/LIOI_O1 }  [get_nets {vgaRed_OBUF[0]}]
set_property ROUTE { CLBLL_L_X4Y87/CLBLL_LL_A CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS12 INT_L_X4Y87/BYP_ALT0 INT_L_X4Y87/BYP_L0 CLBLL_L_X4Y87/CLBLL_L_AX }  [get_nets {timer_count_reg[0]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_L_B CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS9 INT_L_X4Y95/FAN_ALT2 INT_L_X4Y95/FAN_BOUNCE2 INT_L_X4Y95/IMUX_L40 CLBLL_L_X4Y95/CLBLL_LL_D1 }  [get_nets {score[6]_i_11_n_0}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_LL_C CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS14 INT_L_X4Y93/SL1BEG2 INT_L_X4Y92/IMUX_L4 CLBLL_L_X4Y92/CLBLL_LL_A6 }  [get_nets {state_reg[2]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y100/CLBLM_L_B CLBLM_R_X5Y100/CLBLM_LOGIC_OUTS9 INT_R_X5Y100/NW6BEG1 INT_R_X3Y104/WL1BEG_N3 { INT_L_X2Y103/IMUX_L7 CLBLL_L_X2Y103/CLBLL_LL_A1 } INT_L_X2Y104/NN2BEG0 INT_L_X2Y106/NR1BEG0 { INT_L_X2Y107/IMUX_L40 CLBLL_L_X2Y107/CLBLL_LL_D1 } { INT_L_X2Y107/BYP_ALT1 INT_L_X2Y107/BYP_BOUNCE1 INT_L_X2Y107/IMUX_L35 CLBLL_L_X2Y107/CLBLL_LL_C6 } { INT_L_X2Y107/IMUX_L8 CLBLL_L_X2Y107/CLBLL_LL_A5 } { INT_L_X2Y107/IMUX_L24 CLBLL_L_X2Y107/CLBLL_LL_B5 } INT_L_X2Y107/NR1BEG0 INT_L_X2Y108/NR1BEG0 { INT_L_X2Y109/NL1BEG_N3 { INT_L_X2Y109/IMUX_L38 CLBLL_L_X2Y109/CLBLL_LL_D3 } INT_L_X2Y109/IMUX_L22 CLBLL_L_X2Y109/CLBLL_LL_C3 } INT_L_X2Y109/IMUX_L17 CLBLL_L_X2Y109/CLBLL_LL_B3 }  [get_nets {vgaRed_OBUF[2]_inst_i_3_n_0}]
set_property ROUTE { CLBLL_L_X4Y65/CLBLL_L_AQ CLBLL_L_X4Y65/CLBLL_LOGIC_OUTS0 { INT_L_X4Y65/NL1BEG_N3 { INT_L_X4Y65/NL1BEG2 { INT_L_X4Y66/IMUX_L11 CLBLL_L_X4Y66/CLBLL_LL_A4 } INT_L_X4Y66/WR1BEG3 { INT_R_X3Y66/NL1BEG2 INT_R_X3Y67/IMUX3 CLBLM_R_X3Y67/CLBLM_L_A2 } { INT_R_X3Y66/IMUX6 CLBLM_R_X3Y66/CLBLM_L_A1 } INT_R_X3Y66/IMUX14 CLBLM_R_X3Y66/CLBLM_L_B1 } INT_L_X4Y65/IMUX_L22 CLBLL_L_X4Y65/CLBLL_LL_C3 } { INT_L_X4Y65/IMUX_L0 CLBLL_L_X4Y65/CLBLL_L_A3 } { INT_L_X4Y65/IMUX_L16 CLBLL_L_X4Y65/CLBLL_L_B3 } { INT_L_X4Y65/IMUX_L24 CLBLL_L_X4Y65/CLBLL_LL_B5 } INT_L_X4Y65/WR1BEG1 { INT_R_X3Y65/BYP_ALT4 INT_R_X3Y65/BYP_BOUNCE4 INT_R_X3Y65/IMUX44 CLBLM_R_X3Y65/CLBLM_M_D4 } { INT_R_X3Y65/SR1BEG1 { INT_R_X3Y64/IMUX27 CLBLM_R_X3Y64/CLBLM_M_B4 } INT_R_X3Y64/IMUX43 CLBLM_R_X3Y64/CLBLM_M_D6 } INT_R_X3Y65/IMUX11 CLBLM_R_X3Y65/CLBLM_M_A4 }  [get_nets {pixel_x[5]}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_LL_B CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS13 INT_L_X2Y64/NN2BEG1 INT_L_X2Y66/IMUX_L11 CLBLL_L_X2Y66/CLBLL_LL_A4 }  [get_nets {addr_reg[17]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y63/CLBLM_L_C CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS10 INT_R_X3Y63/WR1BEG3 INT_L_X2Y63/IMUX_L14 CLBLL_L_X2Y63/CLBLL_L_B1 }  [get_nets {addr_reg[12]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_L_AQ CLBLM_R_X3Y100/CLBLM_LOGIC_OUTS0 { INT_R_X3Y100/NW2BEG0 INT_L_X2Y101/EL1BEG_N3 INT_R_X3Y100/IMUX37 CLBLM_R_X3Y100/CLBLM_L_D4 } INT_R_X3Y100/SW2BEG0 INT_L_X2Y99/ER1BEG1 INT_R_X3Y99/IMUX43 CLBLM_R_X3Y99/CLBLM_M_D6 }  [get_nets {debounce_count[12]}]
set_property ROUTE { CLBLM_R_X5Y96/CLBLM_M_AMUX CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS20 INT_R_X5Y96/NW2BEG2 INT_L_X4Y97/SW2BEG1 INT_R_X3Y96/SR1BEG2 INT_R_X3Y95/IMUX6 CLBLM_R_X3Y95/CLBLM_L_A1 }  [get_nets {seq_ram_reg_128_255_0_0_n_0}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_L_C CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS10 INT_R_X5Y92/WR1BEG3 INT_L_X4Y92/IMUX_L45 CLBLL_L_X4Y92/CLBLL_LL_D2 }  [get_nets {state_reg[2]_i_11_n_0}]
set_property ROUTE { CLBLL_L_X2Y65/CLBLL_L_CQ CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS2 INT_L_X2Y65/SW2BEG2 INT_R_X1Y64/ER1BEG3 INT_L_X2Y64/NR1BEG3 { INT_L_X2Y65/BYP_ALT6 INT_L_X2Y65/BYP_L6 CLBLL_L_X2Y65/CLBLL_LL_DX } INT_L_X2Y65/IMUX_L23 CLBLL_L_X2Y65/CLBLL_L_C3 }  [get_nets {addr[6]}]
set_property ROUTE { CLBLL_L_X2Y107/CLBLL_LL_D CLBLL_L_X2Y107/CLBLL_LOGIC_OUTS15 INT_L_X2Y107/WR1BEG_S0 INT_R_X1Y108/WR1BEG1 INT_L_X0Y108/IMUX_L34 LIOI3_TBYTESRC_X0Y107/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y107/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y107/LIOI_O0 }  [get_nets {vgaRed_OBUF[1]}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_M_CQ CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS6 { INT_R_X5Y94/IMUX29 CLBLM_R_X5Y94/CLBLM_M_C2 } INT_R_X5Y94/WL1BEG1 { INT_L_X4Y94/IMUX_L34 CLBLL_L_X4Y94/CLBLL_L_C6 } { INT_L_X4Y94/NN2BEG2 INT_L_X4Y96/SR1BEG2 { INT_L_X4Y95/ER1BEG3 { INT_R_X5Y95/IMUX31 CLBLM_R_X5Y95/CLBLM_M_C5 } INT_R_X5Y95/IMUX47 CLBLM_R_X5Y95/CLBLM_M_D5 } { INT_L_X4Y95/WW2BEG2 INT_L_X2Y95/ER1BEG3 { INT_R_X3Y95/IMUX31 CLBLM_R_X3Y95/CLBLM_M_C5 } { INT_R_X3Y95/NR1BEG3 { INT_R_X3Y96/IMUX31 CLBLM_R_X3Y96/CLBLM_M_C5 } { INT_R_X3Y96/IMUX47 CLBLM_R_X3Y96/CLBLM_M_D5 } INT_R_X3Y96/EE2BEG3 { INT_R_X5Y96/IMUX31 CLBLM_R_X5Y96/CLBLM_M_C5 } INT_R_X5Y96/IMUX47 CLBLM_R_X5Y96/CLBLM_M_D5 } INT_R_X3Y95/IMUX47 CLBLM_R_X3Y95/CLBLM_M_D5 } { INT_L_X4Y95/IMUX_L6 CLBLL_L_X4Y95/CLBLL_L_A1 } { INT_L_X4Y95/IMUX_L14 CLBLL_L_X4Y95/CLBLL_L_B1 } INT_L_X4Y95/IMUX_L22 CLBLL_L_X4Y95/CLBLL_LL_C3 } INT_L_X4Y94/IMUX_L12 CLBLL_L_X4Y94/CLBLL_LL_B6 }  [get_nets {point_end[4]}]
set_property ROUTE { CLBLM_R_X3Y67/CLBLM_L_AQ CLBLM_R_X3Y67/CLBLM_LOGIC_OUTS0 { INT_R_X3Y67/EL1BEG_N3 { INT_L_X4Y66/SL1BEG3 INT_L_X4Y65/IMUX_L31 CLBLL_L_X4Y65/CLBLL_LL_C5 } INT_L_X4Y66/IMUX_L7 CLBLL_L_X4Y66/CLBLL_LL_A1 } { INT_R_X3Y67/SR1BEG1 { INT_R_X3Y66/IMUX3 CLBLM_R_X3Y66/CLBLM_L_A2 } { INT_R_X3Y66/SE2BEG1 { INT_L_X4Y65/IMUX_L10 CLBLL_L_X4Y65/CLBLL_L_A4 } INT_L_X4Y65/IMUX_L18 CLBLL_L_X4Y65/CLBLL_LL_B2 } INT_R_X3Y66/IMUX19 CLBLM_R_X3Y66/CLBLM_L_B2 } { INT_R_X3Y67/SS2BEG0 { INT_R_X3Y65/ER1BEG1 INT_L_X4Y65/IMUX_L26 CLBLL_L_X4Y65/CLBLL_L_B4 } { INT_R_X3Y65/SL1BEG0 INT_R_X3Y64/IMUX24 CLBLM_R_X3Y64/CLBLM_M_B5 } { INT_R_X3Y65/IMUX40 CLBLM_R_X3Y65/CLBLM_M_D1 } INT_R_X3Y65/IMUX1 CLBLM_R_X3Y65/CLBLM_M_A3 } INT_R_X3Y67/IMUX0 CLBLM_R_X3Y67/CLBLM_L_A3 }  [get_nets {pixel_x[6]}]
set_property ROUTE { CLBLM_L_X8Y91/CLBLM_M_COUT CLBLM_L_X8Y91/CLBLM_M_COUT_N }  [get_nets {wait_count_reg[8]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_M_B CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS13 INT_R_X3Y91/SL1BEG1 INT_R_X3Y90/BYP_ALT5 INT_R_X3Y90/BYP5 CLBLM_R_X3Y90/CLBLM_L_BX }  [get_nets {hscore3_bin[4]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X2Y92/CLBLL_LL_AQ CLBLL_L_X2Y92/CLBLL_LOGIC_OUTS4 { INT_L_X2Y92/IMUX_L1 CLBLL_L_X2Y92/CLBLL_LL_A3 } INT_L_X2Y92/NR1BEG0 INT_L_X2Y93/IMUX_L9 CLBLL_L_X2Y93/CLBLL_L_A5 }  [get_nets {sound_reg_reg[0]}]
set_property ROUTE { CLBLM_L_X8Y91/CLBLM_M_DMUX CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS23 INT_L_X8Y91/NN2BEG1 INT_L_X8Y93/NL1BEG0 INT_L_X8Y94/IMUX_L16 CLBLM_L_X8Y94/CLBLM_L_B3 }  [get_nets {wait_count_reg[8]_i_2_n_4}]
set_property ROUTE { CLBLM_L_X8Y91/CLBLM_M_AMUX CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS20 INT_L_X8Y91/NL1BEG1 INT_L_X8Y92/IMUX_L10 CLBLM_L_X8Y92/CLBLM_L_A4 }  [get_nets {wait_count_reg[8]_i_2_n_7}]
set_property ROUTE { CLBLM_L_X8Y91/CLBLM_M_CMUX CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS22 INT_L_X8Y91/NR1BEG0 INT_L_X8Y92/IMUX_L33 CLBLM_L_X8Y92/CLBLM_L_C1 }  [get_nets {wait_count_reg[8]_i_2_n_5}]
set_property ROUTE { CLBLM_L_X8Y91/CLBLM_M_BMUX CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS21 INT_L_X8Y91/NN2BEG3 INT_L_X8Y93/IMUX_L30 CLBLM_L_X8Y93/CLBLM_L_C5 }  [get_nets {wait_count_reg[8]_i_2_n_6}]
set_property ROUTE { CLBLM_R_X3Y99/CLBLM_L_BQ CLBLM_R_X3Y99/CLBLM_LOGIC_OUTS1 { INT_R_X3Y99/BYP_ALT5 INT_R_X3Y99/BYP_BOUNCE5 INT_R_X3Y99/IMUX37 CLBLM_R_X3Y99/CLBLM_L_D4 } INT_R_X3Y99/IMUX35 CLBLM_R_X3Y99/CLBLM_M_C6 }  [get_nets {debounce_count[11]}]
set_property ROUTE { CLBLL_L_X4Y90/CLBLL_LL_D CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS15 INT_L_X4Y90/WW4BEG3 INT_L_X0Y90/NL1BEG2 INT_L_X0Y91/NL1BEG1 INT_L_X0Y92/IMUX_L34 LIOI3_X0Y91/IOI_OLOGIC0_D1 LIOI3_X0Y91/LIOI_OLOGIC0_OQ LIOI3_X0Y91/LIOI_O0 }  [get_nets {rx_busy_OBUF}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_M_B CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS13 INT_R_X3Y65/SE2BEG1 INT_L_X4Y64/FAN_ALT2 INT_L_X4Y64/FAN_BOUNCE2 INT_L_X4Y64/IMUX_L24 CLBLL_L_X4Y64/CLBLL_LL_B5 }  [get_nets {addr_reg[9]_i_4_n_0}]
set_property ROUTE " ( { INT_L_X0Y127/GND_WIRE INT_L_X0Y127/GFAN0 INT_L_X0Y127/IMUX_L34 LIOI3_X0Y127/IOI_OLOGIC1_D1 LIOI3_X0Y127/LIOI_OLOGIC1_OQ LIOI3_X0Y127/LIOI_O1 } ) ( { INT_L_X0Y125/GND_WIRE INT_L_X0Y125/GFAN0 INT_L_X0Y125/IMUX_L34 LIOI3_X0Y125/IOI_OLOGIC1_D1 LIOI3_X0Y125/LIOI_OLOGIC1_OQ LIOI3_X0Y125/LIOI_O1 } ) ( { INT_L_X0Y126/GND_WIRE INT_L_X0Y126/GFAN0 INT_L_X0Y126/IMUX_L34 LIOI3_X0Y125/IOI_OLOGIC0_D1 LIOI3_X0Y125/LIOI_OLOGIC0_OQ LIOI3_X0Y125/LIOI_O0 } ) ( { INT_L_X0Y123/GND_WIRE INT_L_X0Y123/GFAN0 INT_L_X0Y123/IMUX_L34 LIOI3_X0Y123/IOI_OLOGIC1_D1 LIOI3_X0Y123/LIOI_OLOGIC1_OQ LIOI3_X0Y123/LIOI_O1 } ) ( { INT_L_X0Y124/GND_WIRE INT_L_X0Y124/GFAN0 INT_L_X0Y124/IMUX_L34 LIOI3_X0Y123/IOI_OLOGIC0_D1 LIOI3_X0Y123/LIOI_OLOGIC0_OQ LIOI3_X0Y123/LIOI_O0 } ) ( { INT_L_X0Y121/GND_WIRE INT_L_X0Y121/GFAN0 INT_L_X0Y121/IMUX_L34 LIOI3_X0Y121/IOI_OLOGIC1_D1 LIOI3_X0Y121/LIOI_OLOGIC1_OQ LIOI3_X0Y121/LIOI_O1 } ) ( { INT_L_X0Y122/GND_WIRE INT_L_X0Y122/GFAN0 INT_L_X0Y122/IMUX_L34 LIOI3_X0Y121/IOI_OLOGIC0_D1 LIOI3_X0Y121/LIOI_OLOGIC0_OQ LIOI3_X0Y121/LIOI_O0 } ) ( { INT_L_X0Y119/GND_WIRE INT_L_X0Y119/GFAN0 INT_L_X0Y119/IMUX_L34 LIOI3_TBYTESRC_X0Y119/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y119/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y119/LIOI_O1 } ) ( { INT_L_X0Y120/GND_WIRE INT_L_X0Y120/GFAN0 INT_L_X0Y120/IMUX_L34 LIOI3_TBYTESRC_X0Y119/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y119/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y119/LIOI_O0 } ) ( { INT_L_X0Y117/GND_WIRE INT_L_X0Y117/GFAN0 INT_L_X0Y117/IMUX_L34 LIOI3_X0Y117/IOI_OLOGIC1_D1 LIOI3_X0Y117/LIOI_OLOGIC1_OQ LIOI3_X0Y117/LIOI_O1 } ) ( { INT_L_X0Y118/GND_WIRE INT_L_X0Y118/GFAN0 INT_L_X0Y118/IMUX_L34 LIOI3_X0Y117/IOI_OLOGIC0_D1 LIOI3_X0Y117/LIOI_OLOGIC0_OQ LIOI3_X0Y117/LIOI_O0 } ) ( { INT_L_X0Y115/GND_WIRE INT_L_X0Y115/GFAN0 INT_L_X0Y115/IMUX_L34 LIOI3_X0Y115/IOI_OLOGIC1_D1 LIOI3_X0Y115/LIOI_OLOGIC1_OQ LIOI3_X0Y115/LIOI_O1 } ) ( { INT_L_X0Y116/GND_WIRE INT_L_X0Y116/GFAN0 INT_L_X0Y116/IMUX_L34 LIOI3_X0Y115/IOI_OLOGIC0_D1 LIOI3_X0Y115/LIOI_OLOGIC0_OQ LIOI3_X0Y115/LIOI_O0 } ) ( { INT_L_X0Y113/GND_WIRE INT_L_X0Y113/GFAN0 INT_L_X0Y113/IMUX_L34 LIOI3_TBYTETERM_X0Y113/IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y113/LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y113/LIOI_O1 } ) ( { INT_L_X0Y114/GND_WIRE INT_L_X0Y114/GFAN0 INT_L_X0Y114/IMUX_L34 LIOI3_TBYTETERM_X0Y113/IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y113/LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y113/LIOI_O0 } ) ( { INT_L_X0Y112/GND_WIRE INT_L_X0Y112/GFAN0 INT_L_X0Y112/IMUX_L34 LIOI3_X0Y111/IOI_OLOGIC0_D1 LIOI3_X0Y111/LIOI_OLOGIC0_OQ LIOI3_X0Y111/LIOI_O0 } ) ( { INT_R_X3Y101/GND_WIRE { INT_R_X3Y101/GFAN0 { INT_R_X3Y101/BYP_ALT1 INT_R_X3Y101/BYP1 CLBLM_R_X3Y101/CLBLM_M_AX } INT_R_X3Y101/BYP_ALT4 INT_R_X3Y101/BYP4 CLBLM_R_X3Y101/CLBLM_M_BX } INT_R_X3Y101/GFAN1 { INT_R_X3Y101/BYP_ALT3 INT_R_X3Y101/BYP3 CLBLM_R_X3Y101/CLBLM_M_CX } INT_R_X3Y101/BYP_ALT6 INT_R_X3Y101/BYP6 CLBLM_R_X3Y101/CLBLM_M_DX } ) ( { INT_R_X3Y100/GND_WIRE { INT_R_X3Y100/GFAN0 { INT_R_X3Y100/BYP_ALT1 INT_R_X3Y100/BYP1 CLBLM_R_X3Y100/CLBLM_M_AX } INT_R_X3Y100/BYP_ALT4 INT_R_X3Y100/BYP4 CLBLM_R_X3Y100/CLBLM_M_BX } INT_R_X3Y100/GFAN1 { INT_R_X3Y100/BYP_ALT3 INT_R_X3Y100/BYP3 CLBLM_R_X3Y100/CLBLM_M_CX } INT_R_X3Y100/BYP_ALT6 INT_R_X3Y100/BYP6 CLBLM_R_X3Y100/CLBLM_M_DX } ) ( { INT_L_X6Y101/GND_WIRE { INT_L_X6Y101/GFAN0 { INT_L_X6Y101/IMUX_L40 BRAM_L_X6Y100/BRAM_FIFO18_DIPADIP1 } { INT_L_X6Y101/IMUX_L42 BRAM_L_X6Y100/BRAM_FIFO18_DIADI12 } { INT_L_X6Y101/IMUX_L18 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL1 BRAM_L_X6Y100/BRAM_ADDRARDADDRL1 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR0 } INT_L_X6Y101/IMUX_L19 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL2 BRAM_L_X6Y100/BRAM_ADDRARDADDRL2 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR1 } INT_L_X6Y101/GFAN1 { INT_L_X6Y101/IMUX_L44 BRAM_L_X6Y100/BRAM_FIFO18_DIADI13 } { INT_L_X6Y101/IMUX_L46 BRAM_L_X6Y100/BRAM_FIFO18_DIADI14 } { INT_L_X6Y101/IMUX_L20 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X6Y100/BRAM_ADDRARDADDRL8 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR7 } { INT_L_X6Y101/IMUX_L21 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL4 BRAM_L_X6Y100/BRAM_ADDRARDADDRL4 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR3 } { INT_L_X6Y101/IMUX_L22 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X6Y100/BRAM_ADDRARDADDRL11 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR10 } INT_L_X6Y101/IMUX_L23 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X6Y100/BRAM_ADDRARDADDRL13 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR12 } ) ( { INT_L_X6Y103/GND_WIRE { INT_L_X6Y103/GFAN0 { INT_L_X6Y103/IMUX_L16 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X6Y100/BRAM_ADDRARDADDRL6 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR5 } { INT_L_X6Y103/IMUX_L17 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X6Y100/BRAM_ADDRARDADDRL7 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR6 } { INT_L_X6Y103/IMUX_L18 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL3 BRAM_L_X6Y100/BRAM_ADDRARDADDRL3 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR2 } INT_L_X6Y103/IMUX_L19 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X6Y100/BRAM_ADDRARDADDRL9 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR8 } INT_L_X6Y103/GFAN1 { INT_L_X6Y103/IMUX_L20 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X6Y100/BRAM_ADDRARDADDRL5 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR4 } { INT_L_X6Y103/IMUX_L21 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL12 BRAM_L_X6Y100/BRAM_ADDRARDADDRL12 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR11 } INT_L_X6Y103/IMUX_L22 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL14 BRAM_L_X6Y100/BRAM_ADDRARDADDRL14 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR13 } ) ( { INT_L_X6Y102/GND_WIRE { INT_L_X6Y102/GFAN0 { INT_L_X6Y102/IMUX_L35 BRAM_L_X6Y100/BRAM_FIFO18_REGCEB } { INT_L_X6Y102/IMUX_L41 BRAM_L_X6Y100/BRAM_FIFO18_DIADI15 } { INT_L_X6Y102/IMUX_L16 BRAM_L_X6Y100/BRAM_FIFO18_WEA0 } { INT_L_X6Y102/IMUX_L17 BRAM_L_X6Y100/BRAM_FIFO18_WEA2 } { INT_L_X6Y102/IMUX_L19 BRAM_L_X6Y100/BRAM_FIFO18_REGCEAREGCE } { INT_L_X6Y102/IMUX_L3 BRAM_L_X6Y100/BRAM_FIFO18_DIPADIP0 } { INT_L_X6Y102/IMUX_L32 BRAM_L_X6Y100/BRAM_FIFO18_WEA1 } INT_L_X6Y102/IMUX_L33 BRAM_L_X6Y100/BRAM_FIFO18_WEA3 } INT_L_X6Y102/GFAN1 { INT_L_X6Y102/IMUX_L37 BRAM_L_X6Y100/BRAM_FIFO18_WEBWE2 } { INT_L_X6Y102/IMUX_L38 BRAM_L_X6Y100/BRAM_FIFO18_WEBWE6 } { INT_L_X6Y102/BYP_ALT3 INT_L_X6Y102/BYP_L3 BRAM_L_X6Y100/BRAM_FIFO18_WEBWE3 } { INT_L_X6Y102/IMUX_L5 BRAM_L_X6Y100/BRAM_FIFO18_WEBWE0 } { INT_L_X6Y102/BYP_ALT6 INT_L_X6Y102/BYP_L6 BRAM_L_X6Y100/BRAM_FIFO18_WEBWE7 } { INT_L_X6Y102/IMUX_L6 BRAM_L_X6Y100/BRAM_FIFO18_WEBWE4 } { INT_L_X6Y102/IMUX_L20 BRAM_L_X6Y100/BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X6Y100/BRAM_ADDRARDADDRL10 BRAM_L_X6Y100/BRAM_FIFO18_ADDRARDADDR9 } { INT_L_X6Y102/IMUX_L21 BRAM_L_X6Y100/BRAM_FIFO18_WEBWE1 } INT_L_X6Y102/IMUX_L22 BRAM_L_X6Y100/BRAM_FIFO18_WEBWE5 } ) ( { INT_L_X6Y100/GND_WIRE { INT_L_X6Y100/GFAN0 { INT_L_X6Y100/IMUX_L25 BRAM_L_X6Y100/BRAM_FIFO18_DIADI8 } INT_L_X6Y100/IMUX_L27 BRAM_L_X6Y100/BRAM_FIFO18_DIADI9 } INT_L_X6Y100/GFAN1 { INT_L_X6Y100/IMUX_L29 BRAM_L_X6Y100/BRAM_FIFO18_DIADI10 } INT_L_X6Y100/IMUX_L31 BRAM_L_X6Y100/BRAM_FIFO18_DIADI11 } ) ( { INT_R_X3Y99/GND_WIRE { INT_R_X3Y99/GFAN0 { INT_R_X3Y99/BYP_ALT1 INT_R_X3Y99/BYP1 CLBLM_R_X3Y99/CLBLM_M_AX } INT_R_X3Y99/BYP_ALT4 INT_R_X3Y99/BYP4 CLBLM_R_X3Y99/CLBLM_M_BX } INT_R_X3Y99/GFAN1 { INT_R_X3Y99/BYP_ALT3 INT_R_X3Y99/BYP3 CLBLM_R_X3Y99/CLBLM_M_CX } INT_R_X3Y99/BYP_ALT6 INT_R_X3Y99/BYP6 CLBLM_R_X3Y99/CLBLM_M_DX } ) ( { INT_R_X3Y98/GND_WIRE { INT_R_X3Y98/GFAN0 { INT_R_X3Y98/BYP_ALT1 INT_R_X3Y98/BYP1 CLBLM_R_X3Y98/CLBLM_M_AX } INT_R_X3Y98/BYP_ALT4 INT_R_X3Y98/BYP4 CLBLM_R_X3Y98/CLBLM_M_BX } INT_R_X3Y98/GFAN1 { INT_R_X3Y98/BYP_ALT3 INT_R_X3Y98/BYP3 CLBLM_R_X3Y98/CLBLM_M_CX } INT_R_X3Y98/BYP_ALT6 INT_R_X3Y98/BYP6 CLBLM_R_X3Y98/CLBLM_M_DX } ) ( { INT_R_X3Y97/GND_WIRE { INT_R_X3Y97/GFAN0 INT_R_X3Y97/BYP_ALT4 INT_R_X3Y97/BYP4 CLBLM_R_X3Y97/CLBLM_M_BX } INT_R_X3Y97/GFAN1 { INT_R_X3Y97/BYP_ALT3 INT_R_X3Y97/BYP3 CLBLM_R_X3Y97/CLBLM_M_CX } INT_R_X3Y97/BYP_ALT6 INT_R_X3Y97/BYP6 CLBLM_R_X3Y97/CLBLM_M_DX } ) ( { INT_L_X2Y95/GND_WIRE { INT_L_X2Y95/GFAN0 { INT_L_X2Y95/BYP_ALT1 INT_L_X2Y95/BYP_L1 CLBLL_L_X2Y95/CLBLL_LL_AX } INT_L_X2Y95/BYP_ALT4 INT_L_X2Y95/BYP_L4 CLBLL_L_X2Y95/CLBLL_LL_BX } INT_L_X2Y95/GFAN1 { INT_L_X2Y95/BYP_ALT3 INT_L_X2Y95/BYP_L3 CLBLL_L_X2Y95/CLBLL_LL_CX } INT_L_X2Y95/BYP_ALT6 INT_L_X2Y95/BYP_L6 CLBLL_L_X2Y95/CLBLL_LL_DX } ) ( { INT_L_X8Y95/GND_WIRE { INT_L_X8Y95/GFAN0 { INT_L_X8Y95/BYP_ALT1 INT_L_X8Y95/BYP_L1 CLBLM_L_X8Y95/CLBLM_M_AX } INT_L_X8Y95/BYP_ALT4 INT_L_X8Y95/BYP_L4 CLBLM_L_X8Y95/CLBLM_M_BX } INT_L_X8Y95/GFAN1 { INT_L_X8Y95/BYP_ALT3 INT_L_X8Y95/BYP_L3 CLBLM_L_X8Y95/CLBLM_M_CX } INT_L_X8Y95/BYP_ALT6 INT_L_X8Y95/BYP_L6 CLBLM_L_X8Y95/CLBLM_M_DX } ) ( { INT_L_X2Y94/GND_WIRE { INT_L_X2Y94/GFAN0 { INT_L_X2Y94/BYP_ALT1 INT_L_X2Y94/BYP_L1 CLBLL_L_X2Y94/CLBLL_LL_AX } INT_L_X2Y94/BYP_ALT4 INT_L_X2Y94/BYP_L4 CLBLL_L_X2Y94/CLBLL_LL_BX } INT_L_X2Y94/GFAN1 { INT_L_X2Y94/BYP_ALT3 INT_L_X2Y94/BYP_L3 CLBLL_L_X2Y94/CLBLL_LL_CX } INT_L_X2Y94/BYP_ALT6 INT_L_X2Y94/BYP_L6 CLBLL_L_X2Y94/CLBLL_LL_DX } ) ( { INT_L_X8Y94/GND_WIRE { INT_L_X8Y94/GFAN0 { INT_L_X8Y94/BYP_ALT1 INT_L_X8Y94/BYP_L1 CLBLM_L_X8Y94/CLBLM_M_AX } INT_L_X8Y94/BYP_ALT4 INT_L_X8Y94/BYP_L4 CLBLM_L_X8Y94/CLBLM_M_BX } INT_L_X8Y94/GFAN1 { INT_L_X8Y94/BYP_ALT3 INT_L_X8Y94/BYP_L3 CLBLM_L_X8Y94/CLBLM_M_CX } INT_L_X8Y94/BYP_ALT6 INT_L_X8Y94/BYP_L6 CLBLM_L_X8Y94/CLBLM_M_DX } ) ( { INT_L_X2Y93/GND_WIRE { INT_L_X2Y93/GFAN0 { INT_L_X2Y93/BYP_ALT1 INT_L_X2Y93/BYP_L1 CLBLL_L_X2Y93/CLBLL_LL_AX } INT_L_X2Y93/BYP_ALT4 INT_L_X2Y93/BYP_L4 CLBLL_L_X2Y93/CLBLL_LL_BX } INT_L_X2Y93/GFAN1 { INT_L_X2Y93/BYP_ALT3 INT_L_X2Y93/BYP_L3 CLBLL_L_X2Y93/CLBLL_LL_CX } INT_L_X2Y93/BYP_ALT6 INT_L_X2Y93/BYP_L6 CLBLL_L_X2Y93/CLBLL_LL_DX } ) ( { INT_R_X5Y93/GND_WIRE { INT_R_X5Y93/GFAN0 { INT_R_X5Y93/BYP_ALT1 INT_R_X5Y93/BYP1 CLBLM_R_X5Y93/CLBLM_M_AX } INT_R_X5Y93/BYP_ALT4 INT_R_X5Y93/BYP4 CLBLM_R_X5Y93/CLBLM_M_BX } INT_R_X5Y93/GFAN1 { INT_R_X5Y93/BYP_ALT3 INT_R_X5Y93/BYP3 CLBLM_R_X5Y93/CLBLM_M_CX } INT_R_X5Y93/BYP_ALT6 INT_R_X5Y93/BYP6 CLBLM_R_X5Y93/CLBLM_M_DX } ) ( { INT_L_X8Y93/GND_WIRE { INT_L_X8Y93/GFAN0 { INT_L_X8Y93/BYP_ALT1 INT_L_X8Y93/BYP_L1 CLBLM_L_X8Y93/CLBLM_M_AX } INT_L_X8Y93/BYP_ALT4 INT_L_X8Y93/BYP_L4 CLBLM_L_X8Y93/CLBLM_M_BX } INT_L_X8Y93/GFAN1 { INT_L_X8Y93/BYP_ALT3 INT_L_X8Y93/BYP_L3 CLBLM_L_X8Y93/CLBLM_M_CX } INT_L_X8Y93/BYP_ALT6 INT_L_X8Y93/BYP_L6 CLBLM_L_X8Y93/CLBLM_M_DX } ) ( { INT_L_X2Y92/GND_WIRE { INT_L_X2Y92/GFAN0 INT_L_X2Y92/BYP_ALT4 INT_L_X2Y92/BYP_L4 CLBLL_L_X2Y92/CLBLL_LL_BX } INT_L_X2Y92/GFAN1 { INT_L_X2Y92/BYP_ALT3 INT_L_X2Y92/BYP_L3 CLBLL_L_X2Y92/CLBLL_LL_CX } INT_L_X2Y92/BYP_ALT6 INT_L_X2Y92/BYP_L6 CLBLL_L_X2Y92/CLBLL_LL_DX } ) ( { INT_R_X5Y92/GND_WIRE { INT_R_X5Y92/GFAN0 { INT_R_X5Y92/BYP_ALT1 INT_R_X5Y92/BYP1 CLBLM_R_X5Y92/CLBLM_M_AX } INT_R_X5Y92/BYP_ALT4 INT_R_X5Y92/BYP4 CLBLM_R_X5Y92/CLBLM_M_BX } INT_R_X5Y92/GFAN1 { INT_R_X5Y92/BYP_ALT3 INT_R_X5Y92/BYP3 CLBLM_R_X5Y92/CLBLM_M_CX } INT_R_X5Y92/BYP_ALT6 INT_R_X5Y92/BYP6 CLBLM_R_X5Y92/CLBLM_M_DX } ) ( { INT_L_X8Y92/GND_WIRE { INT_L_X8Y92/GFAN0 { INT_L_X8Y92/BYP_ALT1 INT_L_X8Y92/BYP_L1 CLBLM_L_X8Y92/CLBLM_M_AX } INT_L_X8Y92/BYP_ALT4 INT_L_X8Y92/BYP_L4 CLBLM_L_X8Y92/CLBLM_M_BX } INT_L_X8Y92/GFAN1 { INT_L_X8Y92/BYP_ALT3 INT_L_X8Y92/BYP_L3 CLBLM_L_X8Y92/CLBLM_M_CX } INT_L_X8Y92/BYP_ALT6 INT_L_X8Y92/BYP_L6 CLBLM_L_X8Y92/CLBLM_M_DX } ) ( { INT_R_X5Y91/GND_WIRE { INT_R_X5Y91/GFAN0 INT_R_X5Y91/BYP_ALT4 INT_R_X5Y91/BYP4 CLBLM_R_X5Y91/CLBLM_M_BX } INT_R_X5Y91/GFAN1 { INT_R_X5Y91/BYP_ALT3 INT_R_X5Y91/BYP3 CLBLM_R_X5Y91/CLBLM_M_CX } INT_R_X5Y91/BYP_ALT6 INT_R_X5Y91/BYP6 CLBLM_R_X5Y91/CLBLM_M_DX } ) ( { INT_L_X8Y91/GND_WIRE { INT_L_X8Y91/GFAN0 { INT_L_X8Y91/BYP_ALT1 INT_L_X8Y91/BYP_L1 CLBLM_L_X8Y91/CLBLM_M_AX } INT_L_X8Y91/BYP_ALT4 INT_L_X8Y91/BYP_L4 CLBLM_L_X8Y91/CLBLM_M_BX } INT_L_X8Y91/GFAN1 { INT_L_X8Y91/BYP_ALT3 INT_L_X8Y91/BYP_L3 CLBLM_L_X8Y91/CLBLM_M_CX } INT_L_X8Y91/BYP_ALT6 INT_L_X8Y91/BYP_L6 CLBLM_L_X8Y91/CLBLM_M_DX } ) ( { INT_L_X4Y90/GND_WIRE { INT_L_X4Y90/GFAN0 { INT_L_X4Y90/BYP_ALT0 INT_L_X4Y90/BYP_L0 CLBLL_L_X4Y90/CLBLL_L_AX } INT_L_X4Y90/BYP_ALT5 INT_L_X4Y90/BYP_L5 CLBLL_L_X4Y90/CLBLL_L_BX } INT_L_X4Y90/GFAN1 { INT_L_X4Y90/BYP_ALT2 INT_L_X4Y90/BYP_L2 CLBLL_L_X4Y90/CLBLL_L_CX } INT_L_X4Y90/BYP_ALT7 INT_L_X4Y90/BYP_L7 CLBLL_L_X4Y90/CLBLL_L_DX } ) ( { INT_L_X8Y90/GND_WIRE { INT_L_X8Y90/GFAN0 INT_L_X8Y90/BYP_ALT4 INT_L_X8Y90/BYP_L4 CLBLM_L_X8Y90/CLBLM_M_BX } INT_L_X8Y90/GFAN1 { INT_L_X8Y90/BYP_ALT3 INT_L_X8Y90/BYP_L3 CLBLM_L_X8Y90/CLBLM_M_CX } INT_L_X8Y90/BYP_ALT6 INT_L_X8Y90/BYP_L6 CLBLM_L_X8Y90/CLBLM_M_DX } ) ( { INT_L_X0Y89/GND_WIRE INT_L_X0Y89/GFAN0 INT_L_X0Y89/IMUX_L34 LIOI3_X0Y89/IOI_OLOGIC1_D1 LIOI3_X0Y89/LIOI_OLOGIC1_OQ LIOI3_X0Y89/LIOI_O1 } ) ( { INT_L_X4Y89/GND_WIRE { INT_L_X4Y89/GFAN0 { INT_L_X4Y89/BYP_ALT0 INT_L_X4Y89/BYP_L0 CLBLL_L_X4Y89/CLBLL_L_AX } INT_L_X4Y89/BYP_ALT5 INT_L_X4Y89/BYP_L5 CLBLL_L_X4Y89/CLBLL_L_BX } INT_L_X4Y89/GFAN1 { INT_L_X4Y89/BYP_ALT2 INT_L_X4Y89/BYP_L2 CLBLL_L_X4Y89/CLBLL_L_CX } INT_L_X4Y89/BYP_ALT7 INT_L_X4Y89/BYP_L7 CLBLL_L_X4Y89/CLBLL_L_DX } ) ( { INT_L_X4Y88/GND_WIRE { INT_L_X4Y88/GFAN0 { INT_L_X4Y88/BYP_ALT0 INT_L_X4Y88/BYP_L0 CLBLL_L_X4Y88/CLBLL_L_AX } INT_L_X4Y88/BYP_ALT5 INT_L_X4Y88/BYP_L5 CLBLL_L_X4Y88/CLBLL_L_BX } INT_L_X4Y88/GFAN1 { INT_L_X4Y88/BYP_ALT2 INT_L_X4Y88/BYP_L2 CLBLL_L_X4Y88/CLBLL_L_CX } INT_L_X4Y88/BYP_ALT7 INT_L_X4Y88/BYP_L7 CLBLL_L_X4Y88/CLBLL_L_DX } ) ( { INT_L_X0Y88/GND_WIRE INT_L_X0Y88/GFAN0 INT_L_X0Y88/IMUX_L34 LIOI3_TBYTETERM_X0Y87/IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y87/LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y87/LIOI_O0 } ) ( { INT_L_X4Y87/GND_WIRE { INT_L_X4Y87/GFAN0 INT_L_X4Y87/BYP_ALT5 INT_L_X4Y87/BYP_L5 CLBLL_L_X4Y87/CLBLL_L_BX } INT_L_X4Y87/GFAN1 { INT_L_X4Y87/BYP_ALT2 INT_L_X4Y87/BYP_L2 CLBLL_L_X4Y87/CLBLL_L_CX } INT_L_X4Y87/BYP_ALT7 INT_L_X4Y87/BYP_L7 CLBLL_L_X4Y87/CLBLL_L_DX } ) ( { INT_L_X0Y85/GND_WIRE INT_L_X0Y85/GFAN0 INT_L_X0Y85/IMUX_L34 LIOI3_X0Y85/IOI_OLOGIC1_D1 LIOI3_X0Y85/LIOI_OLOGIC1_OQ LIOI3_X0Y85/LIOI_O1 } ) ( { INT_L_X0Y86/GND_WIRE INT_L_X0Y86/GFAN0 INT_L_X0Y86/IMUX_L34 LIOI3_X0Y85/IOI_OLOGIC0_D1 LIOI3_X0Y85/LIOI_OLOGIC0_OQ LIOI3_X0Y85/LIOI_O0 } ) ( { INT_L_X0Y84/GND_WIRE INT_L_X0Y84/GFAN0 INT_L_X0Y84/IMUX_L34 LIOI3_X0Y83/IOI_OLOGIC0_D1 LIOI3_X0Y83/LIOI_OLOGIC0_OQ LIOI3_X0Y83/LIOI_O0 } ) ( { INT_R_X3Y82/GND_WIRE { INT_R_X3Y82/GFAN0 { INT_R_X3Y82/BYP_ALT1 INT_R_X3Y82/BYP1 CLBLM_R_X3Y82/CLBLM_M_AX } INT_R_X3Y82/BYP_ALT4 INT_R_X3Y82/BYP4 CLBLM_R_X3Y82/CLBLM_M_BX } INT_R_X3Y82/GFAN1 { INT_R_X3Y82/BYP_ALT3 INT_R_X3Y82/BYP3 CLBLM_R_X3Y82/CLBLM_M_CX } INT_R_X3Y82/BYP_ALT6 INT_R_X3Y82/BYP6 CLBLM_R_X3Y82/CLBLM_M_DX } ) ( { INT_R_X3Y81/GND_WIRE { INT_R_X3Y81/GFAN0 { INT_R_X3Y81/BYP_ALT1 INT_R_X3Y81/BYP1 CLBLM_R_X3Y81/CLBLM_M_AX } INT_R_X3Y81/BYP_ALT4 INT_R_X3Y81/BYP4 CLBLM_R_X3Y81/CLBLM_M_BX } INT_R_X3Y81/GFAN1 { INT_R_X3Y81/BYP_ALT3 INT_R_X3Y81/BYP3 CLBLM_R_X3Y81/CLBLM_M_CX } INT_R_X3Y81/BYP_ALT6 INT_R_X3Y81/BYP6 CLBLM_R_X3Y81/CLBLM_M_DX } ) ( { INT_R_X3Y80/GND_WIRE { INT_R_X3Y80/GFAN0 { INT_R_X3Y80/BYP_ALT1 INT_R_X3Y80/BYP1 CLBLM_R_X3Y80/CLBLM_M_AX } INT_R_X3Y80/BYP_ALT4 INT_R_X3Y80/BYP4 CLBLM_R_X3Y80/CLBLM_M_BX } INT_R_X3Y80/GFAN1 { INT_R_X3Y80/BYP_ALT3 INT_R_X3Y80/BYP3 CLBLM_R_X3Y80/CLBLM_M_CX } INT_R_X3Y80/BYP_ALT6 INT_R_X3Y80/BYP6 CLBLM_R_X3Y80/CLBLM_M_DX } ) ( { INT_R_X5Y80/GND_WIRE { INT_R_X5Y80/GFAN0 { INT_R_X5Y80/BYP_ALT1 INT_R_X5Y80/BYP1 CLBLM_R_X5Y80/CLBLM_M_AX } INT_R_X5Y80/BYP_ALT4 INT_R_X5Y80/BYP4 CLBLM_R_X5Y80/CLBLM_M_BX } INT_R_X5Y80/GFAN1 { INT_R_X5Y80/BYP_ALT3 INT_R_X5Y80/BYP3 CLBLM_R_X5Y80/CLBLM_M_CX } INT_R_X5Y80/BYP_ALT6 INT_R_X5Y80/BYP6 CLBLM_R_X5Y80/CLBLM_M_DX } ) ( { INT_R_X3Y79/GND_WIRE { INT_R_X3Y79/GFAN0 INT_R_X3Y79/BYP_ALT4 INT_R_X3Y79/BYP4 CLBLM_R_X3Y79/CLBLM_M_BX } INT_R_X3Y79/GFAN1 { INT_R_X3Y79/BYP_ALT3 INT_R_X3Y79/BYP3 CLBLM_R_X3Y79/CLBLM_M_CX } INT_R_X3Y79/BYP_ALT6 INT_R_X3Y79/BYP6 CLBLM_R_X3Y79/CLBLM_M_DX } ) ( { INT_R_X5Y79/GND_WIRE { INT_R_X5Y79/GFAN0 { INT_R_X5Y79/BYP_ALT1 INT_R_X5Y79/BYP1 CLBLM_R_X5Y79/CLBLM_M_AX } INT_R_X5Y79/BYP_ALT4 INT_R_X5Y79/BYP4 CLBLM_R_X5Y79/CLBLM_M_BX } INT_R_X5Y79/GFAN1 { INT_R_X5Y79/BYP_ALT3 INT_R_X5Y79/BYP3 CLBLM_R_X5Y79/CLBLM_M_CX } INT_R_X5Y79/BYP_ALT6 INT_R_X5Y79/BYP6 CLBLM_R_X5Y79/CLBLM_M_DX } ) ( { INT_R_X5Y78/GND_WIRE { INT_R_X5Y78/GFAN0 { INT_R_X5Y78/BYP_ALT1 INT_R_X5Y78/BYP1 CLBLM_R_X5Y78/CLBLM_M_AX } INT_R_X5Y78/BYP_ALT4 INT_R_X5Y78/BYP4 CLBLM_R_X5Y78/CLBLM_M_BX } INT_R_X5Y78/GFAN1 { INT_R_X5Y78/BYP_ALT3 INT_R_X5Y78/BYP3 CLBLM_R_X5Y78/CLBLM_M_CX } INT_R_X5Y78/BYP_ALT6 INT_R_X5Y78/BYP6 CLBLM_R_X5Y78/CLBLM_M_DX } ) ( { INT_R_X5Y77/GND_WIRE { INT_R_X5Y77/GFAN0 INT_R_X5Y77/BYP_ALT4 INT_R_X5Y77/BYP4 CLBLM_R_X5Y77/CLBLM_M_BX } INT_R_X5Y77/GFAN1 { INT_R_X5Y77/BYP_ALT3 INT_R_X5Y77/BYP3 CLBLM_R_X5Y77/CLBLM_M_CX } INT_R_X5Y77/BYP_ALT6 INT_R_X5Y77/BYP6 CLBLM_R_X5Y77/CLBLM_M_DX } ) ( { INT_L_X0Y71/GND_WIRE INT_L_X0Y71/GFAN0 INT_L_X0Y71/IMUX_L34 LIOI3_X0Y71/IOI_OLOGIC1_D1 LIOI3_X0Y71/LIOI_OLOGIC1_OQ LIOI3_X0Y71/LIOI_O1 } ) ( { INT_L_X0Y72/GND_WIRE INT_L_X0Y72/GFAN0 INT_L_X0Y72/IMUX_L34 LIOI3_X0Y71/IOI_OLOGIC0_D1 LIOI3_X0Y71/LIOI_OLOGIC0_OQ LIOI3_X0Y71/LIOI_O0 } ) " [get_nets {RapidSmithGlobalGNDNet}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_L_AMUX CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS16 INT_R_X5Y92/IMUX21 CLBLM_R_X5Y92/CLBLM_L_C4 }  [get_nets {state_reg[2]_i_13_n_0}]
set_property ROUTE { CLBLL_L_X4Y87/CLBLL_L_COUT CLBLL_L_X4Y87/CLBLL_L_COUT_N }  [get_nets {timer_count_reg_reg[0]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_L_BMUX CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS17 { INT_R_X3Y65/IMUX38 CLBLM_R_X3Y65/CLBLM_M_D3 } INT_R_X3Y65/SR1BEG_S0 { INT_R_X3Y65/IMUX2 CLBLM_R_X3Y65/CLBLM_M_A2 } { INT_R_X3Y65/IMUX42 CLBLM_R_X3Y65/CLBLM_L_D6 } INT_R_X3Y65/IMUX17 CLBLM_R_X3Y65/CLBLM_M_B3 }  [get_nets {addr_reg[6]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y101/CLBLM_L_DQ CLBLM_R_X3Y101/CLBLM_LOGIC_OUTS3 { INT_R_X3Y101/IMUX23 CLBLM_R_X3Y101/CLBLM_L_C3 } INT_R_X3Y101/SR1BEG_S0 { INT_R_X3Y101/IMUX26 CLBLM_R_X3Y101/CLBLM_L_B4 } { INT_R_X3Y101/SL1BEG0 { INT_R_X3Y100/IMUX25 CLBLM_R_X3Y100/CLBLM_L_B5 } { INT_R_X3Y100/IMUX33 CLBLM_R_X3Y100/CLBLM_L_C1 } INT_R_X3Y100/IMUX9 CLBLM_R_X3Y100/CLBLM_L_A5 } { INT_R_X3Y101/IMUX42 CLBLM_R_X3Y101/CLBLM_L_D6 } { INT_R_X3Y101/FAN_ALT2 INT_R_X3Y101/FAN_BOUNCE2 INT_R_X3Y101/BYP_ALT0 INT_R_X3Y101/BYP_BOUNCE0 INT_R_X3Y101/IMUX12 CLBLM_R_X3Y101/CLBLM_M_B6 } { INT_R_X3Y101/SS2BEG0 { INT_R_X3Y99/IMUX25 CLBLM_R_X3Y99/CLBLM_L_B5 } { INT_R_X3Y99/SW2BEG0 { INT_L_X2Y98/SL1BEG0 { INT_L_X2Y97/IMUX_L9 CLBLL_L_X2Y97/CLBLL_L_A5 } INT_L_X2Y97/IMUX_L16 CLBLL_L_X2Y97/CLBLL_L_B3 } { INT_L_X2Y98/IMUX_L9 CLBLL_L_X2Y98/CLBLL_L_A5 } INT_L_X2Y98/IMUX_L25 CLBLL_L_X2Y98/CLBLL_L_B5 } { INT_R_X3Y99/SL1BEG0 { INT_R_X3Y98/IMUX25 CLBLM_R_X3Y98/CLBLM_L_B5 } { INT_R_X3Y98/SL1BEG0 { INT_R_X3Y97/IMUX33 CLBLM_R_X3Y97/CLBLM_L_C1 } { INT_R_X3Y97/IMUX9 CLBLM_R_X3Y97/CLBLM_L_A5 } INT_R_X3Y97/IMUX16 CLBLM_R_X3Y97/CLBLM_L_B3 } { INT_R_X3Y98/IMUX33 CLBLM_R_X3Y98/CLBLM_L_C1 } INT_R_X3Y98/IMUX9 CLBLM_R_X3Y98/CLBLM_L_A5 } { INT_R_X3Y99/IMUX33 CLBLM_R_X3Y99/CLBLM_L_C1 } INT_R_X3Y99/IMUX10 CLBLM_R_X3Y99/CLBLM_L_A4 } INT_R_X3Y101/IMUX10 CLBLM_R_X3Y101/CLBLM_L_A4 }  [get_nets {debounce_count[18]}]
set_property ROUTE { CLBLL_L_X2Y65/CLBLL_LL_BQ CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS5 INT_L_X2Y65/WL1BEG0 INT_R_X1Y65/NW2BEG1 INT_L_X0Y66/IMUX_L34 LIOI3_X0Y65/IOI_OLOGIC0_D1 LIOI3_X0Y65/LIOI_OLOGIC0_OQ LIOI3_X0Y65/LIOI_O0 }  [get_nets {MemAdr_OBUF[16]}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_L_CMUX CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS18 { INT_R_X5Y77/IMUX9 CLBLM_R_X5Y77/CLBLM_L_A5 } { INT_R_X5Y77/IMUX1 CLBLM_R_X5Y77/CLBLM_M_A3 } INT_R_X5Y77/NR1BEG0 INT_R_X5Y78/IMUX25 CLBLM_R_X5Y78/CLBLM_L_B5 }  [get_nets {frame_buf/SRAM/count_reg[1]}]
set_property ROUTE { CLBLL_L_X2Y62/CLBLL_L_AQ CLBLL_L_X2Y62/CLBLL_LOGIC_OUTS0 { INT_L_X2Y62/NL1BEG_N3 { INT_L_X2Y62/FAN_ALT5 INT_L_X2Y62/FAN_BOUNCE5 INT_L_X2Y62/BYP_ALT1 INT_L_X2Y62/BYP_L1 CLBLL_L_X2Y62/CLBLL_LL_AX } INT_L_X2Y62/IMUX_L21 CLBLL_L_X2Y62/CLBLL_L_C4 } INT_L_X2Y62/IMUX_L0 CLBLL_L_X2Y62/CLBLL_L_A3 }  [get_nets {addr[0]}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_COUT CLBLM_R_X5Y92/CLBLM_M_COUT_N }  [get_nets {arrow_addr_reg[8]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y101/CLBLM_L_CQ CLBLM_R_X3Y101/CLBLM_LOGIC_OUTS2 { INT_R_X3Y101/SL1BEG2 { INT_R_X3Y100/IMUX20 CLBLM_R_X3Y100/CLBLM_L_C2 } { INT_R_X3Y100/IMUX5 CLBLM_R_X3Y100/CLBLM_L_A6 } INT_R_X3Y100/IMUX13 CLBLM_R_X3Y100/CLBLM_L_B6 } { INT_R_X3Y101/IMUX36 CLBLM_R_X3Y101/CLBLM_L_D2 } { INT_R_X3Y101/IMUX4 CLBLM_R_X3Y101/CLBLM_M_A6 } { INT_R_X3Y101/SS2BEG2 { INT_R_X3Y99/BYP_ALT2 INT_R_X3Y99/BYP_BOUNCE2 INT_R_X3Y99/IMUX30 CLBLM_R_X3Y99/CLBLM_L_C5 } { INT_R_X3Y99/SL1BEG2 { INT_R_X3Y98/IMUX20 CLBLM_R_X3Y98/CLBLM_L_C2 } { INT_R_X3Y98/SL1BEG2 { INT_R_X3Y97/IMUX20 CLBLM_R_X3Y97/CLBLM_L_C2 } { INT_R_X3Y97/FAN_ALT5 INT_R_X3Y97/FAN_BOUNCE5 INT_R_X3Y97/IMUX19 CLBLM_R_X3Y97/CLBLM_L_B2 } { INT_R_X3Y97/IMUX5 CLBLM_R_X3Y97/CLBLM_L_A6 } INT_R_X3Y97/WL1BEG1 { INT_L_X2Y97/NL1BEG1 INT_L_X2Y98/NE2BEG1 INT_R_X3Y99/IMUX26 CLBLM_R_X3Y99/CLBLM_L_B4 } { INT_L_X2Y97/IMUX_L26 CLBLL_L_X2Y97/CLBLL_L_B4 } INT_L_X2Y97/IMUX_L3 CLBLL_L_X2Y97/CLBLL_L_A2 } { INT_R_X3Y98/IMUX5 CLBLM_R_X3Y98/CLBLM_L_A6 } { INT_R_X3Y98/WL1BEG1 { INT_L_X2Y98/IMUX_L26 CLBLL_L_X2Y98/CLBLL_L_B4 } INT_L_X2Y98/IMUX_L3 CLBLL_L_X2Y98/CLBLL_L_A2 } INT_R_X3Y98/IMUX13 CLBLM_R_X3Y98/CLBLM_L_B6 } INT_R_X3Y99/IMUX5 CLBLM_R_X3Y99/CLBLM_L_A6 } INT_R_X3Y101/FAN_ALT7 INT_R_X3Y101/FAN_BOUNCE7 { INT_R_X3Y101/IMUX34 CLBLM_R_X3Y101/CLBLM_L_C6 } { INT_R_X3Y101/IMUX0 CLBLM_R_X3Y101/CLBLM_L_A3 } INT_R_X3Y101/IMUX16 CLBLM_R_X3Y101/CLBLM_L_B3 }  [get_nets {debounce_count[17]}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_DMUX CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS23 INT_R_X5Y92/SW2BEG1 INT_L_X4Y91/IMUX_L3 CLBLL_L_X4Y91/CLBLL_L_A2 }  [get_nets {arrow_addr_reg[8]_i_2_n_4}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_CMUX CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS22 INT_R_X5Y92/WR1BEG1 INT_L_X4Y92/IMUX_L25 CLBLL_L_X4Y92/CLBLL_L_B5 }  [get_nets {arrow_addr_reg[8]_i_2_n_5}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_BMUX CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS21 INT_R_X5Y92/WL1BEG2 INT_L_X4Y92/IMUX_L6 CLBLL_L_X4Y92/CLBLL_L_A1 }  [get_nets {arrow_addr_reg[8]_i_2_n_6}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_AMUX CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS20 INT_R_X5Y92/WL1BEG1 INT_L_X4Y92/IMUX_L3 CLBLL_L_X4Y92/CLBLL_L_A2 }  [get_nets {arrow_addr_reg[8]_i_2_n_7}]
set_property ROUTE { CLBLL_L_X2Y76/CLBLL_LL_D CLBLL_L_X2Y76/CLBLL_LOGIC_OUTS15 INT_L_X2Y76/IMUX_L7 CLBLL_L_X2Y76/CLBLL_LL_A1 }  [get_nets {FSM_sequential_state_reg[0]_i_2__0_n_0}]
set_property ROUTE { CLBLL_L_X2Y65/CLBLL_LL_AQ CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS4 INT_L_X2Y65/WW2BEG0 INT_L_X0Y65/IMUX_L34 LIOI3_X0Y65/IOI_OLOGIC1_D1 LIOI3_X0Y65/LIOI_OLOGIC1_OQ LIOI3_X0Y65/LIOI_O1 }  [get_nets {MemAdr_OBUF[15]}]
set_property ROUTE { CLBLM_R_X5Y79/CLBLM_L_BMUX CLBLM_R_X5Y79/CLBLM_LOGIC_OUTS17 { INT_R_X5Y79/SL1BEG3 INT_R_X5Y78/IMUX30 CLBLM_R_X5Y78/CLBLM_L_C5 } INT_R_X5Y79/SS2BEG3 { INT_R_X5Y77/IMUX15 CLBLM_R_X5Y77/CLBLM_M_B1 } INT_R_X5Y78/IMUX0 CLBLM_R_X5Y78/CLBLM_L_A3 }  [get_nets {frame_buf/SRAM/count_reg[2]}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_M_CQ CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS6 { INT_R_X3Y65/IMUX29 CLBLM_R_X3Y65/CLBLM_M_C2 } INT_R_X3Y65/WR1BEG3 { INT_L_X2Y65/NW2BEG3 INT_R_X1Y66/EL1BEG2 INT_L_X2Y66/ER1BEG3 INT_R_X3Y66/IMUX7 CLBLM_R_X3Y66/CLBLM_M_A1 } INT_L_X2Y65/BYP_ALT3 INT_L_X2Y65/BYP_L3 CLBLL_L_X2Y65/CLBLL_LL_CX }  [get_nets {addr[1]}]
set_property ROUTE { CLBLL_L_X2Y95/CLBLL_LL_CQ CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS6 { INT_L_X2Y95/SR1BEG3 INT_L_X2Y94/IMUX_L39 CLBLL_L_X2Y94/CLBLL_L_D3 } INT_L_X2Y95/FAN_ALT5 INT_L_X2Y95/FAN_BOUNCE5 INT_L_X2Y95/IMUX_L35 CLBLL_L_X2Y95/CLBLL_LL_C6 }  [get_nets {sound_reg_reg[14]}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_LL_AMUX CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS20 INT_L_X4Y95/IMUX_L44 CLBLL_L_X4Y95/CLBLL_LL_D4 }  [get_nets {score[6]_i_10_n_0}]
set_property ROUTE { CLBLM_R_X3Y101/CLBLM_L_BQ CLBLM_R_X3Y101/CLBLM_LOGIC_OUTS1 { INT_R_X3Y101/SL1BEG1 { INT_R_X3Y100/IMUX3 CLBLM_R_X3Y100/CLBLM_L_A2 } { INT_R_X3Y100/IMUX34 CLBLM_R_X3Y100/CLBLM_L_C6 } { INT_R_X3Y100/IMUX43 CLBLM_R_X3Y100/CLBLM_M_D6 } INT_R_X3Y100/IMUX19 CLBLM_R_X3Y100/CLBLM_L_B2 } { INT_R_X3Y101/SS2BEG1 { INT_R_X3Y99/IMUX3 CLBLM_R_X3Y99/CLBLM_L_A2 } { INT_R_X3Y99/SL1BEG1 { INT_R_X3Y98/IMUX3 CLBLM_R_X3Y98/CLBLM_L_A2 } { INT_R_X3Y98/SL1BEG1 { INT_R_X3Y97/IMUX26 CLBLM_R_X3Y97/CLBLM_L_B4 } { INT_R_X3Y97/IMUX34 CLBLM_R_X3Y97/CLBLM_L_C6 } { INT_R_X3Y97/WL1BEG0 { INT_L_X2Y97/NL1BEG0 { INT_L_X2Y98/IMUX_L0 CLBLL_L_X2Y98/CLBLL_L_A3 } INT_L_X2Y98/IMUX_L16 CLBLL_L_X2Y98/CLBLL_L_B3 } { INT_L_X2Y97/IMUX_L10 CLBLL_L_X2Y97/CLBLL_L_A4 } INT_L_X2Y97/IMUX_L25 CLBLL_L_X2Y97/CLBLL_L_B5 } INT_R_X3Y97/IMUX10 CLBLM_R_X3Y97/CLBLM_L_A4 } { INT_R_X3Y98/IMUX34 CLBLM_R_X3Y98/CLBLM_L_C6 } INT_R_X3Y98/IMUX19 CLBLM_R_X3Y98/CLBLM_L_B2 } { INT_R_X3Y99/IMUX34 CLBLM_R_X3Y99/CLBLM_L_C6 } INT_R_X3Y99/IMUX19 CLBLM_R_X3Y99/CLBLM_L_B2 } INT_R_X3Y101/FAN_ALT6 INT_R_X3Y101/FAN_BOUNCE6 { INT_R_X3Y101/IMUX9 CLBLM_R_X3Y101/CLBLM_L_A5 } { INT_R_X3Y101/IMUX25 CLBLM_R_X3Y101/CLBLM_L_B5 } { INT_R_X3Y101/IMUX41 CLBLM_R_X3Y101/CLBLM_L_D1 } INT_R_X3Y101/IMUX33 CLBLM_R_X3Y101/CLBLM_L_C1 }  [get_nets {debounce_count[16]}]
set_property ROUTE { CLBLL_L_X4Y66/CLBLL_LL_AQ CLBLL_L_X4Y66/CLBLL_LOGIC_OUTS4 { INT_L_X4Y66/SR1BEG1 { INT_L_X4Y65/BYP_ALT5 INT_L_X4Y65/BYP_BOUNCE5 { INT_L_X4Y65/IMUX_L13 CLBLL_L_X4Y65/CLBLL_L_B6 } INT_L_X4Y65/IMUX_L5 CLBLL_L_X4Y65/CLBLL_L_A6 } { INT_L_X4Y65/WL1BEG0 { INT_R_X3Y65/IMUX41 CLBLM_R_X3Y65/CLBLM_L_D1 } INT_R_X3Y65/IMUX18 CLBLM_R_X3Y65/CLBLM_M_B2 } INT_L_X4Y65/IMUX_L28 CLBLL_L_X4Y65/CLBLL_LL_C4 } { INT_L_X4Y66/IMUX_L1 CLBLL_L_X4Y66/CLBLL_LL_A3 } INT_L_X4Y66/WR1BEG1 { INT_R_X3Y66/BYP_ALT4 INT_R_X3Y66/BYP_BOUNCE4 INT_R_X3Y66/IMUX28 CLBLM_R_X3Y66/CLBLM_M_C4 } { INT_R_X3Y66/IMUX10 CLBLM_R_X3Y66/CLBLM_L_A4 } { INT_R_X3Y66/IMUX11 CLBLM_R_X3Y66/CLBLM_M_A4 } INT_R_X3Y66/IMUX18 CLBLM_R_X3Y66/CLBLM_M_B2 }  [get_nets {pixel_x[9]}]
set_property ROUTE { CLBLL_L_X2Y72/CLBLL_LL_AQ CLBLL_L_X2Y72/CLBLL_LOGIC_OUTS4 INT_L_X2Y72/SW6BEG0 INT_L_X0Y68/NW2BEG1 INT_L_X0Y69/SL1BEG1 INT_L_X0Y68/IMUX_L34 LIOI3_X0Y67/IOI_OLOGIC0_D1 LIOI3_X0Y67/LIOI_OLOGIC0_OQ LIOI3_X0Y67/LIOI_O0 }  [get_nets {MemAdr_OBUF[18]}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_M_AQ CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS4 { INT_R_X3Y64/NL1BEG_N3 INT_R_X3Y64/IMUX29 CLBLM_R_X3Y64/CLBLM_M_C2 } { INT_R_X3Y64/IMUX1 CLBLM_R_X3Y64/CLBLM_M_A3 } INT_R_X3Y64/WR1BEG1 INT_L_X2Y64/BYP_ALT4 INT_L_X2Y64/BYP_L4 CLBLL_L_X2Y64/CLBLL_LL_BX }  [get_nets {addr[2]}]
set_property ROUTE { CLBLL_L_X2Y95/CLBLL_LL_DQ CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS7 { INT_L_X2Y95/SL1BEG3 INT_L_X2Y94/IMUX_L46 CLBLL_L_X2Y94/CLBLL_L_D5 } INT_L_X2Y95/WR1BEG_S0 INT_R_X1Y95/SR1BEG_S0 INT_R_X1Y95/ER1BEG1 INT_L_X2Y95/IMUX_L43 CLBLL_L_X2Y95/CLBLL_LL_D6 }  [get_nets {sound_reg_reg[15]}]
set_property ROUTE { CLBLM_R_X3Y100/CLBLM_L_CQ CLBLM_R_X3Y100/CLBLM_LOGIC_OUTS2 INT_R_X3Y100/WW2BEG2 INT_R_X1Y100/ER1BEG3 INT_L_X2Y100/EL1BEG2 { INT_R_X3Y100/BYP_ALT2 INT_R_X3Y100/BYP_BOUNCE2 INT_R_X3Y100/IMUX46 CLBLM_R_X3Y100/CLBLM_L_D5 } INT_R_X3Y100/IMUX35 CLBLM_R_X3Y100/CLBLM_M_C6 }  [get_nets {debounce_count[15]}]
set_property ROUTE { CLBLL_L_X2Y67/CLBLL_LL_AQ CLBLL_L_X2Y67/CLBLL_LOGIC_OUTS4 INT_L_X2Y67/WW2BEG0 INT_L_X0Y67/IMUX_L34 LIOI3_X0Y67/IOI_OLOGIC1_D1 LIOI3_X0Y67/LIOI_OLOGIC1_OQ LIOI3_X0Y67/LIOI_O1 }  [get_nets {MemAdr_OBUF[17]}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_LL_D CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS15 INT_L_X4Y92/IMUX_L7 CLBLL_L_X4Y92/CLBLL_LL_A1 }  [get_nets {state_reg[2]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_M_BQ CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS5 { INT_R_X5Y77/NL1BEG0 { INT_R_X5Y78/NL1BEG_N3 INT_R_X5Y78/IMUX14 CLBLM_R_X5Y78/CLBLM_L_B1 } INT_R_X5Y78/FAN_ALT0 INT_R_X5Y78/FAN_BOUNCE0 INT_R_X5Y77/FAN_ALT5 INT_R_X5Y77/FAN_BOUNCE5 INT_R_X5Y77/BYP_ALT1 INT_R_X5Y77/BYP1 CLBLM_R_X5Y77/CLBLM_M_AX } INT_R_X5Y77/IMUX10 CLBLM_R_X5Y77/CLBLM_L_A4 }  [get_nets {frame_buf/SRAM/count_reg[0]}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_L_C CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS10 INT_R_X3Y65/IMUX5 CLBLM_R_X3Y65/CLBLM_L_A6 }  [get_nets {addr_reg[13]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_L_DQ CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS3 INT_L_X2Y94/EL1BEG2 { INT_R_X3Y94/BYP_ALT2 INT_R_X3Y94/BYP_BOUNCE2 { INT_R_X3Y94/IMUX6 CLBLM_R_X3Y94/CLBLM_L_A1 } INT_R_X3Y94/IMUX14 CLBLM_R_X3Y94/CLBLM_L_B1 } INT_R_X3Y94/IMUX36 CLBLM_R_X3Y94/CLBLM_L_D2 }  [get_nets {btn_debounced[3]}]
set_property ROUTE { CLBLL_L_X2Y93/CLBLL_LL_BQ CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS5 INT_L_X2Y93/NL1BEG0 { INT_L_X2Y94/FAN_ALT0 INT_L_X2Y94/FAN_BOUNCE0 INT_L_X2Y93/IMUX_L12 CLBLL_L_X2Y93/CLBLL_LL_B6 } INT_L_X2Y93/IMUX_L23 CLBLL_L_X2Y93/CLBLL_L_C3 }  [get_nets {sound_reg_reg[5]}]
set_property ROUTE { CLBLL_L_X2Y112/CLBLL_LL_AQ CLBLL_L_X2Y112/CLBLL_LOGIC_OUTS4 INT_L_X2Y112/SL1BEG0 INT_L_X2Y111/IMUX_L33 CLBLL_L_X2Y111/CLBLL_L_C1 }  [get_nets {Rs2m[15]}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_LL_CQ CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS6 INT_L_X2Y63/WL1BEG1 INT_R_X1Y63/SW2BEG1 INT_L_X0Y62/IMUX_L34 LIOI3_X0Y61/IOI_OLOGIC0_D1 LIOI3_X0Y61/LIOI_OLOGIC0_OQ LIOI3_X0Y61/LIOI_O0 }  [get_nets {MemAdr_OBUF[12]}]
set_property ROUTE { CLBLL_L_X2Y89/CLBLL_L_AQ CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS0 { INT_L_X2Y89/EL1BEG_N3 INT_R_X3Y88/FAN_ALT3 INT_R_X3Y88/FAN_BOUNCE3 INT_R_X3Y88/IMUX11 CLBLM_R_X3Y88/CLBLM_M_A4 } INT_L_X2Y89/IMUX_L8 CLBLL_L_X2Y89/CLBLL_LL_A5 }  [get_nets {hscore1_bin[0]}]
set_property ROUTE { CLBLL_L_X2Y109/CLBLL_LL_C CLBLL_L_X2Y109/CLBLL_LOGIC_OUTS14 INT_L_X2Y109/WW2BEG2 INT_L_X0Y109/NL1BEG2 INT_L_X0Y110/NL1BEG1 INT_L_X0Y111/IMUX_L34 LIOI3_X0Y111/IOI_OLOGIC1_D1 LIOI3_X0Y111/LIOI_OLOGIC1_OQ LIOI3_X0Y111/LIOI_O1 }  [get_nets {vgaBlue_OBUF[1]}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_L_B CLBLM_R_X3Y93/CLBLM_L_BMUX CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS17 { INT_R_X3Y93/IMUX22 CLBLM_R_X3Y93/CLBLM_M_C3 } INT_R_X3Y93/NL1BEG2 { INT_R_X3Y94/IMUX35 CLBLM_R_X3Y94/CLBLM_M_C6 } { INT_R_X3Y94/IMUX4 CLBLM_R_X3Y94/CLBLM_M_A6 } INT_R_X3Y94/IMUX12 CLBLM_R_X3Y94/CLBLM_M_B6 }  [get_nets {sound_out_OBUF_inst_i_24_n_0}]
set_property ROUTE { CLBLL_L_X2Y93/CLBLL_LL_CQ CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS6 INT_L_X2Y93/FAN_ALT5 INT_L_X2Y93/FAN_BOUNCE5 { INT_L_X2Y93/IMUX_L35 CLBLL_L_X2Y93/CLBLL_LL_C6 } INT_L_X2Y93/IMUX_L41 CLBLL_L_X2Y93/CLBLL_L_D1 }  [get_nets {sound_reg_reg[6]}]
set_property ROUTE { CLBLM_R_X3Y65/CLBLM_L_B CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS9 INT_R_X3Y65/NR1BEG1 { INT_R_X3Y66/IMUX26 CLBLM_R_X3Y66/CLBLM_L_B4 } { INT_R_X3Y66/NR1BEG1 INT_R_X3Y67/IMUX10 CLBLM_R_X3Y67/CLBLM_L_A4 } INT_R_X3Y66/EL1BEG0 { INT_L_X4Y66/SL1BEG0 { INT_L_X4Y65/IMUX_L9 CLBLL_L_X4Y65/CLBLL_L_A5 } { INT_L_X4Y65/IMUX_L25 CLBLL_L_X4Y65/CLBLL_L_B5 } INT_L_X4Y65/IMUX_L32 CLBLL_L_X4Y65/CLBLL_LL_C1 } INT_L_X4Y66/IMUX_L8 CLBLL_L_X4Y66/CLBLL_LL_A5 }  [get_nets {r_regHS[9]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_LL_BQ CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS5 INT_L_X2Y63/SW2BEG1 INT_R_X1Y62/SW2BEG1 INT_L_X0Y61/IMUX_L34 LIOI3_X0Y61/IOI_OLOGIC1_D1 LIOI3_X0Y61/LIOI_OLOGIC1_OQ LIOI3_X0Y61/LIOI_O1 }  [get_nets {MemAdr_OBUF[11]}]
set_property ROUTE { CLBLM_R_X7Y94/CLBLM_L_AQ CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS0 INT_R_X7Y94/SL1BEG0 { INT_R_X7Y93/SL1BEG0 INT_R_X7Y92/ER1BEG1 INT_L_X8Y92/IMUX_L12 CLBLM_L_X8Y92/CLBLM_M_B6 } INT_R_X7Y93/IMUX33 CLBLM_R_X7Y93/CLBLM_L_C1 }  [get_nets {wait_count[10]}]
set_property ROUTE { CLBLM_R_X3Y66/CLBLM_L_BMUX CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS17 INT_R_X3Y66/SL1BEG3 INT_R_X3Y65/IMUX46 CLBLM_R_X3Y65/CLBLM_L_D5 }  [get_nets {addr_reg[8]_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y88/CLBLM_M_AQ CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS4 { INT_R_X3Y88/IMUX1 CLBLM_R_X3Y88/CLBLM_M_A3 } INT_R_X3Y88/NR1BEG0 INT_R_X3Y89/IMUX8 CLBLM_R_X3Y89/CLBLM_M_A5 }  [get_nets {hscore1_bin[1]}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_M_C CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS14 INT_R_X3Y64/IMUX4 CLBLM_R_X3Y64/CLBLM_M_A6 }  [get_nets {frame_buf/addr_reg[2]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X2Y109/CLBLL_LL_B CLBLL_L_X2Y109/CLBLL_LOGIC_OUTS13 INT_L_X2Y109/WL1BEG0 INT_R_X1Y109/NW2BEG1 INT_L_X0Y110/IMUX_L34 LIOI3_X0Y109/IOI_OLOGIC0_D1 LIOI3_X0Y109/LIOI_OLOGIC0_OQ LIOI3_X0Y109/LIOI_O0 }  [get_nets {vgaBlue_OBUF[0]}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_L_CQ CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS2 { INT_R_X3Y92/IMUX20 CLBLM_R_X3Y92/CLBLM_L_C2 } { INT_R_X3Y92/IMUX28 CLBLM_R_X3Y92/CLBLM_M_C4 } { INT_R_X3Y92/ER1BEG3 { INT_L_X4Y92/IMUX_L38 CLBLL_L_X4Y92/CLBLL_LL_D3 } { INT_L_X4Y92/ER1BEG_S0 { INT_R_X5Y93/SS2BEG0 INT_R_X5Y91/IMUX10 CLBLM_R_X5Y91/CLBLM_L_A4 } INT_R_X5Y93/IMUX9 CLBLM_R_X5Y93/CLBLM_L_A5 } INT_L_X4Y92/IMUX_L31 CLBLL_L_X4Y92/CLBLL_LL_C5 } { INT_R_X3Y92/SL1BEG2 { INT_R_X3Y91/IMUX21 CLBLM_R_X3Y91/CLBLM_L_C4 } { INT_R_X3Y91/IMUX29 CLBLM_R_X3Y91/CLBLM_M_C2 } { INT_R_X3Y91/IMUX45 CLBLM_R_X3Y91/CLBLM_M_D2 } INT_R_X3Y91/FAN_ALT7 INT_R_X3Y91/FAN_BOUNCE7 INT_R_X3Y91/IMUX8 CLBLM_R_X3Y91/CLBLM_M_A5 } { INT_R_X3Y92/IMUX44 CLBLM_R_X3Y92/CLBLM_M_D4 } { INT_R_X3Y92/FAN_ALT7 INT_R_X3Y92/FAN_BOUNCE7 { INT_R_X3Y92/IMUX0 CLBLM_R_X3Y92/CLBLM_L_A3 } INT_R_X3Y92/IMUX18 CLBLM_R_X3Y92/CLBLM_M_B2 } { INT_R_X3Y92/NR1BEG2 { INT_R_X3Y93/IMUX37 CLBLM_R_X3Y93/CLBLM_L_D4 } { INT_R_X3Y93/IMUX45 CLBLM_R_X3Y93/CLBLM_M_D2 } { INT_R_X3Y93/NE2BEG2 { INT_L_X4Y94/IMUX_L36 CLBLL_L_X4Y94/CLBLL_L_D2 } INT_L_X4Y94/WR1BEG3 INT_R_X3Y94/IMUX23 CLBLM_R_X3Y94/CLBLM_L_C3 } INT_R_X3Y93/IMUX13 CLBLM_R_X3Y93/CLBLM_L_B6 } INT_R_X3Y92/EL1BEG1 { INT_L_X4Y92/SL1BEG1 { INT_L_X4Y91/IMUX_L35 CLBLL_L_X4Y91/CLBLL_LL_C6 } { INT_L_X4Y91/ER1BEG2 { INT_R_X5Y91/IMUX21 CLBLM_R_X5Y91/CLBLM_L_C4 } INT_R_X5Y91/IMUX14 CLBLM_R_X5Y91/CLBLM_L_B1 } { INT_L_X4Y91/SL1BEG1 { INT_L_X4Y90/IMUX_L18 CLBLL_L_X4Y90/CLBLL_LL_B2 } INT_L_X4Y90/IMUX_L2 CLBLL_L_X4Y90/CLBLL_LL_A2 } { INT_L_X4Y91/IMUX_L10 CLBLL_L_X4Y91/CLBLL_L_A4 } { INT_L_X4Y91/IMUX_L18 CLBLL_L_X4Y91/CLBLL_LL_B2 } { INT_L_X4Y91/IMUX_L2 CLBLL_L_X4Y91/CLBLL_LL_A2 } INT_L_X4Y91/IMUX_L26 CLBLL_L_X4Y91/CLBLL_L_B4 } { INT_L_X4Y92/IMUX_L10 CLBLL_L_X4Y92/CLBLL_L_A4 } { INT_L_X4Y92/IMUX_L11 CLBLL_L_X4Y92/CLBLL_LL_A4 } { INT_L_X4Y92/IMUX_L18 CLBLL_L_X4Y92/CLBLL_LL_B2 } INT_L_X4Y92/IMUX_L26 CLBLL_L_X4Y92/CLBLL_L_B4 }  [get_nets {state_reg[4]}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_L_C CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS10 INT_L_X4Y93/NE2BEG2 { INT_R_X5Y94/FAN_ALT7 INT_R_X5Y94/FAN7 CLBLM_R_X5Y94/CLBLM_M_CE } INT_R_X5Y94/WR1BEG3 INT_L_X4Y94/FAN_ALT1 INT_L_X4Y94/FAN_BOUNCE1 INT_L_X4Y94/FAN_ALT6 INT_L_X4Y94/FAN_L6 CLBLL_L_X4Y94/CLBLL_L_CE }  [get_nets {point_end[7]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X2Y93/CLBLL_LL_DQ CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS7 { INT_L_X2Y93/IMUX_L46 CLBLL_L_X2Y93/CLBLL_L_D5 } INT_L_X2Y93/WR1BEG_S0 INT_R_X1Y93/SR1BEG_S0 INT_R_X1Y93/ER1BEG1 INT_L_X2Y93/IMUX_L43 CLBLL_L_X2Y93/CLBLL_LL_D6 }  [get_nets {sound_reg_reg[7]}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_LL_DQ CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS7 INT_L_X2Y63/WR1BEG_S0 INT_R_X1Y64/WR1BEG1 INT_L_X0Y64/IMUX_L34 LIOI3_TBYTETERM_X0Y63/IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y63/LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y63/LIOI_O0 }  [get_nets {MemAdr_OBUF[14]}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_L_AQ CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS0 { INT_L_X8Y93/SR1BEG1 INT_L_X8Y92/IMUX_L35 CLBLM_L_X8Y92/CLBLM_M_C6 } INT_L_X8Y93/NE2BEG0 INT_R_X9Y94/WR1BEG1 INT_L_X8Y94/IMUX_L34 CLBLM_L_X8Y94/CLBLM_L_C6 }  [get_nets {wait_count[11]}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_LL_AMUX CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS20 INT_L_X4Y91/SR1BEG3 INT_L_X4Y90/IMUX_L31 CLBLL_L_X4Y90/CLBLL_LL_C5 }  [get_nets {hscore2_bin[6]_i_4_n_0}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_L_AMUX CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS16 INT_R_X3Y92/FAN_ALT5 INT_R_X3Y92/FAN_BOUNCE5 INT_R_X3Y92/IMUX19 CLBLM_R_X3Y92/CLBLM_L_B2 }  [get_nets {state_reg[1]_i_3_n_0}]
set_property ROUTE { CLBLL_L_X2Y79/CLBLL_LL_C CLBLL_L_X2Y79/CLBLL_LOGIC_OUTS14 INT_L_X2Y79/NN6BEG2 INT_L_X2Y85/NN6BEG2 INT_L_X2Y91/NL1BEG1 INT_L_X2Y92/NN2BEG1 INT_L_X2Y94/NN6BEG1 INT_L_X2Y100/NN2BEG1 INT_L_X2Y102/IMUX_L11 CLBLL_L_X2Y102/CLBLL_LL_A4 }  [get_nets {frame_buf/SRAM/tri_en}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_LL_CQ CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS6 { INT_L_X4Y92/SR1BEG3 { INT_L_X4Y91/IMUX_L39 CLBLL_L_X4Y91/CLBLL_L_D3 } { INT_L_X4Y91/IMUX_L7 CLBLL_L_X4Y91/CLBLL_LL_A1 } { INT_L_X4Y91/IMUX_L23 CLBLL_L_X4Y91/CLBLL_L_C3 } INT_L_X4Y91/IMUX_L31 CLBLL_L_X4Y91/CLBLL_LL_C5 } INT_L_X4Y92/WL1BEG1 { INT_R_X3Y92/NL1BEG1 { INT_R_X3Y93/IMUX26 CLBLM_R_X3Y93/CLBLM_L_B4 } INT_R_X3Y93/FAN_ALT2 INT_R_X3Y93/FAN_BOUNCE2 INT_R_X3Y93/IMUX40 CLBLM_R_X3Y93/CLBLM_M_D1 } { INT_R_X3Y92/IMUX27 CLBLM_R_X3Y92/CLBLM_M_B4 } { INT_R_X3Y92/IMUX34 CLBLM_R_X3Y92/CLBLM_L_C6 } { INT_R_X3Y92/IMUX35 CLBLM_R_X3Y92/CLBLM_M_C6 } INT_R_X3Y92/SR1BEG2 { INT_R_X3Y91/IMUX22 CLBLM_R_X3Y91/CLBLM_M_C3 } { INT_R_X3Y91/IMUX30 CLBLM_R_X3Y91/CLBLM_L_C5 } INT_R_X3Y91/FAN_ALT1 INT_R_X3Y91/FAN_BOUNCE1 INT_R_X3Y91/IMUX2 CLBLM_R_X3Y91/CLBLM_M_A2 }  [get_nets {state_reg[5]}]
set_property ROUTE { CLBLL_L_X2Y79/CLBLL_LL_AMUX CLBLL_L_X2Y79/CLBLL_LOGIC_OUTS20 INT_L_X2Y79/SS2BEG2 { INT_L_X2Y77/SS2BEG2 { INT_L_X2Y75/SS2BEG2 INT_L_X2Y73/SS6BEG2 { INT_L_X2Y67/SS2BEG2 { INT_L_X2Y65/IMUX_L37 CLBLL_L_X2Y65/CLBLL_L_D4 } { INT_L_X2Y65/IMUX_L5 CLBLL_L_X2Y65/CLBLL_L_A6 } { INT_L_X2Y65/SR1BEG3 INT_L_X2Y64/IMUX_L15 CLBLL_L_X2Y64/CLBLL_LL_B1 } { INT_L_X2Y65/SS2BEG2 { INT_L_X2Y63/IMUX_L36 CLBLL_L_X2Y63/CLBLL_L_D2 } { INT_L_X2Y63/ER1BEG3 { INT_R_X3Y63/NE2BEG3 INT_L_X4Y64/IMUX_L15 CLBLL_L_X4Y64/CLBLL_LL_B1 } { INT_R_X3Y63/NR1BEG3 { INT_R_X3Y64/IMUX22 CLBLM_R_X3Y64/CLBLM_M_C3 } INT_R_X3Y64/IMUX46 CLBLM_R_X3Y64/CLBLM_L_D5 } INT_R_X3Y63/FAN_ALT3 INT_R_X3Y63/FAN_BOUNCE3 INT_R_X3Y63/IMUX29 CLBLM_R_X3Y63/CLBLM_M_C2 } { INT_L_X2Y63/SL1BEG2 { INT_L_X2Y62/SR1BEG3 INT_L_X2Y62/IMUX_L16 CLBLL_L_X2Y62/CLBLL_L_B3 } INT_L_X2Y62/IMUX_L20 CLBLL_L_X2Y62/CLBLL_L_C2 } { INT_L_X2Y63/IMUX_L5 CLBLL_L_X2Y63/CLBLL_L_A6 } { INT_L_X2Y63/SE2BEG2 INT_R_X3Y62/IMUX12 CLBLM_R_X3Y62/CLBLM_M_B6 } { INT_L_X2Y63/IMUX_L13 CLBLL_L_X2Y63/CLBLL_L_B6 } INT_L_X2Y63/IMUX_L21 CLBLL_L_X2Y63/CLBLL_L_C4 } { INT_L_X2Y65/IMUX_L13 CLBLL_L_X2Y65/CLBLL_L_B6 } INT_L_X2Y65/IMUX_L21 CLBLL_L_X2Y65/CLBLL_L_C4 } INT_L_X2Y67/SE2BEG2 { INT_R_X3Y66/SL1BEG2 { INT_R_X3Y65/IMUX20 CLBLM_R_X3Y65/CLBLM_L_C2 } { INT_R_X3Y65/SW2BEG2 INT_L_X2Y64/IMUX_L14 CLBLL_L_X2Y64/CLBLL_L_B1 } INT_R_X3Y65/BYP_ALT3 INT_R_X3Y65/BYP_BOUNCE3 INT_R_X3Y65/IMUX15 CLBLM_R_X3Y65/CLBLM_M_B1 } { INT_R_X3Y66/IMUX4 CLBLM_R_X3Y66/CLBLM_M_A6 } INT_R_X3Y66/IMUX45 CLBLM_R_X3Y66/CLBLM_M_D2 } INT_L_X2Y75/IMUX_L28 CLBLL_L_X2Y75/CLBLL_LL_C4 } INT_L_X2Y77/IMUX_L28 CLBLL_L_X2Y77/CLBLL_LL_C4 }  [get_nets {frame_buf/data_valid}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_LL_AQ CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS4 INT_L_X2Y64/WR1BEG1 INT_R_X1Y64/WL1BEG_N3 INT_L_X0Y63/SR1BEG_S0 INT_L_X0Y63/IMUX_L34 LIOI3_TBYTETERM_X0Y63/IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y63/LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y63/LIOI_O1 }  [get_nets {MemAdr_OBUF[13]}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_L_AQ CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS0 INT_L_X8Y92/NL1BEG_N3 { INT_L_X8Y92/FAN_ALT5 INT_L_X8Y92/FAN_BOUNCE5 INT_L_X8Y92/IMUX_L43 CLBLM_L_X8Y92/CLBLM_M_D6 } INT_L_X8Y92/NR1BEG3 INT_L_X8Y93/IMUX_L39 CLBLM_L_X8Y93/CLBLM_L_D3 }  [get_nets {wait_count[12]}]
set_property ROUTE { LIOB33_X0Y97/IOB_IBUF1 LIOI3_X0Y97/LIOI_I1 LIOI3_X0Y97/LIOI_ILOGIC1_D LIOI3_X0Y97/IOI_ILOGIC1_O LIOI3_X0Y97/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y97/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y97/EL1BEG_N3 INT_R_X1Y96/SL1BEG3 INT_R_X1Y95/SE2BEG3 INT_L_X2Y94/BYP_ALT7 INT_L_X2Y94/BYP_L7 CLBLL_L_X2Y94/CLBLL_L_DX }  [get_nets {btn_IBUF[3]}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_LL_AQ CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS4 { INT_L_X2Y94/NL1BEG_N3 INT_L_X2Y94/FAN_ALT1 INT_L_X2Y94/FAN_BOUNCE1 INT_L_X2Y94/IMUX_L4 CLBLL_L_X2Y94/CLBLL_LL_A6 } INT_L_X2Y94/IMUX_L9 CLBLL_L_X2Y94/CLBLL_L_A5 }  [get_nets {sound_reg_reg[8]}]
set_property ROUTE " ( { CLBLM_R_X3Y90/CLBLM_L_DMUX CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS19 INT_R_X3Y90/NR1BEG1 { INT_R_X3Y91/IMUX26 CLBLM_R_X3Y91/CLBLM_L_B4 } { INT_R_X3Y91/IMUX35 CLBLM_R_X3Y91/CLBLM_M_C6 } INT_R_X3Y91/IMUX43 CLBLM_R_X3Y91/CLBLM_M_D6 } ) ( { CLBLM_R_X3Y90/CLBLM_L_COUT CLBLM_R_X3Y90/CLBLM_L_DMUX CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS19 INT_R_X3Y90/NR1BEG1 { INT_R_X3Y91/IMUX26 CLBLM_R_X3Y91/CLBLM_L_B4 } { INT_R_X3Y91/IMUX35 CLBLM_R_X3Y91/CLBLM_M_C6 } INT_R_X3Y91/IMUX43 CLBLM_R_X3Y91/CLBLM_M_D6 } ) " [get_nets {hscore3_bin_reg[6]_i_5_n_0}]
set_property ROUTE { CLBLL_L_X2Y92/CLBLL_LL_COUT CLBLL_L_X2Y92/CLBLL_LL_COUT_N }  [get_nets {sound_reg_reg[0]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X2Y89/CLBLL_L_CQ CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS2 { INT_L_X2Y89/SE2BEG2 INT_R_X3Y88/IMUX28 CLBLM_R_X3Y88/CLBLM_M_C4 } INT_L_X2Y89/EL1BEG1 INT_R_X3Y89/IMUX18 CLBLM_R_X3Y89/CLBLM_M_B2 }  [get_nets {hscore1_bin[4]}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_L_BQ CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS1 { INT_R_X3Y92/NL1BEG0 { INT_R_X3Y93/EL1BEG_N3 { INT_L_X4Y92/SL1BEG3 { INT_L_X4Y91/IMUX_L46 CLBLL_L_X4Y91/CLBLL_L_D5 } { INT_L_X4Y91/SL1BEG3 { INT_L_X4Y90/SW2BEG3 { INT_R_X3Y89/IMUX30 CLBLM_R_X3Y89/CLBLM_L_C5 } INT_R_X3Y89/IMUX31 CLBLM_R_X3Y89/CLBLM_M_C5 } { INT_L_X4Y90/IMUX_L7 CLBLL_L_X4Y90/CLBLL_LL_A1 } INT_L_X4Y90/WL1BEG2 { INT_R_X3Y90/FAN_ALT1 INT_R_X3Y90/FAN_BOUNCE1 INT_R_X3Y90/IMUX2 CLBLM_R_X3Y90/CLBLM_M_A2 } INT_R_X3Y90/IMUX44 CLBLM_R_X3Y90/CLBLM_M_D4 } { INT_L_X4Y91/IMUX_L15 CLBLL_L_X4Y91/CLBLL_LL_B1 } INT_L_X4Y91/IMUX_L30 CLBLL_L_X4Y91/CLBLL_L_C5 } INT_L_X4Y92/IMUX_L15 CLBLL_L_X4Y92/CLBLL_LL_B1 } { INT_R_X3Y93/IMUX8 CLBLM_R_X3Y93/CLBLM_M_A5 } { INT_R_X3Y93/IMUX24 CLBLM_R_X3Y93/CLBLM_M_B5 } { INT_R_X3Y93/NL1BEG_N3 { INT_R_X3Y93/EL1BEG2 { INT_L_X4Y93/IMUX_L5 CLBLL_L_X4Y93/CLBLL_L_A6 } INT_L_X4Y93/FAN_ALT5 INT_L_X4Y93/FAN_BOUNCE5 INT_L_X4Y93/IMUX_L19 CLBLL_L_X4Y93/CLBLL_L_B2 } { INT_R_X3Y93/IMUX21 CLBLM_R_X3Y93/CLBLM_L_C4 } { INT_R_X3Y93/IMUX38 CLBLM_R_X3Y93/CLBLM_M_D3 } INT_R_X3Y93/NE2BEG3 { INT_L_X4Y94/IMUX_L37 CLBLL_L_X4Y94/CLBLL_L_D4 } INT_L_X4Y94/NN2BEG3 { INT_L_X4Y96/EL1BEG2 { INT_R_X5Y96/BYP_ALT2 INT_R_X5Y96/BYP_BOUNCE2 INT_R_X5Y96/IMUX6 CLBLM_R_X5Y96/CLBLM_L_A1 } { INT_R_X5Y96/SS2BEG2 { INT_R_X5Y94/WW2BEG2 INT_R_X3Y94/IMUX21 CLBLM_R_X3Y94/CLBLM_L_C4 } INT_R_X5Y94/IMUX44 CLBLM_R_X5Y94/CLBLM_M_D4 } { INT_R_X5Y96/NR1BEG2 { INT_R_X5Y97/IMUX4 CLBLM_R_X5Y97/CLBLM_M_A6 } INT_R_X5Y97/IMUX13 CLBLM_R_X5Y97/CLBLM_L_B6 } INT_R_X5Y96/IMUX13 CLBLM_R_X5Y96/CLBLM_L_B6 } INT_L_X4Y96/FAN_ALT3 INT_L_X4Y96/FAN_BOUNCE3 INT_L_X4Y96/IMUX_L3 CLBLL_L_X4Y96/CLBLL_L_A2 } { INT_R_X3Y93/IMUX0 CLBLM_R_X3Y93/CLBLM_L_A3 } { INT_R_X3Y93/IMUX16 CLBLM_R_X3Y93/CLBLM_L_B3 } { INT_R_X3Y92/IMUX23 CLBLM_R_X3Y92/CLBLM_L_C3 } { INT_R_X3Y92/IMUX39 CLBLM_R_X3Y92/CLBLM_L_D3 } { INT_R_X3Y92/IMUX31 CLBLM_R_X3Y92/CLBLM_M_C5 } INT_R_X3Y92/IMUX47 CLBLM_R_X3Y92/CLBLM_M_D5 } { INT_R_X3Y92/ER1BEG2 { INT_L_X4Y92/IMUX_L22 CLBLL_L_X4Y92/CLBLL_LL_C3 } INT_L_X4Y92/EL1BEG1 INT_R_X5Y92/IMUX34 CLBLM_R_X5Y92/CLBLM_L_C6 } { INT_R_X3Y92/IMUX3 CLBLM_R_X3Y92/CLBLM_L_A2 } INT_R_X3Y92/SL1BEG1 { INT_R_X3Y91/IMUX27 CLBLM_R_X3Y91/CLBLM_M_B4 } { INT_R_X3Y91/ER1BEG2 { INT_L_X4Y91/BYP_ALT2 INT_L_X4Y91/BYP_BOUNCE2 INT_L_X4Y92/IMUX_L16 CLBLL_L_X4Y92/CLBLL_L_B3 } { INT_L_X4Y91/SL1BEG2 INT_L_X4Y90/IMUX_L28 CLBLL_L_X4Y90/CLBLL_LL_C4 } { INT_L_X4Y91/IMUX_L6 CLBLL_L_X4Y91/CLBLL_L_A1 } { INT_L_X4Y91/IMUX_L14 CLBLL_L_X4Y91/CLBLL_L_B1 } INT_L_X4Y91/IMUX_L28 CLBLL_L_X4Y91/CLBLL_LL_C4 } { INT_R_X3Y91/BYP_ALT4 INT_R_X3Y91/BYP_BOUNCE4 { INT_R_X3Y91/IMUX38 CLBLM_R_X3Y91/CLBLM_M_D3 } INT_R_X3Y91/IMUX14 CLBLM_R_X3Y91/CLBLM_L_B1 } { INT_R_X3Y91/SS2BEG1 { INT_R_X3Y89/IMUX27 CLBLM_R_X3Y89/CLBLM_M_B4 } { INT_R_X3Y89/IMUX3 CLBLM_R_X3Y89/CLBLM_L_A2 } { INT_R_X3Y89/WL1BEG0 INT_L_X2Y89/IMUX_L1 CLBLL_L_X2Y89/CLBLL_LL_A3 } { INT_R_X3Y89/IMUX11 CLBLM_R_X3Y89/CLBLM_M_A4 } INT_R_X3Y89/IMUX19 CLBLM_R_X3Y89/CLBLM_L_B2 } INT_R_X3Y91/IMUX11 CLBLM_R_X3Y91/CLBLM_M_A4 }  [get_nets {state_reg[1]}]
set_property ROUTE { CLBLM_R_X7Y93/CLBLM_L_AQ CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS0 { INT_R_X7Y93/NL1BEG_N3 INT_R_X7Y93/NE2BEG3 INT_L_X8Y94/IMUX_L30 CLBLM_L_X8Y94/CLBLM_L_C5 } INT_R_X7Y93/ER1BEG1 INT_L_X8Y93/IMUX_L4 CLBLM_L_X8Y93/CLBLM_M_A6 }  [get_nets {wait_count[13]}]
set_property ROUTE { CLBLL_L_X2Y92/CLBLL_LL_BQ CLBLL_L_X2Y92/CLBLL_LOGIC_OUTS5 INT_L_X2Y92/NL1BEG0 { INT_L_X2Y93/IMUX_L0 CLBLL_L_X2Y93/CLBLL_L_A3 } INT_L_X2Y93/FAN_ALT0 INT_L_X2Y93/FAN_BOUNCE0 INT_L_X2Y92/IMUX_L12 CLBLL_L_X2Y92/CLBLL_LL_B6 }  [get_nets {sound_reg_reg[1]}]
set_property ROUTE { LIOB33_X0Y95/IOB_IBUF0 LIOI3_X0Y95/LIOI_I0 LIOI3_X0Y95/LIOI_ILOGIC0_D LIOI3_X0Y95/IOI_ILOGIC0_O LIOI3_X0Y95/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y96/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y96/EL1BEG_N3 INT_R_X1Y95/EL1BEG2 INT_L_X2Y95/SL1BEG2 INT_L_X2Y94/BYP_ALT2 INT_L_X2Y94/BYP_L2 CLBLL_L_X2Y94/CLBLL_L_CX }  [get_nets {btn_IBUF[2]}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_L_D CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS11 INT_R_X3Y64/IMUX30 CLBLM_R_X3Y64/CLBLM_L_C5 }  [get_nets {addr_reg[3]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_L_B CLBLL_L_X4Y93/CLBLL_L_BMUX CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS17 { INT_L_X4Y93/EL1BEG2 INT_R_X5Y93/FAN_ALT7 INT_R_X5Y93/FAN7 CLBLM_R_X5Y93/CLBLM_M_CE } INT_L_X4Y93/NN2BEG3 INT_L_X4Y95/NL1BEG2 { INT_L_X4Y96/FAN_ALT6 INT_L_X4Y96/FAN_L6 CLBLL_L_X4Y96/CLBLL_L_CE } { INT_L_X4Y96/NE2BEG2 INT_R_X5Y97/FAN_ALT7 { INT_R_X5Y97/FAN7 CLBLM_R_X5Y97/CLBLM_M_CE } INT_R_X5Y97/FAN_BOUNCE7 INT_R_X5Y97/FAN_ALT6 INT_R_X5Y97/FAN6 CLBLM_R_X5Y97/CLBLM_L_CE } INT_L_X4Y96/EL1BEG1 INT_R_X5Y96/FAN_ALT6 INT_R_X5Y96/FAN6 CLBLM_R_X5Y96/CLBLM_L_CE }  [get_nets {point_index[0]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_L_BQ CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS1 { INT_L_X4Y91/BYP_ALT5 INT_L_X4Y91/BYP_BOUNCE5 { INT_L_X4Y91/IMUX_L21 CLBLL_L_X4Y91/CLBLL_L_C4 } { INT_L_X4Y91/IMUX_L29 CLBLL_L_X4Y91/CLBLL_LL_C2 } INT_L_X4Y91/FAN_ALT5 INT_L_X4Y91/FAN_BOUNCE5 INT_L_X4Y91/IMUX_L41 CLBLL_L_X4Y91/CLBLL_L_D1 } { INT_L_X4Y91/IMUX_L11 CLBLL_L_X4Y91/CLBLL_LL_A4 } { INT_L_X4Y91/IMUX_L19 CLBLL_L_X4Y91/CLBLL_L_B2 } { INT_L_X4Y91/IMUX_L27 CLBLL_L_X4Y91/CLBLL_LL_B4 } INT_L_X4Y91/WR1BEG2 { INT_R_X3Y91/IMUX20 CLBLM_R_X3Y91/CLBLM_L_C2 } { INT_R_X3Y91/NL1BEG1 { INT_R_X3Y92/IMUX2 CLBLM_R_X3Y92/CLBLM_M_A2 } { INT_R_X3Y92/BYP_ALT1 INT_R_X3Y92/BYP_BOUNCE1 { INT_R_X3Y92/GFAN0 INT_R_X3Y92/IMUX32 CLBLM_R_X3Y92/CLBLM_M_C1 } INT_R_X3Y92/IMUX43 CLBLM_R_X3Y92/CLBLM_M_D6 } { INT_R_X3Y92/IMUX33 CLBLM_R_X3Y92/CLBLM_L_C1 } { INT_R_X3Y92/IMUX10 CLBLM_R_X3Y92/CLBLM_L_A4 } { INT_R_X3Y92/NR1BEG1 { INT_R_X3Y93/IMUX34 CLBLM_R_X3Y93/CLBLM_L_C6 } { INT_R_X3Y93/NE2BEG1 INT_L_X4Y94/IMUX_L42 CLBLL_L_X4Y94/CLBLL_L_D6 } { INT_R_X3Y93/GFAN1 { INT_R_X3Y93/IMUX47 CLBLM_R_X3Y93/CLBLM_M_D5 } INT_R_X3Y93/IMUX14 CLBLM_R_X3Y93/CLBLM_L_B1 } INT_R_X3Y93/NR1BEG1 INT_R_X3Y94/IMUX34 CLBLM_R_X3Y94/CLBLM_L_C6 } { INT_R_X3Y92/IMUX17 CLBLM_R_X3Y92/CLBLM_M_B3 } INT_R_X3Y92/EL1BEG0 { INT_L_X4Y92/IMUX_L24 CLBLL_L_X4Y92/CLBLL_LL_B5 } INT_L_X4Y92/IMUX_L32 CLBLL_L_X4Y92/CLBLL_LL_C1 } INT_R_X3Y91/IMUX4 CLBLM_R_X3Y91/CLBLM_M_A6 }  [get_nets {state_reg[3]}]
set_property ROUTE { CLBLM_R_X3Y88/CLBLM_M_CQ CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS6 { INT_R_X3Y88/IMUX29 CLBLM_R_X3Y88/CLBLM_M_C2 } INT_R_X3Y88/NR1BEG2 INT_R_X3Y89/IMUX29 CLBLM_R_X3Y89/CLBLM_M_C2 }  [get_nets {hscore1_bin[5]}]
set_property ROUTE { CLBLL_L_X4Y92/CLBLL_LL_AQ CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS4 { INT_L_X4Y92/NL1BEG_N3 { INT_L_X4Y92/NW2BEG3 INT_R_X3Y93/IMUX6 CLBLM_R_X3Y93/CLBLM_L_A1 } INT_L_X4Y92/IMUX_L29 CLBLL_L_X4Y92/CLBLL_LL_C2 } { INT_L_X4Y92/SL1BEG0 { INT_L_X4Y91/SW2BEG0 INT_R_X3Y90/IMUX24 CLBLM_R_X3Y90/CLBLM_M_B5 } { INT_L_X4Y91/IMUX_L8 CLBLL_L_X4Y91/CLBLL_LL_A5 } { INT_L_X4Y91/IMUX_L9 CLBLL_L_X4Y91/CLBLL_L_A5 } INT_L_X4Y91/IMUX_L24 CLBLL_L_X4Y91/CLBLL_LL_B5 } { INT_L_X4Y92/SR1BEG1 INT_L_X4Y91/IMUX_L20 CLBLL_L_X4Y91/CLBLL_L_C2 } { INT_L_X4Y92/IMUX_L17 CLBLL_L_X4Y92/CLBLL_LL_B3 } { INT_L_X4Y92/WL1BEG_N3 INT_R_X3Y91/SR1BEG_S0 { INT_R_X3Y91/SW2BEG0 INT_L_X2Y90/IMUX_L10 CLBLL_L_X2Y90/CLBLL_L_A4 } { INT_R_X3Y91/IMUX33 CLBLM_R_X3Y91/CLBLM_L_C1 } { INT_R_X3Y91/FAN_ALT2 INT_R_X3Y91/FAN_BOUNCE2 { INT_R_X3Y91/IMUX16 CLBLM_R_X3Y91/CLBLM_L_B3 } INT_R_X3Y90/IMUX22 CLBLM_R_X3Y90/CLBLM_M_C3 } { INT_R_X3Y91/IMUX9 CLBLM_R_X3Y91/CLBLM_L_A5 } INT_R_X3Y91/IMUX1 CLBLM_R_X3Y91/CLBLM_M_A3 } { INT_L_X4Y92/NR1BEG0 { INT_L_X4Y93/IMUX_L8 CLBLL_L_X4Y93/CLBLL_LL_A5 } { INT_L_X4Y93/NE2BEG0 { INT_R_X5Y94/NN2BEG0 { INT_R_X5Y96/NE2BEG0 INT_L_X6Y97/WR1BEG1 { INT_R_X5Y97/IMUX2 CLBLM_R_X5Y97/CLBLM_M_A2 } INT_R_X5Y97/IMUX26 CLBLM_R_X5Y97/CLBLM_L_B4 } { INT_R_X5Y96/IMUX0 CLBLM_R_X5Y96/CLBLM_L_A3 } INT_R_X5Y96/IMUX16 CLBLM_R_X5Y96/CLBLM_L_B3 } INT_R_X5Y94/IMUX40 CLBLM_R_X5Y94/CLBLM_M_D1 } { INT_L_X4Y93/IMUX_L0 CLBLL_L_X4Y93/CLBLL_L_A3 } { INT_L_X4Y93/IMUX_L16 CLBLL_L_X4Y93/CLBLL_L_B3 } { INT_L_X4Y93/IMUX_L17 CLBLL_L_X4Y93/CLBLL_LL_B3 } { INT_L_X4Y93/NR1BEG0 { INT_L_X4Y94/IMUX_L41 CLBLL_L_X4Y94/CLBLL_L_D1 } { INT_L_X4Y94/NN2BEG0 INT_L_X4Y96/IMUX_L9 CLBLL_L_X4Y96/CLBLL_L_A5 } { INT_L_X4Y94/IMUX_L1 CLBLL_L_X4Y94/CLBLL_LL_A3 } INT_L_X4Y94/WR1BEG1 { INT_R_X3Y94/IMUX33 CLBLM_R_X3Y94/CLBLM_L_C1 } INT_R_X3Y94/SR1BEG1 { INT_R_X3Y93/IMUX27 CLBLM_R_X3Y93/CLBLM_M_B4 } { INT_R_X3Y93/SR1BEG2 { INT_R_X3Y92/IMUX21 CLBLM_R_X3Y92/CLBLM_L_C4 } { INT_R_X3Y92/IMUX29 CLBLM_R_X3Y92/CLBLM_M_C2 } { INT_R_X3Y92/IMUX38 CLBLM_R_X3Y92/CLBLM_M_D3 } { INT_R_X3Y92/IMUX46 CLBLM_R_X3Y92/CLBLM_L_D5 } INT_R_X3Y92/IMUX6 CLBLM_R_X3Y92/CLBLM_L_A1 } INT_R_X3Y93/IMUX44 CLBLM_R_X3Y93/CLBLM_M_D4 } INT_L_X4Y93/WR1BEG1 { INT_R_X3Y93/IMUX25 CLBLM_R_X3Y93/CLBLM_L_B5 } { INT_R_X3Y93/IMUX33 CLBLM_R_X3Y93/CLBLM_L_C1 } { INT_R_X3Y93/IMUX41 CLBLM_R_X3Y93/CLBLM_L_D1 } INT_R_X3Y93/IMUX11 CLBLM_R_X3Y93/CLBLM_M_A4 } INT_L_X4Y92/WR1BEG1 INT_R_X3Y92/IMUX11 CLBLM_R_X3Y92/CLBLM_M_A4 }  [get_nets {state_reg[2]}]
set_property ROUTE { CLBLM_R_X7Y93/CLBLM_L_BQ CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS1 INT_R_X7Y93/EE2BEG1 INT_R_X9Y93/WR1BEG2 { INT_L_X8Y93/IMUX_L12 CLBLM_L_X8Y93/CLBLM_M_B6 } INT_L_X8Y93/WR1BEG3 INT_R_X7Y93/IMUX30 CLBLM_R_X7Y93/CLBLM_L_C5 }  [get_nets {wait_count[14]}]
set_property ROUTE { CLBLL_L_X2Y92/CLBLL_LL_CQ CLBLL_L_X2Y92/CLBLL_LOGIC_OUTS6 { INT_L_X2Y92/NL1BEG1 INT_L_X2Y93/IMUX_L26 CLBLL_L_X2Y93/CLBLL_L_B4 } INT_L_X2Y92/FAN_ALT5 INT_L_X2Y92/FAN_BOUNCE5 INT_L_X2Y92/IMUX_L35 CLBLL_L_X2Y92/CLBLL_LL_C6 }  [get_nets {sound_reg_reg[2]}]
set_property ROUTE { LIOB33_X0Y95/IOB_IBUF1 LIOI3_X0Y95/LIOI_I1 LIOI3_X0Y95/LIOI_ILOGIC1_D LIOI3_X0Y95/IOI_ILOGIC1_O LIOI3_X0Y95/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y95/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y95/EL1BEG_N3 INT_R_X1Y94/EL1BEG2 INT_L_X2Y94/BYP_ALT5 INT_L_X2Y94/BYP_L5 CLBLL_L_X2Y94/CLBLL_L_BX }  [get_nets {btn_IBUF[1]}]
set_property ROUTE { CLBLL_L_X4Y95/CLBLL_L_C CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS10 { INT_L_X4Y95/IMUX_L45 CLBLL_L_X4Y95/CLBLL_LL_D2 } INT_L_X4Y95/IMUX_L29 CLBLL_L_X4Y95/CLBLL_LL_C2 }  [get_nets {score[6]_i_9_n_0}]
set_property ROUTE { CLBLL_L_X2Y102/CLBLL_LL_A CLBLL_L_X2Y102/CLBLL_LOGIC_OUTS12 INT_L_X2Y102/NN6BEG0 INT_L_X2Y108/NW6BEG0 INT_L_X0Y112/WR1BEG1 { INT_L_X0Y112/BYP_ALT5 INT_L_X0Y112/BYP_BOUNCE5 INT_L_X0Y112/IMUX_L15 LIOI3_X0Y111/IOI_OLOGIC0_T1 LIOI3_X0Y111/LIOI_OLOGIC0_TQ LIOI3_X0Y111/LIOI_T0 } INT_L_X0Y112/NR1BEG1 { INT_L_X0Y113/GFAN1 INT_L_X0Y113/IMUX_L15 LIOI3_TBYTETERM_X0Y113/IOI_OLOGIC1_T1 LIOI3_TBYTETERM_X0Y113/LIOI_OLOGIC1_TQ LIOI3_TBYTETERM_X0Y113/LIOI_T1 } INT_L_X0Y113/NR1BEG1 { INT_L_X0Y114/GFAN1 INT_L_X0Y114/IMUX_L15 LIOI3_TBYTETERM_X0Y113/IOI_OLOGIC0_T1 LIOI3_TBYTETERM_X0Y113/LIOI_OLOGIC0_TQ LIOI3_TBYTETERM_X0Y113/LIOI_T0 } INT_L_X0Y114/NR1BEG1 { INT_L_X0Y115/GFAN1 INT_L_X0Y115/IMUX_L15 LIOI3_X0Y115/IOI_OLOGIC1_T1 LIOI3_X0Y115/LIOI_OLOGIC1_TQ LIOI3_X0Y115/LIOI_T1 } INT_L_X0Y115/NR1BEG1 { INT_L_X0Y116/GFAN1 INT_L_X0Y116/IMUX_L15 LIOI3_X0Y115/IOI_OLOGIC0_T1 LIOI3_X0Y115/LIOI_OLOGIC0_TQ LIOI3_X0Y115/LIOI_T0 } INT_L_X0Y116/NR1BEG1 { INT_L_X0Y117/GFAN1 INT_L_X0Y117/IMUX_L15 LIOI3_X0Y117/IOI_OLOGIC1_T1 LIOI3_X0Y117/LIOI_OLOGIC1_TQ LIOI3_X0Y117/LIOI_T1 } INT_L_X0Y117/NR1BEG1 { INT_L_X0Y118/GFAN1 INT_L_X0Y118/IMUX_L15 LIOI3_X0Y117/IOI_OLOGIC0_T1 LIOI3_X0Y117/LIOI_OLOGIC0_TQ LIOI3_X0Y117/LIOI_T0 } INT_L_X0Y118/NR1BEG1 { INT_L_X0Y119/GFAN1 INT_L_X0Y119/IMUX_L15 LIOI3_TBYTESRC_X0Y119/IOI_OLOGIC1_T1 LIOI3_TBYTESRC_X0Y119/LIOI_OLOGIC1_TQ LIOI3_TBYTESRC_X0Y119/LIOI_T1 } INT_L_X0Y119/NR1BEG1 { INT_L_X0Y120/GFAN1 INT_L_X0Y120/IMUX_L15 LIOI3_TBYTESRC_X0Y119/IOI_OLOGIC0_T1 LIOI3_TBYTESRC_X0Y119/LIOI_OLOGIC0_TQ LIOI3_TBYTESRC_X0Y119/LIOI_T0 } INT_L_X0Y120/NR1BEG1 { INT_L_X0Y121/GFAN1 INT_L_X0Y121/IMUX_L15 LIOI3_X0Y121/IOI_OLOGIC1_T1 LIOI3_X0Y121/LIOI_OLOGIC1_TQ LIOI3_X0Y121/LIOI_T1 } INT_L_X0Y121/NR1BEG1 { INT_L_X0Y122/GFAN1 INT_L_X0Y122/IMUX_L15 LIOI3_X0Y121/IOI_OLOGIC0_T1 LIOI3_X0Y121/LIOI_OLOGIC0_TQ LIOI3_X0Y121/LIOI_T0 } INT_L_X0Y122/NR1BEG1 { INT_L_X0Y123/GFAN1 INT_L_X0Y123/IMUX_L15 LIOI3_X0Y123/IOI_OLOGIC1_T1 LIOI3_X0Y123/LIOI_OLOGIC1_TQ LIOI3_X0Y123/LIOI_T1 } INT_L_X0Y123/NR1BEG1 { INT_L_X0Y124/GFAN1 INT_L_X0Y124/IMUX_L15 LIOI3_X0Y123/IOI_OLOGIC0_T1 LIOI3_X0Y123/LIOI_OLOGIC0_TQ LIOI3_X0Y123/LIOI_T0 } INT_L_X0Y124/NR1BEG1 { INT_L_X0Y125/GFAN1 INT_L_X0Y125/IMUX_L15 LIOI3_X0Y125/IOI_OLOGIC1_T1 LIOI3_X0Y125/LIOI_OLOGIC1_TQ LIOI3_X0Y125/LIOI_T1 } INT_L_X0Y125/NR1BEG1 { INT_L_X0Y126/GFAN1 INT_L_X0Y126/IMUX_L15 LIOI3_X0Y125/IOI_OLOGIC0_T1 LIOI3_X0Y125/LIOI_OLOGIC0_TQ LIOI3_X0Y125/LIOI_T0 } INT_L_X0Y126/NR1BEG1 INT_L_X0Y127/GFAN1 INT_L_X0Y127/IMUX_L15 LIOI3_X0Y127/IOI_OLOGIC1_T1 LIOI3_X0Y127/LIOI_OLOGIC1_TQ LIOI3_X0Y127/LIOI_T1 }  [get_nets {MemDB_TRI[0]}]
set_property ROUTE { CLBLL_L_X4Y90/CLBLL_LL_A CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS12 INT_L_X4Y90/WR1BEG1 INT_R_X3Y90/FAN_ALT2 INT_R_X3Y90/FAN_BOUNCE2 INT_R_X3Y90/BYP_ALT0 INT_R_X3Y90/BYP0 CLBLM_R_X3Y90/CLBLM_L_AX }  [get_nets {hscore3_bin[3]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X2Y63/CLBLL_LL_AQ CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS4 INT_L_X2Y63/SW6BEG0 INT_L_X0Y59/NW2BEG1 INT_L_X0Y60/IMUX_L34 LIOI3_X0Y59/IOI_OLOGIC0_D1 LIOI3_X0Y59/LIOI_OLOGIC0_OQ LIOI3_X0Y59/LIOI_O0 }  [get_nets {MemAdr_OBUF[10]}]
set_property ROUTE { CLBLM_R_X3Y88/CLBLM_M_BQ CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS5 { INT_R_X3Y88/NR1BEG1 INT_R_X3Y89/IMUX2 CLBLM_R_X3Y89/CLBLM_M_A2 } INT_R_X3Y88/IMUX18 CLBLM_R_X3Y88/CLBLM_M_B2 }  [get_nets {hscore1_bin[2]}]
set_property ROUTE { CLBLM_L_X8Y92/CLBLM_L_BQ CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS1 INT_L_X8Y92/NR1BEG1 { INT_L_X8Y93/IMUX_L35 CLBLM_L_X8Y93/CLBLM_M_C6 } INT_L_X8Y93/IMUX_L42 CLBLM_L_X8Y93/CLBLM_L_D6 }  [get_nets {wait_count[15]}]
set_property ROUTE { CLBLL_L_X2Y92/CLBLL_LL_DQ CLBLL_L_X2Y92/CLBLL_LOGIC_OUTS7 { INT_L_X2Y92/NL1BEG2 INT_L_X2Y93/IMUX_L19 CLBLL_L_X2Y93/CLBLL_L_B2 } INT_L_X2Y92/WR1BEG_S0 INT_R_X1Y92/SR1BEG_S0 INT_R_X1Y92/ER1BEG1 INT_L_X2Y92/IMUX_L43 CLBLL_L_X2Y92/CLBLL_LL_D6 }  [get_nets {sound_reg_reg[3]}]
set_property ROUTE { LIOB33_X0Y93/IOB_IBUF0 LIOI3_TBYTESRC_X0Y93/LIOI_I0 LIOI3_TBYTESRC_X0Y93/LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y93/IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y93/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y94/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y94/EE2BEG0 { INT_L_X2Y94/EL1BEG_N3 INT_R_X3Y93/IMUX46 CLBLM_R_X3Y93/CLBLM_L_D5 } { INT_L_X2Y94/BYP_ALT0 INT_L_X2Y94/BYP_L0 CLBLL_L_X2Y94/CLBLL_L_AX } INT_L_X2Y94/SE2BEG0 { INT_R_X3Y93/EE2BEG0 INT_R_X5Y93/WR1BEG1 INT_L_X4Y93/IMUX_L3 CLBLL_L_X4Y93/CLBLL_L_A2 } INT_R_X3Y93/IMUX9 CLBLM_R_X3Y93/CLBLM_L_A5 }  [get_nets {btn_IBUF[0]}]
set_property ROUTE { CLBLL_L_X4Y77/CLBLL_LL_AQ CLBLL_L_X4Y77/CLBLL_LOGIC_OUTS4 INT_L_X4Y77/NN6BEG0 INT_L_X4Y83/NN6BEG0 INT_L_X4Y89/NN6BEG0 INT_L_X4Y95/NE6BEG0 INT_L_X6Y99/NW2BEG0 { INT_R_X5Y100/NL1BEG_N3 INT_R_X5Y100/IMUX14 CLBLM_R_X5Y100/CLBLM_L_B1 } INT_R_X5Y100/IMUX0 CLBLM_R_X5Y100/CLBLM_L_A3 }  [get_nets {buf2_pixelX[1]}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_L_D CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS11 { INT_R_X3Y92/EL1BEG2 { INT_L_X4Y92/FAN_ALT7 INT_L_X4Y92/FAN_L7 CLBLL_L_X4Y92/CLBLL_LL_CE } INT_L_X4Y92/SE2BEG2 INT_R_X5Y91/WL1BEG1 INT_L_X4Y91/FAN_ALT6 INT_L_X4Y91/FAN_L6 CLBLL_L_X4Y91/CLBLL_L_CE } INT_R_X3Y92/FAN_ALT1 INT_R_X3Y92/FAN_BOUNCE1 INT_R_X3Y92/FAN_ALT6 INT_R_X3Y92/FAN6 CLBLM_R_X3Y92/CLBLM_L_CE }  [get_nets {state_reg[5]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_M_D CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS15 INT_R_X5Y94/SL1BEG3 INT_R_X5Y93/IMUX7 CLBLM_R_X5Y93/CLBLM_M_A1 }  [get_nets {point_index_next[0]}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_LL_B { CLBLL_L_X4Y93/CLBLL_LL_BMUX CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS21 INT_L_X4Y93/IMUX_L39 CLBLL_L_X4Y93/CLBLL_L_D3 } CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS13 { INT_L_X4Y93/IMUX_L43 CLBLL_L_X4Y93/CLBLL_LL_D6 } { INT_L_X4Y93/SR1BEG2 INT_L_X4Y92/SL1BEG2 INT_L_X4Y91/WL1BEG1 { INT_R_X3Y91/SW2BEG1 INT_L_X2Y90/FAN_ALT6 INT_L_X2Y90/FAN_L6 CLBLL_L_X2Y90/CLBLL_L_CE } INT_R_X3Y91/FAN_ALT6 INT_R_X3Y91/FAN6 CLBLM_R_X3Y91/CLBLM_L_CE } INT_L_X4Y93/SS2BEG1 INT_L_X4Y91/SW2BEG1 INT_R_X3Y90/FAN_ALT7 INT_R_X3Y90/FAN7 CLBLM_R_X3Y90/CLBLM_M_CE }  [get_nets {score_next}]
set_property ROUTE { CLBLL_L_X2Y93/CLBLL_LL_AQ CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS4 { INT_L_X2Y93/NL1BEG_N3 INT_L_X2Y93/FAN_ALT1 INT_L_X2Y93/FAN_BOUNCE1 INT_L_X2Y93/IMUX_L4 CLBLL_L_X2Y93/CLBLL_LL_A6 } INT_L_X2Y93/IMUX_L33 CLBLL_L_X2Y93/CLBLL_L_C1 }  [get_nets {sound_reg_reg[4]}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_L_DQ CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS3 { INT_L_X4Y91/NL1BEG2 { INT_L_X4Y92/IMUX_L35 CLBLL_L_X4Y92/CLBLL_LL_C6 } { INT_L_X4Y92/NL1BEG1 { INT_L_X4Y93/IMUX_L9 CLBLL_L_X4Y93/CLBLL_L_A5 } { INT_L_X4Y93/IMUX_L26 CLBLL_L_X4Y93/CLBLL_L_B4 } { INT_L_X4Y93/NR1BEG1 INT_L_X4Y94/IMUX_L2 CLBLL_L_X4Y94/CLBLL_LL_A2 } INT_L_X4Y93/WR1BEG2 { INT_R_X3Y93/IMUX20 CLBLM_R_X3Y93/CLBLM_L_C2 } { INT_R_X3Y93/IMUX36 CLBLM_R_X3Y93/CLBLM_L_D2 } { INT_R_X3Y93/IMUX4 CLBLM_R_X3Y93/CLBLM_M_A6 } INT_R_X3Y93/IMUX12 CLBLM_R_X3Y93/CLBLM_M_B6 } { INT_L_X4Y92/IMUX_L19 CLBLL_L_X4Y92/CLBLL_L_B2 } { INT_L_X4Y92/IMUX_L27 CLBLL_L_X4Y92/CLBLL_LL_B4 } INT_L_X4Y92/WR1BEG3 { INT_R_X3Y92/IMUX22 CLBLM_R_X3Y92/CLBLM_M_C3 } { INT_R_X3Y92/NL1BEG2 { INT_R_X3Y93/IMUX3 CLBLM_R_X3Y93/CLBLM_L_A2 } { INT_R_X3Y93/IMUX43 CLBLM_R_X3Y93/CLBLM_M_D6 } { INT_R_X3Y93/NR1BEG2 INT_R_X3Y94/IMUX20 CLBLM_R_X3Y94/CLBLM_L_C2 } INT_R_X3Y93/IMUX19 CLBLM_R_X3Y93/CLBLM_L_B2 } { INT_R_X3Y92/IMUX30 CLBLM_R_X3Y92/CLBLM_L_C5 } { INT_R_X3Y92/SR1BEG3 { INT_R_X3Y91/IMUX7 CLBLM_R_X3Y91/CLBLM_M_A1 } { INT_R_X3Y91/SL1BEG3 { INT_R_X3Y90/ER1BEG_S0 { INT_L_X4Y91/FAN_ALT2 INT_L_X4Y91/FAN_BOUNCE2 INT_L_X4Y91/IMUX_L16 CLBLL_L_X4Y91/CLBLL_L_B3 } INT_L_X4Y91/IMUX_L32 CLBLL_L_X4Y91/CLBLL_LL_C1 } INT_R_X3Y90/IMUX47 CLBLM_R_X3Y90/CLBLM_M_D5 } { INT_R_X3Y91/IMUX15 CLBLM_R_X3Y91/CLBLM_M_B1 } { INT_R_X3Y91/IMUX47 CLBLM_R_X3Y91/CLBLM_M_D5 } INT_R_X3Y92/IMUX24 CLBLM_R_X3Y92/CLBLM_M_B5 } INT_R_X3Y92/IMUX45 CLBLM_R_X3Y92/CLBLM_M_D2 } { INT_L_X4Y91/SR1BEG_S0 { INT_L_X4Y91/SL1BEG0 { INT_L_X4Y90/IMUX_L1 CLBLL_L_X4Y90/CLBLL_LL_A3 } { INT_L_X4Y90/WL1BEG_N3 { INT_R_X3Y90/IMUX8 CLBLM_R_X3Y90/CLBLM_M_A5 } { INT_R_X3Y89/IMUX23 CLBLM_R_X3Y89/CLBLM_L_C3 } INT_R_X3Y89/SR1BEG_S0 { INT_R_X3Y89/IMUX26 CLBLM_R_X3Y89/CLBLM_L_B4 } INT_R_X3Y89/IMUX10 CLBLM_R_X3Y89/CLBLM_L_A4 } INT_L_X4Y90/IMUX_L32 CLBLL_L_X4Y90/CLBLL_LL_C1 } { INT_L_X4Y91/IMUX_L1 CLBLL_L_X4Y91/CLBLL_LL_A3 } { INT_L_X4Y91/IMUX_L17 CLBLL_L_X4Y91/CLBLL_LL_B3 } INT_L_X4Y91/IMUX_L33 CLBLL_L_X4Y91/CLBLL_L_C1 } INT_L_X4Y91/WL1BEG2 INT_R_X3Y91/IMUX13 CLBLM_R_X3Y91/CLBLM_L_B6 }  [get_nets {state_reg[0]}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_L_CMUX CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS18 INT_L_X4Y91/NN2BEG0 INT_L_X4Y92/IMUX_L47 CLBLL_L_X4Y92/CLBLL_LL_D5 }  [get_nets {state_reg[2]_i_10_n_0}]
set_property ROUTE { CLBLL_L_X2Y89/CLBLL_L_BQ CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS1 INT_L_X2Y89/EL1BEG0 { INT_R_X3Y89/SL1BEG0 INT_R_X3Y88/IMUX17 CLBLM_R_X3Y88/CLBLM_M_B3 } INT_R_X3Y89/IMUX17 CLBLM_R_X3Y89/CLBLM_M_B3 }  [get_nets {hscore1_bin[3]}]
set_property ROUTE { CLBLL_L_X4Y91/CLBLL_LL_B CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS13 INT_L_X4Y91/NW2BEG1 INT_R_X3Y92/IMUX26 CLBLM_R_X3Y92/CLBLM_L_B4 }  [get_nets {state_reg[1]_i_2_n_0}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_L_BQ CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS1 { INT_L_X8Y93/NW2BEG1 INT_R_X7Y94/IMUX34 CLBLM_R_X7Y94/CLBLM_L_C6 } INT_L_X8Y93/IMUX_L43 CLBLM_L_X8Y93/CLBLM_M_D6 }  [get_nets {wait_count[16]}]
set_property ROUTE { CLBLL_L_X2Y93/CLBLL_LL_COUT CLBLL_L_X2Y93/CLBLL_LL_COUT_N }  [get_nets {sound_reg_reg[4]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X4Y82/CLBLL_LL_BQ CLBLL_L_X4Y82/CLBLL_LOGIC_OUTS5 INT_L_X4Y82/NE2BEG1 INT_R_X5Y83/NN6BEG1 INT_R_X5Y89/NN6BEG1 INT_R_X5Y95/NN6BEG1 INT_R_X5Y101/SR1BEG1 { INT_R_X5Y100/IMUX3 CLBLM_R_X5Y100/CLBLM_L_A2 } INT_R_X5Y100/IMUX19 CLBLM_R_X5Y100/CLBLM_L_B2 }  [get_nets {buf2_pixelX[0]}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_M_BMUX CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS21 { INT_R_X3Y92/ER1BEG_S0 { INT_L_X4Y93/IMUX_L10 CLBLL_L_X4Y93/CLBLL_L_A4 } INT_L_X4Y93/IMUX_L25 CLBLL_L_X4Y93/CLBLL_L_B5 } INT_R_X3Y92/NN2BEG3 INT_R_X3Y94/SR1BEG3 { INT_R_X3Y93/IMUX7 CLBLM_R_X3Y93/CLBLM_M_A1 } { INT_R_X3Y93/SR1BEG_S0 INT_R_X3Y93/IMUX10 CLBLM_R_X3Y93/CLBLM_L_A4 } INT_R_X3Y93/IMUX15 CLBLM_R_X3Y93/CLBLM_M_B1 }  [get_nets {addr_reg[19]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_L_DQ CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS3 { INT_L_X4Y88/IMUX_L39 CLBLL_L_X4Y88/CLBLL_L_D3 } { INT_L_X4Y88/IMUX_L7 CLBLL_L_X4Y88/CLBLL_LL_A1 } INT_L_X4Y88/IMUX_L15 CLBLL_L_X4Y88/CLBLL_LL_B1 }  [get_nets {rec1/timer_count_reg[7]}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_M_AQ CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS4 INT_R_X3Y93/SS2BEG0 INT_R_X3Y91/SS6BEG0 INT_R_X3Y85/SS6BEG0 INT_R_X3Y79/SS6BEG0 INT_R_X3Y73/SW2BEG0 INT_L_X2Y72/BYP_ALT1 INT_L_X2Y72/BYP_L1 CLBLL_L_X2Y72/CLBLL_LL_AX }  [get_nets {addr[18]}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_M_BMUX CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS21 { INT_R_X3Y90/NL1BEG2 { INT_R_X3Y91/IMUX36 CLBLM_R_X3Y91/CLBLM_L_D2 } INT_R_X3Y91/WR1BEG3 { INT_L_X2Y91/IMUX_L6 CLBLL_L_X2Y91/CLBLL_L_A1 } INT_L_X2Y91/SR1BEG3 INT_L_X2Y90/SL1BEG3 INT_L_X2Y89/IMUX_L6 CLBLL_L_X2Y89/CLBLL_L_A1 } { INT_R_X3Y90/IMUX31 CLBLM_R_X3Y90/CLBLM_M_C5 } { INT_R_X3Y90/SL1BEG3 { INT_R_X3Y89/IMUX6 CLBLM_R_X3Y89/CLBLM_L_A1 } { INT_R_X3Y89/IMUX7 CLBLM_R_X3Y89/CLBLM_M_A1 } INT_R_X3Y89/SS2BEG3 INT_R_X3Y88/IMUX8 CLBLM_R_X3Y88/CLBLM_M_A5 } { INT_R_X3Y90/SR1BEG_S0 { INT_R_X3Y90/IMUX9 CLBLM_R_X3Y90/CLBLM_L_A5 } INT_R_X3Y90/SE2BEG0 INT_L_X4Y89/SW2BEG0 INT_R_X3Y88/BYP_ALT1 INT_R_X3Y88/BYP1 CLBLM_R_X3Y88/CLBLM_M_AX } { INT_R_X3Y90/WL1BEG2 INT_L_X2Y90/IMUX_L6 CLBLL_L_X2Y90/CLBLL_L_A1 } INT_R_X3Y90/IMUX15 CLBLM_R_X3Y90/CLBLM_M_B1 }  [get_nets {score[1]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_L_B CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS9 { INT_R_X5Y90/IMUX2 CLBLM_R_X5Y90/CLBLM_M_A2 } { INT_R_X5Y90/IMUX10 CLBLM_R_X5Y90/CLBLM_L_A4 } INT_R_X5Y90/IMUX18 CLBLM_R_X5Y90/CLBLM_M_B2 }  [get_nets {FSM_sequential_state_reg[2]_i_3_n_0}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_L_CQ CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS2 { INT_L_X4Y88/NE2BEG2 INT_R_X5Y89/SL1BEG2 { INT_R_X5Y88/WL1BEG1 INT_L_X4Y88/IMUX_L11 CLBLL_L_X4Y88/CLBLL_LL_A4 } INT_R_X5Y88/IMUX12 CLBLM_R_X5Y88/CLBLM_M_B6 } INT_L_X4Y88/IMUX_L20 CLBLL_L_X4Y88/CLBLL_L_C2 }  [get_nets {rec1/timer_count_reg[6]}]
set_property ROUTE { CLBLL_L_X2Y77/CLBLL_LL_C CLBLL_L_X2Y77/CLBLL_LL_CMUX CLBLL_L_X2Y77/CLBLL_LOGIC_OUTS22 INT_L_X2Y77/SR1BEG1 INT_L_X2Y76/IMUX_L27 CLBLL_L_X2Y76/CLBLL_LL_B4 }  [get_nets {frame_buf/__0_n_0}]
set_property ROUTE { CLBLL_L_X2Y76/CLBLL_LL_C CLBLL_L_X2Y76/CLBLL_LOGIC_OUTS14 INT_L_X2Y76/NR1BEG2 { INT_L_X2Y77/IMUX_L4 CLBLL_L_X2Y77/CLBLL_LL_A6 } { INT_L_X2Y77/IMUX_L44 CLBLL_L_X2Y77/CLBLL_LL_D4 } INT_L_X2Y77/IMUX_L12 CLBLL_L_X2Y77/CLBLL_LL_B6 }  [get_nets {frame_buf/mem}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_M_AMUX CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS20 INT_L_X8Y94/SR1BEG3 INT_L_X8Y93/IMUX_L23 CLBLM_L_X8Y93/CLBLM_L_C3 }  [get_nets {wait_count_reg[20]_i_2_n_7}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_M_CMUX CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS22 INT_L_X8Y94/IMUX_L0 CLBLM_L_X8Y94/CLBLM_L_A3 }  [get_nets {wait_count_reg[20]_i_2_n_5}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_M_BMUX CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS21 INT_L_X8Y94/SR1BEG_S0 INT_L_X8Y94/IMUX_L10 CLBLM_L_X8Y94/CLBLM_L_A4 }  [get_nets {wait_count_reg[20]_i_2_n_6}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_LL_AMUX CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS20 INT_L_X2Y64/SR1BEG3 INT_L_X2Y64/IMUX_L24 CLBLL_L_X2Y64/CLBLL_LL_B5 }  [get_nets {plusOp[8]}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_M_D CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS15 INT_R_X3Y90/NR1BEG3 INT_R_X3Y91/IMUX23 CLBLM_R_X3Y91/CLBLM_L_C3 }  [get_nets {state_reg[1]_i_5_n_0}]
set_property ROUTE { CLBLL_L_X2Y79/CLBLL_LL_AQ CLBLL_L_X2Y79/CLBLL_LOGIC_OUTS4 INT_L_X2Y79/NW6BEG0 INT_L_X0Y82/SR1BEG_S0 INT_L_X0Y82/IMUX_L34 LIOI3_TBYTESRC_X0Y81/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y81/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y81/LIOI_O0 }  [get_nets {MemOE_OBUF}]
set_property ROUTE { CLBLL_L_X2Y90/CLBLL_L_AQ CLBLL_L_X2Y90/CLBLL_LOGIC_OUTS0 { INT_L_X2Y90/ER1BEG1 { INT_R_X3Y90/IMUX26 CLBLM_R_X3Y90/CLBLM_L_B4 } { INT_R_X3Y90/IMUX35 CLBLM_R_X3Y90/CLBLM_M_C6 } INT_R_X3Y90/SS2BEG1 INT_R_X3Y88/BYP_ALT4 INT_R_X3Y88/BYP4 CLBLM_R_X3Y88/CLBLM_M_BX } { INT_L_X2Y90/SL1BEG0 { INT_L_X2Y89/SE2BEG0 INT_R_X3Y88/IMUX24 CLBLM_R_X3Y88/CLBLM_M_B5 } INT_L_X2Y89/IMUX_L16 CLBLL_L_X2Y89/CLBLL_L_B3 } { INT_L_X2Y90/NE2BEG0 INT_R_X3Y91/NL1BEG_N3 INT_R_X3Y91/IMUX46 CLBLM_R_X3Y91/CLBLM_L_D5 } { INT_L_X2Y90/IMUX_L0 CLBLL_L_X2Y90/CLBLL_L_A3 } { INT_L_X2Y90/SE2BEG0 { INT_R_X3Y89/IMUX1 CLBLM_R_X3Y89/CLBLM_M_A3 } INT_R_X3Y89/IMUX16 CLBLM_R_X3Y89/CLBLM_L_B3 } INT_L_X2Y90/NR1BEG0 INT_L_X2Y91/IMUX_L16 CLBLL_L_X2Y91/CLBLL_L_B3 }  [get_nets {score[2]}]
set_property ROUTE { CLBLM_R_X3Y93/CLBLM_M_BQ CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS5 INT_R_X3Y93/SS2BEG1 INT_R_X3Y91/SS6BEG1 INT_R_X3Y85/SS6BEG1 INT_R_X3Y79/SS6BEG1 INT_R_X3Y73/SW2BEG1 INT_L_X2Y72/BYP_ALT4 INT_L_X2Y72/BYP_L4 CLBLL_L_X2Y72/CLBLL_LL_BX }  [get_nets {addr[19]}]
set_property ROUTE { CLBLM_R_X7Y94/CLBLM_L_C CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS10 INT_R_X7Y94/ER1BEG3 INT_L_X8Y94/IMUX_L46 CLBLM_L_X8Y94/CLBLM_L_D5 }  [get_nets {wait_count[24]_i_10_n_0}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_L_A CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS8 INT_R_X3Y79/NN2BEG0 INT_R_X3Y81/IMUX9 CLBLM_R_X3Y81/CLBLM_L_A5 }  [get_nets {reg[14]_i_3_n_0}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_M_COUT CLBLM_L_X8Y94/CLBLM_M_COUT_N }  [get_nets {wait_count_reg[20]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y96/CLBLM_L_D CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS11 { INT_R_X5Y96/IMUX30 CLBLM_R_X5Y96/CLBLM_L_C5 } INT_R_X5Y96/SR1BEG_S0 INT_R_X5Y96/IMUX25 CLBLM_R_X5Y96/CLBLM_L_B5 }  [get_nets {point_index[6]_i_2_n_0}]
set_property ROUTE { CLBLM_L_X8Y94/CLBLM_M_DMUX CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS23 INT_L_X8Y94/SL1BEG1 INT_L_X8Y93/IMUX_L10 CLBLM_L_X8Y93/CLBLM_L_A4 }  [get_nets {wait_count_reg[20]_i_2_n_4}]
set_property ROUTE { CLBLL_L_X4Y93/CLBLL_LL_A CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS12 { INT_L_X4Y93/NL1BEG_N3 INT_L_X4Y93/IMUX_L21 CLBLL_L_X4Y93/CLBLL_L_C4 } { INT_L_X4Y93/SW2BEG0 INT_R_X3Y92/FAN_ALT2 INT_R_X3Y92/FAN_BOUNCE2 INT_R_X3Y92/IMUX16 CLBLM_R_X3Y92/CLBLM_L_B3 } INT_L_X4Y93/NN2BEG0 { INT_L_X4Y95/EL1BEG_N3 INT_R_X5Y94/IMUX38 CLBLM_R_X5Y94/CLBLM_M_D3 } INT_L_X4Y95/NE2BEG0 { INT_R_X5Y96/NL1BEG_N3 { INT_R_X5Y96/IMUX21 CLBLM_R_X5Y96/CLBLM_L_C4 } { INT_R_X5Y96/NL1BEG2 { INT_R_X5Y97/IMUX3 CLBLM_R_X5Y97/CLBLM_L_A2 } { INT_R_X5Y97/BYP_ALT2 INT_R_X5Y97/BYP_BOUNCE2 INT_R_X5Y97/IMUX14 CLBLM_R_X5Y97/CLBLM_L_B1 } INT_R_X5Y97/IMUX11 CLBLM_R_X5Y97/CLBLM_M_A4 } INT_R_X5Y96/IMUX14 CLBLM_R_X5Y96/CLBLM_L_B1 } { INT_R_X5Y96/IMUX9 CLBLM_R_X5Y96/CLBLM_L_A5 } INT_R_X5Y96/WR1BEG1 INT_L_X4Y96/IMUX_L10 CLBLL_L_X4Y96/CLBLL_L_A4 }  [get_nets {point_end[7]_i_3_n_0}]
set_property ROUTE { LIOB33_X0Y77/IOB_IBUF0 LIOI3_X0Y77/LIOI_I0 LIOI3_X0Y77/LIOI_ILOGIC0_D LIOI3_X0Y77/IOI_ILOGIC0_O LIOI3_X0Y77/LIOI_I2GCLK_TOP0 HCLK_CMT_X8Y78/HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL0_I0 }  [get_nets {clk_IBUF}]
set_property ROUTE { CLBLL_L_X4Y89/CLBLL_L_BQ CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS1 { INT_L_X4Y89/SL1BEG1 { INT_L_X4Y88/IMUX_L35 CLBLL_L_X4Y88/CLBLL_LL_C6 } INT_L_X4Y88/IMUX_L43 CLBLL_L_X4Y88/CLBLL_LL_D6 } INT_L_X4Y89/IMUX_L19 CLBLL_L_X4Y89/CLBLL_L_B2 }  [get_nets {rec1/timer_count_reg[9]}]
set_property ROUTE { CLBLM_R_X3Y94/CLBLM_L_D CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS11 { INT_R_X3Y94/IMUX30 CLBLM_R_X3Y94/CLBLM_L_C5 } { INT_R_X3Y94/SL1BEG3 { INT_R_X3Y93/IMUX23 CLBLM_R_X3Y93/CLBLM_L_C3 } INT_R_X3Y93/IMUX39 CLBLM_R_X3Y93/CLBLM_L_D3 } INT_R_X3Y94/SS2BEG3 { INT_R_X3Y92/IMUX7 CLBLM_R_X3Y92/CLBLM_M_A1 } INT_R_X3Y92/IMUX15 CLBLM_R_X3Y92/CLBLM_M_B1 }  [get_nets {fc_en_i_3_n_0}]
set_property ROUTE { CLBLM_R_X3Y88/CLBLM_M_DQ CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS7 { INT_R_X3Y88/IMUX38 CLBLM_R_X3Y88/CLBLM_M_D3 } INT_R_X3Y88/NR1BEG3 INT_R_X3Y89/IMUX22 CLBLM_R_X3Y89/CLBLM_M_C3 }  [get_nets {hscore1_bin[6]}]
set_property ROUTE { CLBLL_L_X2Y65/CLBLL_L_BQ CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS1 INT_L_X2Y65/WW2BEG1 INT_L_X0Y65/ER1BEG2 INT_R_X1Y65/EL1BEG1 { INT_L_X2Y65/BYP_ALT4 INT_L_X2Y65/BYP_L4 CLBLL_L_X2Y65/CLBLL_LL_BX } INT_L_X2Y65/IMUX_L26 CLBLL_L_X2Y65/CLBLL_L_B4 }  [get_nets {addr[16]}]
set_property ROUTE { CLBLL_L_X2Y90/CLBLL_L_AMUX CLBLL_L_X2Y90/CLBLL_LOGIC_OUTS16 { INT_L_X2Y90/SR1BEG3 { INT_L_X2Y89/ER1BEG_S0 { INT_R_X3Y90/IMUX25 CLBLM_R_X3Y90/CLBLM_L_B5 } { INT_R_X3Y90/SL1BEG0 { INT_R_X3Y89/IMUX24 CLBLM_R_X3Y89/CLBLM_M_B5 } INT_R_X3Y89/SR1BEG1 { INT_R_X3Y88/IMUX27 CLBLM_R_X3Y88/CLBLM_M_B4 } INT_R_X3Y88/WL1BEG0 { INT_L_X2Y88/IMUX_L9 CLBLL_L_X2Y88/CLBLL_L_A5 } { INT_L_X2Y88/IMUX_L32 CLBLL_L_X2Y88/CLBLL_LL_C1 } INT_L_X2Y88/IMUX_L33 CLBLL_L_X2Y88/CLBLL_L_C1 } { INT_R_X3Y90/BYP_ALT1 INT_R_X3Y90/BYP_BOUNCE1 INT_R_X3Y90/IMUX29 CLBLM_R_X3Y90/CLBLM_M_C2 } INT_R_X3Y90/NR1BEG0 INT_R_X3Y91/IMUX41 CLBLM_R_X3Y91/CLBLM_L_D1 } { INT_L_X2Y89/SL1BEG3 { INT_L_X2Y88/IMUX_L47 CLBLL_L_X2Y88/CLBLL_LL_D5 } { INT_L_X2Y88/IMUX_L7 CLBLL_L_X2Y88/CLBLL_LL_A1 } { INT_L_X2Y88/IMUX_L14 CLBLL_L_X2Y88/CLBLL_L_B1 } INT_L_X2Y88/IMUX_L15 CLBLL_L_X2Y88/CLBLL_LL_B1 } INT_L_X2Y89/FAN_ALT3 INT_L_X2Y89/FAN_BOUNCE3 { INT_L_X2Y89/BYP_ALT5 INT_L_X2Y89/BYP_L5 CLBLL_L_X2Y89/CLBLL_L_BX } INT_L_X2Y89/IMUX_L19 CLBLL_L_X2Y89/CLBLL_L_B2 } { INT_L_X2Y90/FAN_ALT5 INT_L_X2Y90/FAN_BOUNCE5 INT_L_X2Y90/IMUX_L3 CLBLL_L_X2Y90/CLBLL_L_A2 } INT_L_X2Y90/EL1BEG1 INT_R_X3Y90/EL1BEG0 INT_L_X4Y90/IMUX_L8 CLBLL_L_X4Y90/CLBLL_LL_A5 }  [get_nets {score[3]}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_M_A CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS12 INT_R_X3Y92/SL1BEG0 { INT_R_X3Y91/IMUX32 CLBLM_R_X3Y91/CLBLM_M_C1 } INT_R_X3Y91/IMUX40 CLBLM_R_X3Y91/CLBLM_M_D1 }  [get_nets {hscore3_bin[6]_i_3_n_0}]
set_property ROUTE { CLBLL_L_X4Y89/CLBLL_L_AQ CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS0 { INT_L_X4Y89/SL1BEG0 { INT_L_X4Y88/IMUX_L40 CLBLL_L_X4Y88/CLBLL_LL_D1 } INT_L_X4Y88/IMUX_L24 CLBLL_L_X4Y88/CLBLL_LL_B5 } INT_L_X4Y89/IMUX_L0 CLBLL_L_X4Y89/CLBLL_L_A3 }  [get_nets {rec1/timer_count_reg[8]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_M_C CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS14 { INT_R_X5Y90/BYP_ALT2 INT_R_X5Y90/BYP_BOUNCE2 INT_R_X5Y90/IMUX6 CLBLM_R_X5Y90/CLBLM_L_A1 } { INT_R_X5Y90/IMUX4 CLBLM_R_X5Y90/CLBLM_M_A6 } INT_R_X5Y90/IMUX12 CLBLM_R_X5Y90/CLBLM_M_B6 }  [get_nets {FSM_sequential_state_reg[2]_i_4_n_0}]
set_property ROUTE { CLBLL_L_X2Y113/CLBLL_L_AQ CLBLL_L_X2Y113/CLBLL_LOGIC_OUTS0 INT_L_X2Y113/SS2BEG0 INT_L_X2Y111/IMUX_L9 CLBLL_L_X2Y111/CLBLL_L_A5 }  [get_nets {Rs2m[10]}]
set_property ROUTE { CLBLL_L_X2Y66/CLBLL_LL_AQ CLBLL_L_X2Y66/CLBLL_LOGIC_OUTS4 { INT_L_X2Y66/SS2BEG0 INT_L_X2Y64/IMUX_L17 CLBLL_L_X2Y64/CLBLL_LL_B3 } { INT_L_X2Y66/IMUX_L1 CLBLL_L_X2Y66/CLBLL_LL_A3 } INT_L_X2Y66/NR1BEG0 INT_L_X2Y67/BYP_ALT1 INT_L_X2Y67/BYP_L1 CLBLL_L_X2Y67/CLBLL_LL_AX }  [get_nets {addr[17]}]
set_property ROUTE { CLBLM_R_X3Y90/CLBLM_M_CQ CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS6 { INT_R_X3Y90/IMUX21 CLBLM_R_X3Y90/CLBLM_L_C4 } { INT_R_X3Y90/NL1BEG1 { INT_R_X3Y91/IMUX42 CLBLM_R_X3Y91/CLBLM_L_D6 } INT_R_X3Y91/IMUX18 CLBLM_R_X3Y91/CLBLM_M_B2 } INT_R_X3Y90/SR1BEG3 { INT_R_X3Y89/SL1BEG3 INT_R_X3Y88/IMUX31 CLBLM_R_X3Y88/CLBLM_M_C5 } { INT_R_X3Y89/WL1BEG2 { INT_L_X2Y89/BYP_ALT2 INT_L_X2Y89/BYP_L2 CLBLL_L_X2Y89/CLBLL_L_CX } { INT_L_X2Y89/NN2BEG3 INT_L_X2Y91/IMUX_L7 CLBLL_L_X2Y91/CLBLL_LL_A1 } INT_L_X2Y89/IMUX_L21 CLBLL_L_X2Y89/CLBLL_L_C4 } { INT_R_X3Y89/IMUX15 CLBLM_R_X3Y89/CLBLM_M_B1 } INT_R_X3Y90/IMUX32 CLBLM_R_X3Y90/CLBLM_M_C1 }  [get_nets {score[4]}]
set_property ROUTE { CLBLL_L_X2Y91/CLBLL_L_AMUX CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS16 INT_L_X2Y91/SL1BEG2 INT_L_X2Y90/SS2BEG2 { INT_L_X2Y88/IMUX_L44 CLBLL_L_X2Y88/CLBLL_LL_D4 } { INT_L_X2Y88/IMUX_L5 CLBLL_L_X2Y88/CLBLL_L_A6 } { INT_L_X2Y88/FAN_ALT1 INT_L_X2Y88/FAN_BOUNCE1 { INT_L_X2Y88/IMUX_L34 CLBLL_L_X2Y88/CLBLL_L_C6 } { INT_L_X2Y88/IMUX_L18 CLBLL_L_X2Y88/CLBLL_LL_B2 } INT_L_X2Y88/IMUX_L2 CLBLL_L_X2Y88/CLBLL_LL_A2 } { INT_L_X2Y88/IMUX_L13 CLBLL_L_X2Y88/CLBLL_L_B6 } INT_L_X2Y88/IMUX_L22 CLBLL_L_X2Y88/CLBLL_LL_C3 }  [get_nets {seg_OBUF[6]_inst_i_4_n_0}]
set_property ROUTE { CLBLM_R_X3Y63/CLBLM_M_C CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS14 INT_R_X3Y63/IMUX12 CLBLM_R_X3Y63/CLBLM_M_B6 }  [get_nets {addr_reg[10]_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y87/CLBLL_L_DQ CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS3 { INT_L_X4Y87/IMUX_L39 CLBLL_L_X4Y87/CLBLL_L_D3 } { INT_L_X4Y87/ER1BEG_S0 INT_R_X5Y88/IMUX17 CLBLM_R_X5Y88/CLBLM_M_B3 } INT_L_X4Y87/NR1BEG3 INT_L_X4Y88/FAN_ALT1 INT_L_X4Y88/FAN_BOUNCE1 INT_L_X4Y88/IMUX_L2 CLBLL_L_X4Y88/CLBLL_LL_A2 }  [get_nets {rec1/timer_count_reg[3]}]
set_property ROUTE { CLBLL_L_X2Y109/CLBLL_LL_AQ CLBLL_L_X2Y109/CLBLL_LOGIC_OUTS4 INT_L_X2Y109/BYP_ALT1 INT_L_X2Y109/BYP_BOUNCE1 INT_L_X2Y109/IMUX_L27 CLBLL_L_X2Y109/CLBLL_LL_B4 }  [get_nets {frame_buf/vgaBlue_reg_n_0_[0]}]
set_property ROUTE { CLBLM_R_X5Y88/CLBLM_M_A CLBLM_R_X5Y88/CLBLM_M_AMUX CLBLM_R_X5Y88/CLBLM_LOGIC_OUTS20 INT_R_X5Y88/WR1BEG3 INT_L_X4Y88/IMUX_L38 CLBLL_L_X4Y88/CLBLL_LL_D3 }  [get_nets {FSM_sequential_state_reg[2]_i_11_n_0}]
set_property ROUTE { CLBLL_L_X2Y112/CLBLL_L_AQ CLBLL_L_X2Y112/CLBLL_LOGIC_OUTS0 INT_L_X2Y112/SR1BEG1 INT_L_X2Y111/IMUX_L12 CLBLL_L_X2Y111/CLBLL_LL_B6 }  [get_nets {Rs2m[11]}]
set_property ROUTE { CLBLM_R_X3Y95/CLBLM_M_AMUX CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS20 INT_R_X3Y95/SW2BEG2 INT_L_X2Y94/ER1BEG3 INT_R_X3Y95/IMUX0 CLBLM_R_X3Y95/CLBLM_L_A3 }  [get_nets {seq_ram_reg_0_127_1_1_n_0}]
set_property ROUTE { CLBLL_L_X2Y94/CLBLL_LL_BQ CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS5 { INT_L_X2Y94/SW2BEG1 INT_R_X1Y93/ER1BEG2 INT_L_X2Y93/NR1BEG2 INT_L_X2Y94/IMUX_L12 CLBLL_L_X2Y94/CLBLL_LL_B6 } INT_L_X2Y94/IMUX_L10 CLBLL_L_X2Y94/CLBLL_L_A4 }  [get_nets {sound_reg_reg[9]}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_L_AQ CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS0 { INT_R_X3Y91/SL1BEG0 { INT_R_X3Y90/IMUX33 CLBLM_R_X3Y90/CLBLM_L_C1 } { INT_R_X3Y90/SR1BEG1 { INT_R_X3Y89/IMUX28 CLBLM_R_X3Y89/CLBLM_M_C4 } INT_R_X3Y89/SR1BEG2 { INT_R_X3Y88/IMUX22 CLBLM_R_X3Y88/CLBLM_M_C3 } INT_R_X3Y88/BYP_ALT3 INT_R_X3Y88/BYP3 CLBLM_R_X3Y88/CLBLM_M_CX } { INT_R_X3Y90/IMUX40 CLBLM_R_X3Y90/CLBLM_M_D1 } INT_R_X3Y90/WL1BEG_N3 INT_L_X2Y89/IMUX_L23 CLBLL_L_X2Y89/CLBLL_L_C3 } { INT_R_X3Y91/IMUX0 CLBLM_R_X3Y91/CLBLM_L_A3 } INT_R_X3Y91/WR1BEG1 INT_L_X2Y91/IMUX_L10 CLBLL_L_X2Y91/CLBLL_L_A4 }  [get_nets {score[5]}]
set_property ROUTE { CLBLL_L_X4Y87/CLBLL_L_CQ CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS2 { INT_L_X4Y87/IMUX_L20 CLBLL_L_X4Y87/CLBLL_L_C2 } INT_L_X4Y87/NR1BEG2 { INT_L_X4Y88/IMUX_L12 CLBLL_L_X4Y88/CLBLL_LL_B6 } INT_L_X4Y88/EL1BEG1 INT_R_X5Y88/IMUX2 CLBLM_R_X5Y88/CLBLM_M_A2 }  [get_nets {rec1/timer_count_reg[2]}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_L_C CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS10 INT_R_X3Y91/NR1BEG2 INT_R_X3Y92/IMUX13 CLBLM_R_X3Y92/CLBLM_L_B6 }  [get_nets {state_reg[1]_i_4_n_0}]
set_property ROUTE { CLBLL_L_X2Y111/CLBLL_LL_AQ CLBLL_L_X2Y111/CLBLL_LOGIC_OUTS4 INT_L_X2Y111/SL1BEG0 INT_L_X2Y110/SR1BEG1 INT_L_X2Y109/IMUX_L35 CLBLL_L_X2Y109/CLBLL_LL_C6 }  [get_nets {frame_buf/vgaBlue_reg_n_0_[1]}]
set_property ROUTE { CLBLM_L_X8Y93/CLBLM_L_D CLBLM_L_X8Y93/CLBLM_L_DMUX CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS19 INT_L_X8Y93/SS2BEG1 INT_L_X8Y91/IMUX_L3 CLBLM_L_X8Y91/CLBLM_L_A2 }  [get_nets {wait_count[24]_i_11_n_0}]
set_property ROUTE { CLBLL_L_X2Y113/CLBLL_L_BQ CLBLL_L_X2Y113/CLBLL_LOGIC_OUTS1 INT_L_X2Y113/SS2BEG1 INT_L_X2Y111/IMUX_L19 CLBLL_L_X2Y111/CLBLL_L_B2 }  [get_nets {Rs2m[12]}]
set_property ROUTE { CLBLL_L_X2Y75/CLBLL_LL_C CLBLL_L_X2Y75/CLBLL_LOGIC_OUTS14 INT_L_X2Y75/IMUX_L4 CLBLL_L_X2Y75/CLBLL_LL_A6 }  [get_nets {frame_buf/__1_n_0}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_L_A CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS8 INT_R_X3Y80/NR1BEG0 INT_R_X3Y81/IMUX0 CLBLM_R_X3Y81/CLBLM_L_A3 }  [get_nets {reg[14]_i_4_n_0}]
set_property ROUTE { CLBLM_R_X3Y64/CLBLM_L_B CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS9 INT_R_X3Y64/NR1BEG1 INT_R_X3Y65/IMUX34 CLBLM_R_X3Y65/CLBLM_L_C6 }  [get_nets {plusOp[4]}]
set_property ROUTE { CLBLM_R_X5Y77/CLBLM_L_A CLBLM_R_X5Y77/CLBLM_LOGIC_OUTS8 INT_R_X5Y77/IMUX17 CLBLM_R_X5Y77/CLBLM_M_B3 }  [get_nets {frame_buf/SRAM/count_next[0]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_L_C CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS10 INT_R_X5Y90/IMUX5 CLBLM_R_X5Y90/CLBLM_L_A6 }  [get_nets {FSM_sequential_state_reg[2]_i_2__0_n_0}]
set_property ROUTE { CLBLL_L_X2Y64/CLBLL_L_C CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS10 INT_L_X2Y64/NL1BEG1 INT_L_X2Y65/IMUX_L25 CLBLL_L_X2Y65/CLBLL_L_B5 }  [get_nets {addr_reg[16]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_L_AMUX CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS16 { INT_R_X3Y91/SL1BEG2 { INT_R_X3Y90/SW2BEG2 INT_L_X2Y89/IMUX_L36 CLBLL_L_X2Y89/CLBLL_L_D2 } { INT_R_X3Y90/SL1BEG2 INT_R_X3Y89/SL1BEG2 INT_R_X3Y88/IMUX45 CLBLM_R_X3Y88/CLBLM_M_D2 } INT_R_X3Y90/IMUX36 CLBLM_R_X3Y90/CLBLM_L_D2 } { INT_R_X3Y91/SR1BEG3 { INT_R_X3Y90/IMUX7 CLBLM_R_X3Y90/CLBLM_M_A1 } INT_R_X3Y90/SS2BEG3 INT_R_X3Y88/BYP_ALT6 { INT_R_X3Y88/BYP6 CLBLM_R_X3Y88/CLBLM_M_DX } INT_R_X3Y88/BYP_BOUNCE6 INT_R_X3Y89/IMUX32 CLBLM_R_X3Y89/CLBLM_M_C1 } { INT_R_X3Y91/FAN_ALT5 INT_R_X3Y91/FAN_BOUNCE5 INT_R_X3Y91/IMUX3 CLBLM_R_X3Y91/CLBLM_L_A2 } INT_R_X3Y91/WL1BEG1 INT_L_X2Y91/IMUX_L19 CLBLL_L_X2Y91/CLBLL_L_B2 }  [get_nets {score[6]}]
set_property ROUTE { CLBLL_L_X4Y82/CLBLL_LL_CQ CLBLL_L_X4Y82/CLBLL_LOGIC_OUTS6 INT_L_X4Y82/NN6BEG2 INT_L_X4Y88/WW2BEG1 { INT_L_X2Y88/NL1BEG1 INT_L_X2Y89/NN2BEG1 { INT_L_X2Y91/IMUX_L11 CLBLL_L_X2Y91/CLBLL_LL_A4 } { INT_L_X2Y91/IMUX_L18 CLBLL_L_X2Y91/CLBLL_LL_B2 } { INT_L_X2Y91/IMUX_L25 CLBLL_L_X2Y91/CLBLL_L_B5 } INT_L_X2Y91/IMUX_L3 CLBLL_L_X2Y91/CLBLL_L_A2 } { INT_L_X2Y88/IMUX_L43 CLBLL_L_X2Y88/CLBLL_LL_D6 } { INT_L_X2Y88/IMUX_L11 CLBLL_L_X2Y88/CLBLL_LL_A4 } { INT_L_X2Y88/IMUX_L19 CLBLL_L_X2Y88/CLBLL_L_B2 } { INT_L_X2Y88/IMUX_L20 CLBLL_L_X2Y88/CLBLL_L_C2 } { INT_L_X2Y88/IMUX_L27 CLBLL_L_X2Y88/CLBLL_LL_B4 } { INT_L_X2Y88/IMUX_L28 CLBLL_L_X2Y88/CLBLL_LL_C4 } INT_L_X2Y88/IMUX_L3 CLBLL_L_X2Y88/CLBLL_L_A2 }  [get_nets {seven_seg/anode_select[0]}]
set_property ROUTE { CLBLM_R_X3Y92/CLBLM_M_C CLBLM_R_X3Y92/CLBLM_M_CMUX CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS22 INT_R_X3Y92/IMUX8 CLBLM_R_X3Y92/CLBLM_M_A5 }  [get_nets {fc_en_i_2_n_0}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_L_BQ CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS1 { INT_L_X4Y88/IMUX_L19 CLBLL_L_X4Y88/CLBLL_L_B2 } { INT_L_X4Y88/IMUX_L27 CLBLL_L_X4Y88/CLBLL_LL_B4 } INT_L_X4Y88/EL1BEG0 INT_R_X5Y88/IMUX1 CLBLM_R_X5Y88/CLBLM_M_A3 }  [get_nets {rec1/timer_count_reg[5]}]
set_property ROUTE { CLBLM_R_X3Y96/CLBLM_M_AMUX CLBLM_R_X3Y96/CLBLM_LOGIC_OUTS20 INT_R_X3Y96/SR1BEG3 INT_R_X3Y95/SR1BEG_S0 INT_R_X3Y95/IMUX10 CLBLM_R_X3Y95/CLBLM_L_A4 }  [get_nets {seq_ram_reg_0_127_0_0_n_0}]
set_property ROUTE { CLBLL_L_X2Y112/CLBLL_L_BQ CLBLL_L_X2Y112/CLBLL_LOGIC_OUTS1 INT_L_X2Y112/SR1BEG2 INT_L_X2Y111/IMUX_L22 CLBLL_L_X2Y111/CLBLL_LL_C3 }  [get_nets {Rs2m[13]}]
set_property ROUTE { CLBLL_L_X2Y78/CLBLL_LL_C CLBLL_L_X2Y78/CLBLL_LOGIC_OUTS14 { INT_L_X2Y78/SL1BEG2 INT_L_X2Y77/SR1BEG3 { INT_L_X2Y76/SL1BEG3 { INT_L_X2Y75/IMUX_L7 CLBLL_L_X2Y75/CLBLL_LL_A1 } INT_L_X2Y75/IMUX_L15 CLBLL_L_X2Y75/CLBLL_LL_B1 } INT_L_X2Y76/SR1BEG_S0 INT_L_X2Y76/IMUX_L2 CLBLL_L_X2Y76/CLBLL_LL_A2 } INT_L_X2Y78/NE2BEG2 INT_R_X3Y79/NN6BEG2 INT_R_X3Y85/NN6BEG2 INT_R_X3Y91/NN2BEG2 INT_R_X3Y93/EE2BEG2 INT_R_X5Y93/WR1BEG3 { INT_L_X4Y93/IMUX_L6 CLBLL_L_X4Y93/CLBLL_L_A1 } { INT_L_X4Y93/IMUX_L14 CLBLL_L_X4Y93/CLBLL_L_B1 } INT_L_X4Y93/WL1BEG1 INT_R_X3Y93/IMUX42 CLBLM_R_X3Y93/CLBLM_L_D6 }  [get_nets {ready}]
set_property ROUTE { CLBLL_L_X4Y88/CLBLL_L_AQ CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS0 { INT_L_X4Y88/NL1BEG_N3 { INT_L_X4Y88/IMUX_L45 CLBLL_L_X4Y88/CLBLL_LL_D2 } INT_L_X4Y88/IMUX_L6 CLBLL_L_X4Y88/CLBLL_L_A1 } INT_L_X4Y88/IMUX_L32 CLBLL_L_X4Y88/CLBLL_LL_C1 }  [get_nets {rec1/timer_count_reg[4]}]
set_property ROUTE { CLBLL_L_X4Y82/CLBLL_LL_DQ CLBLL_L_X4Y82/CLBLL_LOGIC_OUTS7 INT_L_X4Y82/NN6BEG3 INT_L_X4Y88/WW2BEG2 { INT_L_X2Y88/IMUX_L38 CLBLL_L_X2Y88/CLBLL_LL_D3 } { INT_L_X2Y88/NL1BEG2 INT_L_X2Y89/NN2BEG2 { INT_L_X2Y91/FAN_ALT7 INT_L_X2Y91/FAN_BOUNCE7 { INT_L_X2Y91/IMUX_L0 CLBLL_L_X2Y91/CLBLL_L_A3 } { INT_L_X2Y91/IMUX_L2 CLBLL_L_X2Y91/CLBLL_LL_A2 } INT_L_X2Y91/IMUX_L26 CLBLL_L_X2Y91/CLBLL_L_B4 } INT_L_X2Y91/IMUX_L12 CLBLL_L_X2Y91/CLBLL_LL_B6 } { INT_L_X2Y88/IMUX_L6 CLBLL_L_X2Y88/CLBLL_L_A1 } { INT_L_X2Y88/FAN_ALT5 INT_L_X2Y88/FAN_BOUNCE5 { INT_L_X2Y88/FAN_ALT7 INT_L_X2Y88/FAN_BOUNCE7 { INT_L_X2Y88/IMUX_L16 CLBLL_L_X2Y88/CLBLL_L_B3 } INT_L_X2Y88/IMUX_L8 CLBLL_L_X2Y88/CLBLL_LL_A5 } INT_L_X2Y88/IMUX_L17 CLBLL_L_X2Y88/CLBLL_LL_B3 } { INT_L_X2Y88/IMUX_L29 CLBLL_L_X2Y88/CLBLL_LL_C2 } INT_L_X2Y88/IMUX_L30 CLBLL_L_X2Y88/CLBLL_L_C5 }  [get_nets {seven_seg/anode_select[1]}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_M_C { CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS14 INT_R_X3Y91/SS2BEG2 INT_R_X3Y89/FAN_ALT1 INT_R_X3Y89/FAN_BOUNCE1 INT_R_X3Y89/FAN_ALT6 INT_R_X3Y89/FAN6 CLBLM_R_X3Y89/CLBLM_L_CE } CLBLM_R_X3Y91/CLBLM_M_CMUX CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS22 INT_R_X3Y91/SR1BEG1 INT_R_X3Y90/FAN_ALT6 INT_R_X3Y90/FAN6 CLBLM_R_X3Y90/CLBLM_L_CE }  [get_nets {hscore3_bin_next}]
set_property ROUTE { CLBLL_L_X2Y97/CLBLL_L_B CLBLL_L_X2Y97/CLBLL_LOGIC_OUTS9 INT_L_X2Y97/SS2BEG1 INT_L_X2Y95/SL1BEG1 INT_L_X2Y94/FAN_ALT6 INT_L_X2Y94/FAN_L6 CLBLL_L_X2Y94/CLBLL_L_CE }  [get_nets {debounce_en}]
set_property ROUTE { CLBLM_R_X3Y91/CLBLM_M_BMUX CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS21 INT_R_X3Y91/IMUX31 CLBLM_R_X3Y91/CLBLM_M_C5 }  [get_nets {hscore3_bin[6]_i_4_n_0}]
set_property ROUTE { CLBLL_L_X2Y112/CLBLL_L_CQ CLBLL_L_X2Y112/CLBLL_LOGIC_OUTS2 INT_L_X2Y112/SW2BEG2 INT_R_X1Y111/ER1BEG3 INT_L_X2Y111/IMUX_L47 CLBLL_L_X2Y111/CLBLL_LL_D5 }  [get_nets {Rs2m[14]}]
