
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `read_verilog -sv -noblackbox ice40/ice40hx8k.sv src/top.sv src/top1.sv src/lcd1602.v src/keypad.v src/button.v src/mux.sv src/fpgaModule.sv src/keysync.sv src/ssdec.sv src/signExtender.sv src/alu.sv src/register_file.sv src/memory_control.sv src/control.sv src/pc.sv src/writeToReg.sv src/edgeDetector.sv src/request.sv src/ram.sv src/request_unit.sv ice40/uart/uart.v ice40/uart/uart_tx.v ice40/uart/uart_rx.v; synth_ice40 -top ice40hx8k -json ./ice40/build/ice40.json' --

1. Executing Verilog-2005 frontend: ice40/ice40hx8k.sv
Parsing SystemVerilog input from `ice40/ice40hx8k.sv' to AST representation.
Generating RTLIL representation for module `\ice40hx8k'.
Generating RTLIL representation for module `\reset_on_start'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/top.sv
Parsing SystemVerilog input from `src/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/top1.sv
Parsing SystemVerilog input from `src/top1.sv' to AST representation.
Generating RTLIL representation for module `\top1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/lcd1602.v
Parsing SystemVerilog input from `src/lcd1602.v' to AST representation.
Generating RTLIL representation for module `\lcd1602'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/keypad.v
Parsing SystemVerilog input from `src/keypad.v' to AST representation.
Generating RTLIL representation for module `\keypad'.
Note: Assuming pure combinatorial block at src/keypad.v:16.2-24.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/button.v
Parsing SystemVerilog input from `src/button.v' to AST representation.
Generating RTLIL representation for module `\button'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/mux.sv
Parsing SystemVerilog input from `src/mux.sv' to AST representation.
Generating RTLIL representation for module `\mux'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/fpgaModule.sv
Parsing SystemVerilog input from `src/fpgaModule.sv' to AST representation.
Generating RTLIL representation for module `\fpgaModule'.
Generating RTLIL representation for module `\bcd'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/keysync.sv
Parsing SystemVerilog input from `src/keysync.sv' to AST representation.
Generating RTLIL representation for module `\keysync'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/ssdec.sv
Parsing SystemVerilog input from `src/ssdec.sv' to AST representation.
Generating RTLIL representation for module `\ssdec'.
Warning: Replacing memory \seg7 with list of registers. See src/ssdec.sv:9
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/signExtender.sv
Parsing SystemVerilog input from `src/signExtender.sv' to AST representation.
Generating RTLIL representation for module `\signExtender'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/alu.sv
Parsing SystemVerilog input from `src/alu.sv' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/register_file.sv
Parsing SystemVerilog input from `src/register_file.sv' to AST representation.
Generating RTLIL representation for module `\register_file'.
Warning: Replacing memory \nxt_register with list of registers. See src/register_file.sv:60
Warning: Replacing memory \register with list of registers. See src/register_file.sv:47
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/memory_control.sv
Parsing SystemVerilog input from `src/memory_control.sv' to AST representation.
Generating RTLIL representation for module `\memory_control'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/control.sv
Parsing SystemVerilog input from `src/control.sv' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/pc.sv
Parsing SystemVerilog input from `src/pc.sv' to AST representation.
Generating RTLIL representation for module `\pc'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/writeToReg.sv
Parsing SystemVerilog input from `src/writeToReg.sv' to AST representation.
Generating RTLIL representation for module `\writeToReg'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/edgeDetector.sv
Parsing SystemVerilog input from `src/edgeDetector.sv' to AST representation.
Generating RTLIL representation for module `\edgeDetector'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: src/request.sv
Parsing SystemVerilog input from `src/request.sv' to AST representation.
Generating RTLIL representation for module `\request'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: src/ram.sv
Parsing SystemVerilog input from `src/ram.sv' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: src/request_unit.sv
Parsing SystemVerilog input from `src/request_unit.sv' to AST representation.
Generating RTLIL representation for module `\request_unit'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: ice40/uart/uart.v
Parsing SystemVerilog input from `ice40/uart/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: ice40/uart/uart_tx.v
Parsing SystemVerilog input from `ice40/uart/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: ice40/uart/uart_rx.v
Parsing SystemVerilog input from `ice40/uart/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

25. Executing SYNTH_ICE40 pass.

25.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

25.2. Executing HIERARCHY pass (managing design hierarchy).

25.2.1. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \lcd1602
Used module:                 \keypad
Used module:                     \button
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Parameter \DATA_WIDTH = 8

25.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

25.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000'.

25.2.4. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \lcd1602
Used module:                 \keypad
Used module:                     \button
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000

25.2.5. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \lcd1602
Used module:                 \keypad
Used module:                     \button
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Removing unused module `\uart_rx'.
Removing unused module `\uart_tx'.
Removing unused module `\request_unit'.
Removing unused module `\request'.
Removing unused module `\memory_control'.
Removed 5 unused modules.
Mapping positional arguments of cell ice40hx8k.top_inst (top).
Mapping positional arguments of cell ice40hx8k.ros (reset_on_start).
Warning: Resizing cell port top1.rram.read_enable from 32 bits to 1 bits.
Warning: Resizing cell port ice40hx8k.uart_inst.prescale from 32 bits to 16 bits.
Warning: Resizing cell port ice40hx8k.uart_inst.rst from 32 bits to 1 bits.

25.3. Executing PROC pass (convert processes to netlists).

25.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ram.$proc$src/ram.sv:0$369'.
Cleaned up 0 empty switches.

25.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$675 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$668 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$664 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$657 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$654 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$651 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$648 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$645 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$637 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$630 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$626 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$619 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$616 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$613 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$610 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$607 in module SB_DFFSR.
Marked 4 switch rules as full_case in process $proc$ice40/uart/uart_tx.v:78$843 in module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 7 switch rules as full_case in process $proc$ice40/uart/uart_rx.v:86$815 in module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$src/ram.sv:51$356 in module ram.
Removed 1 dead cases from process $proc$src/ram.sv:0$354 in module ram.
Marked 2 switch rules as full_case in process $proc$src/ram.sv:0$354 in module ram.
Marked 1 switch rules as full_case in process $proc$src/ram.sv:18$352 in module ram.
Marked 1 switch rules as full_case in process $proc$src/edgeDetector.sv:9$346 in module edgeDetector.
Marked 1 switch rules as full_case in process $proc$src/writeToReg.sv:0$342 in module writeToReg.
Marked 2 switch rules as full_case in process $proc$src/pc.sv:0$307 in module pc.
Marked 1 switch rules as full_case in process $proc$src/pc.sv:32$305 in module pc.
Removed 2 dead cases from process $proc$src/control.sv:0$300 in module control.
Marked 9 switch rules as full_case in process $proc$src/control.sv:0$300 in module control.
Removed 1 dead cases from process $proc$src/register_file.sv:0$289 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:0$289 in module register_file.
Removed 1 dead cases from process $proc$src/register_file.sv:0$286 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:0$286 in module register_file.
Removed 1 dead cases from process $proc$src/register_file.sv:0$278 in module register_file.
Marked 2 switch rules as full_case in process $proc$src/register_file.sv:0$278 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:43$208 in module register_file.
Marked 11 switch rules as full_case in process $proc$src/alu.sv:0$178 in module alu.
Marked 4 switch rules as full_case in process $proc$src/signExtender.sv:0$153 in module signExtender.
Removed 1 dead cases from process $proc$src/ssdec.sv:0$150 in module ssdec.
Marked 1 switch rules as full_case in process $proc$src/ssdec.sv:0$150 in module ssdec.
Marked 1 switch rules as full_case in process $proc$src/keysync.sv:15$144 in module keysync.
Marked 5 switch rules as full_case in process $proc$src/fpgaModule.sv:0$97 in module fpgaModule.
Marked 3 switch rules as full_case in process $proc$src/fpgaModule.sv:0$86 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/fpgaModule.sv:63$84 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/fpgaModule.sv:55$82 in module fpgaModule.
Marked 2 switch rules as full_case in process $proc$src/fpgaModule.sv:45$80 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/mux.sv:0$78 in module mux.
Marked 2 switch rules as full_case in process $proc$src/button.v:20$72 in module button.
Marked 2 switch rules as full_case in process $proc$src/keypad.v:51$67 in module keypad.
Marked 2 switch rules as full_case in process $proc$src/keypad.v:33$63 in module keypad.
Removed 1 dead cases from process $proc$src/keypad.v:16$62 in module keypad.
Marked 1 switch rules as full_case in process $proc$src/keypad.v:16$62 in module keypad.
Marked 3 switch rules as full_case in process $proc$src/lcd1602.v:171$60 in module lcd1602.
Marked 3 switch rules as full_case in process $proc$src/lcd1602.v:155$45 in module lcd1602.
Marked 1 switch rules as full_case in process $proc$src/lcd1602.v:107$44 in module lcd1602.
Marked 2 switch rules as full_case in process $proc$src/lcd1602.v:98$42 in module lcd1602.
Marked 3 switch rules as full_case in process $proc$src/lcd1602.v:81$34 in module lcd1602.
Marked 2 switch rules as full_case in process $proc$src/lcd1602.v:69$30 in module lcd1602.
Marked 5 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:131$16 in module reset_on_start.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:104$9 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:98$7 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:14$1 in module ice40hx8k.
Removed a total of 8 dead cases.

25.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 62 redundant assignments.
Promoted 166 assignments to connections.

25.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$678'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$674'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$667'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$663'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$656'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$653'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$650'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$647'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$644'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$642'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$640'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$636'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$629'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$625'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$615'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$612'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$609'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$606'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$604'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$862'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$861'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$860'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$859'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$858'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$857'.
  Set init value: \input_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$842'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$841'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$840'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$839'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$838'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$837'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$836'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$835'.
  Set init value: \output_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$834'.
  Set init value: \output_axis_tdata_reg = 8'00000000
Found init rule in `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
  Set init value: \startup = 3'000
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
  Set init value: \hz100 = 1'0
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
  Set init value: \ctr = 16'0000000000000000

25.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$675'.
Found async reset \R in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$664'.
Found async reset \S in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$654'.
Found async reset \R in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$648'.
Found async reset \S in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$637'.
Found async reset \R in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$626'.
Found async reset \S in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$616'.
Found async reset \R in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$610'.
Found async reset \nRst in `\ram.$proc$src/ram.sv:18$352'.
Found async reset \nRst_i in `\edgeDetector.$proc$src/edgeDetector.sv:9$346'.
Found async reset \nRST in `\pc.$proc$src/pc.sv:32$305'.
Found async reset \nRST in `\register_file.$proc$src/register_file.sv:43$208'.
Found async reset \rst in `\keysync.$proc$src/keysync.sv:15$144'.
Found async reset \nrst in `\fpgaModule.$proc$src/fpgaModule.sv:63$84'.
Found async reset \nrst in `\fpgaModule.$proc$src/fpgaModule.sv:55$82'.
Found async reset \nrst in `\fpgaModule.$proc$src/fpgaModule.sv:45$80'.
Found async reset \rst in `\keypad.$proc$src/keypad.v:33$63'.
Found async reset \manual in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Found async reset \rxready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Found async reset \txready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.

25.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~107 debug messages>

25.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$678'.
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$675'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$674'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$668'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$667'.
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$664'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$663'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$657'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$656'.
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$654'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$653'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$651'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$650'.
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$648'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$647'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$645'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$644'.
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$643'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$642'.
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$641'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$640'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$637'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$636'.
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$630'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$629'.
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$626'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$625'.
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$619'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$616'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$615'.
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$613'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$612'.
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$610'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$609'.
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$607'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$606'.
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$605'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$604'.
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$603'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$862'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$861'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$860'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$859'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$858'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$857'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
     1/6: $0\data_reg[8:0]
     2/6: $0\prescale_reg[18:0]
     3/6: $0\txd_reg[0:0]
     4/6: $0\busy_reg[0:0]
     5/6: $0\bit_cnt[3:0]
     6/6: $0\input_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$842'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$841'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$840'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$839'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$838'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$837'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$836'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$835'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$834'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
     1/9: $0\frame_error_reg[0:0]
     2/9: $0\overrun_error_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\output_axis_tvalid_reg[0:0]
     5/9: $0\output_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\data_reg[7:0]
     9/9: $0\busy_reg[0:0]
Creating decoders for process `\ram.$proc$src/ram.sv:51$356'.
     1/3: $1$memwr$\memory$src/ram.sv:53$351_EN[31:0]$362
     2/3: $1$memwr$\memory$src/ram.sv:53$351_DATA[31:0]$361
     3/3: $1$memwr$\memory$src/ram.sv:53$351_ADDR[11:0]$360
Creating decoders for process `\ram.$proc$src/ram.sv:0$354'.
     1/4: $2\next_state[0:0]
     2/4: $2\pc_enable[0:0]
     3/4: $1\next_state[0:0]
     4/4: $1\pc_enable[0:0]
Creating decoders for process `\ram.$proc$src/ram.sv:18$352'.
     1/1: $0\state[0:0]
Creating decoders for process `\edgeDetector.$proc$src/edgeDetector.sv:0$348'.
Creating decoders for process `\edgeDetector.$proc$src/edgeDetector.sv:9$346'.
     1/2: $0\flip1[0:0]
     2/2: $0\flip2[0:0]
Creating decoders for process `\writeToReg.$proc$src/writeToReg.sv:0$342'.
     1/1: $1\writeData[31:0]
Creating decoders for process `\pc.$proc$src/pc.sv:0$307'.
     1/2: $2\next_pc[31:0]
     2/2: $1\next_pc[31:0]
Creating decoders for process `\pc.$proc$src/pc.sv:32$305'.
     1/1: $0\PC[31:0]
Creating decoders for process `\control.$proc$src/control.sv:0$300'.
     1/23: $9\cuOP[5:0]
     2/23: $6\aluOP[3:0]
     3/23: $8\cuOP[5:0]
     4/23: $5\aluOP[3:0]
     5/23: $7\cuOP[5:0]
     6/23: $4\aluOP[3:0]
     7/23: $6\cuOP[5:0]
     8/23: $3\aluOP[3:0]
     9/23: $5\cuOP[5:0]
    10/23: $2\aluOP[3:0]
    11/23: $4\cuOP[5:0]
    12/23: $3\cuOP[5:0]
    13/23: $2\cuOP[5:0]
    14/23: $1\regWrite[0:0]
    15/23: $1\rd[4:0]
    16/23: $1\imm[19:0]
    17/23: $1\cuOP[5:0]
    18/23: $1\reg_2[4:0]
    19/23: $1\reg_1[4:0]
    20/23: $1\aluOP[3:0]
    21/23: $1\memRead[0:0]
    22/23: $1\memWrite[0:0]
    23/23: $1\aluSrc[0:0]
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$289'.
     1/1: $1$mem2reg_rd$\register$src/register_file.sv:69$207_DATA[31:0]$291
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$286'.
     1/1: $1$mem2reg_rd$\register$src/register_file.sv:68$206_DATA[31:0]$288
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$278'.
     1/66: $2\nxt_register[0][31:0]
     2/66: $2\nxt_register[31][31:0]
     3/66: $2\nxt_register[30][31:0]
     4/66: $2\nxt_register[29][31:0]
     5/66: $2\nxt_register[28][31:0]
     6/66: $2\nxt_register[27][31:0]
     7/66: $2\nxt_register[26][31:0]
     8/66: $2\nxt_register[25][31:0]
     9/66: $2\nxt_register[24][31:0]
    10/66: $2\nxt_register[23][31:0]
    11/66: $2\nxt_register[22][31:0]
    12/66: $2\nxt_register[21][31:0]
    13/66: $2\nxt_register[20][31:0]
    14/66: $2\nxt_register[19][31:0]
    15/66: $2\nxt_register[18][31:0]
    16/66: $2\nxt_register[17][31:0]
    17/66: $2\nxt_register[16][31:0]
    18/66: $2\nxt_register[15][31:0]
    19/66: $2\nxt_register[14][31:0]
    20/66: $2\nxt_register[13][31:0]
    21/66: $2\nxt_register[12][31:0]
    22/66: $2\nxt_register[11][31:0]
    23/66: $2\nxt_register[10][31:0]
    24/66: $2\nxt_register[9][31:0]
    25/66: $2\nxt_register[8][31:0]
    26/66: $2\nxt_register[7][31:0]
    27/66: $2\nxt_register[6][31:0]
    28/66: $2\nxt_register[5][31:0]
    29/66: $2\nxt_register[4][31:0]
    30/66: $2\nxt_register[3][31:0]
    31/66: $2\nxt_register[2][31:0]
    32/66: $2\nxt_register[1][31:0]
    33/66: $1\nxt_register[31][31:0]
    34/66: $1\nxt_register[30][31:0]
    35/66: $1\nxt_register[29][31:0]
    36/66: $1\nxt_register[28][31:0]
    37/66: $1\nxt_register[27][31:0]
    38/66: $1\nxt_register[26][31:0]
    39/66: $1\nxt_register[25][31:0]
    40/66: $1\nxt_register[24][31:0]
    41/66: $1\nxt_register[23][31:0]
    42/66: $1\nxt_register[22][31:0]
    43/66: $1\nxt_register[21][31:0]
    44/66: $1\nxt_register[20][31:0]
    45/66: $1\nxt_register[19][31:0]
    46/66: $1\nxt_register[18][31:0]
    47/66: $1\nxt_register[17][31:0]
    48/66: $1\nxt_register[16][31:0]
    49/66: $1\nxt_register[15][31:0]
    50/66: $1\nxt_register[14][31:0]
    51/66: $1\nxt_register[13][31:0]
    52/66: $1\nxt_register[12][31:0]
    53/66: $1\nxt_register[11][31:0]
    54/66: $1\nxt_register[10][31:0]
    55/66: $1\nxt_register[9][31:0]
    56/66: $1\nxt_register[8][31:0]
    57/66: $1\nxt_register[7][31:0]
    58/66: $1\nxt_register[6][31:0]
    59/66: $1\nxt_register[5][31:0]
    60/66: $1\nxt_register[4][31:0]
    61/66: $1\nxt_register[3][31:0]
    62/66: $1\nxt_register[2][31:0]
    63/66: $1\nxt_register[1][31:0]
    64/66: $1\nxt_register[0][31:0]
    65/66: $1$mem2reg_wr$\nxt_register$src/register_file.sv:64$205_ADDR[4:0]$284
    66/66: $1$mem2reg_wr$\nxt_register$src/register_file.sv:64$205_DATA[31:0]$285
Creating decoders for process `\register_file.$proc$src/register_file.sv:43$208'.
     1/66: $1$fordecl_block$201.i[31:0]$277
     2/66: $0\register[31][31:0]
     3/66: $0\register[30][31:0]
     4/66: $0\register[29][31:0]
     5/66: $0\register[28][31:0]
     6/66: $0\register[27][31:0]
     7/66: $0\register[26][31:0]
     8/66: $0\register[25][31:0]
     9/66: $0\register[24][31:0]
    10/66: $0\register[23][31:0]
    11/66: $0\register[22][31:0]
    12/66: $0\register[21][31:0]
    13/66: $0\register[20][31:0]
    14/66: $0\register[19][31:0]
    15/66: $0\register[18][31:0]
    16/66: $0\register[17][31:0]
    17/66: $0\register[16][31:0]
    18/66: $0\register[15][31:0]
    19/66: $0\register[14][31:0]
    20/66: $0\register[13][31:0]
    21/66: $0\register[12][31:0]
    22/66: $0\register[11][31:0]
    23/66: $0\register[10][31:0]
    24/66: $0\register[9][31:0]
    25/66: $0\register[8][31:0]
    26/66: $0\register[7][31:0]
    27/66: $0\register[6][31:0]
    28/66: $0\register[5][31:0]
    29/66: $0\register[4][31:0]
    30/66: $0\register[3][31:0]
    31/66: $0\register[2][31:0]
    32/66: $0\register[1][31:0]
    33/66: $1$fordecl_block$197.$for_loop$198[31].$fordecl_block$199.j[31:0]$276
    34/66: $1$fordecl_block$197.$for_loop$198[30].$fordecl_block$199.j[31:0]$275
    35/66: $1$fordecl_block$197.$for_loop$198[29].$fordecl_block$199.j[31:0]$274
    36/66: $1$fordecl_block$197.$for_loop$198[28].$fordecl_block$199.j[31:0]$273
    37/66: $1$fordecl_block$197.$for_loop$198[27].$fordecl_block$199.j[31:0]$272
    38/66: $1$fordecl_block$197.$for_loop$198[26].$fordecl_block$199.j[31:0]$271
    39/66: $1$fordecl_block$197.$for_loop$198[25].$fordecl_block$199.j[31:0]$270
    40/66: $1$fordecl_block$197.$for_loop$198[24].$fordecl_block$199.j[31:0]$269
    41/66: $1$fordecl_block$197.$for_loop$198[23].$fordecl_block$199.j[31:0]$268
    42/66: $1$fordecl_block$197.$for_loop$198[22].$fordecl_block$199.j[31:0]$267
    43/66: $1$fordecl_block$197.$for_loop$198[21].$fordecl_block$199.j[31:0]$266
    44/66: $1$fordecl_block$197.$for_loop$198[20].$fordecl_block$199.j[31:0]$265
    45/66: $1$fordecl_block$197.$for_loop$198[19].$fordecl_block$199.j[31:0]$264
    46/66: $1$fordecl_block$197.$for_loop$198[18].$fordecl_block$199.j[31:0]$263
    47/66: $1$fordecl_block$197.$for_loop$198[17].$fordecl_block$199.j[31:0]$262
    48/66: $1$fordecl_block$197.$for_loop$198[16].$fordecl_block$199.j[31:0]$261
    49/66: $1$fordecl_block$197.$for_loop$198[15].$fordecl_block$199.j[31:0]$260
    50/66: $1$fordecl_block$197.$for_loop$198[14].$fordecl_block$199.j[31:0]$259
    51/66: $1$fordecl_block$197.$for_loop$198[13].$fordecl_block$199.j[31:0]$258
    52/66: $1$fordecl_block$197.$for_loop$198[12].$fordecl_block$199.j[31:0]$257
    53/66: $1$fordecl_block$197.$for_loop$198[11].$fordecl_block$199.j[31:0]$256
    54/66: $1$fordecl_block$197.$for_loop$198[10].$fordecl_block$199.j[31:0]$255
    55/66: $1$fordecl_block$197.$for_loop$198[9].$fordecl_block$199.j[31:0]$254
    56/66: $1$fordecl_block$197.$for_loop$198[8].$fordecl_block$199.j[31:0]$253
    57/66: $1$fordecl_block$197.$for_loop$198[7].$fordecl_block$199.j[31:0]$252
    58/66: $1$fordecl_block$197.$for_loop$198[6].$fordecl_block$199.j[31:0]$251
    59/66: $1$fordecl_block$197.$for_loop$198[5].$fordecl_block$199.j[31:0]$250
    60/66: $1$fordecl_block$197.$for_loop$198[4].$fordecl_block$199.j[31:0]$249
    61/66: $1$fordecl_block$197.$for_loop$198[3].$fordecl_block$199.j[31:0]$248
    62/66: $1$fordecl_block$197.$for_loop$198[2].$fordecl_block$199.j[31:0]$247
    63/66: $1$fordecl_block$197.$for_loop$198[1].$fordecl_block$199.j[31:0]$246
    64/66: $1$fordecl_block$197.$for_loop$198[0].$fordecl_block$199.j[31:0]$245
    65/66: $1$fordecl_block$197.i[31:0]$244
    66/66: $0\register[0][31:0]
Creating decoders for process `\alu.$proc$src/alu.sv:0$178'.
     1/13: $3\ALUResult[31:0]
     2/13: $2\ALUResult[31:0]
     3/13: $9\zero[0:0]
     4/13: $8\zero[0:0]
     5/13: $7\zero[0:0]
     6/13: $6\zero[0:0]
     7/13: $5\zero[0:0]
     8/13: $4\zero[0:0]
     9/13: $3\zero[0:0]
    10/13: $2\zero[0:0]
    11/13: $1\zero[0:0]
    12/13: $1\negative[0:0]
    13/13: $1\ALUResult[31:0]
Creating decoders for process `\signExtender.$proc$src/signExtender.sv:0$153'.
     1/4: $4\immOut[31:0]
     2/4: $3\immOut[31:0]
     3/4: $2\immOut[31:0]
     4/4: $1\immOut[31:0]
Creating decoders for process `\ssdec.$proc$src/ssdec.sv:0$150'.
     1/1: $1$mem2reg_rd$\seg7$src/ssdec.sv:26$147_DATA[6:0]$152
Creating decoders for process `\ssdec.$proc$src/ssdec.sv:0$149'.
Creating decoders for process `\keysync.$proc$src/keysync.sv:15$144'.
     1/2: $0\delay[0:0]
     2/2: $0\keyclk[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
     1/20: $4\nextRow1[127:0]
     2/20: $4\address[31:0]
     3/20: $4\nextData[7:0]
     4/20: $3\nextHex[7:0]
     5/20: $3\nextRow1[127:0]
     6/20: $2\nextHex[7:0]
     7/20: $3\address[31:0]
     8/20: $3\nextData[7:0]
     9/20: $2\nextRow1[127:0]
    10/20: $2\address[31:0]
    11/20: $2\nextData[7:0]
    12/20: $1\nextRow1[127:0]
    13/20: $1\nextData[7:0]
    14/20: $1\address[31:0]
    15/20: $1\nextRow2[127:0]
    16/20: $1\nextHex[7:0]
    17/20: $1\currFPGAWrite[0:0]
    18/20: $1\currFPGAEnable[0:0]
    19/20: $1\currCPUEnable[0:0]
    20/20: $1\nrstFPGA[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:0$86'.
     1/3: $2\nextState[2:0]
     2/3: $1\nextState[2:0]
     3/3: $1\instructionTrue[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:63$84'.
     1/3: $0\hexop[7:0]
     2/3: $0\row2[127:0]
     3/3: $0\row1[127:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:55$82'.
     1/1: $0\data[7:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:45$80'.
     1/1: $0\state[2:0]
Creating decoders for process `\mux.$proc$src/mux.sv:0$78'.
     1/1: $1\out[31:0]
Creating decoders for process `\button.$proc$src/button.v:20$72'.
     1/2: $0\r_counter[16:0]
     2/2: $0\r_debounce[0:0]
Creating decoders for process `\button.$proc$src/button.v:17$71'.
Creating decoders for process `\keypad.$proc$src/keypad.v:51$67'.
     1/1: $0\data_received[15:0]
Creating decoders for process `\keypad.$proc$src/keypad.v:33$63'.
     1/3: $0\keyValid[0:0]
     2/3: $0\keyCode[7:0]
     3/3: $0\count[1:0]
Creating decoders for process `\keypad.$proc$src/keypad.v:16$62'.
     1/1: $0\scan_col[3:0]
Creating decoders for process `\lcd1602.$proc$src/lcd1602.v:171$60'.
     1/1: $0\lcd_data[7:0]
Creating decoders for process `\lcd1602.$proc$src/lcd1602.v:155$45'.
     1/1: $0\lcd_rs[0:0]
Creating decoders for process `\lcd1602.$proc$src/lcd1602.v:107$44'.
     1/1: $1\nextState[7:0]
Creating decoders for process `\lcd1602.$proc$src/lcd1602.v:98$42'.
     1/1: $0\currentState[7:0]
Creating decoders for process `\lcd1602.$proc$src/lcd1602.v:81$34'.
     1/1: $0\cnt_500hz[14:0]
Creating decoders for process `\lcd1602.$proc$src/lcd1602.v:69$30'.
     1/1: $0\cnt_20ms[17:0]
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
     1/1: $0\startup[2:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
     1/1: $0\recv[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
     1/1: $0\xmit[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
     1/2: $0\ctr[15:0]
     2/2: $0\hz100[0:0]

25.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ram.\pc_enable' from process `\ram.$proc$src/ram.sv:0$354'.
No latch inferred for signal `\ram.\next_state' from process `\ram.$proc$src/ram.sv:0$354'.
No latch inferred for signal `\edgeDetector.\button_p' from process `\edgeDetector.$proc$src/edgeDetector.sv:0$348'.
No latch inferred for signal `\writeToReg.\writeData' from process `\writeToReg.$proc$src/writeToReg.sv:0$342'.
No latch inferred for signal `\pc.\next_pc' from process `\pc.$proc$src/pc.sv:0$307'.
No latch inferred for signal `\control.\regWrite' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\aluSrc' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\memWrite' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\memRead' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\aluOP' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\cuOP' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\imm' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\reg_1' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\reg_2' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\control.\rd' from process `\control.$proc$src/control.sv:0$300'.
No latch inferred for signal `\register_file.$mem2reg_rd$\register$src/register_file.sv:69$207_DATA' from process `\register_file.$proc$src/register_file.sv:0$289'.
No latch inferred for signal `\register_file.$mem2reg_rd$\register$src/register_file.sv:68$206_DATA' from process `\register_file.$proc$src/register_file.sv:0$286'.
No latch inferred for signal `\register_file.$fordecl_block$203.i' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[0]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[1]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[2]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[3]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[4]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[5]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[6]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[7]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[8]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[9]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[10]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[11]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[12]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[13]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[14]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[15]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[16]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[17]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[18]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[19]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[20]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[21]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[22]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[23]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[24]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[25]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[26]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[27]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[28]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[29]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[30]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.\nxt_register[31]' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.$mem2reg_wr$\nxt_register$src/register_file.sv:64$205_ADDR' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\register_file.$mem2reg_wr$\nxt_register$src/register_file.sv:64$205_DATA' from process `\register_file.$proc$src/register_file.sv:0$278'.
No latch inferred for signal `\alu.\zero' from process `\alu.$proc$src/alu.sv:0$178'.
No latch inferred for signal `\alu.\negative' from process `\alu.$proc$src/alu.sv:0$178'.
No latch inferred for signal `\alu.\ALUResult' from process `\alu.$proc$src/alu.sv:0$178'.
No latch inferred for signal `\signExtender.\immOut' from process `\signExtender.$proc$src/signExtender.sv:0$153'.
No latch inferred for signal `\ssdec.$mem2reg_rd$\seg7$src/ssdec.sv:26$147_DATA' from process `\ssdec.$proc$src/ssdec.sv:0$150'.
No latch inferred for signal `\ssdec.\seg7[0]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[1]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[2]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[3]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[4]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[5]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[6]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[7]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[8]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[9]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[10]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[11]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[12]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[13]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[14]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\ssdec.\seg7[15]' from process `\ssdec.$proc$src/ssdec.sv:0$149'.
No latch inferred for signal `\fpgaModule.\nrstFPGA' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\address' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\currCPUEnable' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\currFPGAEnable' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\currFPGAWrite' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\nextData' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\nextHex' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\nextRow1' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\nextRow2' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
No latch inferred for signal `\fpgaModule.\nextState' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$86'.
No latch inferred for signal `\fpgaModule.\instructionTrue' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$86'.
No latch inferred for signal `\mux.\out' from process `\mux.$proc$src/mux.sv:0$78'.
No latch inferred for signal `\keypad.\scan_col' from process `\keypad.$proc$src/keypad.v:16$62'.
No latch inferred for signal `\lcd1602.\nextState' from process `\lcd1602.$proc$src/lcd1602.v:107$44'.

25.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$675'.
  created $adff cell `$procdff$3261' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$668'.
  created $dff cell `$procdff$3262' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$664'.
  created $adff cell `$procdff$3263' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$657'.
  created $dff cell `$procdff$3264' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$654'.
  created $adff cell `$procdff$3265' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$651'.
  created $dff cell `$procdff$3266' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$648'.
  created $adff cell `$procdff$3267' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$645'.
  created $dff cell `$procdff$3268' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$643'.
  created $dff cell `$procdff$3269' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$641'.
  created $dff cell `$procdff$3270' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$637'.
  created $adff cell `$procdff$3271' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$630'.
  created $dff cell `$procdff$3272' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$626'.
  created $adff cell `$procdff$3273' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$619'.
  created $dff cell `$procdff$3274' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$616'.
  created $adff cell `$procdff$3275' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$613'.
  created $dff cell `$procdff$3276' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$610'.
  created $adff cell `$procdff$3277' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$607'.
  created $dff cell `$procdff$3278' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$605'.
  created $dff cell `$procdff$3279' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$603'.
  created $dff cell `$procdff$3280' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\input_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
  created $dff cell `$procdff$3281' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
  created $dff cell `$procdff$3282' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
  created $dff cell `$procdff$3283' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
  created $dff cell `$procdff$3284' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
  created $dff cell `$procdff$3285' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
  created $dff cell `$procdff$3286' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3287' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3288' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3289' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3290' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3291' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3292' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3293' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3294' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
  created $dff cell `$procdff$3295' with positive edge clock.
Creating register for signal `\ram.\data_out' using process `\ram.$proc$src/ram.sv:51$356'.
  created $dff cell `$procdff$3296' with positive edge clock.
Creating register for signal `\ram.\instr_out' using process `\ram.$proc$src/ram.sv:51$356'.
  created $dff cell `$procdff$3297' with positive edge clock.
Creating register for signal `\ram.$memwr$\memory$src/ram.sv:53$351_ADDR' using process `\ram.$proc$src/ram.sv:51$356'.
  created $dff cell `$procdff$3298' with positive edge clock.
Creating register for signal `\ram.$memwr$\memory$src/ram.sv:53$351_DATA' using process `\ram.$proc$src/ram.sv:51$356'.
  created $dff cell `$procdff$3299' with positive edge clock.
Creating register for signal `\ram.$memwr$\memory$src/ram.sv:53$351_EN' using process `\ram.$proc$src/ram.sv:51$356'.
  created $dff cell `$procdff$3300' with positive edge clock.
Creating register for signal `\ram.\state' using process `\ram.$proc$src/ram.sv:18$352'.
  created $adff cell `$procdff$3301' with positive edge clock and negative level reset.
Creating register for signal `\edgeDetector.\flip1' using process `\edgeDetector.$proc$src/edgeDetector.sv:9$346'.
  created $adff cell `$procdff$3302' with positive edge clock and negative level reset.
Creating register for signal `\edgeDetector.\flip2' using process `\edgeDetector.$proc$src/edgeDetector.sv:9$346'.
  created $adff cell `$procdff$3303' with positive edge clock and negative level reset.
Creating register for signal `\pc.\PC' using process `\pc.$proc$src/pc.sv:32$305'.
  created $adff cell `$procdff$3304' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.i' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3305' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[0].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3306' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[1].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3307' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[2].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3308' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[3].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3309' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[4].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3310' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[5].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3311' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[6].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3312' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[7].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3313' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[8].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3314' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[9].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3315' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[10].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3316' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[11].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3317' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[12].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3318' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[13].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3319' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[14].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3320' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[15].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3321' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[16].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3322' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[17].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3323' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[18].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3324' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[19].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3325' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[20].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3326' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[21].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3327' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[22].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3328' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[23].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3329' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[24].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3330' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[25].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3331' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[26].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3332' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[27].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3333' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[28].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3334' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[29].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3335' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[30].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3336' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$197.$for_loop$198[31].$fordecl_block$199.j' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3337' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$201.i' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\register_file.\register[0]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3341' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[1]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3342' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[2]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3343' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[3]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3344' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[4]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3345' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[5]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3346' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[6]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3347' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[7]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3348' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[8]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3349' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[9]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3350' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[10]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3351' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[11]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3352' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[12]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3353' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[13]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3354' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[14]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3355' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[15]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3356' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[16]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3357' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[17]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3358' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[18]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3359' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[19]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3360' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[20]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3361' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[21]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3362' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[22]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3363' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[23]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3364' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[24]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3365' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[25]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3366' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[26]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3367' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[27]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3368' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[28]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3369' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[29]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3370' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[30]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3371' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[31]' using process `\register_file.$proc$src/register_file.sv:43$208'.
  created $adff cell `$procdff$3372' with positive edge clock and negative level reset.
Creating register for signal `\keysync.\keyclk' using process `\keysync.$proc$src/keysync.sv:15$144'.
  created $adff cell `$procdff$3373' with positive edge clock and negative level reset.
Creating register for signal `\keysync.\delay' using process `\keysync.$proc$src/keysync.sv:15$144'.
  created $adff cell `$procdff$3374' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\hexop' using process `\fpgaModule.$proc$src/fpgaModule.sv:63$84'.
  created $adff cell `$procdff$3375' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\row1' using process `\fpgaModule.$proc$src/fpgaModule.sv:63$84'.
  created $adff cell `$procdff$3376' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\row2' using process `\fpgaModule.$proc$src/fpgaModule.sv:63$84'.
  created $adff cell `$procdff$3377' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\data' using process `\fpgaModule.$proc$src/fpgaModule.sv:55$82'.
  created $adff cell `$procdff$3378' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\state' using process `\fpgaModule.$proc$src/fpgaModule.sv:45$80'.
  created $adff cell `$procdff$3379' with positive edge clock and negative level reset.
Creating register for signal `\button.\r_counter' using process `\button.$proc$src/button.v:20$72'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\button.\r_debounce' using process `\button.$proc$src/button.v:20$72'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\button.\debounce_dly' using process `\button.$proc$src/button.v:17$71'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\keypad.\data_received' using process `\keypad.$proc$src/keypad.v:51$67'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\keypad.\count' using process `\keypad.$proc$src/keypad.v:33$63'.
  created $adff cell `$procdff$3384' with positive edge clock and negative level reset.
Creating register for signal `\keypad.\keyCode' using process `\keypad.$proc$src/keypad.v:33$63'.
  created $adff cell `$procdff$3385' with positive edge clock and negative level reset.
Creating register for signal `\keypad.\keyValid' using process `\keypad.$proc$src/keypad.v:33$63'.
  created $adff cell `$procdff$3386' with positive edge clock and negative level reset.
Creating register for signal `\lcd1602.\lcd_data' using process `\lcd1602.$proc$src/lcd1602.v:171$60'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\lcd1602.\lcd_rs' using process `\lcd1602.$proc$src/lcd1602.v:155$45'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\lcd1602.\currentState' using process `\lcd1602.$proc$src/lcd1602.v:98$42'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\lcd1602.\cnt_500hz' using process `\lcd1602.$proc$src/lcd1602.v:81$34'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\lcd1602.\cnt_20ms' using process `\lcd1602.$proc$src/lcd1602.v:69$30'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\reset_on_start.\startup' using process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
  created $adff cell `$procdff$3392' with positive edge clock and positive level reset.
Creating register for signal `\ice40hx8k.\recv' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
  created $adff cell `$procdff$3393' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\xmit' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
  created $adff cell `$procdff$3394' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\ctr' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\ice40hx8k.\hz100' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$3396' with positive edge clock.

25.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

25.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$678'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$675'.
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$675'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$674'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$668'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$668'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$667'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$664'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$664'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$663'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$657'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$657'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$656'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$654'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$653'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$651'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$651'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$650'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$648'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$647'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$645'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$645'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$644'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$643'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$643'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$642'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$641'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$640'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$637'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$637'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$636'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$630'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$630'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$629'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$626'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$626'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$625'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$619'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$619'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$616'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$615'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$613'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$613'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$612'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$610'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$609'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$607'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$607'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$606'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$605'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$605'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$604'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$603'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$862'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$861'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$860'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$859'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$858'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$857'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$843'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$842'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$841'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$840'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$839'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$838'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$837'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$836'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$835'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$834'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$815'.
Found and cleaned up 1 empty switch in `\ram.$proc$src/ram.sv:51$356'.
Removing empty process `ram.$proc$src/ram.sv:51$356'.
Found and cleaned up 2 empty switches in `\ram.$proc$src/ram.sv:0$354'.
Removing empty process `ram.$proc$src/ram.sv:0$354'.
Removing empty process `ram.$proc$src/ram.sv:18$352'.
Removing empty process `edgeDetector.$proc$src/edgeDetector.sv:0$348'.
Removing empty process `edgeDetector.$proc$src/edgeDetector.sv:9$346'.
Found and cleaned up 1 empty switch in `\writeToReg.$proc$src/writeToReg.sv:0$342'.
Removing empty process `writeToReg.$proc$src/writeToReg.sv:0$342'.
Found and cleaned up 2 empty switches in `\pc.$proc$src/pc.sv:0$307'.
Removing empty process `pc.$proc$src/pc.sv:0$307'.
Removing empty process `pc.$proc$src/pc.sv:32$305'.
Found and cleaned up 9 empty switches in `\control.$proc$src/control.sv:0$300'.
Removing empty process `control.$proc$src/control.sv:0$300'.
Found and cleaned up 1 empty switch in `\register_file.$proc$src/register_file.sv:0$289'.
Removing empty process `register_file.$proc$src/register_file.sv:0$289'.
Found and cleaned up 1 empty switch in `\register_file.$proc$src/register_file.sv:0$286'.
Removing empty process `register_file.$proc$src/register_file.sv:0$286'.
Found and cleaned up 2 empty switches in `\register_file.$proc$src/register_file.sv:0$278'.
Removing empty process `register_file.$proc$src/register_file.sv:0$278'.
Removing empty process `register_file.$proc$src/register_file.sv:43$208'.
Found and cleaned up 11 empty switches in `\alu.$proc$src/alu.sv:0$178'.
Removing empty process `alu.$proc$src/alu.sv:0$178'.
Found and cleaned up 4 empty switches in `\signExtender.$proc$src/signExtender.sv:0$153'.
Removing empty process `signExtender.$proc$src/signExtender.sv:0$153'.
Found and cleaned up 1 empty switch in `\ssdec.$proc$src/ssdec.sv:0$150'.
Removing empty process `ssdec.$proc$src/ssdec.sv:0$150'.
Removing empty process `ssdec.$proc$src/ssdec.sv:0$149'.
Removing empty process `keysync.$proc$src/keysync.sv:15$144'.
Found and cleaned up 5 empty switches in `\fpgaModule.$proc$src/fpgaModule.sv:0$97'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:0$97'.
Found and cleaned up 3 empty switches in `\fpgaModule.$proc$src/fpgaModule.sv:0$86'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:0$86'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:63$84'.
Found and cleaned up 1 empty switch in `\fpgaModule.$proc$src/fpgaModule.sv:55$82'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:55$82'.
Found and cleaned up 2 empty switches in `\fpgaModule.$proc$src/fpgaModule.sv:45$80'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:45$80'.
Found and cleaned up 1 empty switch in `\mux.$proc$src/mux.sv:0$78'.
Removing empty process `mux.$proc$src/mux.sv:0$78'.
Found and cleaned up 2 empty switches in `\button.$proc$src/button.v:20$72'.
Removing empty process `button.$proc$src/button.v:20$72'.
Removing empty process `button.$proc$src/button.v:17$71'.
Found and cleaned up 3 empty switches in `\keypad.$proc$src/keypad.v:51$67'.
Removing empty process `keypad.$proc$src/keypad.v:51$67'.
Found and cleaned up 1 empty switch in `\keypad.$proc$src/keypad.v:33$63'.
Removing empty process `keypad.$proc$src/keypad.v:33$63'.
Found and cleaned up 1 empty switch in `\keypad.$proc$src/keypad.v:16$62'.
Removing empty process `keypad.$proc$src/keypad.v:16$62'.
Found and cleaned up 3 empty switches in `\lcd1602.$proc$src/lcd1602.v:171$60'.
Removing empty process `lcd1602.$proc$src/lcd1602.v:171$60'.
Found and cleaned up 3 empty switches in `\lcd1602.$proc$src/lcd1602.v:155$45'.
Removing empty process `lcd1602.$proc$src/lcd1602.v:155$45'.
Found and cleaned up 1 empty switch in `\lcd1602.$proc$src/lcd1602.v:107$44'.
Removing empty process `lcd1602.$proc$src/lcd1602.v:107$44'.
Found and cleaned up 2 empty switches in `\lcd1602.$proc$src/lcd1602.v:98$42'.
Removing empty process `lcd1602.$proc$src/lcd1602.v:98$42'.
Found and cleaned up 3 empty switches in `\lcd1602.$proc$src/lcd1602.v:81$34'.
Removing empty process `lcd1602.$proc$src/lcd1602.v:81$34'.
Found and cleaned up 2 empty switches in `\lcd1602.$proc$src/lcd1602.v:69$30'.
Removing empty process `lcd1602.$proc$src/lcd1602.v:69$30'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Found and cleaned up 5 empty switches in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
Found and cleaned up 1 empty switch in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Cleaned up 108 empty switches.

25.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~4 debug messages>
Optimizing module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module uart.
Optimizing module ram.
<suppressed ~11 debug messages>
Optimizing module edgeDetector.
<suppressed ~1 debug messages>
Optimizing module writeToReg.
<suppressed ~1 debug messages>
Optimizing module pc.
<suppressed ~8 debug messages>
Optimizing module control.
<suppressed ~11 debug messages>
Optimizing module register_file.
<suppressed ~35 debug messages>
Optimizing module alu.
<suppressed ~12 debug messages>
Optimizing module signExtender.
<suppressed ~1 debug messages>
Optimizing module ssdec.
<suppressed ~1 debug messages>
Optimizing module keysync.
Optimizing module bcd.
Optimizing module fpgaModule.
<suppressed ~8 debug messages>
Optimizing module mux.
Optimizing module button.
Optimizing module keypad.
<suppressed ~3 debug messages>
Optimizing module lcd1602.
<suppressed ~6 debug messages>
Optimizing module top1.
Optimizing module top.
Optimizing module reset_on_start.
<suppressed ~2 debug messages>
Optimizing module ice40hx8k.

25.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module uart.
Deleting now unused module ram.
Deleting now unused module edgeDetector.
Deleting now unused module writeToReg.
Deleting now unused module pc.
Deleting now unused module control.
Deleting now unused module register_file.
Deleting now unused module alu.
Deleting now unused module signExtender.
Deleting now unused module ssdec.
Deleting now unused module keysync.
Deleting now unused module bcd.
Deleting now unused module fpgaModule.
Deleting now unused module mux.
Deleting now unused module button.
Deleting now unused module keypad.
Deleting now unused module lcd1602.
Deleting now unused module top1.
Deleting now unused module top.
Deleting now unused module reset_on_start.
<suppressed ~33 debug messages>

25.5. Executing TRIBUF pass.

25.6. Executing DEMINOUT pass (demote inout ports to input or output).

25.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~62 debug messages>

25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 200 unused cells and 1160 unused wires.
<suppressed ~236 debug messages>

25.9. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Warning: Wire ice40hx8k.\ss7 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [7] is used but has no driver.
Warning: Wire ice40hx8k.\red is used but has no driver.
Warning: Wire ice40hx8k.\left [7] is used but has no driver.
Warning: Wire ice40hx8k.\green is used but has no driver.
Warning: Wire ice40hx8k.\blue is used but has no driver.
Warning: Wire ice40hx8k.\txclk is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [7] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [6] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [5] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [4] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [3] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [2] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [1] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [0] is used but has no driver.
Found and reported 21 problems.

25.10. Executing OPT pass (performing simple optimizations).

25.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3681 debug messages>
Removed a total of 1227 cells.

25.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2953.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2961.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2974.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2976.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2985.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2994.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3003.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3012.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3022.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3032.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3042.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2035.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1675.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1855.
    dead port 2/3 on $pmux $flatten\top_inst.\f1.\a1.$procmux$3073.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3092.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2251.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2467.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2071.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1711.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1891.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2287.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2503.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1567.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2107.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1747.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1927.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2323.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2539.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2755.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2762.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2770.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2779.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2789.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2800.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2812.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2825.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2839.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2854.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2143.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1603.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1208.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1210.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1216.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1218.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1231.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1233.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1246.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2575.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1248.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2359.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1260.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1963.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1783.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1272.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1279.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1281.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1288.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1290.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1303.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2179.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1316.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2611.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1326.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2395.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1339.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1639.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1999.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1354.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1819.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2215.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2647.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\rram.$procmux$1163.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\rram.$procmux$1169.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2896.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2899.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2902.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2908.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2911.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2917.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2945.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2431.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\testpc.$procmux$1199.
Removed 83 multiplexer ports.
<suppressed ~99 debug messages>

25.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2470: { $flatten\top_inst.\f1.\DUT.$procmux$1561_CMP $auto$opt_reduce.cc:134:opt_pmux$3432 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1534: { $auto$opt_reduce.cc:134:opt_pmux$3434 $flatten\top_inst.\f1.\DUT.$procmux$1535_CMP }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2074: { $flatten\top_inst.\f1.\DUT.$procmux$1550_CMP $auto$opt_reduce.cc:134:opt_pmux$3436 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1714: { $flatten\top_inst.\f1.\DUT.$procmux$1540_CMP $auto$opt_reduce.cc:134:opt_pmux$3438 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1894: { $flatten\top_inst.\f1.\DUT.$procmux$1545_CMP $auto$opt_reduce.cc:134:opt_pmux$3440 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2290: { $flatten\top_inst.\f1.\DUT.$procmux$1556_CMP $auto$opt_reduce.cc:134:opt_pmux$3442 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2506: { $flatten\top_inst.\f1.\DUT.$procmux$1562_CMP $auto$opt_reduce.cc:134:opt_pmux$3444 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1570: { $flatten\top_inst.\f1.\DUT.$procmux$1536_CMP $auto$opt_reduce.cc:134:opt_pmux$3446 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2110: { $flatten\top_inst.\f1.\DUT.$procmux$1551_CMP $auto$opt_reduce.cc:134:opt_pmux$3448 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1930: { $flatten\top_inst.\f1.\DUT.$procmux$1546_CMP $auto$opt_reduce.cc:134:opt_pmux$3450 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2542: { $flatten\top_inst.\f1.\DUT.$procmux$1563_CMP $auto$opt_reduce.cc:134:opt_pmux$3452 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2326: { $flatten\top_inst.\f1.\DUT.$procmux$1557_CMP $auto$opt_reduce.cc:134:opt_pmux$3454 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2038: { $flatten\top_inst.\f1.\DUT.$procmux$1549_CMP $auto$opt_reduce.cc:134:opt_pmux$3456 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1750: { $flatten\top_inst.\f1.\DUT.$procmux$1541_CMP $auto$opt_reduce.cc:134:opt_pmux$3458 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2146: { $flatten\top_inst.\f1.\DUT.$procmux$1552_CMP $auto$opt_reduce.cc:134:opt_pmux$3460 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1606: { $flatten\top_inst.\f1.\DUT.$procmux$1537_CMP $auto$opt_reduce.cc:134:opt_pmux$3462 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1678: { $flatten\top_inst.\f1.\DUT.$procmux$1539_CMP $auto$opt_reduce.cc:134:opt_pmux$3464 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1858: { $flatten\top_inst.\f1.\DUT.$procmux$1544_CMP $auto$opt_reduce.cc:134:opt_pmux$3466 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2578: { $flatten\top_inst.\f1.\DUT.$procmux$1564_CMP $auto$opt_reduce.cc:134:opt_pmux$3468 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2362: { $flatten\top_inst.\f1.\DUT.$procmux$1558_CMP $auto$opt_reduce.cc:134:opt_pmux$3470 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1966: { $flatten\top_inst.\f1.\DUT.$procmux$1547_CMP $auto$opt_reduce.cc:134:opt_pmux$3472 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1786: { $flatten\top_inst.\f1.\DUT.$procmux$1542_CMP $auto$opt_reduce.cc:134:opt_pmux$3474 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2182: { $flatten\top_inst.\f1.\DUT.$procmux$1553_CMP $auto$opt_reduce.cc:134:opt_pmux$3476 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2614: { $flatten\top_inst.\f1.\DUT.$procmux$1565_CMP $auto$opt_reduce.cc:134:opt_pmux$3478 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2398: { $flatten\top_inst.\f1.\DUT.$procmux$1559_CMP $auto$opt_reduce.cc:134:opt_pmux$3480 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1642: { $flatten\top_inst.\f1.\DUT.$procmux$1538_CMP $auto$opt_reduce.cc:134:opt_pmux$3482 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2002: { $flatten\top_inst.\f1.\DUT.$procmux$1548_CMP $auto$opt_reduce.cc:134:opt_pmux$3484 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1357: $auto$opt_reduce.cc:134:opt_pmux$3486
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1366: $auto$opt_reduce.cc:134:opt_pmux$3488
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1822: { $flatten\top_inst.\f1.\DUT.$procmux$1543_CMP $auto$opt_reduce.cc:134:opt_pmux$3490 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1376: { $auto$opt_reduce.cc:134:opt_pmux$3496 $auto$opt_reduce.cc:134:opt_pmux$3494 $auto$opt_reduce.cc:134:opt_pmux$3492 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2218: { $flatten\top_inst.\f1.\DUT.$procmux$1554_CMP $auto$opt_reduce.cc:134:opt_pmux$3498 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1397: $auto$opt_reduce.cc:134:opt_pmux$3500
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1402: $auto$opt_reduce.cc:134:opt_pmux$3502
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1427: $auto$opt_reduce.cc:134:opt_pmux$3504
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\rram.$procmux$1151:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0]
      New connections: $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [31:1] = { $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$351_EN[31:0]$359 [0] }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2254: { $flatten\top_inst.\f1.\DUT.$procmux$1555_CMP $auto$opt_reduce.cc:134:opt_pmux$3506 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2434: { $flatten\top_inst.\f1.\DUT.$procmux$1560_CMP $auto$opt_reduce.cc:134:opt_pmux$3508 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\write.$procmux$1178: { $flatten\top_inst.\f1.\write.$procmux$1187_CMP $flatten\top_inst.\f1.\write.$procmux$1186_CMP $flatten\top_inst.\f1.\write.$procmux$1185_CMP $flatten\top_inst.\f1.\write.$procmux$1184_CMP $flatten\top_inst.\f1.\write.$procmux$1183_CMP $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$176_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$175_Y $auto$opt_reduce.cc:134:opt_pmux$3510 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 39 changes.

25.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

25.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($adff) from module ice40hx8k (removing D path).
Setting constant 0-bit at position 0 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 1 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 2 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 3 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 4 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 5 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 6 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 7 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 8 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 9 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 10 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 11 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 12 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 13 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 14 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 15 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 16 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 17 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 18 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 19 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 20 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 21 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 22 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 23 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 24 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 25 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 26 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 27 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 28 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 29 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 30 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 31 on $flatten\top_inst.\f1.\DUT.$procdff$3341 ($dlatch) from module ice40hx8k.

25.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 1339 unused wires.
<suppressed ~27 debug messages>

25.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.10.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

25.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\a1.$procmux$3052: { \top_inst.f1.a1.f5.enable $auto$opt_reduce.cc:134:opt_pmux$3512 \top_inst.f1.a1.f10.enable }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\testpc.$procmux$1190: { $flatten\top_inst.\f1.\testpc.$procmux$1198_CMP $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:20$154_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$155_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$156_Y $auto$opt_reduce.cc:134:opt_pmux$3516 $auto$opt_reduce.cc:134:opt_pmux$3514 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 2 changes.

25.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.10.13. Executing OPT_DFF pass (perform DFF optimizations).

25.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.10.16. Rerunning OPT passes. (Maybe there is more to do..)

25.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

25.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

25.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.10.20. Executing OPT_DFF pass (perform DFF optimizations).

25.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.10.23. Finished OPT passes. (There is nothing left to do.)

25.11. Executing FSM pass (extract and optimize FSM).

25.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ice40hx8k.ros.startup as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register ice40hx8k.top_inst.f1.a1.hexop.
Not marking ice40hx8k.top_inst.f1.a1.pad.data_received as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ice40hx8k.top_inst.f1.a1.state as FSM state register:
    Users of register don't seem to benefit from recoding.

25.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\top_inst.f1.a1.hexop' from module `\ice40hx8k'.
  found $adff cell for state register: $flatten\top_inst.\f1.\a1.$procdff$3375
  root of input selection tree: \top_inst.f1.a1.nextHex
  found reset state: 8'00000000 (from async reset)
  found ctrl input: \top_inst.f1.a1.f5.enable
  found ctrl input: $flatten\top_inst.\f1.\a1.$logic_and$src/fpgaModule.sv:117$100_Y
  found ctrl input: $flatten\top_inst.\f1.\a1.$procmux$2970_CMP
  found ctrl input: $flatten\top_inst.\f1.\a1.$procmux$2971_CMP
  found ctrl input: $flatten\top_inst.\f1.\a1.$procmux$2972_CMP
  found ctrl input: $flatten\top_inst.\f1.\a1.$procmux$2973_CMP
  found state code: 8'00101011
  found state code: 8'00101101
  found state code: 8'01111000
  found state code: 8'11111101
  ctrl inputs: { $flatten\top_inst.\f1.\a1.$logic_and$src/fpgaModule.sv:117$100_Y $flatten\top_inst.\f1.\a1.$procmux$2970_CMP $flatten\top_inst.\f1.\a1.$procmux$2971_CMP $flatten\top_inst.\f1.\a1.$procmux$2972_CMP $flatten\top_inst.\f1.\a1.$procmux$2973_CMP \top_inst.f1.a1.f5.enable }
  ctrl outputs: \top_inst.f1.a1.nextHex
  transition: 8'00000000 6'-----0 -> 8'00000000 8'00000000
  transition: 8'00000000 6'0----1 -> 8'00000000 8'00000000
  transition: 8'00000000 6'100001 -> 8'00000000 8'00000000
  transition: 8'00000000 6'1---11 -> 8'11111101 8'11111101
  transition: 8'00000000 6'1--1-1 -> 8'01111000 8'01111000
  transition: 8'00000000 6'1-1--1 -> 8'00101101 8'00101101
  transition: 8'00000000 6'11---1 -> 8'00101011 8'00101011
  transition: 8'01111000 6'-----0 -> 8'01111000 8'01111000
  transition: 8'01111000 6'0----1 -> 8'01111000 8'01111000
  transition: 8'01111000 6'100001 -> 8'01111000 8'01111000
  transition: 8'01111000 6'1---11 -> 8'11111101 8'11111101
  transition: 8'01111000 6'1--1-1 -> 8'01111000 8'01111000
  transition: 8'01111000 6'1-1--1 -> 8'00101101 8'00101101
  transition: 8'01111000 6'11---1 -> 8'00101011 8'00101011
  transition: 8'00101101 6'-----0 -> 8'00101101 8'00101101
  transition: 8'00101101 6'0----1 -> 8'00101101 8'00101101
  transition: 8'00101101 6'100001 -> 8'00101101 8'00101101
  transition: 8'00101101 6'1---11 -> 8'11111101 8'11111101
  transition: 8'00101101 6'1--1-1 -> 8'01111000 8'01111000
  transition: 8'00101101 6'1-1--1 -> 8'00101101 8'00101101
  transition: 8'00101101 6'11---1 -> 8'00101011 8'00101011
  transition: 8'11111101 6'-----0 -> 8'11111101 8'11111101
  transition: 8'11111101 6'0----1 -> 8'11111101 8'11111101
  transition: 8'11111101 6'100001 -> 8'11111101 8'11111101
  transition: 8'11111101 6'1---11 -> 8'11111101 8'11111101
  transition: 8'11111101 6'1--1-1 -> 8'01111000 8'01111000
  transition: 8'11111101 6'1-1--1 -> 8'00101101 8'00101101
  transition: 8'11111101 6'11---1 -> 8'00101011 8'00101011
  transition: 8'00101011 6'-----0 -> 8'00101011 8'00101011
  transition: 8'00101011 6'0----1 -> 8'00101011 8'00101011
  transition: 8'00101011 6'100001 -> 8'00101011 8'00101011
  transition: 8'00101011 6'1---11 -> 8'11111101 8'11111101
  transition: 8'00101011 6'1--1-1 -> 8'01111000 8'01111000
  transition: 8'00101011 6'1-1--1 -> 8'00101101 8'00101101
  transition: 8'00101011 6'11---1 -> 8'00101011 8'00101011

25.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\top_inst.f1.a1.hexop$3517' from module `\ice40hx8k'.

25.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

25.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\top_inst.f1.a1.hexop$3517' from module `\ice40hx8k'.

25.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\top_inst.f1.a1.hexop$3517' from module `\ice40hx8k' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000 -> ----1
  01111000 -> ---1-
  00101101 -> --1--
  11111101 -> -1---
  00101011 -> 1----

25.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\top_inst.f1.a1.hexop$3517' from module `ice40hx8k':
-------------------------------------

  Information on FSM $fsm$\top_inst.f1.a1.hexop$3517 (\top_inst.f1.a1.hexop):

  Number of input signals:    6
  Number of output signals:   8
  Number of state bits:       5

  Input signals:
    0: \top_inst.f1.a1.f5.enable
    1: $flatten\top_inst.\f1.\a1.$procmux$2973_CMP
    2: $flatten\top_inst.\f1.\a1.$procmux$2972_CMP
    3: $flatten\top_inst.\f1.\a1.$procmux$2971_CMP
    4: $flatten\top_inst.\f1.\a1.$procmux$2970_CMP
    5: $flatten\top_inst.\f1.\a1.$logic_and$src/fpgaModule.sv:117$100_Y

  Output signals:
    0: \top_inst.f1.a1.nextHex [0]
    1: \top_inst.f1.a1.nextHex [1]
    2: \top_inst.f1.a1.nextHex [2]
    3: \top_inst.f1.a1.nextHex [3]
    4: \top_inst.f1.a1.nextHex [4]
    5: \top_inst.f1.a1.nextHex [5]
    6: \top_inst.f1.a1.nextHex [6]
    7: \top_inst.f1.a1.nextHex [7]

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 8'00000000
      1:     0 6'100001   ->     0 8'00000000
      2:     0 6'0----1   ->     0 8'00000000
      3:     0 6'1--1-1   ->     1 8'01111000
      4:     0 6'1-1--1   ->     2 8'00101101
      5:     0 6'1---11   ->     3 8'11111101
      6:     0 6'11---1   ->     4 8'00101011
      7:     1 6'-----0   ->     1 8'01111000
      8:     1 6'100001   ->     1 8'01111000
      9:     1 6'1--1-1   ->     1 8'01111000
     10:     1 6'0----1   ->     1 8'01111000
     11:     1 6'1-1--1   ->     2 8'00101101
     12:     1 6'1---11   ->     3 8'11111101
     13:     1 6'11---1   ->     4 8'00101011
     14:     2 6'1--1-1   ->     1 8'01111000
     15:     2 6'-----0   ->     2 8'00101101
     16:     2 6'100001   ->     2 8'00101101
     17:     2 6'1-1--1   ->     2 8'00101101
     18:     2 6'0----1   ->     2 8'00101101
     19:     2 6'1---11   ->     3 8'11111101
     20:     2 6'11---1   ->     4 8'00101011
     21:     3 6'1--1-1   ->     1 8'01111000
     22:     3 6'1-1--1   ->     2 8'00101101
     23:     3 6'-----0   ->     3 8'11111101
     24:     3 6'100001   ->     3 8'11111101
     25:     3 6'1---11   ->     3 8'11111101
     26:     3 6'0----1   ->     3 8'11111101
     27:     3 6'11---1   ->     4 8'00101011
     28:     4 6'1--1-1   ->     1 8'01111000
     29:     4 6'1-1--1   ->     2 8'00101101
     30:     4 6'1---11   ->     3 8'11111101
     31:     4 6'-----0   ->     4 8'00101011
     32:     4 6'100001   ->     4 8'00101011
     33:     4 6'11---1   ->     4 8'00101011
     34:     4 6'0----1   ->     4 8'00101011

-------------------------------------

25.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\top_inst.f1.a1.hexop$3517' from module `\ice40hx8k'.

25.12. Executing OPT pass (performing simple optimizations).

25.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~11 debug messages>

25.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~213 debug messages>
Removed a total of 71 cells.

25.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

25.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

25.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3396 ($dff) from module ice40hx8k (D = $not$ice40/ice40hx8k.sv:18$3_Y, Q = \hz100).
Adding SRST signal on $procdff$3395 ($dff) from module ice40hx8k (D = $add$ice40/ice40hx8k.sv:21$4_Y [15:0], Q = \ctr, rval = 16'0000000000000000).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3286 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$976_Y, Q = \uart_inst.uart_tx_inst.bit_cnt).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3285 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$0\prescale_reg[18:0], Q = \uart_inst.uart_tx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3284 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$917_Y, Q = \uart_inst.uart_tx_inst.data_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3282 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$949_Y, Q = \uart_inst.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3281 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$987_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3774 ($sdff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$985_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg).
Adding EN signal on $flatten\top_inst.\f1.\testpc.$procdff$3304 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0], Q = \top_inst.f1.testpc.PC).
Adding EN signal on $flatten\top_inst.\f1.\a1.\pad.\button_control.$procdff$3381 ($dff) from module ice40hx8k (D = \top_inst.f1.a1.pad.keyValid, Q = \top_inst.f1.a1.pad.button_control.r_debounce).
Adding SRST signal on $flatten\top_inst.\f1.\a1.\pad.\button_control.$procdff$3380 ($dff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\pad.\button_control.$add$src/button.v:22$76_Y [16:0], Q = \top_inst.f1.a1.pad.button_control.r_counter, rval = 17'00000000000000000).
Adding EN signal on $flatten\top_inst.\f1.\a1.\pad.$procdff$3385 ($adff) from module ice40hx8k (D = { \top_inst.f1.a1.pad.scan_col \pb [3:0] }, Q = \top_inst.f1.a1.pad.keyCode).
Adding EN signal on $flatten\top_inst.\f1.\a1.\pad.$procdff$3384 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\pad.$add$src/keypad.v:46$66_Y, Q = \top_inst.f1.a1.pad.count).
Adding SRST signal on $flatten\top_inst.\f1.\a1.\pad.$procdff$3383 ($dff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\pad.$procmux$3142_Y, Q = \top_inst.f1.a1.pad.data_received, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3785 ($sdff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\pad.$procmux$3126_Y, Q = \top_inst.f1.a1.pad.data_received).
Adding SRST signal on $flatten\top_inst.\f1.\a1.\lcd.$procdff$3391 ($dff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\lcd.$procmux$3236_Y, Q = \top_inst.f1.a1.lcd.cnt_20ms, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3787 ($sdff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:77$33_Y [17:0], Q = \top_inst.f1.a1.lcd.cnt_20ms).
Adding SRST signal on $flatten\top_inst.\f1.\a1.\lcd.$procdff$3390 ($dff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:89$37_Y [14:0], Q = \top_inst.f1.a1.lcd.cnt_500hz, rval = 15'000000000000000).
Adding SRST signal on $flatten\top_inst.\f1.\a1.\lcd.$procdff$3389 ($dff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\lcd.$procmux$3221_Y, Q = \top_inst.f1.a1.lcd.currentState, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3794 ($sdff) from module ice40hx8k (D = \top_inst.f1.a1.lcd.nextState, Q = \top_inst.f1.a1.lcd.currentState).
Adding SRST signal on $flatten\top_inst.\f1.\a1.\lcd.$procdff$3388 ($dff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\lcd.$procmux$3212_Y, Q = \top_inst.f1.a1.lcd.lcd_rs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3796 ($sdff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\lcd.$procmux$3210_Y, Q = \top_inst.f1.a1.lcd.lcd_rs).
Adding SRST signal on $flatten\top_inst.\f1.\a1.\lcd.$procdff$3387 ($dff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\lcd.$procmux$3203_Y, Q = \top_inst.f1.a1.lcd.lcd_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3798 ($sdff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.\lcd.$procmux$3163_Y, Q = \top_inst.f1.a1.lcd.lcd_data).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3379 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\a1.$0\state[2:0], Q = \top_inst.f1.a1.state).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3378 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.nextData, Q = \top_inst.f1.a1.data).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3377 ($adff) from module ice40hx8k (D = { 12'001111010011 \top_inst.f1.rram.data_out [7:4] 4'0011 \top_inst.f1.rram.data_out [3:0] }, Q = \top_inst.f1.a1.row2 [23:0]).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3377 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.row2 [127:24], Q = \top_inst.f1.a1.row2 [127:24]).
Handling D = Q on $auto$ff.cc:266:slice$3813 ($adffe) from module ice40hx8k (removing D path).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3376 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.nextRow1 [15:0], Q = \top_inst.f1.a1.row1 [15:0]).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3376 ($adff) from module ice40hx8k (D = { \top_inst.f1.a1.nextRow1 [111:64] \top_inst.f1.a1.nextRow1 [55:16] }, Q = { \top_inst.f1.a1.row1 [111:64] \top_inst.f1.a1.row1 [55:16] }).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3376 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.nextRow1 [63:56], Q = \top_inst.f1.a1.row1 [63:56]).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3376 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.nextRow1 [127:112], Q = \top_inst.f1.a1.row1 [127:112]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3372 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[31][31:0], Q = \top_inst.f1.DUT.register[31]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3371 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[30][31:0], Q = \top_inst.f1.DUT.register[30]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3370 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[29][31:0], Q = \top_inst.f1.DUT.register[29]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3369 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[28][31:0], Q = \top_inst.f1.DUT.register[28]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3368 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[27][31:0], Q = \top_inst.f1.DUT.register[27]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3367 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[26][31:0], Q = \top_inst.f1.DUT.register[26]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3366 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[25][31:0], Q = \top_inst.f1.DUT.register[25]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3365 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[24][31:0], Q = \top_inst.f1.DUT.register[24]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3364 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[23][31:0], Q = \top_inst.f1.DUT.register[23]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3363 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[22][31:0], Q = \top_inst.f1.DUT.register[22]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3362 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[21][31:0], Q = \top_inst.f1.DUT.register[21]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3361 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[20][31:0], Q = \top_inst.f1.DUT.register[20]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3360 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[19][31:0], Q = \top_inst.f1.DUT.register[19]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3359 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[18][31:0], Q = \top_inst.f1.DUT.register[18]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3358 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[17][31:0], Q = \top_inst.f1.DUT.register[17]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3357 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[16][31:0], Q = \top_inst.f1.DUT.register[16]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3356 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[15][31:0], Q = \top_inst.f1.DUT.register[15]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3355 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[14][31:0], Q = \top_inst.f1.DUT.register[14]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3354 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[13][31:0], Q = \top_inst.f1.DUT.register[13]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3353 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[12][31:0], Q = \top_inst.f1.DUT.register[12]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3352 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[11][31:0], Q = \top_inst.f1.DUT.register[11]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3351 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[10][31:0], Q = \top_inst.f1.DUT.register[10]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3350 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[9][31:0], Q = \top_inst.f1.DUT.register[9]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3349 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[8][31:0], Q = \top_inst.f1.DUT.register[8]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3348 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[7][31:0], Q = \top_inst.f1.DUT.register[7]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3347 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[6][31:0], Q = \top_inst.f1.DUT.register[6]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3346 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[5][31:0], Q = \top_inst.f1.DUT.register[5]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3345 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[4][31:0], Q = \top_inst.f1.DUT.register[4]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3344 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[3][31:0], Q = \top_inst.f1.DUT.register[3]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3343 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[2][31:0], Q = \top_inst.f1.DUT.register[2]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3342 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[1][31:0], Q = \top_inst.f1.DUT.register[1]).
Adding EN signal on $flatten\ros.$procdff$3392 ($adff) from module ice40hx8k (D = $flatten\ros.$0\startup[2:0], Q = \ros.startup).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 49 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 50 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 51 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 52 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 53 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 54 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 55 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 56 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 57 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 58 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 59 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 60 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 61 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 62 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 63 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 64 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 65 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 66 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 67 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 68 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 69 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 70 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 71 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 72 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 73 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 74 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 75 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 76 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 77 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 78 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 79 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 80 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 81 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 82 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 83 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 84 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 85 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 86 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 87 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 88 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 89 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 90 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 91 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 92 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 93 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 94 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 95 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 96 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 97 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 98 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 99 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 100 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 101 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 102 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 103 on $auto$ff.cc:266:slice$3813 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$3812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$3812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$3812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$3812 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$3812 ($adffe) from module ice40hx8k.

25.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 61 unused cells and 130 unused wires.
<suppressed ~95 debug messages>

25.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~42 debug messages>

25.12.9. Rerunning OPT passes. (Maybe there is more to do..)

25.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

25.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1534: $flatten\top_inst.\f1.\DUT.$procmux$1535_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1570: $flatten\top_inst.\f1.\DUT.$procmux$1536_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1606: $flatten\top_inst.\f1.\DUT.$procmux$1537_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1642: $flatten\top_inst.\f1.\DUT.$procmux$1538_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1678: $flatten\top_inst.\f1.\DUT.$procmux$1539_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1714: $flatten\top_inst.\f1.\DUT.$procmux$1540_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1750: $flatten\top_inst.\f1.\DUT.$procmux$1541_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1786: $flatten\top_inst.\f1.\DUT.$procmux$1542_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1822: $flatten\top_inst.\f1.\DUT.$procmux$1543_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1858: $flatten\top_inst.\f1.\DUT.$procmux$1544_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1894: $flatten\top_inst.\f1.\DUT.$procmux$1545_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1930: $flatten\top_inst.\f1.\DUT.$procmux$1546_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1966: $flatten\top_inst.\f1.\DUT.$procmux$1547_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2002: $flatten\top_inst.\f1.\DUT.$procmux$1548_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2038: $flatten\top_inst.\f1.\DUT.$procmux$1549_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2074: $flatten\top_inst.\f1.\DUT.$procmux$1550_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2110: $flatten\top_inst.\f1.\DUT.$procmux$1551_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2146: $flatten\top_inst.\f1.\DUT.$procmux$1552_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2182: $flatten\top_inst.\f1.\DUT.$procmux$1553_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2218: $flatten\top_inst.\f1.\DUT.$procmux$1554_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2254: $flatten\top_inst.\f1.\DUT.$procmux$1555_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2290: $flatten\top_inst.\f1.\DUT.$procmux$1556_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2326: $flatten\top_inst.\f1.\DUT.$procmux$1557_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2362: $flatten\top_inst.\f1.\DUT.$procmux$1558_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2398: $flatten\top_inst.\f1.\DUT.$procmux$1559_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2434: $flatten\top_inst.\f1.\DUT.$procmux$1560_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2470: $flatten\top_inst.\f1.\DUT.$procmux$1561_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2506: $flatten\top_inst.\f1.\DUT.$procmux$1562_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2542: $flatten\top_inst.\f1.\DUT.$procmux$1563_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2578: $flatten\top_inst.\f1.\DUT.$procmux$1564_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2614: $flatten\top_inst.\f1.\DUT.$procmux$1565_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\a1.\lcd.$procmux$3163: { $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$47_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$48_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$50_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$52_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$54_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$56_Y $flatten\top_inst.\f1.\a1.\lcd.$procmux$3196_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3195_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3194_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3193_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3192_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3191_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3190_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3189_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3188_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3187_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3186_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3185_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3184_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3183_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3182_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3181_CMP $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$58_Y $auto$opt_reduce.cc:134:opt_pmux$4040 $flatten\top_inst.\f1.\a1.\lcd.$procmux$3166_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3165_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3164_CMP }
  Optimizing cells in module \ice40hx8k.
Performed a total of 32 changes.

25.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

25.12.13. Executing OPT_DFF pass (perform DFF optimizations).

25.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

25.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.12.16. Rerunning OPT passes. (Maybe there is more to do..)

25.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

25.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

25.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.12.20. Executing OPT_DFF pass (perform DFF optimizations).

25.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.12.23. Finished OPT passes. (There is nothing left to do.)

25.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$auto$mem.cc:328:emit$866 ($flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864).
Removed top 20 address bits (of 32) from memory init port ice40hx8k.$flatten\top_inst.\f1.\rram.$meminit$\memory$src/ram.sv:0$368 (top_inst.f1.rram.memory).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$add$ice40/ice40hx8k.sv:21$4 ($add).
Removed top 16 bits (of 32) from port Y of cell ice40hx8k.$add$ice40/ice40hx8k.sv:21$4 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$845 ($sub).
Removed top 13 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$845 ($sub).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:102$850 ($gt).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$851 ($sub).
Removed top 28 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$851 ($sub).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$eq$ice40/uart/uart_tx.v:106$854 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$844 ($gt).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$fsm_map.cc:77:implement_pattern_cache$3734 ($eq).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$3830 ($ne).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$3822 ($ne).
Removed top 6 bits (of 17) from FF cell ice40hx8k.$auto$ff.cc:266:slice$4038 ($adffe).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$3807 ($ne).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\enableWrite.$procmux$3112 ($mux).
Removed top 20 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\enableFpgaAddress.$procmux$3112 ($mux).
Removed top 4 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:20$154 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2931_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2932_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2933_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2934_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2935_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2936_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2937_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2931_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2932_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2933_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2934_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2935_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2936_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2937_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2931_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2932_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2933_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2934_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2935_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2936_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2937_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2931_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2932_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2933_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2934_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2935_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2936_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2937_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f2.$add$src/fpgaModule.sv:185$108 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:77$33 ($add).
Removed top 14 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:77$33 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:89$37 ($add).
Removed top 17 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:89$37 ($add).
Removed top 18 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$gt$src/lcd1602.v:95$38 ($gt).
Removed top 7 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$47 ($eq).
Removed top 6 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$48 ($eq).
Removed top 6 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$50 ($eq).
Removed top 5 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$52 ($eq).
Removed top 5 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$54 ($eq).
Removed top 5 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$56 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$58 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3164_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3165_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3166_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3167_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3168_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3169_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3170_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3171_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3172_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3173_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3174_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3175_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3176_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3177_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3178_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3179_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3181_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3182_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3183_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3184_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3185_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3186_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3187_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3188_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3189_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3190_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3191_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3192_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3193_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3194_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3195_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$procmux$3196_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$add$src/keypad.v:46$66 ($add).
Removed top 10 bits (of 16) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3126 ($pmux).
Removed top 1 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3130_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3131_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3132_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3133_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3134_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3135_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3136_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3137_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3138_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3139_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3140_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3141_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3159_CMP0 ($eq).
Removed top 10 bits (of 16) from FF cell ice40hx8k.$auto$ff.cc:266:slice$3786 ($sdffe).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.\button_control.$add$src/button.v:22$76 ($add).
Removed top 15 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.\button_control.$add$src/button.v:22$76 ($add).
Removed top 15 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.\button_control.$lt$src/button.v:21$74 ($lt).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3100_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3099_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3098_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3093_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3075_CMP0 ($eq).
Removed top 20 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3058 ($pmux).
Removed top 23 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3030 ($mux).
Removed top 25 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3001 ($mux).
Removed top 64 bits (of 128) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2983 ($mux).
Removed top 2 bits (of 8) from port A of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2973_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2973_CMP0 ($eq).
Removed top 2 bits (of 8) from port A of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2972_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2972_CMP0 ($eq).
Removed top 2 bits (of 8) from port A of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2971_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2971_CMP0 ($eq).
Removed top 2 bits (of 8) from port A of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2970_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2970_CMP0 ($eq).
Removed top 23 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2951 ($mux).
Removed top 112 bits (of 128) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2943 ($mux).
Removed top 2 bits (of 8) from port A of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$ne$src/fpgaModule.sv:117$99 ($ne).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$ne$src/fpgaModule.sv:117$99 ($ne).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$eq$src/fpgaModule.sv:100$91 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$eq$src/fpgaModule.sv:98$89 ($eq).
Removed top 28 bits (of 31) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:185$107 ($mul).
Removed top 24 bits (of 31) from port Y of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:185$107 ($mul).
Removed top 2 bits (of 8) from port A of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$eq$src/fpgaModule.sv:81$88 ($eq).
Removed top 2 bits (of 8) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$eq$src/fpgaModule.sv:81$88 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2855_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2840_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2801_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2790_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2780_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2771_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2760 ($mux).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2756_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2753 ($mux).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1565_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1564_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1563_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1562_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1561_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1560_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1559_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1558_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1557_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1556_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1555_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1554_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1553_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1552_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1551_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1495_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1494_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1493_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1492_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1491_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1490_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1489_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1488_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1487_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1486_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1485_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1484_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1483_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1482_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1481_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1462_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1461_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1460_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1459_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1458_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1457_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1364_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1363_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1340_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1327_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1282_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1277 ($mux).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1258_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1257_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1253_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1244 ($mux).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1229 ($mux).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1211_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1206 ($mux).
Removed top 4 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\testpc.$procmux$1198_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314 ($add).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1187_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1186_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1185_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1184_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1183_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$176 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$173 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$171 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$169 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$167 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$166 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$164 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$162 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$160 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$158 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$156 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$155 ($eq).
Removed top 16 bits (of 32) from wire ice40hx8k.$add$ice40/ice40hx8k.sv:21$4_Y.
Removed top 23 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.$2\address[31:0].
Removed top 25 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.$3\address[31:0].
Removed top 64 bits (of 128) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.$3\nextRow1[127:0].
Removed top 23 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.$4\address[31:0].
Removed top 112 bits (of 128) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.$4\nextRow1[127:0].
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:185$107_Y.
Removed top 14 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:77$33_Y.
Removed top 17 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:89$37_Y.
Removed top 10 bits (of 16) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.$procmux$3126_Y.
Removed top 15 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.\pad.\button_control.$add$src/button.v:22$76_Y.
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\arith.$2\ALUResult[31:0].
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\arith.$3\ALUResult[31:0].
Removed top 3 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$5\aluOP[3:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$6\cuOP[5:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$8\cuOP[5:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$9\cuOP[5:0].
Removed top 28 bits (of 32) from wire ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$851_Y.
Removed top 13 bits (of 32) from wire ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$845_Y.

25.14. Executing PEEPOPT pass (run peephole optimizers).

25.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

25.16. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module ice40hx8k that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$sshr$src/alu.sv:37$181 ($sshr):
    Found 36 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3510 $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$155_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$156_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$175_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$176_Y $flatten\top_inst.\f1.\write.$procmux$1183_CMP $flatten\top_inst.\f1.\write.$procmux$1184_CMP $flatten\top_inst.\f1.\write.$procmux$1185_CMP $flatten\top_inst.\f1.\write.$procmux$1186_CMP $flatten\top_inst.\f1.\write.$procmux$1187_CMP $flatten\top_inst.\f1.\DUT.$procmux$1535_CMP $flatten\top_inst.\f1.\DUT.$procmux$1536_CMP $flatten\top_inst.\f1.\DUT.$procmux$1537_CMP $flatten\top_inst.\f1.\DUT.$procmux$1538_CMP $flatten\top_inst.\f1.\DUT.$procmux$1539_CMP $flatten\top_inst.\f1.\DUT.$procmux$1540_CMP $flatten\top_inst.\f1.\DUT.$procmux$1541_CMP $flatten\top_inst.\f1.\DUT.$procmux$1542_CMP $flatten\top_inst.\f1.\DUT.$procmux$1543_CMP $flatten\top_inst.\f1.\DUT.$procmux$1544_CMP $flatten\top_inst.\f1.\DUT.$procmux$1545_CMP $flatten\top_inst.\f1.\DUT.$procmux$1546_CMP $flatten\top_inst.\f1.\DUT.$procmux$1547_CMP $flatten\top_inst.\f1.\DUT.$procmux$1548_CMP $flatten\top_inst.\f1.\DUT.$procmux$1549_CMP $flatten\top_inst.\f1.\DUT.$procmux$1550_CMP $flatten\top_inst.\f1.\DUT.$procmux$1551_CMP $flatten\top_inst.\f1.\DUT.$procmux$1552_CMP $flatten\top_inst.\f1.\DUT.$procmux$1553_CMP $flatten\top_inst.\f1.\DUT.$procmux$1554_CMP $flatten\top_inst.\f1.\DUT.$procmux$1555_CMP $flatten\top_inst.\f1.\DUT.$procmux$1556_CMP $flatten\top_inst.\f1.\DUT.$procmux$1557_CMP $flatten\top_inst.\f1.\DUT.$procmux$1558_CMP $flatten\top_inst.\f1.\DUT.$procmux$1559_CMP $flatten\top_inst.\f1.\DUT.$procmux$1560_CMP $flatten\top_inst.\f1.\DUT.$procmux$1561_CMP $flatten\top_inst.\f1.\DUT.$procmux$1562_CMP $flatten\top_inst.\f1.\DUT.$procmux$1563_CMP $flatten\top_inst.\f1.\DUT.$procmux$1564_CMP $flatten\top_inst.\f1.\DUT.$procmux$1565_CMP $flatten\top_inst.\f1.\arith.$procmux$2840_CMP $auto$opt_reduce.cc:134:opt_pmux$3516 $flatten\top_inst.\f1.\a1.$procmux$3075_CMP $auto$opt_reduce.cc:134:opt_pmux$3514 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$shr$src/alu.sv:45$183 ($shr):
    Found 36 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3510 $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$155_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$156_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$175_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$176_Y $flatten\top_inst.\f1.\write.$procmux$1183_CMP $flatten\top_inst.\f1.\write.$procmux$1184_CMP $flatten\top_inst.\f1.\write.$procmux$1185_CMP $flatten\top_inst.\f1.\write.$procmux$1186_CMP $flatten\top_inst.\f1.\write.$procmux$1187_CMP $flatten\top_inst.\f1.\DUT.$procmux$1535_CMP $flatten\top_inst.\f1.\DUT.$procmux$1536_CMP $flatten\top_inst.\f1.\DUT.$procmux$1537_CMP $flatten\top_inst.\f1.\DUT.$procmux$1538_CMP $flatten\top_inst.\f1.\DUT.$procmux$1539_CMP $flatten\top_inst.\f1.\DUT.$procmux$1540_CMP $flatten\top_inst.\f1.\DUT.$procmux$1541_CMP $flatten\top_inst.\f1.\DUT.$procmux$1542_CMP $flatten\top_inst.\f1.\DUT.$procmux$1543_CMP $flatten\top_inst.\f1.\DUT.$procmux$1544_CMP $flatten\top_inst.\f1.\DUT.$procmux$1545_CMP $flatten\top_inst.\f1.\DUT.$procmux$1546_CMP $flatten\top_inst.\f1.\DUT.$procmux$1547_CMP $flatten\top_inst.\f1.\DUT.$procmux$1548_CMP $flatten\top_inst.\f1.\DUT.$procmux$1549_CMP $flatten\top_inst.\f1.\DUT.$procmux$1550_CMP $flatten\top_inst.\f1.\DUT.$procmux$1551_CMP $flatten\top_inst.\f1.\DUT.$procmux$1552_CMP $flatten\top_inst.\f1.\DUT.$procmux$1553_CMP $flatten\top_inst.\f1.\DUT.$procmux$1554_CMP $flatten\top_inst.\f1.\DUT.$procmux$1555_CMP $flatten\top_inst.\f1.\DUT.$procmux$1556_CMP $flatten\top_inst.\f1.\DUT.$procmux$1557_CMP $flatten\top_inst.\f1.\DUT.$procmux$1558_CMP $flatten\top_inst.\f1.\DUT.$procmux$1559_CMP $flatten\top_inst.\f1.\DUT.$procmux$1560_CMP $flatten\top_inst.\f1.\DUT.$procmux$1561_CMP $flatten\top_inst.\f1.\DUT.$procmux$1562_CMP $flatten\top_inst.\f1.\DUT.$procmux$1563_CMP $flatten\top_inst.\f1.\DUT.$procmux$1564_CMP $flatten\top_inst.\f1.\DUT.$procmux$1565_CMP $flatten\top_inst.\f1.\arith.$procmux$2826_CMP $auto$opt_reduce.cc:134:opt_pmux$3516 $flatten\top_inst.\f1.\a1.$procmux$3075_CMP $auto$opt_reduce.cc:134:opt_pmux$3514 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$shl$src/alu.sv:29$179 ($shl):
    Found 36 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3510 $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$155_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$156_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$175_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$176_Y $flatten\top_inst.\f1.\write.$procmux$1183_CMP $flatten\top_inst.\f1.\write.$procmux$1184_CMP $flatten\top_inst.\f1.\write.$procmux$1185_CMP $flatten\top_inst.\f1.\write.$procmux$1186_CMP $flatten\top_inst.\f1.\write.$procmux$1187_CMP $flatten\top_inst.\f1.\DUT.$procmux$1535_CMP $flatten\top_inst.\f1.\DUT.$procmux$1536_CMP $flatten\top_inst.\f1.\DUT.$procmux$1537_CMP $flatten\top_inst.\f1.\DUT.$procmux$1538_CMP $flatten\top_inst.\f1.\DUT.$procmux$1539_CMP $flatten\top_inst.\f1.\DUT.$procmux$1540_CMP $flatten\top_inst.\f1.\DUT.$procmux$1541_CMP $flatten\top_inst.\f1.\DUT.$procmux$1542_CMP $flatten\top_inst.\f1.\DUT.$procmux$1543_CMP $flatten\top_inst.\f1.\DUT.$procmux$1544_CMP $flatten\top_inst.\f1.\DUT.$procmux$1545_CMP $flatten\top_inst.\f1.\DUT.$procmux$1546_CMP $flatten\top_inst.\f1.\DUT.$procmux$1547_CMP $flatten\top_inst.\f1.\DUT.$procmux$1548_CMP $flatten\top_inst.\f1.\DUT.$procmux$1549_CMP $flatten\top_inst.\f1.\DUT.$procmux$1550_CMP $flatten\top_inst.\f1.\DUT.$procmux$1551_CMP $flatten\top_inst.\f1.\DUT.$procmux$1552_CMP $flatten\top_inst.\f1.\DUT.$procmux$1553_CMP $flatten\top_inst.\f1.\DUT.$procmux$1554_CMP $flatten\top_inst.\f1.\DUT.$procmux$1555_CMP $flatten\top_inst.\f1.\DUT.$procmux$1556_CMP $flatten\top_inst.\f1.\DUT.$procmux$1557_CMP $flatten\top_inst.\f1.\DUT.$procmux$1558_CMP $flatten\top_inst.\f1.\DUT.$procmux$1559_CMP $flatten\top_inst.\f1.\DUT.$procmux$1560_CMP $flatten\top_inst.\f1.\DUT.$procmux$1561_CMP $flatten\top_inst.\f1.\DUT.$procmux$1562_CMP $flatten\top_inst.\f1.\DUT.$procmux$1563_CMP $flatten\top_inst.\f1.\DUT.$procmux$1564_CMP $flatten\top_inst.\f1.\DUT.$procmux$1565_CMP $flatten\top_inst.\f1.\arith.$procmux$2855_CMP $auto$opt_reduce.cc:134:opt_pmux$3516 $flatten\top_inst.\f1.\a1.$procmux$3075_CMP $auto$opt_reduce.cc:134:opt_pmux$3514 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\a1.\lcd.$auto$mem.cc:282:emit$865 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $flatten\top_inst.\f1.\a1.\lcd.$procmux$3219_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:185$107 ($mul):
    Found 1 activation_patterns using ctrl signal { \top_inst.f1.rram.write_enable $flatten\top_inst.\f1.\a1.$procmux$3075_CMP }.
    No candidates found.

25.17. Executing TECHMAP pass (map to technology primitives).

25.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

25.17.2. Continuing TECHMAP pass.
Using template $paramod$106e7676feb63f00b8f79ebab3ff16b0f4c109cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~170 debug messages>

25.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

25.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ice40hx8k:
  creating $macc model for $add$ice40/ice40hx8k.sv:21$4 ($add).
  creating $macc model for $flatten\top_inst.\f1.\a1.\f2.$add$src/fpgaModule.sv:185$108 ($add).
  creating $macc model for $flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:185$107 ($mul).
  creating $macc model for $flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:77$33 ($add).
  creating $macc model for $flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:89$37 ($add).
  creating $macc model for $flatten\top_inst.\f1.\a1.\pad.$add$src/keypad.v:46$66 ($add).
  creating $macc model for $flatten\top_inst.\f1.\a1.\pad.\button_control.$add$src/button.v:22$76 ($add).
  creating $macc model for $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$185 ($add).
  creating $macc model for $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$187 ($sub).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$309 ($add).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311 ($add).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314 ($add).
  creating $macc model for $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$343 ($add).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$851 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$845 ($sub).
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$845.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$851.
  creating $alu model for $macc $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$343.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$309.
  creating $alu model for $macc $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$187.
  creating $alu model for $macc $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$185.
  creating $alu model for $macc $flatten\top_inst.\f1.\a1.\pad.\button_control.$add$src/button.v:22$76.
  creating $alu model for $macc $flatten\top_inst.\f1.\a1.\pad.$add$src/keypad.v:46$66.
  creating $alu model for $macc $flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:89$37.
  creating $alu model for $macc $flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:77$33.
  creating $alu model for $macc $flatten\top_inst.\f1.\a1.\f2.$add$src/fpgaModule.sv:185$108.
  creating $alu model for $macc $add$ice40/ice40hx8k.sv:21$4.
  creating $macc cell for $flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:185$107: $auto$alumacc.cc:365:replace_macc$4063
  creating $alu model for $flatten\top_inst.\f1.\a1.\lcd.$gt$src/lcd1602.v:95$38 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\f1.\a1.\pad.\button_control.$lt$src/button.v:21$74 ($lt): new $alu
  creating $alu model for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:100$196 ($lt): new $alu
  creating $alu model for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:93$195 ($lt): new $alu
  creating $alu model for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$844 ($gt): new $alu
  creating $alu model for $flatten\top_inst.\f1.\a1.\pad.\button_control.$eq$src/button.v:23$77 ($eq): merged with $flatten\top_inst.\f1.\a1.\pad.\button_control.$lt$src/button.v:21$74.
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$844: $auto$alumacc.cc:485:replace_alu$4069
  creating $alu cell for $flatten\top_inst.\f1.\a1.\pad.\button_control.$lt$src/button.v:21$74, $flatten\top_inst.\f1.\a1.\pad.\button_control.$eq$src/button.v:23$77: $auto$alumacc.cc:485:replace_alu$4074
  creating $alu cell for $flatten\top_inst.\f1.\a1.\lcd.$gt$src/lcd1602.v:95$38: $auto$alumacc.cc:485:replace_alu$4081
  creating $alu cell for $add$ice40/ice40hx8k.sv:21$4: $auto$alumacc.cc:485:replace_alu$4086
  creating $alu cell for $flatten\top_inst.\f1.\a1.\f2.$add$src/fpgaModule.sv:185$108: $auto$alumacc.cc:485:replace_alu$4089
  creating $alu cell for $flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:77$33: $auto$alumacc.cc:485:replace_alu$4092
  creating $alu cell for $flatten\top_inst.\f1.\a1.\lcd.$add$src/lcd1602.v:89$37: $auto$alumacc.cc:485:replace_alu$4095
  creating $alu cell for $flatten\top_inst.\f1.\a1.\pad.$add$src/keypad.v:46$66: $auto$alumacc.cc:485:replace_alu$4098
  creating $alu cell for $flatten\top_inst.\f1.\a1.\pad.\button_control.$add$src/button.v:22$76: $auto$alumacc.cc:485:replace_alu$4101
  creating $alu cell for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:93$195: $auto$alumacc.cc:485:replace_alu$4104
  creating $alu cell for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:100$196: $auto$alumacc.cc:485:replace_alu$4117
  creating $alu cell for $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$185: $auto$alumacc.cc:485:replace_alu$4128
  creating $alu cell for $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$187: $auto$alumacc.cc:485:replace_alu$4131
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$309: $auto$alumacc.cc:485:replace_alu$4134
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311: $auto$alumacc.cc:485:replace_alu$4137
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314: $auto$alumacc.cc:485:replace_alu$4140
  creating $alu cell for $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$343: $auto$alumacc.cc:485:replace_alu$4143
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$851: $auto$alumacc.cc:485:replace_alu$4146
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$845: $auto$alumacc.cc:485:replace_alu$4149
  created 19 $alu and 1 $macc cells.

25.21. Executing OPT pass (performing simple optimizations).

25.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~6 debug messages>

25.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~88 debug messages>

25.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$3781: { $auto$rtlil.cc:2485:Not$3779 $auto$alumacc.cc:501:replace_alu$4075 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\arith.$procmux$2869: { $flatten\top_inst.\f1.\arith.$procmux$2855_CMP $flatten\top_inst.\f1.\arith.$procmux$2840_CMP $flatten\top_inst.\f1.\arith.$procmux$2826_CMP $flatten\top_inst.\f1.\arith.$procmux$2813_CMP $flatten\top_inst.\f1.\arith.$procmux$2801_CMP $flatten\top_inst.\f1.\arith.$procmux$2790_CMP $flatten\top_inst.\f1.\arith.$procmux$2780_CMP $flatten\top_inst.\f1.\arith.$procmux$2771_CMP }
  Optimizing cells in module \ice40hx8k.
Performed a total of 2 changes.

25.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

25.21.6. Executing OPT_DFF pass (perform DFF optimizations).

25.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 4 unused cells and 13 unused wires.
<suppressed ~5 debug messages>

25.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.21.9. Rerunning OPT passes. (Maybe there is more to do..)

25.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

25.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

25.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.21.13. Executing OPT_DFF pass (perform DFF optimizations).

25.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.21.16. Finished OPT passes. (There is nothing left to do.)

25.22. Executing MEMORY pass.

25.22.1. Executing OPT_MEM pass (optimize memories).
ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864: removing const-0 lane 6
ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864: removing const-0 lane 7
Performed a total of 1 transformations.

25.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

25.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ice40hx8k.top_inst.f1.rram.memory write port 0.

25.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

25.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864'[0] in module `\ice40hx8k': no output FF found.
Checking read port `\top_inst.f1.rram.memory'[0] in module `\ice40hx8k': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\top_inst.f1.rram.memory'[1] in module `\ice40hx8k': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864'[0] in module `\ice40hx8k': merged address FF to cell.

25.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

25.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ice40hx8k.top_inst.f1.rram.memory by address:

25.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

25.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

25.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864
mapping memory ice40hx8k.top_inst.f1.rram.memory via $__ICE40_RAM4K_
<suppressed ~133 debug messages>

25.25. Executing TECHMAP pass (map to technology primitives).

25.25.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

25.25.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

25.25.3. Continuing TECHMAP pass.
Using template $paramod$14f3ae77ff1994b59f02d085858f48b2e81447f9\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$8def6aa5fc659f28f8e3eeebd569dda9637b3b59\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$9d926ca8af82a1790eef298d2a8ab8740dc0f17a\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$37b287904e72642061b48fcd3e29796004cd7e57\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$cb1d5388660144f1ee04a1a513e151606200b861\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$377edc99da90025cd55f1133f204bd23924b0d4a\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7d68baf3dcd3dfb35e2574a73efc260addda976b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$4f97e28fd18001a032617053bb5823535bec0cc7\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$16c8e1cf7acc7e299f167adad824c49a38962fa8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$650d22ebeee5fe5878a1f9199ec7f8d715f6b306\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a06f1028476c02d72647b510cf3240ffaa0d02d0\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$793f365dfc1de62415792ca625ff10a5be924a81\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$b7111e65cd1035f273305bcc5a383c9fce55d485\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$b8610c8cb88e6e5ce0a6f653e3703d0511d97f93\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$21d6701d2f8619844b4a5775905cb6f02d32a618\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$081f9b210f614850b6f918000ad305c6576cc92f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$e5eb04759113583090b4e3e353828a2b9546335c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~425 debug messages>

25.26. Executing ICE40_BRAMINIT pass.

25.27. Executing OPT pass (performing simple optimizations).

25.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~480 debug messages>

25.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

25.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $procdff$3394 ($adff) from module ice40hx8k (removing D path).
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$4292 ($dffe) from module ice40hx8k.
Adding EN signal on $auto$ff.cc:266:slice$3776 ($adffe) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0] [0], Q = \top_inst.f1.testpc.PC [0]).
Adding EN signal on $auto$ff.cc:266:slice$3776 ($adffe) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0] [1], Q = \top_inst.f1.testpc.PC [1]).
Adding SRST signal on $auto$ff.cc:266:slice$3765 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$944_Y, Q = \uart_inst.uart_tx_inst.txd_reg, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3756 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$912_Y [8], Q = \uart_inst.uart_tx_inst.data_reg [8], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3740 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$971_Y, Q = \uart_inst.uart_tx_inst.bit_cnt, rval = 4'1001).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$4241 ($dffe) from module ice40hx8k.
Setting constant 0-bit at position 0 on $auto$memory_libmap.cc:1668:generate_mux$4292 ($dff) from module ice40hx8k.
Setting constant 0-bit at position 0 on $procdff$3394 ($dlatch) from module ice40hx8k.

25.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 18 unused cells and 1019 unused wires.
<suppressed ~24 debug messages>

25.27.5. Rerunning OPT passes. (Removed registers in this run.)

25.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

25.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

25.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1623:emulate_read_first$4227 ($dff) from module ice40hx8k (D = \top_inst.f1.aluMux.in2 [31:9], Q = $auto$mem.cc:1619:emulate_read_first$4224 [31:9], rval = 23'00000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3800 ($adffe) from module ice40hx8k (D = \top_inst.f1.a1.nextState, Q = \top_inst.f1.a1.state).
Setting constant 0-bit at position 10 on $auto$mem.cc:1624:emulate_read_first$4228 ($dff) from module ice40hx8k.
Setting constant 0-bit at position 11 on $auto$mem.cc:1624:emulate_read_first$4228 ($dff) from module ice40hx8k.

25.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

25.27.10. Rerunning OPT passes. (Removed registers in this run.)

25.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~2 debug messages>

25.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.27.13. Executing OPT_DFF pass (perform DFF optimizations).

25.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.27.15. Finished fast OPT passes.

25.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864 in module \ice40hx8k:
  created 64 $dff cells and 0 static cells of width 6.
Extracted data FF from read port 0 of ice40hx8k.$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864: $$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

25.29. Executing OPT pass (performing simple optimizations).

25.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~22 debug messages>

25.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

25.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][8]$4954:
      Old ports: A=6'110000, B=6'010000, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$a$4895
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$a$4895 [5]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$a$4895 [4:0] = 5'10000
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][7]$4951:
      Old ports: A=6'001010, B=6'001110, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$b$4893
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$b$4893 [2]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$b$4893 [5:3] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$b$4893 [1:0] } = 5'00110
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][6]$4948:
      Old ports: A=6'001101, B=6'001111, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$a$4892
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$a$4892 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$a$4892 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$a$4892 [0] } = 5'00111
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][5]$4945:
      Old ports: A=6'001011, B=6'001001, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$b$4890
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$b$4890 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$b$4890 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$b$4890 [0] } = 5'00101
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][4]$4942:
      Old ports: A=6'011000, B=6'001000, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$a$4889
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$a$4889 [4]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$a$4889 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$a$4889 [3:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][3]$4939:
      Old ports: A=6'000111, B=6'000101, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$b$4887
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$b$4887 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$b$4887 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$b$4887 [0] } = 5'00011
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][2]$4936:
      Old ports: A=6'001100, B=6'000100, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$a$4886
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$a$4886 [3]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$a$4886 [5:4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$a$4886 [2:0] } = 5'00100
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][1]$4933:
      Old ports: A=6'000110, B=6'000010, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$b$4884
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$b$4884 [2]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$b$4884 [5:3] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$b$4884 [1:0] } = 5'00010
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][0]$4930:
      Old ports: A=6'000001, B=6'000011, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$a$4883
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$a$4883 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$a$4883 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$a$4883 [0] } = 5'00001
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][13]$4969:
      Old ports: A=6'011110, B=6'011010, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$b$4902
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$b$4902 [2]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$b$4902 [5:3] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$b$4902 [1:0] } = 5'01110
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][10]$4960:
      Old ports: A=6'010101, B=6'010111, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$a$4898
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$a$4898 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$a$4898 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$a$4898 [0] } = 5'01011
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][12]$4966:
      Old ports: A=6'011001, B=6'011011, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$a$4901
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$a$4901 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$a$4901 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$a$4901 [0] } = 5'01101
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][25]$5005:
      Old ports: A=6'110110, B=6'110010, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$b$4920
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$b$4920 [2]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$b$4920 [5:3] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$b$4920 [1:0] } = 5'11010
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][27]$5011:
      Old ports: A=6'110111, B=6'110101, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$b$4923
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$b$4923 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$b$4923 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$b$4923 [0] } = 5'11011
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][26]$5008:
      Old ports: A=6'000101, B=6'110100, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922 [0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922 [3:1] } = { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922 [4] 3'010 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][9]$4957:
      Old ports: A=6'010011, B=6'010001, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$b$4896
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$b$4896 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$b$4896 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$b$4896 [0] } = 5'01001
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][24]$5002:
      Old ports: A=6'110001, B=6'110011, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$a$4919
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$a$4919 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$a$4919 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$a$4919 [0] } = 5'11001
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][14]$4972:
      Old ports: A=6'010100, B=6'011100, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$a$4904
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$a$4904 [3]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$a$4904 [5:4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$a$4904 [2:0] } = 5'01100
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][11]$4963:
      Old ports: A=6'010010, B=6'010110, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$b$4899
      New ports: A=1'0, B=1'1, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$b$4899 [2]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$b$4899 [5:3] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$b$4899 [1:0] } = 5'01010
    New ctrl vector for $demux cell $auto$memory_libmap.cc:1641:generate_demux$4289: { }
    Consolidated identical input bits for $mux cell $flatten\ros.$procmux$3244:
      Old ports: A=3'001, B=3'111, Y=$flatten\ros.$procmux$3244_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ros.$procmux$3244_Y [1]
      New connections: { $flatten\ros.$procmux$3244_Y [2] $flatten\ros.$procmux$3244_Y [0] } = { $flatten\ros.$procmux$3244_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$2951:
      Old ports: A=9'101000000, B=9'011110000, Y=$auto$wreduce.cc:461:run$4045 [8:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$4045 [8] $auto$wreduce.cc:461:run$4045 [4] }
      New connections: { $auto$wreduce.cc:461:run$4045 [7:5] $auto$wreduce.cc:461:run$4045 [3:0] } = { $auto$wreduce.cc:461:run$4045 [4] 1'1 $auto$wreduce.cc:461:run$4045 [4] 4'0000 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$3001:
      Old ports: A=7'1000000, B=7'0000100, Y=$auto$wreduce.cc:461:run$4043 [6:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$4043 [6] $auto$wreduce.cc:461:run$4043 [2] }
      New connections: { $auto$wreduce.cc:461:run$4043 [5:3] $auto$wreduce.cc:461:run$4043 [1:0] } = 5'00000
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$3030:
      Old ports: A=9'101000000, B=9'011011100, Y=$auto$wreduce.cc:461:run$4042 [8:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$4042 [8] $auto$wreduce.cc:461:run$4042 [2] }
      New connections: { $auto$wreduce.cc:461:run$4042 [7:3] $auto$wreduce.cc:461:run$4042 [1:0] } = { $auto$wreduce.cc:461:run$4042 [2] 2'10 $auto$wreduce.cc:461:run$4042 [2] $auto$wreduce.cc:461:run$4042 [2] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\a1.$procmux$3047:
      Old ports: A={ 4'0011 \top_inst.f1.a1.data [7:4] 4'0011 \top_inst.f1.a1.data [3:0] 112'x }, B={ 64'x $auto$wreduce.cc:461:run$4044 [63:56] 172'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0011 \top_inst.f1.a1.data [7:4] 4'0011 \top_inst.f1.a1.data [3:0] }, Y=\top_inst.f1.a1.nextRow1
      New ports: A={ \top_inst.f1.a1.data [7:4] 2'01 \top_inst.f1.a1.data [3:0] 18'x }, B={ 10'x $auto$wreduce.cc:461:run$4044 [63:56] 28'x \top_inst.f1.a1.data [7:4] 2'01 \top_inst.f1.a1.data [3:0] }, Y={ \top_inst.f1.a1.nextRow1 [123:120] \top_inst.f1.a1.nextRow1 [118] \top_inst.f1.a1.nextRow1 [116:112] \top_inst.f1.a1.nextRow1 [63:56] \top_inst.f1.a1.nextRow1 [11:8] \top_inst.f1.a1.nextRow1 [6] \top_inst.f1.a1.nextRow1 [4:0] }
      New connections: { \top_inst.f1.a1.nextRow1 [127:124] \top_inst.f1.a1.nextRow1 [119] \top_inst.f1.a1.nextRow1 [117] \top_inst.f1.a1.nextRow1 [111:64] \top_inst.f1.a1.nextRow1 [55:12] \top_inst.f1.a1.nextRow1 [7] \top_inst.f1.a1.nextRow1 [5] } = { \top_inst.f1.a1.nextRow1 [118] \top_inst.f1.a1.nextRow1 [118] \top_inst.f1.a1.nextRow1 [116] \top_inst.f1.a1.nextRow1 [116] \top_inst.f1.a1.nextRow1 [118] \top_inst.f1.a1.nextRow1 [116] 88'x \top_inst.f1.a1.nextRow1 [6] \top_inst.f1.a1.nextRow1 [6] \top_inst.f1.a1.nextRow1 [4] \top_inst.f1.a1.nextRow1 [4] \top_inst.f1.a1.nextRow1 [6] \top_inst.f1.a1.nextRow1 [4] }
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\a1.$procmux$3058:
      Old ports: A=12'000101000000, B={ 3'000 $auto$wreduce.cc:461:run$4042 [8:0] 5'00010 $auto$wreduce.cc:461:run$4043 [6:0] 3'000 $auto$wreduce.cc:461:run$4045 [8:0] 12'000100011000 }, Y=\top_inst.f1.enableFpgaAddress.in1 [11:0]
      New ports: A=9'101000000, B={ $auto$wreduce.cc:461:run$4042 [8:0] 2'10 $auto$wreduce.cc:461:run$4043 [6:0] $auto$wreduce.cc:461:run$4045 [8:0] 9'100011000 }, Y=\top_inst.f1.enableFpgaAddress.in1 [8:0]
      New connections: \top_inst.f1.enableFpgaAddress.in1 [11:9] = 3'000
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$3090:
      Old ports: A=3'011, B=3'100, Y=$flatten\top_inst.\f1.\a1.$2\nextState[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [2] $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [0] }
      New connections: $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [1] = $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [0]
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][5][15]$4975:
      Old ports: A=6'011111, B=6'011101, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$b$4905
      New ports: A=1'1, B=1'0, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$b$4905 [1]
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$b$4905 [5:2] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$b$4905 [0] } = 5'01111
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.\lcd.$procmux$3218:
      Old ports: A=8'00000000, B={ 2'00 $flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:154:do_switch$863 [5:0] }, Y=\top_inst.f1.a1.lcd.nextState
      New ports: A=6'000000, B=$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:154:do_switch$863 [5:0], Y=\top_inst.f1.a1.lcd.nextState [5:0]
      New connections: \top_inst.f1.a1.lcd.nextState [7:6] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\a1.\pad.$procmux$3126:
      Old ports: A=6'000000, B=90'000001000010000011001010000100000101000110001011000111001000001001001100101010100011001101, Y=$auto$wreduce.cc:461:run$4050 [5:0]
      New ports: A=5'00000, B=75'000010001000011010100010000101001100101100111010000100101100110101001101101, Y={ $auto$wreduce.cc:461:run$4050 [5] $auto$wreduce.cc:461:run$4050 [3:0] }
      New connections: $auto$wreduce.cc:461:run$4050 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\controller.$procmux$1214:
      Old ports: A=4'0110, B=4'1001, Y=$flatten\top_inst.\f1.\controller.$3\aluOP[3:0]
      New ports: A=2'10, B=2'01, Y=$flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [1:0]
      New connections: $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [3:2] = { $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [0] $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [1] }
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1251:
      Old ports: A={ 5'01110 $auto$wreduce.cc:461:run$4054 [0] }, B={ 41'01111110000010000110010010010101111010001 $auto$wreduce.cc:461:run$4055 [0] }, Y=$flatten\top_inst.\f1.\controller.$7\cuOP[5:0]
      New ports: A={ 4'0110 $auto$wreduce.cc:461:run$4054 [0] }, B={ 34'0111110000100011010010101011101001 $auto$wreduce.cc:461:run$4055 [0] }, Y={ $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [4] = $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [3]
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1294:
      Old ports: A=6'010010, B={ 41'01001101010001011001011101100001100101101 $auto$wreduce.cc:461:run$4055 [0] }, Y=$flatten\top_inst.\f1.\controller.$5\cuOP[5:0]
      New ports: A=4'0010, B={ 27'001101000110011110001001101 $auto$wreduce.cc:461:run$4055 [0] }, Y=$flatten\top_inst.\f1.\controller.$5\cuOP[5:0] [3:0]
      New connections: $flatten\top_inst.\f1.\controller.$5\cuOP[5:0] [5:4] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1322:
      Old ports: A=6'100110, B=18'001111010000010001, Y=$flatten\top_inst.\f1.\controller.$4\cuOP[5:0]
      New ports: A=5'10010, B=15'001110100001001, Y={ $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [5:3] $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [1:0] }
      New connections: $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [2] = $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [1]
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1333:
      Old ports: A=6'100110, B=30'001010001011001100001101001110, Y=$flatten\top_inst.\f1.\controller.$3\cuOP[5:0]
      New ports: A=5'10110, B=25'0101001011011000110101110, Y={ $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [4] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1347:
      Old ports: A=6'100110, B=36'000100000101000110000111001000001001, Y=$flatten\top_inst.\f1.\controller.$2\cuOP[5:0]
      New ports: A=5'10110, B=30'001000010100110001110100001001, Y={ $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2893:
      Old ports: A={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, B={ \top_inst.f1.signex.imm 12'000000000000 }, Y=$flatten\top_inst.\f1.\signex.$4\immOut[31:0]
      New ports: A={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, B={ \top_inst.f1.signex.imm [19:12] \top_inst.f1.signex.imm [10:0] 12'000000000000 }, Y={ $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$315:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$315_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$315_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$315_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$320:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311_Y [31:1] 1'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314_Y [31:2] 2'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$320_Y
      New ports: A=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311_Y [31:1], B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314_Y [31:2] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$320_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$320_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$324:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$324_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$324_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$324_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$330:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$330_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$314_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$311_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$330_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$330_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$928:
      Old ports: A=19'0000000000000100000, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$928_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$4921:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$b$4923, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922 [4] 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$a$4922 [0] }, B={ 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][13]$b$4923 [1] 1'1 }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878 [1:0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878 [3:2] } = { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$4918:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$a$4919, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$b$4920, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$a$4877
      New ports: A={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$a$4919 [1] 1'1 }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][12]$b$4920 [2] 2'10 }, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$a$4877 [2:0]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$a$4877 [5:3] = 3'110
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$4903:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$a$4904, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$b$4905, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$b$4869
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$a$4904 [3] 2'00 }, B={ 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][7]$b$4905 [1] 1'1 }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$b$4869 [3] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$b$4869 [1:0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$b$4869 [5:4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$b$4869 [2] } = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$4900:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$a$4901, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$b$4902, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$a$4868
      New ports: A={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$a$4901 [1] 1'1 }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][6]$b$4902 [2] 2'10 }, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$a$4868 [2:0]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$a$4868 [5:3] = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$4897:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$a$4898, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$b$4899, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$b$4866
      New ports: A={ 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$a$4898 [1] 1'1 }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][5]$b$4899 [2] 2'10 }, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$b$4866 [2:0]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$b$4866 [5:3] = 3'010
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$4894:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$a$4895, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$b$4896, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$a$4865
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$a$4895 [5] 2'00 }, B={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][4]$b$4896 [1] 1'1 }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$a$4865 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$a$4865 [1:0] }
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$a$4865 [4:2] = 3'100
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$4891:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$a$4892, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$b$4893, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$b$4863
      New ports: A={ 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$a$4892 [1] 1'1 }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][3]$b$4893 [2] 2'10 }, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$b$4863 [2:0]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$b$4863 [5:3] = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$4888:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$a$4889, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$b$4890, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$a$4862
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$a$4889 [4] 2'00 }, B={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][2]$b$4890 [1] 1'1 }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$a$4862 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$a$4862 [1:0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$a$4862 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$a$4862 [3:2] } = 3'010
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$4885:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$a$4886, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$b$4887, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$b$4860
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$a$4886 [3] 2'00 }, B={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][1]$b$4887 [1] 1'1 }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$b$4860 [3] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$b$4860 [1:0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$b$4860 [5:4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$b$4860 [2] } = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$4882:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$a$4883, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$b$4884, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$a$4859
      New ports: A={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$a$4883 [1] 1'1 }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][4][0]$b$4884 [2] 2'10 }, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$a$4859 [2:0]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$a$4859 [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\ros.$procmux$3247:
      Old ports: A=$flatten\ros.$procmux$3244_Y, B=3'110, Y=$flatten\ros.$procmux$3247_Y
      New ports: A={ $flatten\ros.$procmux$3244_Y [1] 1'1 }, B=2'10, Y=$flatten\ros.$procmux$3247_Y [1:0]
      New connections: $flatten\ros.$procmux$3247_Y [2] = $flatten\ros.$procmux$3247_Y [1]
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\a1.$procmux$3058:
      Old ports: A=9'101000000, B={ $auto$wreduce.cc:461:run$4042 [8:0] 2'10 $auto$wreduce.cc:461:run$4043 [6:0] $auto$wreduce.cc:461:run$4045 [8:0] 9'100011000 }, Y=\top_inst.f1.enableFpgaAddress.in1 [8:0]
      New ports: A=7'1010000, B={ $auto$wreduce.cc:461:run$4042 [8] $auto$wreduce.cc:461:run$4042 [2] 2'10 $auto$wreduce.cc:461:run$4042 [2] $auto$wreduce.cc:461:run$4042 [2] $auto$wreduce.cc:461:run$4042 [2] 2'10 $auto$wreduce.cc:461:run$4043 [6] 3'000 $auto$wreduce.cc:461:run$4043 [2] $auto$wreduce.cc:461:run$4045 [8] $auto$wreduce.cc:461:run$4045 [4] 1'1 $auto$wreduce.cc:461:run$4045 [4] $auto$wreduce.cc:461:run$4045 [4] 9'001000110 }, Y=\top_inst.f1.enableFpgaAddress.in1 [8:2]
      New connections: \top_inst.f1.enableFpgaAddress.in1 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2905:
      Old ports: A=$flatten\top_inst.\f1.\signex.$4\immOut[31:0], B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, Y=$flatten\top_inst.\f1.\signex.$3\immOut[31:0]
      New ports: A={ $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [22:0] }, B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, Y={ $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$933:
      Old ports: A=$flatten\uart_inst.\uart_tx_inst.$procmux$928_Y, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$933_Y
      New ports: A={ $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$928_Y [0] }, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$933_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$933_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$933_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$933_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$933_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$933_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$933_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$933_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$4876:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$a$4877, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856
      New ports: A={ 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$a$4877 [2:0] }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878 [4] 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][6]$b$4878 [1:0] }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856 [2:0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856 [3] } = { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$4867:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$a$4868, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$b$4869, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$b$4851
      New ports: A={ 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$a$4868 [2:0] }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$b$4869 [3] 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][3]$b$4869 [1:0] }, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$b$4851 [3:0]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$b$4851 [5:4] = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$4864:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$a$4865, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$b$4866, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$a$4850
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$a$4865 [5] 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$a$4865 [1:0] }, B={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][2]$b$4866 [2:0] }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$a$4850 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$a$4850 [2:0] }
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$a$4850 [4:3] = 2'10
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$4861:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$a$4862, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$b$4863, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$b$4848
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$a$4862 [4] 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$a$4862 [1:0] }, B={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][1]$b$4863 [2:0] }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$b$4848 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$b$4848 [2:0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$b$4848 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$b$4848 [3] } = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$4858:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$a$4859, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$b$4860, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$a$4847
      New ports: A={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$a$4859 [2:0] }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$b$4860 [3] 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][3][0]$b$4860 [1:0] }, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$a$4847 [3:0]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$a$4847 [5:4] = 2'00
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2914:
      Old ports: A=$flatten\top_inst.\f1.\signex.$3\immOut[31:0], B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [0] \top_inst.f1.signex.imm [10:1] }, Y=$flatten\top_inst.\f1.\signex.$2\immOut[31:0]
      New ports: A={ $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [22:0] }, B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [0] \top_inst.f1.signex.imm [10:1] }, Y={ $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$4855:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856, B=6'000000, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][3]$a$4856 [2:0] }, B=4'0000, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845 [2:0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845 [3] } = { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$4849:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$a$4850, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$b$4851, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][0]$b$4842
      New ports: A={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$a$4850 [5] 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$a$4850 [2:0] }, B={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][1]$b$4851 [3:0] }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][0]$b$4842 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][0]$b$4842 [3:0] }
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][0]$b$4842 [4] = 1'1
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$4846:
      Old ports: A=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$a$4847, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$b$4848, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][0]$a$4841
      New ports: A={ 1'0 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$a$4847 [3:0] }, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$b$4848 [4] 1'1 $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][2][0]$b$4848 [2:0] }, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][0]$a$4841 [4:0]
      New connections: $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][0]$a$4841 [5] = 1'0
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$4843:
      Old ports: A=6'000000, B=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845, Y=$memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][0][0]$b$4839
      New ports: A=4'0000, B={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][1][1]$b$4845 [2:0] }, Y={ $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][0][0]$b$4839 [4] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][0][0]$b$4839 [2:0] }
      New connections: { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][0][0]$b$4839 [5] $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][0][0]$b$4839 [3] } = { $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][0][0]$b$4839 [4] 1'0 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 68 changes.

25.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

25.29.6. Executing OPT_DFF pass (perform DFF optimizations).

25.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 32 unused cells and 148 unused wires.
<suppressed ~33 debug messages>

25.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.29.9. Rerunning OPT passes. (Maybe there is more to do..)

25.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

25.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

25.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3749 ($dffe) from module ice40hx8k (D = $auto$wreduce.cc:461:run$4059 [18:6], Q = \uart_inst.uart_tx_inst.prescale_reg [18:6], rval = 13'0000000000000).
Adding SRST signal on $$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdreg[0] ($dff) from module ice40hx8k (D = $memory$flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:155:do_switch$864$rdmux[0][0][0]$a$4838 [3], Q = $flatten\top_inst.\f1.\a1.\lcd.$auto$proc_rom.cc:154:do_switch$863 [3], rval = 1'0).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3786 ($sdffe) from module ice40hx8k.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3795 ($sdffe) from module ice40hx8k.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3795 ($sdffe) from module ice40hx8k.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 49 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 50 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 51 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 52 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 53 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 54 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 55 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 56 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 57 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 58 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 59 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 60 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 61 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 62 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 63 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 64 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 65 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 66 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 67 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 68 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 69 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 70 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 71 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 72 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 73 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 74 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 75 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 76 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 77 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 78 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 79 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 80 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 81 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 82 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 83 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 84 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 85 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 86 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 87 on $auto$ff.cc:266:slice$3833 ($adffe) from module ice40hx8k.

25.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

25.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~3 debug messages>

25.29.16. Rerunning OPT passes. (Maybe there is more to do..)

25.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

25.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\a1.\lcd.$procmux$3163: { $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$48_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$50_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:160$52_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$54_Y $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$56_Y $flatten\top_inst.\f1.\a1.\lcd.$procmux$3196_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3195_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3188_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3182_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3181_CMP $flatten\top_inst.\f1.\a1.\lcd.$eq$src/lcd1602.v:161$58_Y $auto$opt_reduce.cc:134:opt_pmux$5033 $flatten\top_inst.\f1.\a1.\lcd.$procmux$3166_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3165_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3164_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5032: { $flatten\top_inst.\f1.\a1.\lcd.$procmux$3194_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3193_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3192_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3191_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3190_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3189_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3187_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3186_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3185_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3184_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3183_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3179_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3178_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3177_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3176_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3175_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3174_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3173_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3172_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3171_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3170_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3169_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3168_CMP $flatten\top_inst.\f1.\a1.\lcd.$procmux$3167_CMP }
  Optimizing cells in module \ice40hx8k.
Performed a total of 2 changes.

25.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.29.20. Executing OPT_DFF pass (perform DFF optimizations).

25.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

25.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.29.23. Rerunning OPT passes. (Maybe there is more to do..)

25.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

25.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

25.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.29.27. Executing OPT_DFF pass (perform DFF optimizations).

25.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.29.30. Finished OPT passes. (There is nothing left to do.)

25.30. Executing ICE40_WRAPCARRY pass (wrap carries).

25.31. Executing TECHMAP pass (map to technology primitives).

25.31.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.31.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

25.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using extmapper maccmap for cells of type $macc.
  add \top_inst.f1.a1.data [7:4] * 3'101 (4x3 bits, unsigned)
Using extmapper simplemap for cells of type $lut.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$ccbcf9cf459c8d68b04688a9a5245ee9d295a0be\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$bf9a6aad4c9603c218b6b0be41de41e6ed43614c\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_80_ice40_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$75a16668b548c3bac59647e2f0c7dad55b2b94b9\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_80_ice40_alu for cells of type $alu.
Using template $paramod$82ac157a7de5db3ecfecd2a01ea425d7a39bb05e\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_80_ice40_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $nex.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$1aae2e481057835cbb335f7135d1019c7cf8d22d\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$1afdbde8b582c35891e56ec1bbaea8780245752a\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$b8fb36dbb218c8f6b30171c756a8f8357614d906\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$104d3d1e82b09b030a785dad8a5e608a6d4401f7\_90_pmux for cells of type $pmux.
Using template $paramod$aa21a8cfcdb2d038c61c16c25c37cdf209d597be\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$8e2cd9e836d46c40867c8d0d57053a4e1c3bcdbc\_90_pmux for cells of type $pmux.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$ae63dc3b50d8e8327f3f28c91126b1f0b8c3a12c\_90_pmux for cells of type $pmux.
Using template $paramod$a2dfbfccaf255934df30ecabbf39af44cb16e7a1\_90_pmux for cells of type $pmux.
Using template $paramod$d7d291546b4dfc9bc743ff469017e2c721a2385d\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$6fc37af1c109ae54e8aed83fcd995c12d378ce93\_80_ice40_alu for cells of type $alu.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~3517 debug messages>

25.32. Executing OPT pass (performing simple optimizations).

25.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4049 debug messages>

25.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~8238 debug messages>
Removed a total of 2746 cells.

25.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$5538 ($_DFFE_PP0P_) from module ice40hx8k.

25.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 263 unused cells and 3839 unused wires.
<suppressed ~265 debug messages>

25.32.5. Rerunning OPT passes. (Removed registers in this run.)

25.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~5 debug messages>

25.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.32.8. Executing OPT_DFF pass (perform DFF optimizations).

25.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

25.32.10. Finished fast OPT passes.

25.33. Executing ICE40_OPT pass (performing simple optimizations).

25.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4069.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4069.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4074.slice[0].carry: CO=\top_inst.f1.a1.pad.button_control.r_counter [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4081.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4081.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4086.slice[0].carry: CO=\ctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4092.slice[0].carry: CO=\top_inst.f1.a1.lcd.cnt_20ms [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4095.slice[0].carry: CO=\top_inst.f1.a1.lcd.cnt_500hz [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4101.slice[0].carry: CO=\top_inst.f1.a1.pad.button_control.r_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4140.slice[0].carry: CO=\top_inst.f1.testpc.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4146.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4149.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$6158.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$6158.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$opt_expr.cc:1948:replace_const_cells$4718.slice[7].carry: CO=1'0

25.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~54 debug messages>

25.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.33.4. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9124 ($_DFFE_PP0P_) from module ice40hx8k.

25.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 3 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

25.33.6. Rerunning OPT passes. (Removed registers in this run.)

25.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$6158.slice[1].carry: CO=1'0

25.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~5 debug messages>

25.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.33.10. Executing OPT_DFF pass (perform DFF optimizations).

25.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.33.12. Rerunning OPT passes. (Removed registers in this run.)

25.33.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$6158.slice[2].carry: CO=1'0

25.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.33.16. Executing OPT_DFF pass (perform DFF optimizations).

25.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.33.18. Rerunning OPT passes. (Removed registers in this run.)

25.33.19. Running ICE40 specific optimizations.

25.33.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.33.22. Executing OPT_DFF pass (perform DFF optimizations).

25.33.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.33.24. Finished OPT passes. (There is nothing left to do.)

25.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

25.35. Executing TECHMAP pass (map to technology primitives).

25.35.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

25.35.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~1320 debug messages>

25.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4086.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4092.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4095.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4101.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4140.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4146.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4149.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$6158.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$6158.slice[1].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$6158.slice[2].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$6158.slice[6].carry ($lut).
Mapping ice40hx8k.$auto$opt_expr.cc:1948:replace_const_cells$4718.slice[7].carry ($lut).

25.38. Executing ICE40_OPT pass (performing simple optimizations).

25.38.1. Running ICE40 specific optimizations.

25.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~371 debug messages>

25.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3399 debug messages>
Removed a total of 1133 cells.

25.38.4. Executing OPT_DFF pass (perform DFF optimizations).

25.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 8738 unused wires.
<suppressed ~2 debug messages>

25.38.6. Rerunning OPT passes. (Removed registers in this run.)

25.38.7. Running ICE40 specific optimizations.

25.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.38.10. Executing OPT_DFF pass (perform DFF optimizations).

25.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.38.12. Finished OPT passes. (There is nothing left to do.)

25.39. Executing TECHMAP pass (map to technology primitives).

25.39.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

25.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

25.40. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

25.41. Executing ABC9 pass.

25.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

25.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module ice40hx8k.
Found 0 SCCs.

25.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

25.41.5. Executing PROC pass (convert processes to netlists).

25.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

25.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

25.41.5.4. Executing PROC_INIT pass (extract init attributes).

25.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

25.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

25.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

25.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

25.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

25.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

25.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.41.5.12. Executing OPT_EXPR pass (perform const folding).

25.41.6. Executing TECHMAP pass (map to technology primitives).

25.41.6.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~144 debug messages>

25.41.7. Executing OPT pass (performing simple optimizations).

25.41.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

25.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

25.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFR.
Performed a total of 0 changes.

25.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

25.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

25.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFR..

25.41.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

25.41.7.9. Finished OPT passes. (There is nothing left to do.)

25.41.8. Executing TECHMAP pass (map to technology primitives).

25.41.8.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

25.41.8.2. Continuing TECHMAP pass.
Using template SB_DFFER for cells of type SB_DFFER.
Using template SB_DFFR for cells of type SB_DFFR.
No more expansions possible.
<suppressed ~1097 debug messages>

25.41.9. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

25.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2192 debug messages>

25.41.11. Executing ABC9_OPS pass (helper functions for ABC9).

25.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

25.41.13. Executing TECHMAP pass (map to technology primitives).

25.41.13.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~171 debug messages>

25.41.14. Executing OPT pass (performing simple optimizations).

25.41.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

25.41.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

25.41.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.41.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

25.41.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.41.14.6. Executing OPT_DFF pass (perform DFF optimizations).

25.41.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

25.41.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.41.14.9. Rerunning OPT passes. (Maybe there is more to do..)

25.41.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.41.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

25.41.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

25.41.14.13. Executing OPT_DFF pass (perform DFF optimizations).

25.41.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

25.41.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

25.41.14.16. Finished OPT passes. (There is nothing left to do.)

25.41.15. Executing AIGMAP pass (map logic to AIG).
Module ice40hx8k: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

25.41.16. Executing AIGMAP pass (map logic to AIG).
Module ice40hx8k: replaced 5254 cells with 24179 new cells, skipped 8740 cells.
  replaced 4 cell types:
    4198 $_OR_
      90 $_XOR_
       1 $_ANDNOT_
     965 $_MUX_
  not replaced 38 cell types:
      33 $scopeinfo
     594 $_NOT_
    3129 $_AND_
       1 SB_PLL40_CORE
      32 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
      60 SB_DFF
      16 SB_DFFE
      72 SB_DFFSR
      12 SB_DFFR
      53 SB_DFFESR
    1081 SB_DFFER
       4 SB_DFFESS
     352 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
      64 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
     481 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
     205 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
     512 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
    1081 SB_DFFER_$abc9_byp
       2 $paramod$7d35442e5955a906c92cedc1f79f2dee97147303\SB_RAM40_4K
       2 $paramod$5d19b673f75f54ac059d8878050bd01ad015fbee\SB_RAM40_4K
       2 $paramod$6bb8c5a2631366bb97d3707c47c253d632c694f2\SB_RAM40_4K
       2 $paramod$e988a90bc58e265e2debc8def97cd525a72cc1ab\SB_RAM40_4K
       2 $paramod$b6d5f2c95bc66bb476147d3bc32a3a6c07eb6e2b\SB_RAM40_4K
       2 $paramod$514ee1accecd5d82b51586bea87fd9117efec640\SB_RAM40_4K
       2 $paramod$0b8ddee489bd0d9ead0e66935c3d7cbceea62c72\SB_RAM40_4K
       2 $paramod$f2f2e9685b316b46e16513d388e9d8719f72c61c\SB_RAM40_4K
       2 $paramod$17f6d812854a1d6932fbf850ec717162a0adfe5b\SB_RAM40_4K
       2 $paramod$d15f4519f5e18061c5344f3aeeee722a6c66339d\SB_RAM40_4K
       2 $paramod$47b3c3d91c5758f7cf6be0fcabcb3930e0f86cdd\SB_RAM40_4K
       2 $paramod$fd68f8f1e4f94282048c46093dca8982c307c6f6\SB_RAM40_4K
       2 $paramod$c4e65e3c269676fc06f7138a20f3f4eaa4b5aea3\SB_RAM40_4K
      12 SB_DFFR_$abc9_byp
       2 $paramod$bb295840e42cbdc97d25e732a45ba0996005891b\SB_RAM40_4K
      32 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
     512 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
       2 $paramod$376493dcb6b953122ac8cd3d4ec06a4fdebcca3e\SB_RAM40_4K
       2 $paramod$7ba95545fce805a7ae8044f78c6e028606fe658e\SB_RAM40_4K
     370 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

25.41.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.41.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

25.41.16.3. Executing XAIGER backend.
<suppressed ~1821 debug messages>
Extracted 10493 AND gates and 33679 wires from module `ice40hx8k' to a netlist network with 1386 inputs and 2459 outputs.

25.41.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

25.41.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1386/   2459  and =    9856  lev =   60 (3.26)  mem = 0.33 MB  box = 3653  bb = 3283
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 176 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1386/   2459  and =   15687  lev =   45 (2.44)  mem = 0.39 MB  ch = 1036  box = 3621  bb = 3283
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 176 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   15687.  Ch =   834.  Total mem =    4.06 MB. Peak cut mem =    0.21 MB.
ABC: P:  Del = 14726.00.  Ar =    5208.0.  Edge =    19378.  Cut =   102746.  T =     0.02 sec
ABC: P:  Del = 14726.00.  Ar =    4775.0.  Edge =    18377.  Cut =    98850.  T =     0.02 sec
ABC: P:  Del = 14726.00.  Ar =    3959.0.  Edge =    12961.  Cut =   107992.  T =     0.02 sec
ABC: F:  Del = 14726.00.  Ar =    3537.0.  Edge =    12257.  Cut =    81876.  T =     0.01 sec
ABC: A:  Del = 14726.00.  Ar =    3408.0.  Edge =    11673.  Cut =    80295.  T =     0.02 sec
ABC: A:  Del = 14726.00.  Ar =    3370.0.  Edge =    11610.  Cut =    80330.  T =     0.02 sec
ABC: Total time =     0.11 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1386/   2459  and =    8929  lev =   44 (2.42)  mem = 0.31 MB  box = 3621  bb = 3283
ABC: Mapping (K=4)  :  lut =   3352  edge =   11521  lev =   22 (1.43)  levB =   49  mem = 0.16 MB
ABC: LUT = 3352 : 2=580 17.3 %  3=727 21.7 %  4=2045 61.0 %  Ave = 3.44
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 176 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.50 seconds, total: 3.50 seconds

25.41.16.6. Executing AIGER frontend.
<suppressed ~7734 debug messages>
Removed 10778 unused cells and 24795 unused wires.

25.41.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3390
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:     1081
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:       12
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      338
ABC RESULTS:           input signals:     1121
ABC RESULTS:          output signals:     2279
Removing temp directory.

25.41.17. Executing TECHMAP pass (map to technology primitives).

25.41.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

25.41.17.2. Continuing TECHMAP pass.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$514ee1accecd5d82b51586bea87fd9117efec640\SB_RAM40_4K for cells of type $paramod$514ee1accecd5d82b51586bea87fd9117efec640\SB_RAM40_4K.
Using template $paramod$e988a90bc58e265e2debc8def97cd525a72cc1ab\SB_RAM40_4K for cells of type $paramod$e988a90bc58e265e2debc8def97cd525a72cc1ab\SB_RAM40_4K.
Using template $paramod$7d35442e5955a906c92cedc1f79f2dee97147303\SB_RAM40_4K for cells of type $paramod$7d35442e5955a906c92cedc1f79f2dee97147303\SB_RAM40_4K.
Using template $paramod$5d19b673f75f54ac059d8878050bd01ad015fbee\SB_RAM40_4K for cells of type $paramod$5d19b673f75f54ac059d8878050bd01ad015fbee\SB_RAM40_4K.
Using template $paramod$376493dcb6b953122ac8cd3d4ec06a4fdebcca3e\SB_RAM40_4K for cells of type $paramod$376493dcb6b953122ac8cd3d4ec06a4fdebcca3e\SB_RAM40_4K.
Using template $paramod$0b8ddee489bd0d9ead0e66935c3d7cbceea62c72\SB_RAM40_4K for cells of type $paramod$0b8ddee489bd0d9ead0e66935c3d7cbceea62c72\SB_RAM40_4K.
Using template $paramod$17f6d812854a1d6932fbf850ec717162a0adfe5b\SB_RAM40_4K for cells of type $paramod$17f6d812854a1d6932fbf850ec717162a0adfe5b\SB_RAM40_4K.
Using template $paramod$f2f2e9685b316b46e16513d388e9d8719f72c61c\SB_RAM40_4K for cells of type $paramod$f2f2e9685b316b46e16513d388e9d8719f72c61c\SB_RAM40_4K.
Using template $paramod$47b3c3d91c5758f7cf6be0fcabcb3930e0f86cdd\SB_RAM40_4K for cells of type $paramod$47b3c3d91c5758f7cf6be0fcabcb3930e0f86cdd\SB_RAM40_4K.
Using template $paramod$d15f4519f5e18061c5344f3aeeee722a6c66339d\SB_RAM40_4K for cells of type $paramod$d15f4519f5e18061c5344f3aeeee722a6c66339d\SB_RAM40_4K.
Using template $paramod$c4e65e3c269676fc06f7138a20f3f4eaa4b5aea3\SB_RAM40_4K for cells of type $paramod$c4e65e3c269676fc06f7138a20f3f4eaa4b5aea3\SB_RAM40_4K.
Using template $paramod$fd68f8f1e4f94282048c46093dca8982c307c6f6\SB_RAM40_4K for cells of type $paramod$fd68f8f1e4f94282048c46093dca8982c307c6f6\SB_RAM40_4K.
Using template $paramod$bb295840e42cbdc97d25e732a45ba0996005891b\SB_RAM40_4K for cells of type $paramod$bb295840e42cbdc97d25e732a45ba0996005891b\SB_RAM40_4K.
Using template $paramod$6bb8c5a2631366bb97d3707c47c253d632c694f2\SB_RAM40_4K for cells of type $paramod$6bb8c5a2631366bb97d3707c47c253d632c694f2\SB_RAM40_4K.
Using template $paramod$7ba95545fce805a7ae8044f78c6e028606fe658e\SB_RAM40_4K for cells of type $paramod$7ba95545fce805a7ae8044f78c6e028606fe658e\SB_RAM40_4K.
Using template $paramod$b6d5f2c95bc66bb476147d3bc32a3a6c07eb6e2b\SB_RAM40_4K for cells of type $paramod$b6d5f2c95bc66bb476147d3bc32a3a6c07eb6e2b\SB_RAM40_4K.
No more expansions possible.
<suppressed ~1487 debug messages>

25.42. Executing ICE40_WRAPCARRY pass (wrap carries).

25.43. Executing TECHMAP pass (map to technology primitives).

25.43.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

25.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 232 unused cells and 48153 unused wires.

25.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3753
  1-LUT               38
  2-LUT              590
  3-LUT             1029
  4-LUT             2096
  with \SB_CARRY    (#0)  255
  with \SB_CARRY    (#1)  257

Eliminating LUTs.
Number of LUTs:     3753
  1-LUT               38
  2-LUT              590
  3-LUT             1029
  4-LUT             2096
  with \SB_CARRY    (#0)  255
  with \SB_CARRY    (#1)  257

Combining LUTs.
Number of LUTs:     3750
  1-LUT               38
  2-LUT              587
  3-LUT             1026
  4-LUT             2099
  with \SB_CARRY    (#0)  255
  with \SB_CARRY    (#1)  257

Eliminated 0 LUTs.
Combined 3 LUTs.
<suppressed ~24052 debug messages>

25.45. Executing TECHMAP pass (map to technology primitives).

25.45.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

25.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$2de23df76a24087ecc0fa38a78ecc970cd3f2492\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod$02e8ea8a48996738de6a263915205e11d02cb26a\$lut for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100101 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$7ccb46ee9b56c39e0a7d82a185b08cb026e04fbc\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$682dcf7a44e09cdf417bc55247ac658426f4c8e6\$lut for cells of type $lut.
Using template $paramod$a50983bc2d916c31a7d4beac5feb90028d16502d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$7991e43c533565df3969b82a304afcde859daeba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$0a4d85497e20c50068555dd5ad9ad3a7952cab73\$lut for cells of type $lut.
Using template $paramod$5dd010b8b6611f480d8479d5a73c697bd413c5b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$d644d9cf6c4533d3c532b4c582e56aa5923bbd67\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$9225a1e7171a31391d3103e59bac04fd4b7aa6c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$504d627b7f107c5f6e5c95ac43c2135d313086e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod$1bb2fc47b457abe7e28b98cfa3441b6432237f90\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$f5c5b56521a6811444a94cf8aec11258bf0a108d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$5bb249e957c047725430784d75e0e20bc3c97188\$lut for cells of type $lut.
Using template $paramod$e94e43611827e2114516df2acb1b4da75c4728d5\$lut for cells of type $lut.
Using template $paramod$191987e4132f69ca46dd53dfa3f15f72d990cc0a\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$de4edcc8e861a7ccd264ca8b13b276cd87afea77\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$6d937d8a77a6356f2f9cc89d5646fb948bb8225e\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$af0c0e3aea5daa768aac0697b02a2a49301800b1\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$76be5a5900f80a135961ac09b0cf70ec8308af2c\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$a8372e175876cbb66e220516f0b094622c6ad591\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod$3f83809cb0f84defec716c206740c2596b07425e\$lut for cells of type $lut.
Using template $paramod$085ac6daadd555b0f8cf8f603c7849f876be6cbc\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$cf93df6a751c015d454aef52e32716809f254f3e\$lut for cells of type $lut.
Using template $paramod$6a9b42dd2737c91073e6a695b8ac858c4a8587d7\$lut for cells of type $lut.
Using template $paramod$70a6f8b5e7c26d543ee5df54b2e21d28a007a4bc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$5a490b0e00aeb3aa961ff44c01138435d4948c4d\$lut for cells of type $lut.
Using template $paramod$25696d6b21c8ac3da9913114964545779e21cfa5\$lut for cells of type $lut.
Using template $paramod$f24ba3ced4b870f8e829f5ac5a8af88573350e6f\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$529baf23c57d5ed871d62e547aaaa8bb53e364ce\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$4f39c5c51c988a41c99a3b4cbb25eb92f8a03c0f\$lut for cells of type $lut.
Using template $paramod$1114d560ed98e9182fe073c9893577168d869f6b\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$20ba583962918fa0136fc97b1558cc45cc91cc29\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$15deee21bfb7f6f9f3963bae01e1abc87728ceb1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$84abafac600770dbecbd08e858f90b0a8d019d50\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$d5c7dda3e544463bf43ed73dadb51262f5dcf2fe\$lut for cells of type $lut.
Using template $paramod$779a912c2e61b008e2ba6da235f91f694eb7e6d7\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$09e47bac4a372b3f1872607fbb89d1f53789de83\$lut for cells of type $lut.
Using template $paramod$bacdb2105cbfbe75cfbcc2fb021fd3aba864526b\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod$4045162732ff1ef3063f7c74bcf446c45645f6c6\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$79432275bae6ba3c8cd1f392a278d15c8c6d8c77\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101011 for cells of type $lut.
Using template $paramod$39825c5ed3d135e502be79829033166f1762d78b\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$f7a897257decedfb6cc642e53d65fef7fc0df390\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$fe5b6043e65e98368b275f38e2ca7ec95af2534a\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$622f15e1486e14083b8aad1ca2a797d1b21b4f3f\$lut for cells of type $lut.
Using template $paramod$1da7671d5a831182fa319b389380f67221c32724\$lut for cells of type $lut.
Using template $paramod$18085fe4c0c6485495a847949cd87d0e8f3957d3\$lut for cells of type $lut.
Using template $paramod$96d53f88d39d623034cb89e2cf9731fefe78d1ce\$lut for cells of type $lut.
Using template $paramod$f671b3f3b0498606c282f75758f0d20cff9551f9\$lut for cells of type $lut.
Using template $paramod$17501b83e92414784378d9e96f0093d9409cae7a\$lut for cells of type $lut.
Using template $paramod$7bdafbcc070ca3a98b9a76179d525bdc1c294233\$lut for cells of type $lut.
Using template $paramod$33d7922ffd97406108ae816f19dd91e9813a2ec2\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$b28b4ecbaa07efdcc51c93348ccdc2395f8b41c1\$lut for cells of type $lut.
Using template $paramod$053427f7f5ea07d59a8194fc808f0dbdb8dee48b\$lut for cells of type $lut.
Using template $paramod$38c9f214159710ca7811da2ca1e15adbf7cb3281\$lut for cells of type $lut.
Using template $paramod$e027fd97ca293687a009693a29abd3a9025db70c\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$5183b4454493323aca6310872659274580528fcf\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$849d013d096d73269ca4beb768f8e399745d37f2\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$eb764785a67ae0903625e17df40813438d0457e8\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$9d86735a665af3c1da46d993ca9fb8a1a8b4a873\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$4b3a5ffe92ea6d940d2286eea9eeca73331d551f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$29012fbb39d5b94a7fa65e73fa8b33334ed3d373\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$dcf464990597ed9f574b5d75638c55d2a4e121f4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$ab97d1bb00842ebb07c43c56b359e5465698afc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011110 for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod$93de6ac482faaaffc2aba3d9054f1d8bd21cc047\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$2b722c994119b030f5104973a2479ae42f1c466c\$lut for cells of type $lut.
Using template $paramod$1cabbe2f17ea824b0f9f091fd1dc13fff0b3a362\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$afdefd64f115cbb578c1cd4bf8426ecfef85ae91\$lut for cells of type $lut.
Using template $paramod$5c36a508e8885449eeca65fa0c02b7154f6a3130\$lut for cells of type $lut.
Using template $paramod$ea9d5c848e3d708b8273d8120dd279695201546c\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$e3232e0a90c8340ac10328f8e4e3ccd56fa7779b\$lut for cells of type $lut.
Using template $paramod$628908eabef8e08cf70d906bcb8fcee888474d1c\$lut for cells of type $lut.
Using template $paramod$1644affdabe7f65febd25ca1c4d1e050be54e54f\$lut for cells of type $lut.
Using template $paramod$da6c695ba8aff1d491106702fc5fac9c314e6069\$lut for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$800ad51c173ef1531dc8c2197ac409be85e8cb0a\$lut for cells of type $lut.
Using template $paramod$faeedcc045c5fd2fbd2cb0c24e50ae83fb289140\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$19e5b38cca183d8b6b3a15d20dc995c09cd71893\$lut for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$54a853cac0e65b945d96d7dd0e9cca8bb9f3a21e\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$4b815e6c998e04ad0d0242e44b0c58a7a9d0b3b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110011 for cells of type $lut.
Using template $paramod$5d91ae8bf13f169f64fe2e993cae12295d19d8d3\$lut for cells of type $lut.
Using template $paramod$4541c098116f7292d10d7d30a0922be20fa68a41\$lut for cells of type $lut.
Using template $paramod$8a10a67809a4c226e7b6ed397585f1b2ade29b11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$21b051a1cf30565bddf1900c93a9b5e3135164a7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
No more expansions possible.
<suppressed ~7640 debug messages>
Removed 0 unused cells and 9795 unused wires.

25.46. Executing AUTONAME pass.
Renamed 402868 objects in module ice40hx8k (346 iterations).
<suppressed ~8148 debug messages>

25.47. Executing HIERARCHY pass (managing design hierarchy).

25.47.1. Analyzing design hierarchy..
Top module:  \ice40hx8k

25.47.2. Analyzing design hierarchy..
Top module:  \ice40hx8k
Removed 0 unused modules.

25.48. Printing statistics.

=== ice40hx8k ===

   Number of wires:               3091
   Number of wire bits:          12223
   Number of public wires:        3091
   Number of public wire bits:   12223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5439
     $scopeinfo                     33
     SB_CARRY                      325
     SB_DFF                         60
     SB_DFFE                        16
     SB_DFFER                     1081
     SB_DFFESR                      53
     SB_DFFESS                       4
     SB_DFFR                        12
     SB_DFFSR                       72
     SB_LUT4                      3750
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    32

25.49. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Found and reported 0 problems.

25.50. Executing JSON backend.

Warnings: 27 unique messages, 27 total
End of script. Logfile hash: 03eda03889, CPU: user 9.49s system 0.06s, MEM: 163.20 MB peak
Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 26% 1x abc9_exe (3 sec), 26% 11x techmap (3 sec), ...
