--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml CounterButton.twx CounterButton.ncd -o CounterButton.twr
CounterButton.pcf

Design file:              CounterButton.ncd
Physical constraint file: CounterButton.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BOTON       |   -0.240(R)|    1.325(R)|CLK_BUFGP         |   0.000|
RST         |    0.377(R)|    1.033(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    6.516(R)|CLK_BUFGP         |   0.000|
LED<1>      |    7.003(R)|CLK_BUFGP         |   0.000|
LED<2>      |    7.014(R)|CLK_BUFGP         |   0.000|
LED<3>      |    6.973(R)|CLK_BUFGP         |   0.000|
LED<4>      |    7.042(R)|CLK_BUFGP         |   0.000|
LED<5>      |    6.992(R)|CLK_BUFGP         |   0.000|
LED<6>      |    7.262(R)|CLK_BUFGP         |   0.000|
LED<7>      |    6.990(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.967|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jul 17 23:08:01 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 131 MB



