
---------- Begin Simulation Statistics ----------
final_tick                               1035609278000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71064                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701876                       # Number of bytes of host memory used
host_op_rate                                    71297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15560.38                       # Real time elapsed on the host
host_tick_rate                               66554256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105781789                       # Number of instructions simulated
sim_ops                                    1109407164                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.035609                       # Number of seconds simulated
sim_ticks                                1035609278000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.118642                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              140328485                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           162947860                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12974373                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        222772148                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21358981                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21537464                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          178483                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285871916                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864180                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8587340                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260675057                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34988081                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      103610100                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050717084                       # Number of instructions committed
system.cpu0.commit.committedOps            1052531084                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1863819320                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564717                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387671                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1377569068     73.91%     73.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    286010952     15.35%     89.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69751185      3.74%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62561991      3.36%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19694024      1.06%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4391457      0.24%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3274174      0.18%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5578388      0.30%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34988081      1.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1863819320                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857209                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015912650                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326216026                       # Number of loads committed
system.cpu0.commit.membars                    3625356                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625365      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583888634     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328027492     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127148104     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052531084                       # Class of committed instruction
system.cpu0.commit.refs                     455175631                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050717084                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052531084                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.967681                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.967681                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            333130072                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4395385                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           139228643                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1172562923                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               713018129                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                821040541                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8601173                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12887392                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6645192                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285871916                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                205783593                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1161994784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4646037                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          246                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1191453848                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          400                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25976540                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138271                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         707451223                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161687466                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.576284                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1882435107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633897                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881134                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1026133804     54.51%     54.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               639889598     33.99%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               130431540      6.93%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65002676      3.45%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11871289      0.63%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6642194      0.35%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  541277      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816694      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106035      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1882435107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      185041316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8688421                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273260510                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554814                       # Inst execution rate
system.cpu0.iew.exec_refs                   514034741                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142691201                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              284355995                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370232529                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816818                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3533474                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144133925                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1156128548                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371343540                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5718647                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1147064622                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1846567                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2573891                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8601173                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6514157                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        83750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20724512                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40359                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14033                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7324162                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44016503                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15174320                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14033                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1155041                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7533380                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                486365110                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1134496717                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851084                       # average fanout of values written-back
system.cpu0.iew.wb_producers                413937674                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.548735                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1134597342                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1398760880                       # number of integer regfile reads
system.cpu0.int_regfile_writes              726591705                       # number of integer regfile writes
system.cpu0.ipc                              0.508212                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508212                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626916      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            623230483     54.06%     54.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035767      0.70%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811569      0.16%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           374803706     32.51%     87.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141274749     12.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             27      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1152783270                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     84                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                164                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                91                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2127279                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001845                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 381720     17.94%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1539437     72.37%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               206118      9.69%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1151283549                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4190247322                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1134496650                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1259738917                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1150686123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1152783270                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442425                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      103597460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           118561                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1012                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21162170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1882435107                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612389                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819174                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1048488055     55.70%     55.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          579996507     30.81%     86.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          206001650     10.94%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36377852      1.93%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7752267      0.41%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2767636      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             672837      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             260787      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             117516      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1882435107                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557580                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16460336                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3134265                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370232529                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144133925                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1519                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2067476423                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3742734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              303558658                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670597474                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11994250                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               722195789                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7550614                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                31544                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1424057180                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1166499808                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          750213168                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                817579323                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10245504                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8601173                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30165640                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                79615689                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1424057124                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        334524                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4738                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25956665                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4738                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2984953300                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2330920115                       # The number of ROB writes
system.cpu0.timesIdled                       21703034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.447719                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9103888                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9742226                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1640927                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17537365                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            322895                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         608929                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          286034                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19288853                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4941                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           939587                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200047                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1326104                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434268                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18998450                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55064705                       # Number of instructions committed
system.cpu1.commit.committedOps              56876080                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326450787                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174226                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830438                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    303364265     92.93%     92.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11323298      3.47%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3641292      1.12%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3609459      1.11%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1003615      0.31%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       385770      0.12%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1689209      0.52%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       107775      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1326104      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326450787                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502074                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52962156                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16123983                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32003165     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935182     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315070      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56876080                       # Class of committed instruction
system.cpu1.commit.refs                      21250264                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55064705                       # Number of Instructions Simulated
system.cpu1.committedOps                     56876080                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.989931                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.989931                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            288446013                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               707255                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8286041                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81099885                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9591112                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26184750                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                940131                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1050226                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4286463                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19288853                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9193659                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    317273435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                81951                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      92110576                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3282946                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058481                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10533493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9426783                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.279264                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329448469                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.290170                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.788349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               274969330     83.46%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30088085      9.13%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14463132      4.39%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6008003      1.82%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1960030      0.59%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1047928      0.32%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  908771      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     118      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3072      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329448469                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         385307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1002056                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14445286                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.193481                       # Inst execution rate
system.cpu1.iew.exec_refs                    22511836                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5227677                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              250535627                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21472029                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2538159                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1317918                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6765021                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           75866998                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17284159                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           789888                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63816609                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1763094                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1575114                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                940131                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5401964                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16180                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          335315                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9380                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          572                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2364                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5348046                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1638740                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           572                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       201740                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        800316                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36953250                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63420306                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852371                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31497873                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.192280                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63440444                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79598840                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42236656                       # number of integer regfile writes
system.cpu1.ipc                              0.166947                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166947                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622630      5.61%      5.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38324704     59.32%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19228810     29.76%     94.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3430207      5.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64606497                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1927211                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029830                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 326879     16.96%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1434165     74.42%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               166164      8.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62911063                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         460700797                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63420294                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         94858377                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  68253724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64606497                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7613274                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18990917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           112150                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2179006                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12254673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329448469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196105                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655759                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          289723641     87.94%     87.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26462501      8.03%     95.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6960168      2.11%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2841553      0.86%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2492516      0.76%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             332394      0.10%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             433186      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             152229      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              50281      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329448469                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.195876                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15086868                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1707396                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21472029                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6765021                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       329833776                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1741376333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              268601402                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37987583                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11447334                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11892052                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1636570                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14067                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97151060                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              78595243                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           53016129                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26733226                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7185384                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                940131                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21254833                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15028546                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97151048                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26825                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               635                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22748230                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           634                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   400998966                       # The number of ROB reads
system.cpu1.rob.rob_writes                  154751892                       # The number of ROB writes
system.cpu1.timesIdled                          14756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7532896                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1397                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7570044                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                190776                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10020388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19977786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       174685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        91889                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64220419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4776339                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128422927                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4868228                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7647416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2854483                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7102814                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              387                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            274                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2372027                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2372021                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7647416                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           385                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29997223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29997223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    823930880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               823930880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10020489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10020489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10020489                       # Request fanout histogram
system.membus.respLayer1.occupancy        51826229140                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34047973271                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       374273900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   413408383.091314                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       165000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    966209500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1033737908500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1871369500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176626340                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176626340                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176626340                       # number of overall hits
system.cpu0.icache.overall_hits::total      176626340                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29157252                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29157252                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29157252                       # number of overall misses
system.cpu0.icache.overall_misses::total     29157252                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 402761293993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 402761293993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 402761293993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 402761293993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    205783592                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    205783592                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    205783592                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    205783592                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141689                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141689                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141689                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141689                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13813.417464                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13813.417464                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13813.417464                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13813.417464                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3073                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.281690                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26427748                       # number of writebacks
system.cpu0.icache.writebacks::total         26427748                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2729469                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2729469                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2729469                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2729469                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26427783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26427783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26427783                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26427783                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 352166666496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 352166666496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 352166666496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 352166666496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128425                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128425                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128425                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128425                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13325.622755                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13325.622755                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13325.622755                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13325.622755                       # average overall mshr miss latency
system.cpu0.icache.replacements              26427748                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176626340                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176626340                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29157252                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29157252                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 402761293993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 402761293993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    205783592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    205783592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141689                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141689                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13813.417464                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13813.417464                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2729469                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2729469                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26427783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26427783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 352166666496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 352166666496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128425                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128425                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13325.622755                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13325.622755                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203053931                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26427749                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.683361                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        437994965                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       437994965                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420764639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420764639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420764639                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420764639                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49397460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49397460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49397460                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49397460                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1135751595012                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1135751595012                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1135751595012                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1135751595012                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470162099                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470162099                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470162099                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470162099                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105065                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105065                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105065                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105065                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22992.105161                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22992.105161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22992.105161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22992.105161                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4394068                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       181402                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           104590                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2201                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.012315                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.417992                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35966260                       # number of writebacks
system.cpu0.dcache.writebacks::total         35966260                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14181425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14181425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14181425                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14181425                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35216035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35216035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35216035                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35216035                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 611503912291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 611503912291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 611503912291                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 611503912291                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074902                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074902                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074902                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074902                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17364.360079                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17364.360079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17364.360079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17364.360079                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35966260                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    304129312                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      304129312                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38887755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38887755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 748667091500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 748667091500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    343017067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    343017067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113370                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113370                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19252.000829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19252.000829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8358572                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8358572                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30529183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30529183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 459727323000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 459727323000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15058.618601                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15058.618601                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116635327                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116635327                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10509705                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10509705                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 387084503512                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 387084503512                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127145032                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127145032                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.082659                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.082659                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36831.148306                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36831.148306                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5822853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5822853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4686852                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4686852                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 151776589291                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 151776589291                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036862                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036862                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32383.482408                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32383.482408                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1413                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1413                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    113355000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    113355000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447861                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447861                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 80222.929936                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80222.929936                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1398                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1398                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1050500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1050500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004754                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004754                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 70033.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70033.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       610000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       610000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045234                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045234                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4357.142857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4357.142857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       471000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       471000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044911                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044911                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3388.489209                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3388.489209                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051799                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051799                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759679                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759679                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65450260500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65450260500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419370                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419370                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86155.153032                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86155.153032                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759679                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759679                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64690581500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64690581500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419370                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419370                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85155.153032                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85155.153032                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987513                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          457796360                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35975408                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.725258                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987513                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979935094                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979935094                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26128283                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33800215                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              374607                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60320126                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26128283                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33800215                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17021                       # number of overall hits
system.l2.overall_hits::.cpu1.data             374607                       # number of overall hits
system.l2.overall_hits::total                60320126                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            299499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2164501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1413867                       # number of demand (read+write) misses
system.l2.demand_misses::total                3880410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           299499                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2164501                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2543                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1413867                       # number of overall misses
system.l2.overall_misses::total               3880410                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  24594311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 201405556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    231914000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 143620373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     369852154500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  24594311000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 201405556000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    231914000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 143620373500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    369852154500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26427782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35964716                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1788474                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64200536                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26427782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35964716                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1788474                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64200536                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.129984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.790544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.129984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.790544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82118.174017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93049.416933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91197.011404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101579.832827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95312.648535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82118.174017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93049.416933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91197.011404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101579.832827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95312.648535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 61                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             61                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5770018                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2854483                       # number of writebacks
system.l2.writebacks::total                   2854483                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         203530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              300542                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        203530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             300542                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       299331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1960971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1317074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3579868                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       299331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1960971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1317074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6706309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10286177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  21590174000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 167591537501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    204474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 122518258500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 311904444501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  21590174000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 167591537501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    204474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 122518258500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 509023390250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 820927834751                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.127377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.736423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.127377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.736423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160219                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72128.092313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85463.547141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82052.367576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93023.063624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87127.359026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72128.092313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85463.547141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82052.367576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93023.063624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75902.167683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79808.838089                       # average overall mshr miss latency
system.l2.replacements                       14526979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8664076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8664076                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8664076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8664076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55366227                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55366227                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55366227                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55366227                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6706309                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6706309                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 509023390250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 509023390250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75902.167683                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75902.167683                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.858586                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2105.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2034.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1698000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        59000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1757000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.858586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19976.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19965.909091                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.925926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       508500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       528000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.925926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20340                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20307.692308                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4005516                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           144782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4150298                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1430441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1093064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2523505                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 135913838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111580611000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  247494449500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5435957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1237846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6673803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.263144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.883037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.378121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95015.340374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102080.583571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98075.672329                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       114403                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        58057                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           172460                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1316038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1035007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2351045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 114212456000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96327075500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 210539531500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.242099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.836136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.352280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86785.074595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93069.008712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89551.468177                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26128283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26145304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       299499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           302042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  24594311000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    231914000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24826225000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26427782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26447346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.129984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82118.174017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91197.011404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82194.612008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          168                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       299331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       301823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  21590174000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    204474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  21794648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.127377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72128.092313                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82052.367576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72210.032039                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29794699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       229825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30024524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       734060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       320803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1054863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  65491717500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32039762500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97531480000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30528759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       550628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31079387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.582613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89218.480097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99873.637404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92458.906986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        89127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38736                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       127863                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       644933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       282067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       927000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  53379081501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26191183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  79570264501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.512264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82766.863381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92854.474292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85836.315535                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          174                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               183                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          779                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             811                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     29037000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1126500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     30163500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          953                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           994                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.817419                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.780488                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.815895                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 37274.711168                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 35203.125000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 37192.971640                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          435                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          455                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          344                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          356                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7082971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       237500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7320471                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.360965                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.292683                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.358149                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20590.031977                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19791.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20563.120787                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999925                       # Cycle average of tags in use
system.l2.tags.total_refs                   134369879                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14527588                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.249290                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.344369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.880925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.112732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.839601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.815869                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.372123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1040383396                       # Number of tag accesses
system.l2.tags.data_accesses               1040383396                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      19157376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     126277376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        159488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84934656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    410715072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          641243968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     19157376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       159488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19316864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    182686912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182686912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         299334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1973084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1327104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6417423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10019437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2854483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2854483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18498652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121935346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           154004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82014190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    396592693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             619194885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18498652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       154004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18652656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176405248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176405248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176405248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18498652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121935346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          154004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82014190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    396592693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            795600134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2752204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    299334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1853368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1302877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6397861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006623054750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19427212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2590398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10019437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2854483                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10019437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2854483                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 163505                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                102279                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            443355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            456520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            476223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            835320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            910945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            895105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            648702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            677511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            795991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            671999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           570252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           500023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           571343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           459779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           461172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           481692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            189506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            208687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           175014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146627                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 285778743301                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                49279660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            470577468301                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28995.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47745.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7699015                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1637394                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10019437                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2854483                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2192606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2182175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2198186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1204536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  955625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  664141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  182998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  129967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   89086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   24095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 181185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 182640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 183697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 186241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 183442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 175803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 172452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3271688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.635625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.393036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.162264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       900372     27.52%     27.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1450859     44.35%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       314527      9.61%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       225673      6.90%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99619      3.04%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        52494      1.60%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47917      1.46%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31154      0.95%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149073      4.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3271688                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.145507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.431258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    303.025503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169499    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.739819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           151608     89.44%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2024      1.19%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11362      6.70%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3156      1.86%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1006      0.59%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              246      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               75      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              630779648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10464320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176139584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               641243968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182686912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       609.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    619.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1035609249500                       # Total gap between requests
system.mem_ctrls.avgGap                      80442.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     19157376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    118615552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       159488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83384128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    409463104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176139584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18498652.345986418426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114536973.084167376161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 154004.027762292797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80516976.596650391817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 395383773.299875795841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170083049.410455375910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       299334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1973084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1327104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6417423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2854483                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9242074397                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  87028534111                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     99953729                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  67582869777                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 306624036287                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24739818107798                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30875.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44107.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40109.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50925.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47779.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8667004.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11306518440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6009526710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32217472140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7281122220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81749578560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188384950410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     239034004800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       565983173280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.521922                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 619353105340                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34581040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 381675132660                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12053448120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6406529250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         38153882340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7085262600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81749578560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     325918335210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     123216417600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       594583453680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.138786                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 316945249825                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34581040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 684082988175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10120111883.720930                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46873183909.166656                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        64000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348495312000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165279656000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 870329622000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9170871                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9170871                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9170871                       # number of overall hits
system.cpu1.icache.overall_hits::total        9170871                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22788                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22788                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22788                       # number of overall misses
system.cpu1.icache.overall_misses::total        22788                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    559417499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    559417499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    559417499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    559417499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9193659                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9193659                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9193659                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9193659                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002479                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002479                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002479                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002479                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24548.775628                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24548.775628                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24548.775628                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24548.775628                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   108.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19532                       # number of writebacks
system.cpu1.icache.writebacks::total            19532                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3224                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3224                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3224                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3224                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19564                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19564                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19564                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19564                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    454478000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    454478000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    454478000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    454478000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002128                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002128                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002128                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002128                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23230.320998                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23230.320998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23230.320998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23230.320998                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19532                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9170871                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9170871                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22788                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22788                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    559417499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    559417499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9193659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9193659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002479                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002479                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24548.775628                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24548.775628                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3224                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3224                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19564                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19564                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    454478000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    454478000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002128                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002128                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23230.320998                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23230.320998                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.970578                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8823619                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19532                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           451.751946                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362913500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.970578                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.967831                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.967831                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18406882                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18406882                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16318739                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16318739                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16318739                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16318739                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3883462                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3883462                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3883462                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3883462                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 323242205983                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 323242205983                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 323242205983                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 323242205983                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20202201                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20202201                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20202201                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20202201                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192230                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192230                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192230                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192230                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83235.578456                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83235.578456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83235.578456                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83235.578456                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       945417                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       107986                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17807                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1212                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.092436                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    89.097360                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1788028                       # number of writebacks
system.cpu1.dcache.writebacks::total          1788028                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2793343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2793343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2793343                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2793343                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1090119                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1090119                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1090119                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1090119                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  88809006642                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  88809006642                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  88809006642                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  88809006642                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053960                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053960                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053960                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053960                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81467.258751                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81467.258751                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81467.258751                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81467.258751                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1788028                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14497441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14497441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2390120                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2390120                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 169001375500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 169001375500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16887561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16887561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70708.322385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70708.322385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1838992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1838992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       551128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       551128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35773436500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35773436500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64909.488358                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64909.488358                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1821298                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1821298                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1493342                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1493342                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 154240830483                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 154240830483                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.450529                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.450529                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103285.670987                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103285.670987                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       954351                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       954351                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538991                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538991                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53035570142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53035570142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98397.877037                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98397.877037                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5508500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5508500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.382932                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.382932                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31477.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31477.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          170                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010941                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010941                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         5400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1298500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1298500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.317352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.317352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9341.726619                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9341.726619                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1159500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1159500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.317352                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.317352                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8341.726619                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8341.726619                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707887                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707887                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63321339000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63321339000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390839                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390839                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89451.196307                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89451.196307                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707887                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707887                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62613452000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62613452000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390839                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390839                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88451.196307                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88451.196307                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.828003                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19219593                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1797876                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.690166                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362925000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.828003                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932125                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932125                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45826494                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45826494                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1035609278000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57527638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11518559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55537486                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11672496                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10156522                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             396                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6692057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6692057                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26447346                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31080293                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          994                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          994                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79283311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107907903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5374731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192624605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3382753856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4603582720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2502144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228896512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8217735232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24703217                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183914176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88904866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057968                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               83843160     94.31%     94.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4969810      5.59%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  91890      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88904866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128413028494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53964064210                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39660829606                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2697766840                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29390411                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24012                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4935482154500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703732                       # Number of bytes of host memory used
host_op_rate                                    53277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 69496.79                       # Real time elapsed on the host
host_tick_rate                               56115870                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698526770                       # Number of instructions simulated
sim_ops                                    3702554282                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.899873                       # Number of seconds simulated
sim_ticks                                3899872876500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.710906                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              214430297                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221722973                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12913105                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        249438200                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            332424                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         344886                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12462                       # Number of indirect misses.
system.cpu0.branchPred.lookups              250459480                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9833                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201462                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12900119                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 172031918                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39151230                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         610729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      232785242                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295997057                       # Number of instructions committed
system.cpu0.commit.committedOps            1296198356                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   7748886725                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.167275                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.976142                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   7417361139     95.72%     95.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    129975857      1.68%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     26126886      0.34%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9467431      0.12%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7583283      0.10%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7320533      0.09%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     77881765      1.01%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     34018601      0.44%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39151230      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   7748886725                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426440515                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              683279                       # Number of function calls committed.
system.cpu0.commit.int_insts               1076602172                       # Number of committed integer instructions.
system.cpu0.commit.loads                    354017004                       # Number of loads committed
system.cpu0.commit.membars                     399189                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       400200      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671436584     51.80%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169507046     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37239575      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12429648      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12430035      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197190724     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        715674      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    157027742     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25427826      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1296198356                       # Class of committed instruction
system.cpu0.commit.refs                     380361966                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295997057                       # Number of Instructions Simulated
system.cpu0.committedOps                   1296198356                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.018065                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.018065                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           7285321164                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13177                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184250921                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1646031482                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91776797                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                287448232                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13808283                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                20461                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            108100718                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  250459480                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48765599                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   7718771922                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               395546                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          290                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1900826390                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          804                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27642776                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.032113                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53860618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         214762721                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.243715                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        7786455194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.244158                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.763420                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              6605825143     84.84%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               894561370     11.49%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41882950      0.54%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               178247587      2.29%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9838738      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  760021      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42490002      0.55%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12836260      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13123      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          7786455194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                458335731                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410604072                       # number of floating regfile writes
system.cpu0.idleCycles                       12939123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13622115                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188984523                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.314400                       # Inst execution rate
system.cpu0.iew.exec_refs                  1475046405                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26854463                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3398690516                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416450912                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            292624                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10709361                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31185006                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1525594811                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1448191942                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11640736                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2452129717                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              23726991                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           2230753874                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13808283                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           2281284047                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    105763321                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          397969                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1046648                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62433908                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4840044                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1046648                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4067435                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9554680                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1175377301                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1371162895                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827099                       # average fanout of values written-back
system.cpu0.iew.wb_producers                972153077                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.175804                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1373299127                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2564774468                       # number of integer regfile reads
system.cpu0.int_regfile_writes              747289743                       # number of integer regfile writes
system.cpu0.ipc                              0.166166                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.166166                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           403047      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732691702     29.74%     29.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13524      0.00%     29.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1999      0.00%     29.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171616281      6.97%     36.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1001      0.00%     36.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41444226      1.68%     38.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          13004281      0.53%     38.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12837892      0.52%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           889125997     36.09%     76.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             726381      0.03%     76.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      563564018     22.87%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25962454      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2463770452                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              972649277                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1814252166                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    436339997                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         589522097                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  343669505                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.139489                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               11152527      3.25%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7528      0.00%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                61785      0.02%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               63010      0.02%      3.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             63977331     18.62%     21.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               43991      0.01%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             200665625     58.39%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9877      0.00%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         67687830     19.70%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1834387633                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       11250588927                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934822898                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1166514561                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1524742649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2463770452                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             852162                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      229396458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7175489                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        241433                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    216600284                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   7786455194                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.316417                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.059577                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         6904108217     88.67%     88.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          306085666      3.93%     92.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143627652      1.84%     94.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           91172622      1.17%     95.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          195356921      2.51%     98.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          100554273      1.29%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           20426394      0.26%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10833389      0.14%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14290060      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     7786455194                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.315893                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16967752                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10929015                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416450912                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31185006                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              460075487                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243984947                       # number of misc regfile writes
system.cpu0.numCycles                      7799394317                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      351571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5965828068                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1098070506                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             320350641                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               138901755                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1167289811                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              9668314                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2248087068                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1579407393                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1341433118                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                322359957                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1982036                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13808283                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1345030169                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               243362617                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        573765317                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1674321751                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        526962                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10626                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                692513336                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10621                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9238648997                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3095577211                       # The number of ROB writes
system.cpu0.timesIdled                         161473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2714                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.001647                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              214577311                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           235794976                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12824983                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        249117274                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            300067                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         304366                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4299                       # Number of indirect misses.
system.cpu1.branchPred.lookups              250044379                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3188                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198311                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12819001                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172106149                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38844461                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         605348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      230962727                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1296747924                       # Number of instructions committed
system.cpu1.commit.committedOps            1296948762                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   7745078354                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167455                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.977233                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   7414398523     95.73%     95.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    129129785      1.67%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25933307      0.33%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9255992      0.12%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7662334      0.10%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7267489      0.09%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     77663323      1.00%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     34923140      0.45%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38844461      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   7745078354                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426650612                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              618176                       # Number of function calls committed.
system.cpu1.commit.int_insts               1077416820                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354433010                       # Number of loads committed
system.cpu1.commit.membars                     397728                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       397728      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672303980     51.84%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169770730     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37029664      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12325552      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12325552      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197132799     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        461995      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157498522     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25322992      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1296948762                       # Class of committed instruction
system.cpu1.commit.refs                     380416308                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1296747924                       # Number of Instructions Simulated
system.cpu1.committedOps                   1296948762                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.003813                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.003813                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           7284567536                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5992                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184510437                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1644452247                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                88750652                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                287316400                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13710709                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11761                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            108010721                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  250044379                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 48133518                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   7718045837                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               368823                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1897918807                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27433382                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.032117                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50593490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         214877378                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.243778                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        7782356018                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.243913                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.761877                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              6601897282     84.83%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               894824237     11.50%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41687546      0.54%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               178680293      2.30%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9769121      0.13%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  748513      0.01%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42087882      0.54%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12657871      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3273      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          7782356018                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                458087131                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410764470                       # number of floating regfile writes
system.cpu1.idleCycles                        3075935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13547859                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188891372                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.314471                       # Inst execution rate
system.cpu1.iew.exec_refs                  1471181459                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26478730                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3407048834                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            416404467                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            287575                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10768725                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30755586                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1524534870                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1444702729                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11526689                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2448292247                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              23924262                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           2224091562                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13710709                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           2274869410                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    105456158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          385501                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1027928                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     61971457                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4772288                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1027928                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4011288                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9536571                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1175307045                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1370997902                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827859                       # average fanout of values written-back
system.cpu1.iew.wb_producers                972988524                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.176098                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1373120720                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2561374235                       # number of integer regfile reads
system.cpu1.int_regfile_writes              747381976                       # number of integer regfile writes
system.cpu1.ipc                              0.166561                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166561                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           399759      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            732938023     29.80%     29.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 981      0.00%     29.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171841806      6.99%     36.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41174095      1.67%     38.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12886036      0.52%     39.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12722598      0.52%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           886569380     36.04%     76.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             467771      0.02%     76.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      562594211     22.87%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25846004      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2459818936                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              971114163                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1811350992                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436382753                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         588328464                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  342858152                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.139383                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               11226766      3.27%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 6961      0.00%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                63131      0.02%      3.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               59815      0.02%      3.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             63961111     18.66%     21.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               45163      0.01%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             199959311     58.32%     80.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  262      0.00%     80.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         67535628     19.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1831163166                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       11240635345                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934615149                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1164819179                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1523691777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2459818936                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             843093                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      227586108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7134295                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        237745                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    215308817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   7782356018                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.316076                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.059174                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         6901247033     88.68%     88.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          305782664      3.93%     92.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143606767      1.85%     94.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           91210254      1.17%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          194645440      2.50%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          100171918      1.29%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           20443829      0.26%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10897252      0.14%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14350861      0.18%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     7782356018                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.315952                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16754101                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10790232                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           416404467                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30755586                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459908858                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243829098                       # number of misc regfile writes
system.cpu1.numCycles                      7785431953                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14209732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5966697546                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099073631                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             319205362                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               135780776                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1165848550                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              9636363                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2246491701                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1578170306                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1340796692                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                322260452                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1988619                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13710709                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1343484089                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               241723061                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        572749163                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1673742538                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        422446                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             10980                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                691931593                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         10974                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9234094786                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3093141528                       # The number of ROB writes
system.cpu1.timesIdled                          33710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        434837059                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2157225                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           444243965                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3563                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              11277167                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    601431061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1197187073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10410313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5370079                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    253829601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    226273708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    506901222                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      231643787                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          599353600                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5203317                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1495                       # Transaction distribution
system.membus.trans_dist::CleanEvict        590555868                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           277846                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4916                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1790023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1786081                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     599353608                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1798326754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1798326754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  38806047552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             38806047552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           224687                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         601426393                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               601426393    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           601426393                       # Request fanout histogram
system.membus.respLayer1.occupancy       3058710315440                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             78.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1403696896129                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              36.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1016                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          508                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    346534.448819                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   302170.155792                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          508    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2467000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            508                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3899696837000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    176039500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48605123                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48605123                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48605123                       # number of overall hits
system.cpu0.icache.overall_hits::total       48605123                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       160475                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        160475                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       160475                       # number of overall misses
system.cpu0.icache.overall_misses::total       160475                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10011532494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10011532494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10011532494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10011532494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48765598                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48765598                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48765598                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48765598                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003291                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003291                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003291                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003291                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62386.867076                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62386.867076                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62386.867076                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62386.867076                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4739                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              119                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.823529                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       148417                       # number of writebacks
system.cpu0.icache.writebacks::total           148417                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12058                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12058                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12058                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12058                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       148417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       148417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       148417                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       148417                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9248373497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9248373497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9248373497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9248373497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003043                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003043                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003043                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62313.437794                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62313.437794                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62313.437794                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62313.437794                       # average overall mshr miss latency
system.cpu0.icache.replacements                148417                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48605123                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48605123                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       160475                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       160475                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10011532494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10011532494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48765598                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48765598                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003291                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003291                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62386.867076                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62386.867076                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12058                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12058                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       148417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       148417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9248373497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9248373497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62313.437794                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62313.437794                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48753730                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           328.420737                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97679613                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97679613                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    186230298                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       186230298                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    186230298                       # number of overall hits
system.cpu0.dcache.overall_hits::total      186230298                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    218491053                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     218491053                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    218491053                       # number of overall misses
system.cpu0.dcache.overall_misses::total    218491053                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 20477327021113                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 20477327021113                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 20477327021113                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 20477327021113                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404721351                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404721351                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404721351                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404721351                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.539856                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.539856                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.539856                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.539856                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 93721.581456                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93721.581456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 93721.581456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93721.581456                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   6134167164                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       943454                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        106968938                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14364                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.345312                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.681843                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126097715                       # number of writebacks
system.cpu0.dcache.writebacks::total        126097715                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     92236354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     92236354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     92236354                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     92236354                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126254699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126254699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126254699                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126254699                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 14027436941353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 14027436941353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 14027436941353                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 14027436941353                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.311955                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.311955                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.311955                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.311955                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 111104.276138                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111104.276138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 111104.276138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111104.276138                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126097641                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167914492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167914492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    210669712                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    210669712                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20064106438500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20064106438500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378584204                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378584204                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.556467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.556467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 95239.634820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95239.634820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     86035827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     86035827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124633885                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124633885                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 13937746762500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 13937746762500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 111829.513800                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111829.513800                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18315806                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18315806                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7821341                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7821341                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 413220582613                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 413220582613                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26137147                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26137147                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.299242                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.299242                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52832.446842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52832.446842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6200527                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6200527                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1620814                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1620814                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  89690178853                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  89690178853                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062012                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062012                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55336.503049                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55336.503049                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5296                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5296                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76527000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76527000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.246336                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.246336                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44209.705373                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44209.705373                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1603                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1603                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          128                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018215                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018215                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9835.937500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9835.937500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4028                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4028                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2307                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2307                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12101000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12101000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6335                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6335                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.364167                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.364167                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5245.340269                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5245.340269                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2307                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2307                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9795000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9795000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.364167                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.364167                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4245.773732                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4245.773732                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5044                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5044                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196418                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196418                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   5293360500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   5293360500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201462                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201462                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.974963                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.974963                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26949.467462                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26949.467462                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196418                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196418                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   5096942500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   5096942500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.974963                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.974963                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25949.467462                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25949.467462                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979630                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          312773482                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126327096                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.475902                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979630                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        936199414                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       936199414                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               53075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12158945                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12243661                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24465911                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              53075                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12158945                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10230                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12243661                       # number of overall hits
system.l2.overall_hits::total                24465911                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         113938141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             24765                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         113700817                       # number of demand (read+write) misses
system.l2.demand_misses::total              227759066                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95343                       # number of overall misses
system.l2.overall_misses::.cpu0.data        113938141                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            24765                       # number of overall misses
system.l2.overall_misses::.cpu1.data        113700817                       # number of overall misses
system.l2.overall_misses::total             227759066                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8442745496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 13638914772253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2216344989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 13606450995066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     27256024857804                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8442745496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 13638914772253                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2216344989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 13606450995066                       # number of overall miss cycles
system.l2.overall_miss_latency::total    27256024857804                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          148418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126097086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125944478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252224977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         148418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126097086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125944478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252224977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.642395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.903575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.707673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.902785                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.642395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.903575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.707673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.902785                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88551.288464                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 119704.557688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89495.053059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119668.893805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119670.427775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88551.288464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 119704.557688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89495.053059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119668.893805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119670.427775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          117677968                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   6617955                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.781621                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 385521492                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5203312                       # number of writebacks
system.l2.writebacks::total                   5203312                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        9849904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            371                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       10036199                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            19887250                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       9849904                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           371                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      10036199                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           19887250                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    104088237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        24394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    103664618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         207871816                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    104088237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        24394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    103664618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    403709183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        611580999                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7446787501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 11857321774949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1956477494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 11815966262786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23682691302730                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7446787501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 11857321774949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1956477494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 11815966262786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 39644447914252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 63327139216982                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.637167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.825461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.697071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.823098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.824152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.637167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.825461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.697071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.823098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.424744                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78746.153531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113916.059266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80203.225957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113982.634488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113929.303926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78746.153531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113916.059266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80203.225957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113982.634488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98200.510624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103546.610049                       # average overall mshr miss latency
system.l2.replacements                      816572018                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6711836                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6711836                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6711841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6711841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235472004                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235472004                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1495                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1495                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235473499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235473499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1495                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1495                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    403709183                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      403709183                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 39644447914252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 39644447914252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98200.510624                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98200.510624                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9686                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9740                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                19426                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         31798                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         30189                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              61987                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    221264998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    269075499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    490340497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        41484                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        39929                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            81413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.766512                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.756067                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.761389                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6958.456444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8913.031203                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7910.376321                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2409                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3012                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5421                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        29389                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        27177                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         56566                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    705171611                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    685407609                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1390579220                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.708442                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.680633                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.694803                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23994.406445                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25220.135004                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24583.304812                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           93                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              310                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       726500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       726500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          242                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            353                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.837838                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.896694                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.878187                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3347.926267                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2343.548387                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           93                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          210                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          303                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1845000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4679000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6524000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.837838                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.867769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.858357                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19838.709677                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22280.952381                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21531.353135                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           633765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           640723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1274488                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         969693                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         941246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1910939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81414173512                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79522830719                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160937004231                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1603458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1581969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3185427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.604751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.594984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.599900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83958.710140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84486.766179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84218.807733                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        63269                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        62137                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           125406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       906424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       879109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1785533                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68864759515                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67281403719                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 136146163234                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.565293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.555706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.560532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75974.113125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76533.630891                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76249.592270                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         53075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        24765                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           120108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8442745496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2216344989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10659090485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       148418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.642395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.707673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.654850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88551.288464                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89495.053059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88745.882747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          776                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          371                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        24394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       118961                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7446787501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1956477494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9403264995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.637167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.697071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.648596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78746.153531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80203.225957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79044.939056                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11525180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     11602938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23128118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    112968448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    112759571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       225728019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 13557500598741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 13526928164347                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 27084428763088                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124493628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124362509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248856137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.907424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.906701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 120011.391134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119962.572085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119987.004197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      9786635                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      9974062                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     19760697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    103181813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    102785509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    205967322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 11788457015434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 11748684859067                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 23537141874501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.828812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.826499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.827656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114249.368883                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114302.930183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114276.098004                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   867812819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 816572082                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.062751                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.061193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.007322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.279380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.252436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.397320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.297831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.113319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.474958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4772569818                       # Number of tag accesses
system.l2.tags.data_accesses               4772569818                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6052160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6672839168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1561280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6646519552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  25145967616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        38472939776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6052160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1561280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7613440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    333012288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       333012288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      104263112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          24395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      103851868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    392905744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           601139684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5203317                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5203317                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1551886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1711040175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           400341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1704291335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   6447894178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9865177916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1551886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       400341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1952228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       85390550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85390550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       85390550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1551886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1711040175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          400341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1704291335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   6447894178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9950568465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3346019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 103300496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     24395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 102907146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 391946783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002960244750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       208561                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       208561                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           666785575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3160091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   601139689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5204812                       # Number of write requests accepted
system.mem_ctrls.readBursts                 601139689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5204812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2866303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1858793                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          27123056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          22579664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          21902394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          18390411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          18820029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          16416715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          15445614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          50443766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          68090216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          72258802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         50528486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         59126153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         53792899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         39207931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         33915130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         30232120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            216656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            266720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           269866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 30870554734792                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2991366930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            42088180722292                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51599.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70349.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                523893337                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3069305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             601139689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5204812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2385221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3733500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5736224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7950893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10725871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13735398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                17208496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                22252863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28894564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                41773861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10              103497314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              182011997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               84761295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               25699905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               20576768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               14851949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                9043526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                3031129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 327737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  74875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 114756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 167751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 195496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 215593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 221300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 223381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 220285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 217791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 216198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 213521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     74656760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    515.742205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   379.331021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.083994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3700060      4.96%      4.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     25514582     34.18%     39.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5052086      6.77%     45.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      8109339     10.86%     56.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4815303      6.45%     63.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2506322      3.36%     66.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2882338      3.86%     70.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2370318      3.17%     73.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     19706412     26.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     74656760                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       208561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2868.576613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    453.743660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6247.336872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       155063     74.35%     74.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        15831      7.59%     81.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         8826      4.23%     86.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         5631      2.70%     88.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3738      1.79%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3452      1.66%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2936      1.41%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2318      1.11%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         2294      1.10%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         2034      0.98%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527         1572      0.75%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          898      0.43%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          696      0.33%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          597      0.29%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          597      0.29%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          389      0.19%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          418      0.20%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          240      0.12%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          186      0.09%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          164      0.08%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          161      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055          121      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           82      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151          113      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           70      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           93      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295           32      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        208561                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       208561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.040550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.313896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203764     97.70%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1861      0.89%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1971      0.95%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              697      0.33%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              206      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               55      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        208561                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            38289496704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               183443392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               214144704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             38472940096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            333107968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9818.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9865.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        77.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    76.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3899872901000                       # Total gap between requests
system.mem_ctrls.avgGap                       6431.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6052224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6611231744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1561280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6586057344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  25084594112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    214144704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1551902.893160881707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1695242884.412517070770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 400341.254559352295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1688787699.641829729080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6432156869.306096076965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 54910688.317663170397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    104263112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        24395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    103851868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    392905748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5204812                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3520939739                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 7495263333415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    938048908                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 7470996493272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 27117461906958                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 97354058235666                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37232.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71887.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38452.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71938.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69017.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18704625.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         345714880140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         183751831725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2907063402180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8854722540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     307852892880.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1769731497000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7250976480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       5530220202945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1418.051403                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4345308779                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 130225420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3765302147721                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         187334350560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          99570572475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1364608538160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8611454880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     307852892880.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1752074144730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22120325760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3742172279445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        959.562631                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42570350540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 130225420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3727077105960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2238                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6390588.839286                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7363228.765670                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1120    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56258500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3892715417000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7157459500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     48096041                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        48096041                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     48096041                       # number of overall hits
system.cpu1.icache.overall_hits::total       48096041                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37477                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37477                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37477                       # number of overall misses
system.cpu1.icache.overall_misses::total        37477                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2560887000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2560887000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2560887000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2560887000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     48133518                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     48133518                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     48133518                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     48133518                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000779                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000779                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000779                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000779                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68332.230435                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68332.230435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68332.230435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68332.230435                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34995                       # number of writebacks
system.cpu1.icache.writebacks::total            34995                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2482                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2482                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2482                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2482                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34995                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34995                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2383378000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2383378000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2383378000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2383378000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000727                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000727                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000727                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000727                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68106.243749                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68106.243749                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68106.243749                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68106.243749                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34995                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     48096041                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       48096041                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37477                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37477                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2560887000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2560887000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     48133518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     48133518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000779                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000779                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68332.230435                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68332.230435                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2482                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2482                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34995                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34995                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2383378000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2383378000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000727                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000727                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68106.243749                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68106.243749                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48497852                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35027                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1384.584806                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96302031                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96302031                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    184720594                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       184720594                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    184720594                       # number of overall hits
system.cpu1.dcache.overall_hits::total      184720594                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    219785124                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     219785124                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    219785124                       # number of overall misses
system.cpu1.dcache.overall_misses::total    219785124                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 20528257549185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 20528257549185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 20528257549185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 20528257549185                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404505718                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404505718                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404505718                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404505718                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.543342                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.543342                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.543342                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.543342                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93401.487669                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93401.487669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93401.487669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93401.487669                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   6115834698                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       937535                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        106665629                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          14314                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.336508                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.497764                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125935984                       # number of writebacks
system.cpu1.dcache.writebacks::total        125935984                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     93679949                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     93679949                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     93679949                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     93679949                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126105175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126105175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126105175                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126105175                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 13995379968875                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 13995379968875                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 13995379968875                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 13995379968875                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311751                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311751                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311751                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311751                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110981.805218                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110981.805218                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110981.805218                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110981.805218                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125935910                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    166783499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      166783499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    211944510                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    211944510                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20114087992500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20114087992500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378728009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378728009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.559622                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.559622                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94902.613861                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94902.613861                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     87434123                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     87434123                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124510387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124510387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 13907778616000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 13907778616000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111699.746110                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111699.746110                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17937095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17937095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7840614                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7840614                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 414169556685                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 414169556685                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25777709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25777709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.304163                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.304163                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 52823.612626                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52823.612626                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6245826                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6245826                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1594788                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1594788                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  87601352875                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  87601352875                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061867                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061867                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 54929.779303                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54929.779303                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6807                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6807                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1402                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1402                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     76636500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     76636500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.170788                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.170788                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54662.268188                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54662.268188                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1273                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1273                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1909500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1909500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.015714                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.015714                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14802.325581                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14802.325581                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4521                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4521                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2663                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2663                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17566500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17566500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.370685                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.370685                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6596.507698                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6596.507698                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2661                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2661                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14911500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14911500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.370406                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.370406                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5603.720406                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5603.720406                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        93000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        93000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        87000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        87000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3930                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3930                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194381                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194381                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   5339011000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   5339011000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198311                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198311                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980183                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980183                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 27466.732860                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 27466.732860                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194381                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194381                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   5144630000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   5144630000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980183                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980183                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 26466.732860                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 26466.732860                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.969597                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          311118932                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126172447                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.465823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.969597                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999050                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999050                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        935611263                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       935611263                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3899872876500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249328696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11915153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245504923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       811369123                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        649046118                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             170                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          297550                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4961                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         302511                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3354340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3354340                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183413                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249145285                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       445252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378712351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378246643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757509231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18997376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16140461440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4479360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16120344000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32284282176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1466297536                       # Total snoops (count)
system.tol2bus.snoopTraffic                 362339200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1719106553                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144162                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1476646626     85.90%     85.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1              237089848     13.79%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5370079      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1719106553                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       506491148658                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189799735243                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         223024201                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189571304546                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52689605                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           255149                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
