/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [2:0] celloutsig_0_13z;
  reg [4:0] celloutsig_0_15z;
  wire [23:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire [23:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_3z[9] ^ celloutsig_1_0z);
  assign celloutsig_1_13z = ~(celloutsig_1_7z ^ in_data[179]);
  assign celloutsig_1_18z = { celloutsig_1_2z[12:7], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z } + { in_data[131:129], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_0_8z = celloutsig_0_7z[9:6] + celloutsig_0_7z[3:0];
  assign celloutsig_1_9z = celloutsig_1_1z[4:1] + celloutsig_1_3z[7:4];
  assign celloutsig_1_1z = in_data[119:115] & in_data[156:152];
  assign celloutsig_0_1z = celloutsig_0_0z[5:1] / { 1'h1, in_data[5:2] };
  assign celloutsig_0_2z = in_data[69:66] / { 1'h1, celloutsig_0_1z[3:1] };
  assign celloutsig_1_10z = { celloutsig_1_1z[3:0], celloutsig_1_1z } / { 1'h1, in_data[165:160], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_1z[2], celloutsig_1_13z, celloutsig_1_13z } / { 1'h1, celloutsig_1_5z[15], celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_0z[8:4], celloutsig_0_6z, celloutsig_0_2z } / { 1'h1, in_data[84:78], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[31:30], celloutsig_0_6z, celloutsig_0_8z } / { 1'h1, in_data[91:86] };
  assign celloutsig_1_5z = in_data[184:165] / { 1'h1, celloutsig_1_3z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_4z = celloutsig_0_3z[3:1] <= celloutsig_0_0z[9:7];
  assign celloutsig_0_5z = celloutsig_0_0z[9:3] <= { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_3z } <= { in_data[34:27], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[150:139] <= in_data[149:138];
  assign celloutsig_0_11z = ! { celloutsig_0_10z[6:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } < { in_data[118], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_1z[3:0] != celloutsig_0_7z[9:6];
  assign celloutsig_1_7z = { in_data[129:119], celloutsig_1_4z } != { in_data[175:165], celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[49:34] >> in_data[32:17];
  assign celloutsig_0_3z = celloutsig_0_0z[14:10] >> in_data[20:16];
  assign celloutsig_1_19z = in_data[157:153] >> { celloutsig_1_16z[1:0], celloutsig_1_16z };
  assign celloutsig_1_2z = { in_data[150:149], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_1z[3:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[171:163], celloutsig_1_0z } >> celloutsig_1_2z[9:0];
  assign celloutsig_0_16z = { celloutsig_0_0z[13:0], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_13z } ^ in_data[77:54];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_13z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_13z = { celloutsig_0_8z[3:2], celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_15z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_2z };
  assign { out_data[151:128], out_data[100:96], out_data[36:32], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
