v 20070216 1
P 800 100 800 400 1 0 0
{
T 750 300 5 8 1 1 90 6 1
pinnumber=1
T 850 300 5 8 0 1 90 8 1
pinseq=1
T 800 450 9 8 1 1 90 0 1
pinlabel=RESET
T 800 450 5 8 0 1 90 2 1
pintype=io
}
P 1100 100 1100 400 1 0 0
{
T 1050 300 5 8 1 1 90 6 1
pinnumber=2
T 1150 300 5 8 0 1 90 8 1
pinseq=2
T 1100 450 9 8 1 1 90 0 1
pinlabel=NC
T 1100 450 5 8 0 1 90 2 1
pintype=pas
}
P 1400 100 1400 400 1 0 0
{
T 1350 300 5 8 1 1 90 6 1
pinnumber=3
T 1450 300 5 8 0 1 90 8 1
pinseq=3
T 1400 450 9 8 1 1 90 0 1
pinlabel=AN1
T 1400 450 5 8 0 1 90 2 1
pintype=in
}
P 1700 100 1700 400 1 0 0
{
T 1650 300 5 8 1 1 90 6 1
pinnumber=4
T 1750 300 5 8 0 1 90 8 1
pinseq=4
T 1700 450 9 8 1 1 90 0 1
pinlabel=AN0
T 1700 450 5 8 0 1 90 2 1
pintype=in
}
P 2000 100 2000 400 1 0 0
{
T 1950 300 5 8 1 1 90 6 1
pinnumber=5
T 2050 300 5 8 0 1 90 8 1
pinseq=5
T 2000 450 9 8 1 1 90 0 1
pinlabel=SPEED10
T 2000 450 5 8 0 1 90 2 1
pintype=out
}
P 2300 100 2300 400 1 0 0
{
T 2250 300 5 8 1 1 90 6 1
pinnumber=6
T 2350 300 5 8 0 1 90 8 1
pinseq=6
T 2300 450 9 8 1 1 90 0 1
pinlabel=IO_VDD1
T 2300 450 5 8 0 1 90 2 1
pintype=pwr
}
P 2600 100 2600 400 1 0 0
{
T 2550 300 5 8 1 1 90 6 1
pinnumber=7
T 2650 300 5 8 0 1 90 8 1
pinseq=7
T 2600 450 9 8 1 1 90 0 1
pinlabel=IO_VSS1
T 2600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 2900 100 2900 400 1 0 0
{
T 2850 300 5 8 1 1 90 6 1
pinnumber=8
T 2950 300 5 8 0 1 90 8 1
pinseq=8
T 2900 450 9 8 1 1 90 0 1
pinlabel=X2
T 2900 450 5 8 0 1 90 2 1
pintype=in
}
P 3200 100 3200 400 1 0 0
{
T 3150 300 5 8 1 1 90 6 1
pinnumber=9
T 3250 300 5 8 0 1 90 8 1
pinseq=9
T 3200 450 9 8 1 1 90 0 1
pinlabel=X1
T 3200 450 5 8 0 1 90 2 1
pintype=in
}
P 3500 100 3500 400 1 0 0
{
T 3450 300 5 8 1 1 90 6 1
pinnumber=10
T 3550 300 5 8 0 1 90 8 1
pinseq=10
T 3500 450 9 8 1 1 90 0 1
pinlabel=PCS_VDD
T 3500 450 5 8 0 1 90 2 1
pintype=pwr
}
P 3800 100 3800 400 1 0 0
{
T 3750 300 5 8 1 1 90 6 1
pinnumber=11
T 3850 300 5 8 0 1 90 8 1
pinseq=11
T 3800 450 9 8 1 1 90 0 1
pinlabel=PCS_VSS
T 3800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 4100 100 4100 400 1 0 0
{
T 4050 300 5 8 1 1 90 6 1
pinnumber=12
T 4150 300 5 8 0 1 90 8 1
pinseq=12
T 4100 450 9 8 1 1 90 0 1
pinlabel=RXD[3]
T 4100 450 5 8 0 1 90 2 1
pintype=out
}
P 4400 100 4400 400 1 0 0
{
T 4350 300 5 8 1 1 90 6 1
pinnumber=13
T 4450 300 5 8 0 1 90 8 1
pinseq=13
T 4400 450 9 8 1 1 90 0 1
pinlabel=RXD[2]
T 4400 450 5 8 0 1 90 2 1
pintype=out
}
P 4700 100 4700 400 1 0 0
{
T 4650 300 5 8 1 1 90 6 1
pinnumber=14
T 4750 300 5 8 0 1 90 8 1
pinseq=14
T 4700 450 9 8 1 1 90 0 1
pinlabel=RXD[1]
T 4700 450 5 8 0 1 90 2 1
pintype=out
}
P 5000 100 5000 400 1 0 0
{
T 4950 300 5 8 1 1 90 6 1
pinnumber=15
T 5050 300 5 8 0 1 90 8 1
pinseq=15
T 5000 450 9 8 1 1 90 0 1
pinlabel=RXD[0]
T 5000 450 5 8 0 1 90 2 1
pintype=out
}
P 5300 100 5300 400 1 0 0
{
T 5250 300 5 8 1 1 90 6 1
pinnumber=16
T 5350 300 5 8 0 1 90 8 1
pinseq=16
T 5300 450 9 8 1 1 90 0 1
pinlabel=IO_VDD2
T 5300 450 5 8 0 1 90 2 1
pintype=pwr
}
P 5600 100 5600 400 1 0 0
{
T 5550 300 5 8 1 1 90 6 1
pinnumber=17
T 5650 300 5 8 0 1 90 8 1
pinseq=17
T 5600 450 9 8 1 1 90 0 1
pinlabel=IO_VSS2
T 5600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 5900 100 5900 400 1 0 0
{
T 5850 300 5 8 1 1 90 6 1
pinnumber=18
T 5950 300 5 8 0 1 90 8 1
pinseq=18
T 5900 525 9 8 1 1 90 0 1
pinlabel=RX_CLK
T 5900 525 5 8 0 1 90 2 1
pintype=out
}
L 5900 500 5975 400 3 0 0 0 -1 -1
L 5900 500 5825 400 3 0 0 0 -1 -1
P 6200 100 6200 400 1 0 0
{
T 6150 300 5 8 1 1 90 6 1
pinnumber=19
T 6250 300 5 8 0 1 90 8 1
pinseq=19
T 6200 450 9 8 1 1 90 0 1
pinlabel=RX_ER
T 6200 450 5 8 0 1 90 2 1
pintype=out
}
P 6500 100 6500 400 1 0 0
{
T 6450 300 5 8 1 1 90 6 1
pinnumber=20
T 6550 300 5 8 0 1 90 8 1
pinseq=20
T 6500 450 9 8 1 1 90 0 1
pinlabel=RX_DV
T 6500 450 5 8 0 1 90 2 1
pintype=out
}
P 8200 6200 7900 6200 1 0 0
{
T 8000 6250 5 8 1 1 0 0 1
pinnumber=40
T 8000 6150 5 8 0 1 0 2 1
pinseq=40
T 7850 6200 9 8 1 1 0 6 1
pinlabel=LED_RX/PHYAD[2]
T 7850 6200 5 8 0 1 0 8 1
pintype=out
}
P 8200 5900 7900 5900 1 0 0
{
T 8000 5950 5 8 1 1 0 0 1
pinnumber=39
T 8000 5850 5 8 0 1 0 2 1
pinseq=39
T 7850 5900 9 8 1 1 0 6 1
pinlabel=LED_LINK/PHYAD[3]
T 7850 5900 5 8 0 1 0 8 1
pintype=out
}
P 8200 5600 7900 5600 1 0 0
{
T 8000 5650 5 8 1 1 0 0 1
pinnumber=38
T 8000 5550 5 8 0 1 0 2 1
pinseq=38
T 7850 5600 9 8 1 1 0 6 1
pinlabel=LED_FDPOL/PHYAD[4]
T 7850 5600 5 8 0 1 0 8 1
pintype=out
}
P 8200 5300 7900 5300 1 0 0
{
T 8000 5350 5 8 1 1 0 0 1
pinnumber=37
T 8000 5250 5 8 0 1 0 2 1
pinseq=37
T 7850 5300 9 8 1 1 0 6 1
pinlabel=IO_VSS5
T 7850 5300 5 8 0 1 0 8 1
pintype=pwr
}
P 8200 5000 7900 5000 1 0 0
{
T 8000 5050 5 8 1 1 0 0 1
pinnumber=36
T 8000 4950 5 8 0 1 0 2 1
pinseq=36
T 7850 5000 9 8 1 1 0 6 1
pinlabel=IO_VDD5
T 7850 5000 5 8 0 1 0 8 1
pintype=pwr
}
P 8200 4700 7900 4700 1 0 0
{
T 8000 4750 5 8 1 1 0 0 1
pinnumber=35
T 8000 4650 5 8 0 1 0 2 1
pinseq=35
T 7850 4700 9 8 1 1 0 6 1
pinlabel=MDC
T 7850 4700 5 8 0 1 0 8 1
pintype=in
}
P 8200 4400 7900 4400 1 0 0
{
T 8000 4450 5 8 1 1 0 0 1
pinnumber=34
T 8000 4350 5 8 0 1 0 2 1
pinseq=34
T 7850 4400 9 8 1 1 0 6 1
pinlabel=MDIO
T 7850 4400 5 8 0 1 0 8 1
pintype=io
}
P 8200 4100 7900 4100 1 0 0
{
T 8000 4150 5 8 1 1 0 0 1
pinnumber=33
T 8000 4050 5 8 0 1 0 2 1
pinseq=33
T 7775 4100 9 8 1 1 0 6 1
pinlabel=TX_CLK
T 7775 4100 5 8 0 1 0 8 1
pintype=out
}
L 7800 4100 7900 4025 3 0 0 0 -1 -1
L 7800 4100 7900 4175 3 0 0 0 -1 -1
P 8200 3800 7900 3800 1 0 0
{
T 8000 3850 5 8 1 1 0 0 1
pinnumber=32
T 8000 3750 5 8 0 1 0 2 1
pinseq=32
T 7850 3800 9 8 1 1 0 6 1
pinlabel=IO_VSS4
T 7850 3800 5 8 0 1 0 8 1
pintype=pwr
}
P 8200 3500 7900 3500 1 0 0
{
T 8000 3550 5 8 1 1 0 0 1
pinnumber=31
T 8000 3450 5 8 0 1 0 2 1
pinseq=31
T 7850 3500 9 8 1 1 0 6 1
pinlabel=TXD[0]
T 7850 3500 5 8 0 1 0 8 1
pintype=in
}
P 8200 3200 7900 3200 1 0 0
{
T 8000 3250 5 8 1 1 0 0 1
pinnumber=30
T 8000 3150 5 8 0 1 0 2 1
pinseq=30
T 7850 3200 9 8 1 1 0 6 1
pinlabel=TXD[1]
T 7850 3200 5 8 0 1 0 8 1
pintype=in
}
P 8200 2900 7900 2900 1 0 0
{
T 8000 2950 5 8 1 1 0 0 1
pinnumber=29
T 8000 2850 5 8 0 1 0 2 1
pinseq=29
T 7850 2900 9 8 1 1 0 6 1
pinlabel=TXD[2]
T 7850 2900 5 8 0 1 0 8 1
pintype=in
}
P 8200 2600 7900 2600 1 0 0
{
T 8000 2650 5 8 1 1 0 0 1
pinnumber=28
T 8000 2550 5 8 0 1 0 2 1
pinseq=28
T 7850 2600 9 8 1 1 0 6 1
pinlabel=TXD[3]
T 7850 2600 5 8 0 1 0 8 1
pintype=in
}
P 8200 2300 7900 2300 1 0 0
{
T 8000 2350 5 8 1 1 0 0 1
pinnumber=27
T 8000 2250 5 8 0 1 0 2 1
pinseq=27
T 7850 2300 9 8 1 1 0 6 1
pinlabel=IO_VSS3
T 7850 2300 5 8 0 1 0 8 1
pintype=pwr
}
P 8200 2000 7900 2000 1 0 0
{
T 8000 2050 5 8 1 1 0 0 1
pinnumber=26
T 8000 1950 5 8 0 1 0 2 1
pinseq=26
T 7850 2000 9 8 1 1 0 6 1
pinlabel=IO_VDD3
T 7850 2000 5 8 0 1 0 8 1
pintype=pwr
}
P 8200 1700 7900 1700 1 0 0
{
T 8000 1750 5 8 1 1 0 0 1
pinnumber=25
T 8000 1650 5 8 0 1 0 2 1
pinseq=25
T 7850 1700 9 8 1 1 0 6 1
pinlabel=TX_EN
T 7850 1700 5 8 0 1 0 8 1
pintype=in
}
P 8200 1400 7900 1400 1 0 0
{
T 8000 1450 5 8 1 1 0 0 1
pinnumber=24
T 8000 1350 5 8 0 1 0 2 1
pinseq=24
T 7850 1400 9 8 1 1 0 6 1
pinlabel=TX_ER
T 7850 1400 5 8 0 1 0 8 1
pintype=in
}
P 8200 1100 7900 1100 1 0 0
{
T 8000 1150 5 8 1 1 0 0 1
pinnumber=23
T 8000 1050 5 8 0 1 0 2 1
pinseq=23
T 7850 1100 9 8 1 1 0 6 1
pinlabel=RX_EN
T 7850 1100 5 8 0 1 0 8 1
pintype=in
}
P 8200 800 7900 800 1 0 0
{
T 8000 850 5 8 1 1 0 0 1
pinnumber=22
T 8000 750 5 8 0 1 0 2 1
pinseq=22
T 7850 800 9 8 1 1 0 6 1
pinlabel=CRS/\_SYMBOL\_
T 7850 800 5 8 0 1 0 8 1
pintype=io
}
P 8200 500 7900 500 1 0 0
{
T 8000 550 5 8 1 1 0 0 1
pinnumber=21
T 8000 450 5 8 0 1 0 2 1
pinseq=21
T 7850 500 9 8 1 1 0 6 1
pinlabel=COL/\_FXEN\_
T 7850 500 5 8 0 1 0 8 1
pintype=io
}
P 700 8100 700 7800 1 0 0
{
T 650 7950 5 8 1 1 90 0 1
pinnumber=60
T 750 7950 5 8 0 1 90 2 1
pinseq=60
T 700 7750 9 8 1 1 90 6 1
pinlabel=TWREF
T 700 7750 5 8 0 1 90 8 1
pintype=in
}
P 1000 8100 1000 7800 1 0 0
{
T 950 7950 5 8 1 1 90 0 1
pinnumber=59
T 1050 7950 5 8 0 1 90 2 1
pinseq=59
T 1000 7750 9 8 1 1 90 6 1
pinlabel=NC
T 1000 7750 5 8 0 1 90 8 1
pintype=pas
}
P 1300 8100 1300 7800 1 0 0
{
T 1250 7950 5 8 1 1 90 0 1
pinnumber=58
T 1350 7950 5 8 0 1 90 2 1
pinseq=58
T 1300 7750 9 8 1 1 90 6 1
pinlabel=NC
T 1300 7750 5 8 0 1 90 8 1
pintype=pas
}
P 1600 8100 1600 7800 1 0 0
{
T 1550 7950 5 8 1 1 90 0 1
pinnumber=57
T 1650 7950 5 8 0 1 90 2 1
pinseq=57
T 1600 7750 9 8 1 1 90 6 1
pinlabel=ATP_GND
T 1600 7750 5 8 0 1 90 8 1
pintype=pwr
}
P 1900 8100 1900 7800 1 0 0
{
T 1850 7950 5 8 1 1 90 0 1
pinnumber=56
T 1950 7950 5 8 0 1 90 2 1
pinseq=56
T 1900 7750 9 8 1 1 90 6 1
pinlabel=NC
T 1900 7750 5 8 0 1 90 8 1
pintype=pas
}
P 2200 8100 2200 7800 1 0 0
{
T 2150 7950 5 8 1 1 90 0 1
pinnumber=55
T 2250 7950 5 8 0 1 90 2 1
pinseq=55
T 2200 7750 9 8 1 1 90 6 1
pinlabel=NC
T 2200 7750 5 8 0 1 90 8 1
pintype=pas
}
P 2500 8100 2500 7800 1 0 0
{
T 2450 7950 5 8 1 1 90 0 1
pinnumber=54
T 2550 7950 5 8 0 1 90 2 1
pinseq=54
T 2500 7750 9 8 1 1 90 6 1
pinlabel=CPTW_DVDD
T 2500 7750 5 8 0 1 90 8 1
pintype=pwr
}
P 2800 8100 2800 7800 1 0 0
{
T 2750 7950 5 8 1 1 90 0 1
pinnumber=53
T 2850 7950 5 8 0 1 90 2 1
pinseq=53
T 2800 7750 9 8 1 1 90 6 1
pinlabel=CPTW_DVSS
T 2800 7750 5 8 0 1 90 8 1
pintype=pwr
}
P 3100 8100 3100 7800 1 0 0
{
T 3050 7950 5 8 1 1 90 0 1
pinnumber=52
T 3150 7950 5 8 0 1 90 2 1
pinseq=52
T 3100 7750 9 8 1 1 90 6 1
pinlabel=CP_AVDD
T 3100 7750 5 8 0 1 90 8 1
pintype=pwr
}
P 3400 8100 3400 7800 1 0 0
{
T 3350 7950 5 8 1 1 90 0 1
pinnumber=51
T 3450 7950 5 8 0 1 90 2 1
pinseq=51
T 3400 7750 9 8 1 1 90 6 1
pinlabel=CP_AGND
T 3400 7750 5 8 0 1 90 8 1
pintype=pwr
}
P 3700 8100 3700 7800 1 0 0
{
T 3650 7950 5 8 1 1 90 0 1
pinnumber=50
T 3750 7950 5 8 0 1 90 2 1
pinseq=50
T 3700 7750 9 8 1 1 90 6 1
pinlabel=FXRD+/AUIRD+
T 3700 7750 5 8 0 1 90 8 1
pintype=in
}
P 4000 8100 4000 7800 1 0 0
{
T 3950 7950 5 8 1 1 90 0 1
pinnumber=49
T 4050 7950 5 8 0 1 90 2 1
pinseq=49
T 4000 7750 9 8 1 1 90 6 1
pinlabel=FXRD-/AUIRD-
T 4000 7750 5 8 0 1 90 8 1
pintype=in
}
P 4300 8100 4300 7800 1 0 0
{
T 4250 7950 5 8 1 1 90 0 1
pinnumber=48
T 4350 7950 5 8 0 1 90 2 1
pinseq=48
T 4300 7750 9 8 1 1 90 6 1
pinlabel=FXSD+/CD+
T 4300 7750 5 8 0 1 90 8 1
pintype=in
}
P 4600 8100 4600 7800 1 0 0
{
T 4550 7950 5 8 1 1 90 0 1
pinnumber=47
T 4650 7950 5 8 0 1 90 2 1
pinseq=47
T 4600 7750 9 8 1 1 90 6 1
pinlabel=FXSD-/CD-
T 4600 7750 5 8 0 1 90 8 1
pintype=in
}
P 4900 8100 4900 7800 1 0 0
{
T 4850 7950 5 8 1 1 90 0 1
pinnumber=46
T 4950 7950 5 8 0 1 90 2 1
pinseq=46
T 4900 7750 9 8 1 1 90 6 1
pinlabel=AUIFX_VDD
T 4900 7750 5 8 0 1 90 8 1
pintype=io
}
P 5200 8100 5200 7800 1 0 0
{
T 5150 7950 5 8 1 1 90 0 1
pinnumber=45
T 5250 7950 5 8 0 1 90 2 1
pinseq=45
T 5200 7750 9 8 1 1 90 6 1
pinlabel=AUIFX_GND
T 5200 7750 5 8 0 1 90 8 1
pintype=io
}
P 5500 8100 5500 7800 1 0 0
{
T 5450 7950 5 8 1 1 90 0 1
pinnumber=44
T 5550 7950 5 8 0 1 90 2 1
pinseq=44
T 5500 7750 9 8 1 1 90 6 1
pinlabel=FTXD-/AUITD-
T 5500 7750 5 8 0 1 90 8 1
pintype=out
}
P 5800 8100 5800 7800 1 0 0
{
T 5750 7950 5 8 1 1 90 0 1
pinnumber=43
T 5850 7950 5 8 0 1 90 2 1
pinseq=43
T 5800 7750 9 8 1 1 90 6 1
pinlabel=FTXD+/AUITD+
T 5800 7750 5 8 0 1 90 8 1
pintype=out
}
P 6100 8100 6100 7800 1 0 0
{
T 6050 7950 5 8 1 1 90 0 1
pinnumber=42
T 6150 7950 5 8 0 1 90 2 1
pinseq=42
T 6100 7750 9 8 1 1 90 6 1
pinlabel=LED_COL/PHYAD[0]
T 6100 7750 5 8 0 1 90 8 1
pintype=out
}
P 6400 8100 6400 7800 1 0 0
{
T 6350 7950 5 8 1 1 90 0 1
pinnumber=41
T 6450 7950 5 8 0 1 90 2 1
pinseq=41
T 6400 7750 9 8 1 1 90 6 1
pinlabel=LED_TX/PHYAD[1]
T 6400 7750 5 8 0 1 90 8 1
pintype=out
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=61
T 300 6850 5 8 0 1 0 8 1
pinseq=61
T 450 6900 9 8 1 1 0 0 1
pinlabel=BGREF
T 450 6900 5 8 0 1 0 2 1
pintype=in
}
P 100 6600 400 6600 1 0 0
{
T 300 6650 5 8 1 1 0 6 1
pinnumber=62
T 300 6550 5 8 0 1 0 8 1
pinseq=62
T 450 6600 9 8 1 1 0 0 1
pinlabel=NC
T 450 6600 5 8 0 1 0 2 1
pintype=pas
}
P 100 6300 400 6300 1 0 0
{
T 300 6350 5 8 1 1 0 6 1
pinnumber=63
T 300 6250 5 8 0 1 0 8 1
pinseq=63
T 450 6300 9 8 1 1 0 0 1
pinlabel=THIN/REPEATER
T 450 6300 5 8 0 1 0 2 1
pintype=io
}
P 100 6000 400 6000 1 0 0
{
T 300 6050 5 8 1 1 0 6 1
pinnumber=64
T 300 5950 5 8 0 1 0 8 1
pinseq=64
T 450 6000 9 8 1 1 0 0 1
pinlabel=TW_AGND
T 450 6000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=65
T 300 5650 5 8 0 1 0 8 1
pinseq=65
T 450 5700 9 8 1 1 0 0 1
pinlabel=TPRD-
T 450 5700 5 8 0 1 0 2 1
pintype=in
}
P 100 5400 400 5400 1 0 0
{
T 300 5450 5 8 1 1 0 6 1
pinnumber=66
T 300 5350 5 8 0 1 0 8 1
pinseq=66
T 450 5400 9 8 1 1 0 0 1
pinlabel=VCM_CAP
T 450 5400 5 8 0 1 0 2 1
pintype=in
}
P 100 5100 400 5100 1 0 0
{
T 300 5150 5 8 1 1 0 6 1
pinnumber=67
T 300 5050 5 8 0 1 0 8 1
pinseq=67
T 450 5100 9 8 1 1 0 0 1
pinlabel=TPRD+
T 450 5100 5 8 0 1 0 2 1
pintype=in
}
P 100 4800 400 4800 1 0 0
{
T 300 4850 5 8 1 1 0 6 1
pinnumber=68
T 300 4750 5 8 0 1 0 8 1
pinseq=68
T 450 4800 9 8 1 1 0 0 1
pinlabel=TW_AVDD
T 450 4800 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=69
T 300 4450 5 8 0 1 0 8 1
pinseq=69
T 450 4500 9 8 1 1 0 0 1
pinlabel=\_SERIAL10\_
T 450 4500 5 8 0 1 0 2 1
pintype=in
}
P 100 4200 400 4200 1 0 0
{
T 300 4250 5 8 1 1 0 6 1
pinnumber=70
T 300 4150 5 8 0 1 0 8 1
pinseq=70
T 450 4200 9 8 1 1 0 0 1
pinlabel=SUB_GND1
T 450 4200 5 8 0 1 0 2 1
pintype=pwr
}
P 100 3900 400 3900 1 0 0
{
T 300 3950 5 8 1 1 0 6 1
pinnumber=71
T 300 3850 5 8 0 1 0 8 1
pinseq=71
T 450 3900 9 8 1 1 0 0 1
pinlabel=CD_GND0
T 450 3900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 3600 400 3600 1 0 0
{
T 300 3650 5 8 1 1 0 6 1
pinnumber=72
T 300 3550 5 8 0 1 0 8 1
pinseq=72
T 450 3600 9 8 1 1 0 0 1
pinlabel=CD_VDD0
T 450 3600 5 8 0 1 0 2 1
pintype=pwr
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=73
T 300 3250 5 8 0 1 0 8 1
pinseq=73
T 450 3300 9 8 1 1 0 0 1
pinlabel=TPTD-
T 450 3300 5 8 0 1 0 2 1
pintype=out
}
P 100 3000 400 3000 1 0 0
{
T 300 3050 5 8 1 1 0 6 1
pinnumber=74
T 300 2950 5 8 0 1 0 8 1
pinseq=74
T 450 3000 9 8 1 1 0 0 1
pinlabel=TPTD+
T 450 3000 5 8 0 1 0 2 1
pintype=out
}
P 100 2700 400 2700 1 0 0
{
T 300 2750 5 8 1 1 0 6 1
pinnumber=75
T 300 2650 5 8 0 1 0 8 1
pinseq=75
T 450 2700 9 8 1 1 0 0 1
pinlabel=CD_GND1
T 450 2700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=76
T 300 2350 5 8 0 1 0 8 1
pinseq=76
T 450 2400 9 8 1 1 0 0 1
pinlabel=CD_VDD1
T 450 2400 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=77
T 300 2050 5 8 0 1 0 8 1
pinseq=77
T 450 2100 9 8 1 1 0 0 1
pinlabel=SUB_GND2
T 450 2100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1800 400 1800 1 0 0
{
T 300 1850 5 8 1 1 0 6 1
pinnumber=78
T 300 1750 5 8 0 1 0 8 1
pinseq=78
T 450 1800 9 8 1 1 0 0 1
pinlabel=TXAR100
T 450 1800 5 8 0 1 0 2 1
pintype=io
}
P 100 1500 400 1500 1 0 0
{
T 300 1550 5 8 1 1 0 6 1
pinnumber=79
T 300 1450 5 8 0 1 0 8 1
pinseq=79
T 450 1500 9 8 1 1 0 0 1
pinlabel=TR_AVDD
T 450 1500 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=80
T 300 1150 5 8 0 1 0 8 1
pinseq=80
T 450 1200 9 8 1 1 0 0 1
pinlabel=TR_AGND
T 450 1200 5 8 0 1 0 2 1
pintype=pwr
}
B 400 400 7500 7400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 8000 8000 8 10 1 1 0 6 1
refdes=U?
T 1900 -2400 9 10 1 0 0 0 1

T 400 11300 5 10 0 0 0 0 1
device=DP83843BVJE
T 400 11500 5 10 0 0 0 0 1
footprint=PQFP-80
T 400 11700 5 10 0 0 0 0 1
author=Paul Pham
T 400 11900 5 10 0 0 0 0 1
documentation=
T 400 12100 5 10 0 0 0 0 1
description=National Ethernet PHY Controller
T 400 12300 5 10 0 0 0 0 1
numslots=0
