{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556183063899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556183063902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 17:04:23 2019 " "Processing started: Thu Apr 25 17:04:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556183063902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1556183063902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off SingleScan -c SingleScan --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off SingleScan -c SingleScan --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1556183063902 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1556183064378 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1556183064378 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183064378 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183065136 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:distance " "Using synthesis netlist for partition \"sld_signaltap:distance\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183065368 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:epcs " "Using synthesis netlist for partition \"sld_signaltap:epcs\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183065644 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:timer_upload " "Using synthesis netlist for partition \"sld_signaltap:timer_upload\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183065875 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "distance 395 " "Successfully connected in-system debug instance \"distance\" to all 395 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1556183066161 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "epcs 37 " "Successfully connected in-system debug instance \"epcs\" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1556183066169 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "timer_upload 235 " "Successfully connected in-system debug instance \"timer_upload\" to all 235 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1556183066181 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "5 " "Resolved and merged 5 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1556183066194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556183066714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183066714 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "39 " "Optimize away 39 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[10\] " "Node: \"sys_temp\[10\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[11\] " "Node: \"sys_temp\[11\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[12\] " "Node: \"sys_temp\[12\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[14\] " "Node: \"sys_temp\[14\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[15\] " "Node: \"sys_temp\[15\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[16\] " "Node: \"sys_temp\[16\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[17\] " "Node: \"sys_temp\[17\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[18\] " "Node: \"sys_temp\[18\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[18\] " "Node: \"dust_cnt\[18\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[19\] " "Node: \"dust_cnt\[19\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[19\] " "Node: \"sys_temp\[19\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[20\] " "Node: \"sys_temp\[20\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[20\] " "Node: \"dust_cnt\[20\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[21\] " "Node: \"dust_cnt\[21\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[21\] " "Node: \"sys_temp\[21\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[22\] " "Node: \"sys_temp\[22\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[22\] " "Node: \"dust_cnt\[22\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[23\] " "Node: \"sys_temp\[23\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[23\] " "Node: \"dust_cnt\[23\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[24\] " "Node: \"sys_temp\[24\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[24\] " "Node: \"dust_cnt\[24\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[25\] " "Node: \"sys_temp\[25\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[25\] " "Node: \"dust_cnt\[25\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[26\] " "Node: \"dust_cnt\[26\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[26\] " "Node: \"sys_temp\[26\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[27\] " "Node: \"sys_temp\[27\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[27\] " "Node: \"dust_cnt\[27\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[28\] " "Node: \"sys_temp\[28\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[28\] " "Node: \"dust_cnt\[28\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[29\] " "Node: \"dust_cnt\[29\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[29\] " "Node: \"sys_temp\[29\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[30\] " "Node: \"sys_temp\[30\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[30\] " "Node: \"dust_cnt\[30\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[31\] " "Node: \"sys_temp\[31\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dust_cnt\[31\] " "Node: \"dust_cnt\[31\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 67 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[8\] " "Node: \"sys_temp\[8\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[9\] " "Node: \"sys_temp\[9\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 66 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556183067892 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Design Software" 0 -1 1556183067892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25210 " "Implemented 25210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556183068257 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556183068257 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556183068257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24108 " "Implemented 24108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556183068257 ""} { "Info" "ICUT_CUT_TM_RAMS" "908 " "Implemented 908 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556183068257 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556183068257 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "106 " "Implemented 106 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556183068257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1556183068257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556183069242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 17:04:29 2019 " "Processing ended: Thu Apr 25 17:04:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556183069242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556183069242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556183069242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1556183069242 ""}
