{"vcs1":{"timestamp_begin":1746953236.741234088, "rt":5.62, "ut":5.31, "st":0.24}}
{"vcselab":{"timestamp_begin":1746953242.440918091, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1746953242.786394573, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746953236.406836343}
{"VCS_COMP_START_TIME": 1746953236.406836343}
{"VCS_COMP_END_TIME": 1746953243.148290970}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 372052}}
{"vcselab": {"peak_mem": 174700}}
