// Seed: 1616857528
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  supply0 id_1;
  supply1 id_2;
  module_0(
      id_2, id_1
  );
  assign id_1 = 1 ? id_2 : id_2;
  supply0 id_3;
  wand id_4;
  uwire id_5 = id_2;
  assign id_4 = (id_5 + id_5 * id_5 - id_3);
endmodule
module module_2 (
    input  tri0 id_0,
    output tri0 id_1
);
  wand id_3 = (1);
  wire id_4;
  wand id_5;
  module_0(
      id_4, id_4
  );
  assign id_5 = id_3;
endmodule
