projectDir = '"/net/bull/root/Desktop/Cadence/simulation"
designInfo = '("16nm_Tests" "Cache_Controller_Test_pins" "config" "spectreVerilog")
descriptionText = "None"
