
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xxd_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ae0 <.init>:
  400ae0:	stp	x29, x30, [sp, #-16]!
  400ae4:	mov	x29, sp
  400ae8:	bl	400d30 <ferror@plt+0x60>
  400aec:	ldp	x29, x30, [sp], #16
  400af0:	ret

Disassembly of section .plt:

0000000000400b00 <strtoul@plt-0x20>:
  400b00:	stp	x16, x30, [sp, #-16]!
  400b04:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b08:	ldr	x17, [x16, #4088]
  400b0c:	add	x16, x16, #0xff8
  400b10:	br	x17
  400b14:	nop
  400b18:	nop
  400b1c:	nop

0000000000400b20 <strtoul@plt>:
  400b20:	adrp	x16, 414000 <ferror@plt+0x13330>
  400b24:	ldr	x17, [x16]
  400b28:	add	x16, x16, #0x0
  400b2c:	br	x17

0000000000400b30 <fputs@plt>:
  400b30:	adrp	x16, 414000 <ferror@plt+0x13330>
  400b34:	ldr	x17, [x16, #8]
  400b38:	add	x16, x16, #0x8
  400b3c:	br	x17

0000000000400b40 <exit@plt>:
  400b40:	adrp	x16, 414000 <ferror@plt+0x13330>
  400b44:	ldr	x17, [x16, #16]
  400b48:	add	x16, x16, #0x10
  400b4c:	br	x17

0000000000400b50 <perror@plt>:
  400b50:	adrp	x16, 414000 <ferror@plt+0x13330>
  400b54:	ldr	x17, [x16, #24]
  400b58:	add	x16, x16, #0x18
  400b5c:	br	x17

0000000000400b60 <ftell@plt>:
  400b60:	adrp	x16, 414000 <ferror@plt+0x13330>
  400b64:	ldr	x17, [x16, #32]
  400b68:	add	x16, x16, #0x20
  400b6c:	br	x17

0000000000400b70 <sprintf@plt>:
  400b70:	adrp	x16, 414000 <ferror@plt+0x13330>
  400b74:	ldr	x17, [x16, #40]
  400b78:	add	x16, x16, #0x28
  400b7c:	br	x17

0000000000400b80 <putc@plt>:
  400b80:	adrp	x16, 414000 <ferror@plt+0x13330>
  400b84:	ldr	x17, [x16, #48]
  400b88:	add	x16, x16, #0x30
  400b8c:	br	x17

0000000000400b90 <fclose@plt>:
  400b90:	adrp	x16, 414000 <ferror@plt+0x13330>
  400b94:	ldr	x17, [x16, #56]
  400b98:	add	x16, x16, #0x38
  400b9c:	br	x17

0000000000400ba0 <fopen@plt>:
  400ba0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400ba4:	ldr	x17, [x16, #64]
  400ba8:	add	x16, x16, #0x40
  400bac:	br	x17

0000000000400bb0 <open@plt>:
  400bb0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400bb4:	ldr	x17, [x16, #72]
  400bb8:	add	x16, x16, #0x48
  400bbc:	br	x17

0000000000400bc0 <strncmp@plt>:
  400bc0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400bc4:	ldr	x17, [x16, #80]
  400bc8:	add	x16, x16, #0x50
  400bcc:	br	x17

0000000000400bd0 <__libc_start_main@plt>:
  400bd0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400bd4:	ldr	x17, [x16, #88]
  400bd8:	add	x16, x16, #0x58
  400bdc:	br	x17

0000000000400be0 <memset@plt>:
  400be0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400be4:	ldr	x17, [x16, #96]
  400be8:	add	x16, x16, #0x60
  400bec:	br	x17

0000000000400bf0 <fdopen@plt>:
  400bf0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400bf4:	ldr	x17, [x16, #104]
  400bf8:	add	x16, x16, #0x68
  400bfc:	br	x17

0000000000400c00 <__ctype_toupper_loc@plt>:
  400c00:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c04:	ldr	x17, [x16, #112]
  400c08:	add	x16, x16, #0x70
  400c0c:	br	x17

0000000000400c10 <rewind@plt>:
  400c10:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c14:	ldr	x17, [x16, #120]
  400c18:	add	x16, x16, #0x78
  400c1c:	br	x17

0000000000400c20 <getc@plt>:
  400c20:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c24:	ldr	x17, [x16, #128]
  400c28:	add	x16, x16, #0x80
  400c2c:	br	x17

0000000000400c30 <__gmon_start__@plt>:
  400c30:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c34:	ldr	x17, [x16, #136]
  400c38:	add	x16, x16, #0x88
  400c3c:	br	x17

0000000000400c40 <fseek@plt>:
  400c40:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c44:	ldr	x17, [x16, #144]
  400c48:	add	x16, x16, #0x90
  400c4c:	br	x17

0000000000400c50 <abort@plt>:
  400c50:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c54:	ldr	x17, [x16, #152]
  400c58:	add	x16, x16, #0x98
  400c5c:	br	x17

0000000000400c60 <strcmp@plt>:
  400c60:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c64:	ldr	x17, [x16, #160]
  400c68:	add	x16, x16, #0xa0
  400c6c:	br	x17

0000000000400c70 <__ctype_b_loc@plt>:
  400c70:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c74:	ldr	x17, [x16, #168]
  400c78:	add	x16, x16, #0xa8
  400c7c:	br	x17

0000000000400c80 <strtol@plt>:
  400c80:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c84:	ldr	x17, [x16, #176]
  400c88:	add	x16, x16, #0xb0
  400c8c:	br	x17

0000000000400c90 <fwrite@plt>:
  400c90:	adrp	x16, 414000 <ferror@plt+0x13330>
  400c94:	ldr	x17, [x16, #184]
  400c98:	add	x16, x16, #0xb8
  400c9c:	br	x17

0000000000400ca0 <fflush@plt>:
  400ca0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400ca4:	ldr	x17, [x16, #192]
  400ca8:	add	x16, x16, #0xc0
  400cac:	br	x17

0000000000400cb0 <strcpy@plt>:
  400cb0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400cb4:	ldr	x17, [x16, #200]
  400cb8:	add	x16, x16, #0xc8
  400cbc:	br	x17

0000000000400cc0 <fprintf@plt>:
  400cc0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400cc4:	ldr	x17, [x16, #208]
  400cc8:	add	x16, x16, #0xd0
  400ccc:	br	x17

0000000000400cd0 <ferror@plt>:
  400cd0:	adrp	x16, 414000 <ferror@plt+0x13330>
  400cd4:	ldr	x17, [x16, #216]
  400cd8:	add	x16, x16, #0xd8
  400cdc:	br	x17

Disassembly of section .text:

0000000000400ce0 <.text>:
  400ce0:	mov	x29, #0x0                   	// #0
  400ce4:	mov	x30, #0x0                   	// #0
  400ce8:	mov	x5, x0
  400cec:	ldr	x1, [sp]
  400cf0:	add	x2, sp, #0x8
  400cf4:	mov	x6, sp
  400cf8:	movz	x0, #0x0, lsl #48
  400cfc:	movk	x0, #0x0, lsl #32
  400d00:	movk	x0, #0x40, lsl #16
  400d04:	movk	x0, #0xdec
  400d08:	movz	x3, #0x0, lsl #48
  400d0c:	movk	x3, #0x0, lsl #32
  400d10:	movk	x3, #0x40, lsl #16
  400d14:	movk	x3, #0x2730
  400d18:	movz	x4, #0x0, lsl #48
  400d1c:	movk	x4, #0x0, lsl #32
  400d20:	movk	x4, #0x40, lsl #16
  400d24:	movk	x4, #0x27b0
  400d28:	bl	400bd0 <__libc_start_main@plt>
  400d2c:	bl	400c50 <abort@plt>
  400d30:	adrp	x0, 413000 <ferror@plt+0x12330>
  400d34:	ldr	x0, [x0, #4064]
  400d38:	cbz	x0, 400d40 <ferror@plt+0x70>
  400d3c:	b	400c30 <__gmon_start__@plt>
  400d40:	ret
  400d44:	nop
  400d48:	adrp	x0, 414000 <ferror@plt+0x13330>
  400d4c:	add	x0, x0, #0x140
  400d50:	adrp	x1, 414000 <ferror@plt+0x13330>
  400d54:	add	x1, x1, #0x140
  400d58:	cmp	x1, x0
  400d5c:	b.eq	400d74 <ferror@plt+0xa4>  // b.none
  400d60:	adrp	x1, 402000 <ferror@plt+0x1330>
  400d64:	ldr	x1, [x1, #2000]
  400d68:	cbz	x1, 400d74 <ferror@plt+0xa4>
  400d6c:	mov	x16, x1
  400d70:	br	x16
  400d74:	ret
  400d78:	adrp	x0, 414000 <ferror@plt+0x13330>
  400d7c:	add	x0, x0, #0x140
  400d80:	adrp	x1, 414000 <ferror@plt+0x13330>
  400d84:	add	x1, x1, #0x140
  400d88:	sub	x1, x1, x0
  400d8c:	lsr	x2, x1, #63
  400d90:	add	x1, x2, x1, asr #3
  400d94:	cmp	xzr, x1, asr #1
  400d98:	asr	x1, x1, #1
  400d9c:	b.eq	400db4 <ferror@plt+0xe4>  // b.none
  400da0:	adrp	x2, 402000 <ferror@plt+0x1330>
  400da4:	ldr	x2, [x2, #2008]
  400da8:	cbz	x2, 400db4 <ferror@plt+0xe4>
  400dac:	mov	x16, x2
  400db0:	br	x16
  400db4:	ret
  400db8:	stp	x29, x30, [sp, #-32]!
  400dbc:	mov	x29, sp
  400dc0:	str	x19, [sp, #16]
  400dc4:	adrp	x19, 414000 <ferror@plt+0x13330>
  400dc8:	ldrb	w0, [x19, #344]
  400dcc:	cbnz	w0, 400ddc <ferror@plt+0x10c>
  400dd0:	bl	400d48 <ferror@plt+0x78>
  400dd4:	mov	w0, #0x1                   	// #1
  400dd8:	strb	w0, [x19, #344]
  400ddc:	ldr	x19, [sp, #16]
  400de0:	ldp	x29, x30, [sp], #32
  400de4:	ret
  400de8:	b	400d78 <ferror@plt+0xa8>
  400dec:	sub	sp, sp, #0xb0
  400df0:	stp	x29, x30, [sp, #80]
  400df4:	stp	x28, x27, [sp, #96]
  400df8:	stp	x26, x25, [sp, #112]
  400dfc:	stp	x24, x23, [sp, #128]
  400e00:	stp	x22, x21, [sp, #144]
  400e04:	stp	x20, x19, [sp, #160]
  400e08:	ldr	x8, [x1]
  400e0c:	adrp	x10, 414000 <ferror@plt+0x13330>
  400e10:	mov	x20, x1
  400e14:	mov	w23, w0
  400e18:	str	x8, [x10, #2944]
  400e1c:	ldrb	w9, [x8]
  400e20:	add	x29, sp, #0x50
  400e24:	cbz	w9, 400e4c <ferror@plt+0x17c>
  400e28:	add	x8, x8, #0x1
  400e2c:	b	400e38 <ferror@plt+0x168>
  400e30:	ldrb	w9, [x8], #1
  400e34:	cbz	w9, 400e4c <ferror@plt+0x17c>
  400e38:	and	w9, w9, #0xff
  400e3c:	cmp	w9, #0x2f
  400e40:	b.ne	400e30 <ferror@plt+0x160>  // b.any
  400e44:	str	x8, [x10, #2944]
  400e48:	b	400e30 <ferror@plt+0x160>
  400e4c:	cmp	w23, #0x2
  400e50:	b.lt	401340 <ferror@plt+0x670>  // b.tstop
  400e54:	mov	x8, #0xffffffffffffffff    	// #-1
  400e58:	adrp	x26, 402000 <ferror@plt+0x1330>
  400e5c:	adrp	x27, 402000 <ferror@plt+0x1330>
  400e60:	adrp	x24, 402000 <ferror@plt+0x1330>
  400e64:	mov	w28, wzr
  400e68:	mov	w19, wzr
  400e6c:	mov	w22, #0xffffffff            	// #-1
  400e70:	stur	x8, [x29, #-32]
  400e74:	add	x26, x26, #0x7e0
  400e78:	add	x27, x27, #0x7e3
  400e7c:	add	x24, x24, #0x7e6
  400e80:	mov	w8, #0x1                   	// #1
  400e84:	stp	xzr, xzr, [sp, #8]
  400e88:	str	wzr, [sp, #40]
  400e8c:	stur	wzr, [x29, #-12]
  400e90:	stur	xzr, [x29, #-8]
  400e94:	stur	wzr, [x29, #-24]
  400e98:	str	wzr, [sp, #32]
  400e9c:	str	x8, [sp, #24]
  400ea0:	b	400ec8 <ferror@plt+0x1f8>
  400ea4:	ldur	w8, [x29, #-12]
  400ea8:	mov	w9, #0x1                   	// #1
  400eac:	sub	w8, w9, w8
  400eb0:	stur	w8, [x29, #-12]
  400eb4:	sub	w25, w23, #0x1
  400eb8:	cmp	w23, #0x2
  400ebc:	add	x20, x20, #0x8
  400ec0:	mov	w23, w25
  400ec4:	b.le	4013bc <ferror@plt+0x6ec>
  400ec8:	mov	x21, x20
  400ecc:	ldr	x25, [x21, #8]!
  400ed0:	mov	w2, #0x2                   	// #2
  400ed4:	mov	x1, x26
  400ed8:	mov	x0, x25
  400edc:	bl	400bc0 <strncmp@plt>
  400ee0:	cbz	w0, 400eec <ferror@plt+0x21c>
  400ee4:	mov	w8, wzr
  400ee8:	b	400ef8 <ferror@plt+0x228>
  400eec:	ldrb	w8, [x25, #2]
  400ef0:	cmp	w8, #0x0
  400ef4:	cset	w8, ne  // ne = any
  400ef8:	add	x25, x25, x8
  400efc:	mov	w2, #0x2                   	// #2
  400f00:	mov	x0, x25
  400f04:	mov	x1, x27
  400f08:	bl	400bc0 <strncmp@plt>
  400f0c:	cbz	w0, 400ea4 <ferror@plt+0x1d4>
  400f10:	mov	w2, #0x2                   	// #2
  400f14:	mov	x0, x25
  400f18:	mov	x1, x24
  400f1c:	bl	400bc0 <strncmp@plt>
  400f20:	cbz	w0, 401094 <ferror@plt+0x3c4>
  400f24:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f28:	mov	w2, #0x2                   	// #2
  400f2c:	mov	x0, x25
  400f30:	add	x1, x1, #0x7e9
  400f34:	bl	400bc0 <strncmp@plt>
  400f38:	cbz	w0, 40109c <ferror@plt+0x3cc>
  400f3c:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f40:	mov	w2, #0x2                   	// #2
  400f44:	mov	x0, x25
  400f48:	add	x1, x1, #0x7ec
  400f4c:	bl	400bc0 <strncmp@plt>
  400f50:	cbz	w0, 4010a4 <ferror@plt+0x3d4>
  400f54:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f58:	mov	w2, #0x2                   	// #2
  400f5c:	mov	x0, x25
  400f60:	add	x1, x1, #0x7ef
  400f64:	bl	400bc0 <strncmp@plt>
  400f68:	cbz	w0, 4010b8 <ferror@plt+0x3e8>
  400f6c:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f70:	mov	w2, #0x2                   	// #2
  400f74:	mov	x0, x25
  400f78:	add	x1, x1, #0x7f2
  400f7c:	bl	400bc0 <strncmp@plt>
  400f80:	cbz	w0, 4010c0 <ferror@plt+0x3f0>
  400f84:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f88:	mov	w2, #0x2                   	// #2
  400f8c:	mov	x0, x25
  400f90:	add	x1, x1, #0x7f5
  400f94:	bl	400bc0 <strncmp@plt>
  400f98:	cbz	w0, 401138 <ferror@plt+0x468>
  400f9c:	adrp	x1, 402000 <ferror@plt+0x1330>
  400fa0:	mov	w2, #0x2                   	// #2
  400fa4:	mov	x0, x25
  400fa8:	add	x1, x1, #0x7f8
  400fac:	bl	400bc0 <strncmp@plt>
  400fb0:	cbz	w0, 4010c8 <ferror@plt+0x3f8>
  400fb4:	adrp	x1, 402000 <ferror@plt+0x1330>
  400fb8:	mov	w2, #0x2                   	// #2
  400fbc:	mov	x0, x25
  400fc0:	add	x1, x1, #0x7fb
  400fc4:	bl	400bc0 <strncmp@plt>
  400fc8:	cbz	w0, 4010d8 <ferror@plt+0x408>
  400fcc:	adrp	x1, 402000 <ferror@plt+0x1330>
  400fd0:	mov	w2, #0x2                   	// #2
  400fd4:	mov	x0, x25
  400fd8:	add	x1, x1, #0x7fe
  400fdc:	bl	400bc0 <strncmp@plt>
  400fe0:	cbz	w0, 40236c <ferror@plt+0x169c>
  400fe4:	adrp	x1, 402000 <ferror@plt+0x1330>
  400fe8:	mov	w2, #0x2                   	// #2
  400fec:	mov	x0, x25
  400ff0:	add	x1, x1, #0x807
  400ff4:	bl	400bc0 <strncmp@plt>
  400ff8:	cbz	w0, 4010e8 <ferror@plt+0x418>
  400ffc:	adrp	x1, 402000 <ferror@plt+0x1330>
  401000:	mov	w2, #0x2                   	// #2
  401004:	mov	x0, x25
  401008:	add	x1, x1, #0x818
  40100c:	bl	400bc0 <strncmp@plt>
  401010:	cbz	w0, 401140 <ferror@plt+0x470>
  401014:	adrp	x1, 402000 <ferror@plt+0x1330>
  401018:	mov	w2, #0x2                   	// #2
  40101c:	mov	x0, x25
  401020:	add	x1, x1, #0x820
  401024:	bl	400bc0 <strncmp@plt>
  401028:	cbz	w0, 401194 <ferror@plt+0x4c4>
  40102c:	adrp	x1, 402000 <ferror@plt+0x1330>
  401030:	mov	w2, #0x2                   	// #2
  401034:	mov	x0, x25
  401038:	add	x1, x1, #0x829
  40103c:	bl	400bc0 <strncmp@plt>
  401040:	cbz	w0, 4011e8 <ferror@plt+0x518>
  401044:	adrp	x1, 402000 <ferror@plt+0x1330>
  401048:	mov	w2, #0x2                   	// #2
  40104c:	mov	x0, x25
  401050:	add	x1, x1, #0x834
  401054:	bl	400bc0 <strncmp@plt>
  401058:	cbnz	w0, 40137c <ferror@plt+0x6ac>
  40105c:	ldrb	w8, [x25, #2]!
  401060:	cbz	w8, 401270 <ferror@plt+0x5a0>
  401064:	adrp	x0, 402000 <ferror@plt+0x1330>
  401068:	mov	w2, #0x2                   	// #2
  40106c:	add	x0, x0, #0x947
  401070:	mov	x1, x25
  401074:	bl	400bc0 <strncmp@plt>
  401078:	cbz	w0, 401270 <ferror@plt+0x5a0>
  40107c:	mov	x0, x25
  401080:	mov	x1, xzr
  401084:	mov	w2, wzr
  401088:	bl	400c80 <strtol@plt>
  40108c:	stur	x0, [x29, #-32]
  401090:	b	400eb4 <ferror@plt+0x1e4>
  401094:	mov	w19, #0x3                   	// #3
  401098:	b	400eb4 <ferror@plt+0x1e4>
  40109c:	mov	w19, #0x4                   	// #4
  4010a0:	b	400eb4 <ferror@plt+0x1e4>
  4010a4:	adrp	x9, 414000 <ferror@plt+0x13330>
  4010a8:	adrp	x8, 414000 <ferror@plt+0x13330>
  4010ac:	add	x9, x9, #0x125
  4010b0:	str	x9, [x8, #312]
  4010b4:	b	400eb4 <ferror@plt+0x1e4>
  4010b8:	mov	w19, #0x1                   	// #1
  4010bc:	b	400eb4 <ferror@plt+0x1e4>
  4010c0:	mov	w19, #0x2                   	// #2
  4010c4:	b	400eb4 <ferror@plt+0x1e4>
  4010c8:	ldur	w8, [x29, #-24]
  4010cc:	add	w8, w8, #0x1
  4010d0:	stur	w8, [x29, #-24]
  4010d4:	b	400eb4 <ferror@plt+0x1e4>
  4010d8:	ldr	w8, [sp, #40]
  4010dc:	add	w8, w8, #0x1
  4010e0:	str	w8, [sp, #40]
  4010e4:	b	400eb4 <ferror@plt+0x1e4>
  4010e8:	ldrb	w8, [x25, #2]!
  4010ec:	cbz	w8, 401178 <ferror@plt+0x4a8>
  4010f0:	adrp	x0, 402000 <ferror@plt+0x1330>
  4010f4:	mov	w2, #0x9                   	// #9
  4010f8:	add	x0, x0, #0x80a
  4010fc:	mov	x1, x25
  401100:	bl	400bc0 <strncmp@plt>
  401104:	cbz	w0, 401138 <ferror@plt+0x468>
  401108:	adrp	x0, 402000 <ferror@plt+0x1330>
  40110c:	mov	w2, #0x3                   	// #3
  401110:	add	x0, x0, #0x814
  401114:	mov	x1, x25
  401118:	bl	400bc0 <strncmp@plt>
  40111c:	cbz	w0, 401178 <ferror@plt+0x4a8>
  401120:	mov	x0, x25
  401124:	mov	x1, xzr
  401128:	mov	w2, wzr
  40112c:	bl	400c80 <strtol@plt>
  401130:	stur	x0, [x29, #-8]
  401134:	b	400eb4 <ferror@plt+0x1e4>
  401138:	mov	w28, #0x1                   	// #1
  40113c:	b	400eb4 <ferror@plt+0x1e4>
  401140:	ldrb	w8, [x25, #2]!
  401144:	cbz	w8, 4011cc <ferror@plt+0x4fc>
  401148:	adrp	x0, 402000 <ferror@plt+0x1330>
  40114c:	mov	w2, #0x4                   	// #4
  401150:	add	x0, x0, #0x81b
  401154:	mov	x1, x25
  401158:	bl	400bc0 <strncmp@plt>
  40115c:	cbz	w0, 4011cc <ferror@plt+0x4fc>
  401160:	mov	x0, x25
  401164:	mov	x1, xzr
  401168:	mov	w2, wzr
  40116c:	bl	400c80 <strtol@plt>
  401170:	mov	x22, x0
  401174:	b	400eb4 <ferror@plt+0x1e4>
  401178:	ldr	x0, [x20, #16]
  40117c:	cbz	x0, 402368 <ferror@plt+0x1698>
  401180:	mov	x1, xzr
  401184:	mov	w2, wzr
  401188:	bl	400c80 <strtol@plt>
  40118c:	stur	x0, [x29, #-8]
  401190:	b	401288 <ferror@plt+0x5b8>
  401194:	ldrb	w8, [x25, #2]!
  401198:	cbz	w8, 401294 <ferror@plt+0x5c4>
  40119c:	adrp	x0, 402000 <ferror@plt+0x1330>
  4011a0:	mov	w2, #0x5                   	// #5
  4011a4:	add	x0, x0, #0x823
  4011a8:	mov	x1, x25
  4011ac:	bl	400bc0 <strncmp@plt>
  4011b0:	cbz	w0, 401294 <ferror@plt+0x5c4>
  4011b4:	mov	x0, x25
  4011b8:	mov	x1, xzr
  4011bc:	mov	w2, wzr
  4011c0:	bl	400b20 <strtoul@plt>
  4011c4:	str	x0, [sp, #16]
  4011c8:	b	400eb4 <ferror@plt+0x1e4>
  4011cc:	ldr	x0, [x20, #16]
  4011d0:	cbz	x0, 402368 <ferror@plt+0x1698>
  4011d4:	mov	x1, xzr
  4011d8:	mov	w2, wzr
  4011dc:	bl	400c80 <strtol@plt>
  4011e0:	mov	x22, x0
  4011e4:	b	401288 <ferror@plt+0x5b8>
  4011e8:	str	w19, [sp, #36]
  4011ec:	mov	x19, x25
  4011f0:	ldrb	w8, [x19, #2]!
  4011f4:	str	w8, [sp, #32]
  4011f8:	cbz	w8, 4012e8 <ferror@plt+0x618>
  4011fc:	adrp	x0, 402000 <ferror@plt+0x1330>
  401200:	mov	w2, #0x3                   	// #3
  401204:	add	x0, x0, #0x82c
  401208:	mov	x1, x19
  40120c:	bl	400bc0 <strncmp@plt>
  401210:	cbz	w0, 4012e8 <ferror@plt+0x618>
  401214:	adrp	x0, 402000 <ferror@plt+0x1330>
  401218:	mov	w2, #0x3                   	// #3
  40121c:	add	x0, x0, #0x830
  401220:	mov	x1, x19
  401224:	bl	400bc0 <strncmp@plt>
  401228:	cbz	w0, 4012e8 <ferror@plt+0x618>
  40122c:	ldr	w8, [sp, #32]
  401230:	mov	x1, xzr
  401234:	mov	w2, wzr
  401238:	cmp	w8, #0x2b
  40123c:	cset	w8, eq  // eq = none
  401240:	str	x8, [sp, #24]
  401244:	orr	x8, x8, #0x2
  401248:	ldrb	w8, [x25, x8]
  40124c:	cinc	x9, x19, eq  // eq = none
  401250:	cmp	w8, #0x2d
  401254:	cset	w8, eq  // eq = none
  401258:	cinc	x0, x9, eq  // eq = none
  40125c:	str	w8, [sp, #32]
  401260:	bl	400c80 <strtol@plt>
  401264:	ldr	w19, [sp, #36]
  401268:	str	x0, [sp, #8]
  40126c:	b	400eb4 <ferror@plt+0x1e4>
  401270:	ldr	x0, [x20, #16]
  401274:	cbz	x0, 402368 <ferror@plt+0x1698>
  401278:	mov	x1, xzr
  40127c:	mov	w2, wzr
  401280:	bl	400c80 <strtol@plt>
  401284:	stur	x0, [x29, #-32]
  401288:	sub	w23, w23, #0x1
  40128c:	mov	x20, x21
  401290:	b	400eb4 <ferror@plt+0x1e4>
  401294:	ldr	x8, [x20, #16]
  401298:	cbz	x8, 402368 <ferror@plt+0x1698>
  40129c:	mov	x9, x8
  4012a0:	ldrb	w10, [x9], #1
  4012a4:	mov	w25, w19
  4012a8:	mov	x1, xzr
  4012ac:	mov	w2, wzr
  4012b0:	cmp	w10, #0x2b
  4012b4:	csel	x8, x8, x9, ne  // ne = any
  4012b8:	mov	x9, x8
  4012bc:	ldrb	w19, [x9], #1
  4012c0:	cmp	w19, #0x2d
  4012c4:	csel	x0, x8, x9, ne  // ne = any
  4012c8:	bl	400b20 <strtoul@plt>
  4012cc:	cmp	w19, #0x2d
  4012d0:	cneg	x8, x0, eq  // eq = none
  4012d4:	str	x8, [sp, #16]
  4012d8:	sub	w23, w23, #0x1
  4012dc:	mov	x20, x21
  4012e0:	mov	w19, w25
  4012e4:	b	400eb4 <ferror@plt+0x1e4>
  4012e8:	ldr	x8, [x20, #16]
  4012ec:	cbz	x8, 402368 <ferror@plt+0x1698>
  4012f0:	mov	x9, x8
  4012f4:	ldrb	w10, [x9], #1
  4012f8:	mov	x1, xzr
  4012fc:	mov	w2, wzr
  401300:	cmp	w10, #0x2b
  401304:	csel	x8, x8, x9, ne  // ne = any
  401308:	mov	x9, x8
  40130c:	ldrb	w10, [x9], #1
  401310:	cset	w11, eq  // eq = none
  401314:	str	x11, [sp, #24]
  401318:	cmp	w10, #0x2d
  40131c:	cset	w10, eq  // eq = none
  401320:	csel	x0, x8, x9, ne  // ne = any
  401324:	str	w10, [sp, #32]
  401328:	bl	400c80 <strtol@plt>
  40132c:	ldr	w19, [sp, #36]
  401330:	str	x0, [sp, #8]
  401334:	sub	w23, w23, #0x1
  401338:	mov	x20, x21
  40133c:	b	400eb4 <ferror@plt+0x1e4>
  401340:	mov	w26, wzr
  401344:	mov	w19, wzr
  401348:	mov	w28, wzr
  40134c:	mov	x24, xzr
  401350:	mov	x21, xzr
  401354:	mov	x27, #0xffffffffffffffff    	// #-1
  401358:	mov	w22, #0xffffffff            	// #-1
  40135c:	mov	w8, #0x1                   	// #1
  401360:	mov	w25, w23
  401364:	str	wzr, [sp, #32]
  401368:	stur	wzr, [x29, #-12]
  40136c:	str	wzr, [sp, #40]
  401370:	str	x8, [sp, #24]
  401374:	mov	w23, #0x10                  	// #16
  401378:	b	4013d0 <ferror@plt+0x700>
  40137c:	adrp	x1, 402000 <ferror@plt+0x1330>
  401380:	add	x1, x1, #0x7e0
  401384:	mov	x0, x25
  401388:	bl	400c60 <strcmp@plt>
  40138c:	cbz	w0, 4013ac <ferror@plt+0x6dc>
  401390:	ldrb	w8, [x25]
  401394:	cmp	w8, #0x2d
  401398:	b.ne	4013b8 <ferror@plt+0x6e8>  // b.any
  40139c:	ldrb	w8, [x25, #1]
  4013a0:	mov	w25, w23
  4013a4:	cbz	w8, 4013bc <ferror@plt+0x6ec>
  4013a8:	b	402368 <ferror@plt+0x1698>
  4013ac:	sub	w25, w23, #0x1
  4013b0:	mov	x20, x21
  4013b4:	b	4013bc <ferror@plt+0x6ec>
  4013b8:	mov	w25, w23
  4013bc:	ldur	x23, [x29, #-8]
  4013c0:	cbz	w23, 401b18 <ferror@plt+0xe48>
  4013c4:	ldur	x27, [x29, #-32]
  4013c8:	ldp	x24, x21, [sp, #8]
  4013cc:	ldur	w26, [x29, #-24]
  4013d0:	tbz	w22, #31, 4013f0 <ferror@plt+0x720>
  4013d4:	cmp	w19, #0x4
  4013d8:	b.hi	4013ec <ferror@plt+0x71c>  // b.pmore
  4013dc:	adrp	x8, 402000 <ferror@plt+0x1330>
  4013e0:	add	x8, x8, #0xef0
  4013e4:	ldr	w22, [x8, w19, sxtw #2]
  4013e8:	b	4013f0 <ferror@plt+0x720>
  4013ec:	mov	w22, wzr
  4013f0:	cmp	w23, #0x1
  4013f4:	b.lt	402340 <ferror@plt+0x1670>  // b.tstop
  4013f8:	cmp	w19, #0x3
  4013fc:	cset	w8, ne  // ne = any
  401400:	tst	w19, #0xfffffffb
  401404:	cset	w9, ne  // ne = any
  401408:	and	w8, w8, w9
  40140c:	tbnz	w8, #0, 401418 <ferror@plt+0x748>
  401410:	cmp	w23, #0x101
  401414:	b.ge	402340 <ferror@plt+0x1670>  // b.tcont
  401418:	subs	w8, w22, #0x1
  40141c:	cset	w9, lt  // lt = tstop
  401420:	cmp	w22, w23
  401424:	cset	w10, gt
  401428:	orr	w9, w9, w10
  40142c:	cmp	w9, #0x0
  401430:	csel	w10, w23, w22, ne  // ne = any
  401434:	stur	w10, [x29, #-32]
  401438:	tbnz	w9, #0, 401454 <ferror@plt+0x784>
  40143c:	cmp	w19, #0x4
  401440:	b.ne	401454 <ferror@plt+0x784>  // b.any
  401444:	tst	w22, w8
  401448:	mov	w8, w22
  40144c:	stur	w22, [x29, #-32]
  401450:	b.ne	402398 <ferror@plt+0x16c8>  // b.any
  401454:	cmp	w25, #0x4
  401458:	b.ge	402368 <ferror@plt+0x1698>  // b.tcont
  40145c:	cmp	w25, #0x1
  401460:	b.ne	401470 <ferror@plt+0x7a0>  // b.any
  401464:	adrp	x8, 414000 <ferror@plt+0x13330>
  401468:	ldr	x22, [x8, #336]
  40146c:	b	40149c <ferror@plt+0x7cc>
  401470:	ldr	x0, [x20, #8]
  401474:	ldrb	w8, [x0]
  401478:	cmp	w8, #0x2d
  40147c:	b.ne	401488 <ferror@plt+0x7b8>  // b.any
  401480:	ldrb	w8, [x0, #1]
  401484:	cbz	w8, 401464 <ferror@plt+0x794>
  401488:	adrp	x1, 402000 <ferror@plt+0x1330>
  40148c:	add	x1, x1, #0x7f9
  401490:	bl	400ba0 <fopen@plt>
  401494:	mov	x22, x0
  401498:	cbz	x0, 40204c <ferror@plt+0x137c>
  40149c:	cmp	w25, #0x3
  4014a0:	b.ge	40176c <ferror@plt+0xa9c>  // b.tcont
  4014a4:	adrp	x8, 414000 <ferror@plt+0x13330>
  4014a8:	ldr	x8, [x8, #328]
  4014ac:	stur	x8, [x29, #-24]
  4014b0:	stur	x23, [x29, #-8]
  4014b4:	str	w19, [sp, #36]
  4014b8:	cbz	w26, 4017c4 <ferror@plt+0xaf4>
  4014bc:	adrp	x8, 414000 <ferror@plt+0x13330>
  4014c0:	ldr	x0, [x8, #320]
  4014c4:	cmp	w19, #0x2
  4014c8:	b.cs	401fe4 <ferror@plt+0x1314>  // b.hs, b.nlast
  4014cc:	cmp	w19, #0x0
  4014d0:	cset	w8, ne  // ne = any
  4014d4:	stur	w8, [x29, #-12]
  4014d8:	ldr	w8, [sp, #32]
  4014dc:	str	x0, [sp, #24]
  4014e0:	mov	x0, x22
  4014e4:	cmp	w8, #0x0
  4014e8:	cneg	x8, x24, ne  // ne = any
  4014ec:	str	x8, [sp, #40]
  4014f0:	bl	400c10 <rewind@plt>
  4014f4:	cmp	w19, #0x1
  4014f8:	b.ne	40187c <ferror@plt+0xbac>  // b.any
  4014fc:	mov	w9, wzr
  401500:	mov	x28, xzr
  401504:	mov	x20, xzr
  401508:	mov	w8, #0xffffffff            	// #-1
  40150c:	mov	w21, #0x1                   	// #1
  401510:	mov	w25, w23
  401514:	mov	w23, #0x1                   	// #1
  401518:	mov	x0, x22
  40151c:	mov	w24, w25
  401520:	mov	w27, w9
  401524:	mov	w19, w8
  401528:	bl	400c20 <getc@plt>
  40152c:	add	w10, w0, #0x1
  401530:	cmp	w10, #0x21
  401534:	b.hi	40155c <ferror@plt+0x88c>  // b.pmore
  401538:	mov	x9, #0x4c00                	// #19456
  40153c:	lsl	x8, x23, x10
  401540:	movk	x9, #0x2, lsl #32
  401544:	tst	x8, x9
  401548:	mov	w8, w19
  40154c:	mov	w9, w27
  401550:	mov	w25, w24
  401554:	b.ne	401518 <ferror@plt+0x848>  // b.any
  401558:	cbz	x10, 401adc <ferror@plt+0xe0c>
  40155c:	sub	w26, w0, #0x30
  401560:	cmp	w26, #0xa
  401564:	b.cc	4015a4 <ferror@plt+0x8d4>  // b.lo, b.ul, b.last
  401568:	sub	w8, w0, #0x61
  40156c:	cmp	w8, #0x6
  401570:	b.cs	40157c <ferror@plt+0x8ac>  // b.hs, b.nlast
  401574:	sub	w26, w0, #0x57
  401578:	b	4015a4 <ferror@plt+0x8d4>
  40157c:	sub	w8, w0, #0x41
  401580:	cmp	w8, #0x6
  401584:	b.cs	401590 <ferror@plt+0x8c0>  // b.hs, b.nlast
  401588:	sub	w26, w0, #0x37
  40158c:	b	4015a4 <ferror@plt+0x8d4>
  401590:	mov	w8, #0xffffffff            	// #-1
  401594:	mov	w9, w19
  401598:	mov	w25, w24
  40159c:	mov	w26, #0xffffffff            	// #-1
  4015a0:	cbnz	w21, 401518 <ferror@plt+0x848>
  4015a4:	ldur	x8, [x29, #-8]
  4015a8:	ldur	w9, [x29, #-12]
  4015ac:	cmp	w24, w8
  4015b0:	cset	w8, lt  // lt = tstop
  4015b4:	orr	w8, w8, w9
  4015b8:	csel	w25, w24, wzr, lt  // lt = tstop
  4015bc:	tbz	w8, #0, 4016c0 <ferror@plt+0x9f0>
  4015c0:	ldr	x8, [sp, #40]
  4015c4:	add	x23, x20, x8
  4015c8:	subs	x21, x23, x28
  4015cc:	b.eq	401638 <ferror@plt+0x968>  // b.none
  4015d0:	ldur	x24, [x29, #-24]
  4015d4:	mov	x0, x24
  4015d8:	bl	400ca0 <fflush@plt>
  4015dc:	cbnz	w0, 402330 <ferror@plt+0x1660>
  4015e0:	mov	w2, #0x1                   	// #1
  4015e4:	mov	x0, x24
  4015e8:	mov	x1, x21
  4015ec:	bl	400c40 <fseek@plt>
  4015f0:	cmp	w0, #0x0
  4015f4:	csel	x28, x23, x28, ge  // ge = tcont
  4015f8:	cmp	x23, x28
  4015fc:	b.lt	401b90 <ferror@plt+0xec0>  // b.tstop
  401600:	cmp	x28, x23
  401604:	b.ge	401638 <ferror@plt+0x968>  // b.tcont
  401608:	ldr	x8, [sp, #40]
  40160c:	ldur	x24, [x29, #-24]
  401610:	add	x8, x8, x20
  401614:	sub	x21, x8, x28
  401618:	mov	w0, wzr
  40161c:	mov	x1, x24
  401620:	bl	400b80 <putc@plt>
  401624:	cmn	w0, #0x1
  401628:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  40162c:	subs	x21, x21, #0x1
  401630:	b.ne	401618 <ferror@plt+0x948>  // b.any
  401634:	mov	x28, x23
  401638:	orr	w8, w26, w19
  40163c:	tbnz	w8, #31, 4016f0 <ferror@plt+0xa20>
  401640:	ldur	x1, [x29, #-24]
  401644:	orr	w0, w26, w19, lsl #4
  401648:	bl	400b80 <putc@plt>
  40164c:	cmn	w0, #0x1
  401650:	mov	w23, #0x1                   	// #1
  401654:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  401658:	ldr	w10, [sp, #36]
  40165c:	mov	w21, wzr
  401660:	add	x28, x28, #0x1
  401664:	add	x20, x20, #0x1
  401668:	add	w25, w25, #0x1
  40166c:	mov	w8, #0xffffffff            	// #-1
  401670:	mov	w9, w19
  401674:	cbnz	w10, 401518 <ferror@plt+0x848>
  401678:	ldur	x9, [x29, #-8]
  40167c:	cmp	w25, w9
  401680:	mov	w9, w19
  401684:	b.lt	401518 <ferror@plt+0x848>  // b.tstop
  401688:	mov	x0, x22
  40168c:	bl	400c20 <getc@plt>
  401690:	cmp	w0, #0xa
  401694:	b.eq	40174c <ferror@plt+0xa7c>  // b.none
  401698:	cmn	w0, #0x1
  40169c:	b.ne	401688 <ferror@plt+0x9b8>  // b.any
  4016a0:	mov	x0, x22
  4016a4:	bl	400cd0 <ferror@plt>
  4016a8:	mov	x20, xzr
  4016ac:	mov	w8, #0xffffffff            	// #-1
  4016b0:	mov	w21, #0x1                   	// #1
  4016b4:	mov	w9, w19
  4016b8:	cbz	w0, 401518 <ferror@plt+0x848>
  4016bc:	b	402338 <ferror@plt+0x1668>
  4016c0:	mov	w21, wzr
  4016c4:	mov	w25, wzr
  4016c8:	mov	w8, #0xffffffff            	// #-1
  4016cc:	mov	w9, w19
  4016d0:	tbnz	w26, #31, 401518 <ferror@plt+0x848>
  4016d4:	mov	w8, w26
  4016d8:	mov	w21, wzr
  4016dc:	orr	x20, x8, x20, lsl #4
  4016e0:	mov	w8, w26
  4016e4:	mov	w9, w19
  4016e8:	mov	w25, w24
  4016ec:	b	401518 <ferror@plt+0x848>
  4016f0:	and	w8, w27, w19
  4016f4:	mov	w21, wzr
  4016f8:	tst	w8, w26
  4016fc:	mov	w8, w26
  401700:	mov	w9, w19
  401704:	mov	w23, #0x1                   	// #1
  401708:	b.ge	401518 <ferror@plt+0x848>  // b.tcont
  40170c:	ldr	w8, [sp, #36]
  401710:	cmp	w8, #0x0
  401714:	csel	x20, xzr, x20, eq  // eq = none
  401718:	mov	x0, x22
  40171c:	bl	400c20 <getc@plt>
  401720:	cmp	w0, #0xa
  401724:	b.eq	40175c <ferror@plt+0xa8c>  // b.none
  401728:	cmn	w0, #0x1
  40172c:	b.ne	401718 <ferror@plt+0xa48>  // b.any
  401730:	mov	x0, x22
  401734:	bl	400cd0 <ferror@plt>
  401738:	mov	w21, #0x1                   	// #1
  40173c:	mov	w8, w26
  401740:	mov	w9, w19
  401744:	cbz	w0, 401518 <ferror@plt+0x848>
  401748:	b	402338 <ferror@plt+0x1668>
  40174c:	mov	x20, xzr
  401750:	mov	w8, #0xffffffff            	// #-1
  401754:	mov	w21, #0x1                   	// #1
  401758:	b	401764 <ferror@plt+0xa94>
  40175c:	mov	w21, #0x1                   	// #1
  401760:	mov	w8, w26
  401764:	mov	w9, w19
  401768:	b	401518 <ferror@plt+0x848>
  40176c:	ldr	x0, [x20, #16]
  401770:	ldrb	w8, [x0]
  401774:	cmp	w8, #0x2d
  401778:	b.ne	401784 <ferror@plt+0xab4>  // b.any
  40177c:	ldrb	w8, [x0, #1]
  401780:	cbz	w8, 4014a4 <ferror@plt+0x7d4>
  401784:	cmp	w26, #0x0
  401788:	mov	w8, #0x41                  	// #65
  40178c:	mov	w9, #0x241                 	// #577
  401790:	csel	w1, w9, w8, eq  // eq = none
  401794:	mov	w2, #0x1b6                 	// #438
  401798:	bl	400bb0 <open@plt>
  40179c:	tbnz	w0, #31, 401fb8 <ferror@plt+0x12e8>
  4017a0:	adrp	x1, 402000 <ferror@plt+0x1330>
  4017a4:	add	x1, x1, #0x8a4
  4017a8:	bl	400bf0 <fdopen@plt>
  4017ac:	cbz	x0, 401fb8 <ferror@plt+0x12e8>
  4017b0:	stur	x0, [x29, #-24]
  4017b4:	bl	400c10 <rewind@plt>
  4017b8:	stur	x23, [x29, #-8]
  4017bc:	str	w19, [sp, #36]
  4017c0:	cbnz	w26, 4014bc <ferror@plt+0x7ec>
  4017c4:	ldr	w25, [sp, #32]
  4017c8:	ldr	x9, [sp, #24]
  4017cc:	cbz	w9, 401b44 <ferror@plt+0xe74>
  4017d0:	cbnz	w25, 401b44 <ferror@plt+0xe74>
  4017d4:	cbnz	x24, 401b44 <ferror@plt+0xe74>
  4017d8:	cmp	w19, #0x3
  4017dc:	b.eq	401b84 <ferror@plt+0xeb4>  // b.none
  4017e0:	cmp	w19, #0x2
  4017e4:	b.eq	401bb0 <ferror@plt+0xee0>  // b.none
  4017e8:	cmp	w19, #0x1
  4017ec:	b.ne	401c60 <ferror@plt+0xf90>  // b.any
  4017f0:	ldur	x24, [x29, #-24]
  4017f4:	cbz	x27, 402038 <ferror@plt+0x1368>
  4017f8:	adrp	x20, 414000 <ferror@plt+0x13330>
  4017fc:	mov	w19, w23
  401800:	b	40180c <ferror@plt+0xb3c>
  401804:	subs	x27, x27, #0x1
  401808:	b.eq	40201c <ferror@plt+0x134c>  // b.none
  40180c:	mov	x0, x22
  401810:	bl	400c20 <getc@plt>
  401814:	cmn	w0, #0x1
  401818:	b.eq	402010 <ferror@plt+0x1340>  // b.none
  40181c:	ldr	x8, [x20, #312]
  401820:	mov	w21, w0
  401824:	ubfx	x9, x21, #4, #4
  401828:	mov	x1, x24
  40182c:	ldrb	w0, [x8, x9]
  401830:	bl	400b80 <putc@plt>
  401834:	cmn	w0, #0x1
  401838:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  40183c:	ldr	x8, [x20, #312]
  401840:	and	x9, x21, #0xf
  401844:	mov	x1, x24
  401848:	ldrb	w0, [x8, x9]
  40184c:	bl	400b80 <putc@plt>
  401850:	cmn	w0, #0x1
  401854:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  401858:	subs	w19, w19, #0x1
  40185c:	b.ne	401804 <ferror@plt+0xb34>  // b.any
  401860:	mov	w0, #0xa                   	// #10
  401864:	mov	x1, x24
  401868:	bl	400b80 <putc@plt>
  40186c:	cmn	w0, #0x1
  401870:	mov	w19, w23
  401874:	b.ne	401804 <ferror@plt+0xb34>  // b.any
  401878:	b	402330 <ferror@plt+0x1660>
  40187c:	mov	w28, wzr
  401880:	mov	x26, xzr
  401884:	stur	xzr, [x29, #-32]
  401888:	mov	w19, #0xffffffff            	// #-1
  40188c:	mov	w21, #0x1                   	// #1
  401890:	mov	x0, x22
  401894:	mov	w27, w23
  401898:	mov	w20, w28
  40189c:	mov	w24, w19
  4018a0:	bl	400c20 <getc@plt>
  4018a4:	cmp	w0, #0xd
  4018a8:	b.eq	401890 <ferror@plt+0xbc0>  // b.none
  4018ac:	cmn	w0, #0x1
  4018b0:	b.eq	401adc <ferror@plt+0xe0c>  // b.none
  4018b4:	sub	w25, w0, #0x30
  4018b8:	cmp	w25, #0xa
  4018bc:	b.cc	4018fc <ferror@plt+0xc2c>  // b.lo, b.ul, b.last
  4018c0:	sub	w8, w0, #0x61
  4018c4:	cmp	w8, #0x5
  4018c8:	b.hi	4018d4 <ferror@plt+0xc04>  // b.pmore
  4018cc:	sub	w25, w0, #0x57
  4018d0:	b	4018fc <ferror@plt+0xc2c>
  4018d4:	sub	w8, w0, #0x41
  4018d8:	cmp	w8, #0x5
  4018dc:	b.hi	4018e8 <ferror@plt+0xc18>  // b.pmore
  4018e0:	sub	w25, w0, #0x37
  4018e4:	b	4018fc <ferror@plt+0xc2c>
  4018e8:	mov	w19, #0xffffffff            	// #-1
  4018ec:	mov	w28, w24
  4018f0:	mov	w23, w27
  4018f4:	mov	w25, #0xffffffff            	// #-1
  4018f8:	cbnz	w21, 401890 <ferror@plt+0xbc0>
  4018fc:	ldur	x8, [x29, #-8]
  401900:	ldur	w9, [x29, #-12]
  401904:	cmp	w27, w8
  401908:	cset	w8, lt  // lt = tstop
  40190c:	orr	w8, w8, w9
  401910:	csel	w23, w27, wzr, lt  // lt = tstop
  401914:	tbz	w8, #0, 401934 <ferror@plt+0xc64>
  401918:	ldr	x8, [sp, #40]
  40191c:	ldur	x28, [x29, #-32]
  401920:	add	x19, x28, x8
  401924:	subs	x21, x19, x26
  401928:	b.ne	40196c <ferror@plt+0xc9c>  // b.any
  40192c:	ldur	x27, [x29, #-24]
  401930:	b	4019d4 <ferror@plt+0xd04>
  401934:	mov	w21, wzr
  401938:	mov	w23, wzr
  40193c:	mov	w19, #0xffffffff            	// #-1
  401940:	mov	w28, w24
  401944:	tbnz	w25, #31, 401890 <ferror@plt+0xbc0>
  401948:	ldur	x9, [x29, #-32]
  40194c:	mov	w8, w25
  401950:	mov	w21, wzr
  401954:	mov	w19, w25
  401958:	orr	x9, x8, x9, lsl #4
  40195c:	stur	x9, [x29, #-32]
  401960:	mov	w28, w24
  401964:	mov	w23, w27
  401968:	b	401890 <ferror@plt+0xbc0>
  40196c:	ldur	x27, [x29, #-24]
  401970:	mov	x0, x27
  401974:	bl	400ca0 <fflush@plt>
  401978:	cbnz	w0, 402330 <ferror@plt+0x1660>
  40197c:	mov	w2, #0x1                   	// #1
  401980:	mov	x0, x27
  401984:	mov	x1, x21
  401988:	bl	400c40 <fseek@plt>
  40198c:	cmp	w0, #0x0
  401990:	csel	x26, x19, x26, ge  // ge = tcont
  401994:	cmp	x19, x26
  401998:	b.lt	401b90 <ferror@plt+0xec0>  // b.tstop
  40199c:	ldur	x27, [x29, #-24]
  4019a0:	cmp	x26, x19
  4019a4:	b.ge	4019d4 <ferror@plt+0xd04>  // b.tcont
  4019a8:	ldr	x8, [sp, #40]
  4019ac:	add	x8, x8, x28
  4019b0:	sub	x21, x8, x26
  4019b4:	mov	w0, wzr
  4019b8:	mov	x1, x27
  4019bc:	bl	400b80 <putc@plt>
  4019c0:	cmn	w0, #0x1
  4019c4:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  4019c8:	subs	x21, x21, #0x1
  4019cc:	b.ne	4019b4 <ferror@plt+0xce4>  // b.any
  4019d0:	mov	x26, x19
  4019d4:	orr	w8, w25, w24
  4019d8:	tbnz	w8, #31, 401a5c <ferror@plt+0xd8c>
  4019dc:	orr	w0, w25, w24, lsl #4
  4019e0:	mov	x1, x27
  4019e4:	bl	400b80 <putc@plt>
  4019e8:	cmn	w0, #0x1
  4019ec:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  4019f0:	ldr	w8, [sp, #36]
  4019f4:	add	x28, x28, #0x1
  4019f8:	mov	w21, wzr
  4019fc:	add	x26, x26, #0x1
  401a00:	stur	x28, [x29, #-32]
  401a04:	add	w23, w23, #0x1
  401a08:	mov	w19, #0xffffffff            	// #-1
  401a0c:	mov	w28, w24
  401a10:	cbnz	w8, 401890 <ferror@plt+0xbc0>
  401a14:	ldur	x8, [x29, #-8]
  401a18:	mov	w28, w24
  401a1c:	cmp	w23, w8
  401a20:	b.lt	401890 <ferror@plt+0xbc0>  // b.tstop
  401a24:	mov	x0, x22
  401a28:	bl	400c20 <getc@plt>
  401a2c:	cmp	w0, #0xa
  401a30:	b.eq	401abc <ferror@plt+0xdec>  // b.none
  401a34:	cmn	w0, #0x1
  401a38:	b.ne	401a24 <ferror@plt+0xd54>  // b.any
  401a3c:	mov	x0, x22
  401a40:	bl	400cd0 <ferror@plt>
  401a44:	stur	xzr, [x29, #-32]
  401a48:	mov	w19, #0xffffffff            	// #-1
  401a4c:	mov	w21, #0x1                   	// #1
  401a50:	mov	w28, w24
  401a54:	cbz	w0, 401890 <ferror@plt+0xbc0>
  401a58:	b	402338 <ferror@plt+0x1668>
  401a5c:	and	w8, w20, w24
  401a60:	mov	w21, wzr
  401a64:	tst	w8, w25
  401a68:	mov	w19, w25
  401a6c:	mov	w28, w24
  401a70:	b.ge	401890 <ferror@plt+0xbc0>  // b.tcont
  401a74:	ldr	w8, [sp, #36]
  401a78:	ldur	x19, [x29, #-32]
  401a7c:	cmp	w8, #0x0
  401a80:	csel	x19, xzr, x19, eq  // eq = none
  401a84:	stur	x19, [x29, #-32]
  401a88:	mov	x0, x22
  401a8c:	bl	400c20 <getc@plt>
  401a90:	cmp	w0, #0xa
  401a94:	b.eq	401acc <ferror@plt+0xdfc>  // b.none
  401a98:	cmn	w0, #0x1
  401a9c:	b.ne	401a88 <ferror@plt+0xdb8>  // b.any
  401aa0:	mov	x0, x22
  401aa4:	bl	400cd0 <ferror@plt>
  401aa8:	mov	w21, #0x1                   	// #1
  401aac:	mov	w19, w25
  401ab0:	mov	w28, w24
  401ab4:	cbz	w0, 401890 <ferror@plt+0xbc0>
  401ab8:	b	402338 <ferror@plt+0x1668>
  401abc:	stur	xzr, [x29, #-32]
  401ac0:	mov	w19, #0xffffffff            	// #-1
  401ac4:	mov	w21, #0x1                   	// #1
  401ac8:	b	401ad4 <ferror@plt+0xe04>
  401acc:	mov	w21, #0x1                   	// #1
  401ad0:	mov	w19, w25
  401ad4:	mov	w28, w24
  401ad8:	b	401890 <ferror@plt+0xbc0>
  401adc:	ldur	x19, [x29, #-24]
  401ae0:	mov	x0, x19
  401ae4:	bl	400ca0 <fflush@plt>
  401ae8:	cbnz	w0, 402330 <ferror@plt+0x1660>
  401aec:	mov	w2, #0x2                   	// #2
  401af0:	mov	x0, x19
  401af4:	mov	x1, xzr
  401af8:	bl	400c40 <fseek@plt>
  401afc:	mov	x0, x19
  401b00:	bl	400b90 <fclose@plt>
  401b04:	cbnz	w0, 402330 <ferror@plt+0x1660>
  401b08:	mov	x0, x22
  401b0c:	bl	400b90 <fclose@plt>
  401b10:	cbz	w0, 402310 <ferror@plt+0x1640>
  401b14:	b	402338 <ferror@plt+0x1668>
  401b18:	ldur	x27, [x29, #-32]
  401b1c:	ldp	x24, x21, [sp, #8]
  401b20:	ldur	w26, [x29, #-24]
  401b24:	cmp	w19, #0x1
  401b28:	b.eq	401fa8 <ferror@plt+0x12d8>  // b.none
  401b2c:	cmp	w19, #0x3
  401b30:	b.eq	401fb0 <ferror@plt+0x12e0>  // b.none
  401b34:	cmp	w19, #0x2
  401b38:	b.ne	401374 <ferror@plt+0x6a4>  // b.any
  401b3c:	mov	w23, #0xc                   	// #12
  401b40:	b	4013d0 <ferror@plt+0x700>
  401b44:	cmp	w25, #0x0
  401b48:	cset	w8, ne  // ne = any
  401b4c:	cneg	x1, x24, ne  // ne = any
  401b50:	lsl	w8, w8, #1
  401b54:	cmp	w9, #0x0
  401b58:	csinc	w2, w8, wzr, eq  // eq = none
  401b5c:	mov	x0, x22
  401b60:	bl	400c40 <fseek@plt>
  401b64:	cbz	w25, 401b6c <ferror@plt+0xe9c>
  401b68:	tbnz	w0, #31, 401f20 <ferror@plt+0x1250>
  401b6c:	tbnz	w0, #31, 401ef4 <ferror@plt+0x1224>
  401b70:	mov	x0, x22
  401b74:	bl	400b60 <ftell@plt>
  401b78:	mov	x24, x0
  401b7c:	cmp	w19, #0x3
  401b80:	b.ne	4017e0 <ferror@plt+0xb10>  // b.any
  401b84:	mov	w8, #0x3                   	// #3
  401b88:	cbnz	x27, 401c68 <ferror@plt+0xf98>
  401b8c:	b	401f7c <ferror@plt+0x12ac>
  401b90:	adrp	x8, 414000 <ferror@plt+0x13330>
  401b94:	ldr	x2, [x8, #2944]
  401b98:	ldr	x0, [sp, #24]
  401b9c:	adrp	x1, 402000 <ferror@plt+0x1330>
  401ba0:	add	x1, x1, #0xe0a
  401ba4:	bl	400cc0 <fprintf@plt>
  401ba8:	mov	w0, #0x5                   	// #5
  401bac:	b	402310 <ferror@plt+0x1640>
  401bb0:	adrp	x8, 414000 <ferror@plt+0x13330>
  401bb4:	ldr	x8, [x8, #336]
  401bb8:	adrp	x25, 402000 <ferror@plt+0x1330>
  401bbc:	adrp	x26, 402000 <ferror@plt+0x1330>
  401bc0:	add	x25, x25, #0x8fe
  401bc4:	cmp	x22, x8
  401bc8:	add	x26, x26, #0xe2f
  401bcc:	b.eq	4020d0 <ferror@plt+0x1400>  // b.none
  401bd0:	bl	400c70 <__ctype_b_loc@plt>
  401bd4:	ldr	x8, [x20, #8]
  401bd8:	ldr	x9, [x0]
  401bdc:	mov	x24, x0
  401be0:	ldur	x0, [x29, #-24]
  401be4:	ldrb	w8, [x8]
  401be8:	adrp	x1, 402000 <ferror@plt+0x1330>
  401bec:	add	x1, x1, #0x8ed
  401bf0:	ldrh	w8, [x9, x8, lsl #1]
  401bf4:	tst	w8, #0x800
  401bf8:	csel	x2, x26, x25, eq  // eq = none
  401bfc:	bl	400cc0 <fprintf@plt>
  401c00:	tbnz	w0, #31, 402330 <ferror@plt+0x1660>
  401c04:	ldr	x8, [x20, #8]
  401c08:	ldrb	w8, [x8]
  401c0c:	cbz	w8, 4020b8 <ferror@plt+0x13e8>
  401c10:	cbz	w28, 402078 <ferror@plt+0x13a8>
  401c14:	mov	w23, #0x1                   	// #1
  401c18:	ldr	x9, [x24]
  401c1c:	and	x21, x8, #0xff
  401c20:	ldrh	w8, [x9, x21, lsl #1]
  401c24:	tbnz	w8, #3, 401c30 <ferror@plt+0xf60>
  401c28:	mov	w0, #0x5f                  	// #95
  401c2c:	b	401c3c <ferror@plt+0xf6c>
  401c30:	bl	400c00 <__ctype_toupper_loc@plt>
  401c34:	ldr	x8, [x0]
  401c38:	ldr	w0, [x8, x21, lsl #2]
  401c3c:	ldur	x1, [x29, #-24]
  401c40:	bl	400b80 <putc@plt>
  401c44:	cmn	w0, #0x1
  401c48:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  401c4c:	ldr	x8, [x20, #8]
  401c50:	ldrb	w8, [x8, x23]
  401c54:	add	x23, x23, #0x1
  401c58:	cbnz	w8, 401c18 <ferror@plt+0xf48>
  401c5c:	b	4020b8 <ferror@plt+0x13e8>
  401c60:	mov	w8, #0x1                   	// #1
  401c64:	cbz	x27, 401f7c <ferror@plt+0x12ac>
  401c68:	ldur	w9, [x29, #-32]
  401c6c:	adrp	x19, 414000 <ferror@plt+0x13330>
  401c70:	mov	w25, wzr
  401c74:	mov	w28, wzr
  401c78:	lsl	w8, w9, w8
  401c7c:	orr	w8, w8, #0x1
  401c80:	str	w8, [sp, #32]
  401c84:	mul	w8, w8, w23
  401c88:	sub	w8, w8, #0x1
  401c8c:	sub	w10, w9, #0x1
  401c90:	add	x24, x21, x24
  401c94:	mov	w21, #0x9                   	// #9
  401c98:	add	x19, x19, #0xb78
  401c9c:	sdiv	w8, w8, w9
  401ca0:	mov	w20, #0x30                  	// #48
  401ca4:	str	w10, [sp, #24]
  401ca8:	stur	w8, [x29, #-8]
  401cac:	b	401cc0 <ferror@plt+0xff0>
  401cb0:	mov	x27, x26
  401cb4:	subs	x27, x26, #0x1
  401cb8:	add	x24, x24, #0x1
  401cbc:	b.eq	401f50 <ferror@plt+0x1280>  // b.none
  401cc0:	mov	x0, x22
  401cc4:	mov	x26, x27
  401cc8:	bl	400c20 <getc@plt>
  401ccc:	cmn	w0, #0x1
  401cd0:	b.eq	401f44 <ferror@plt+0x1274>  // b.none
  401cd4:	mov	w27, w0
  401cd8:	cbnz	w28, 401d1c <ferror@plt+0x104c>
  401cdc:	adrp	x0, 414000 <ferror@plt+0x13330>
  401ce0:	adrp	x1, 402000 <ferror@plt+0x1330>
  401ce4:	add	x0, x0, #0xb88
  401ce8:	add	x1, x1, #0x94a
  401cec:	mov	x2, x24
  401cf0:	bl	400b70 <sprintf@plt>
  401cf4:	mov	w21, w0
  401cf8:	cmp	w0, #0xa14
  401cfc:	b.gt	401d1c <ferror@plt+0x104c>
  401d00:	mov	w9, #0xa14                 	// #2580
  401d04:	add	x8, x19, w21, sxtw
  401d08:	sub	w9, w9, w21
  401d0c:	add	x0, x8, #0x10
  401d10:	add	x2, x9, #0x1
  401d14:	mov	w1, #0x20                  	// #32
  401d18:	bl	400be0 <memset@plt>
  401d1c:	ldr	w8, [sp, #36]
  401d20:	cbz	w8, 401d7c <ferror@plt+0x10ac>
  401d24:	cmp	w8, #0x4
  401d28:	b.ne	401dc4 <ferror@plt+0x10f4>  // b.any
  401d2c:	ldr	w8, [sp, #24]
  401d30:	ldr	w12, [sp, #32]
  401d34:	adrp	x9, 414000 <ferror@plt+0x13330>
  401d38:	ldr	x9, [x9, #312]
  401d3c:	eor	w8, w28, w8
  401d40:	mul	w8, w8, w12
  401d44:	ldur	w12, [x29, #-32]
  401d48:	ubfx	x10, x27, #4, #4
  401d4c:	sxtw	x11, w21
  401d50:	ldrb	w10, [x9, x10]
  401d54:	sdiv	w8, w8, w12
  401d58:	add	x8, x11, w8, sxtw
  401d5c:	add	x11, x8, #0x1
  401d60:	add	x8, x19, x11
  401d64:	strb	w10, [x8, #16]
  401d68:	and	x8, x27, #0xf
  401d6c:	ldrb	w8, [x9, x8]
  401d70:	add	w9, w11, #0x1
  401d74:	sxtw	x9, w9
  401d78:	b	401e48 <ferror@plt+0x1178>
  401d7c:	adrp	x8, 414000 <ferror@plt+0x13330>
  401d80:	ldr	w11, [sp, #32]
  401d84:	ldr	x8, [x8, #312]
  401d88:	ldur	w12, [x29, #-32]
  401d8c:	ubfx	x9, x27, #4, #4
  401d90:	mul	w11, w28, w11
  401d94:	sxtw	x10, w21
  401d98:	sdiv	w11, w11, w12
  401d9c:	ldrb	w9, [x8, x9]
  401da0:	add	x10, x10, w11, sxtw
  401da4:	add	x10, x10, #0x1
  401da8:	add	x11, x19, x10
  401dac:	strb	w9, [x11, #16]
  401db0:	and	x9, x27, #0xf
  401db4:	ldrb	w8, [x8, x9]
  401db8:	add	w9, w10, #0x1
  401dbc:	sxtw	x9, w9
  401dc0:	b	401e48 <ferror@plt+0x1178>
  401dc4:	ldr	w8, [sp, #32]
  401dc8:	ldur	w9, [x29, #-32]
  401dcc:	tst	w27, #0x80
  401dd0:	mul	w8, w28, w8
  401dd4:	sdiv	w8, w8, w9
  401dd8:	add	w8, w8, w21
  401ddc:	sxtw	x10, w8
  401de0:	adrp	x8, 414000 <ferror@plt+0x13330>
  401de4:	add	x8, x8, #0xb88
  401de8:	cinc	w9, w20, ne  // ne = any
  401dec:	tst	w27, #0x40
  401df0:	add	x8, x10, x8
  401df4:	strb	w9, [x8, #1]
  401df8:	cinc	w9, w20, ne  // ne = any
  401dfc:	tst	w27, #0x20
  401e00:	strb	w9, [x8, #2]
  401e04:	cinc	w9, w20, ne  // ne = any
  401e08:	tst	w27, #0x10
  401e0c:	strb	w9, [x8, #3]
  401e10:	cinc	w9, w20, ne  // ne = any
  401e14:	tst	w27, #0x8
  401e18:	strb	w9, [x8, #4]
  401e1c:	cinc	w9, w20, ne  // ne = any
  401e20:	tst	w27, #0x4
  401e24:	strb	w9, [x8, #5]
  401e28:	cinc	w9, w20, ne  // ne = any
  401e2c:	tst	w27, #0x2
  401e30:	strb	w9, [x8, #6]
  401e34:	cinc	w9, w20, ne  // ne = any
  401e38:	tst	w27, #0x1
  401e3c:	strb	w9, [x8, #7]
  401e40:	cinc	w8, w20, ne  // ne = any
  401e44:	add	x9, x10, #0x8
  401e48:	add	x9, x19, x9
  401e4c:	strb	w8, [x9, #16]
  401e50:	ldr	w8, [sp, #40]
  401e54:	cmp	w27, #0x0
  401e58:	cinc	w25, w25, ne  // ne = any
  401e5c:	cbz	w8, 401e80 <ferror@plt+0x11b0>
  401e60:	cmp	w27, #0x40
  401e64:	b.ge	401e70 <ferror@plt+0x11a0>  // b.tcont
  401e68:	mov	w27, #0x2e                  	// #46
  401e6c:	b	401e80 <ferror@plt+0x11b0>
  401e70:	adrp	x8, 402000 <ferror@plt+0x1330>
  401e74:	add	x8, x8, #0xe30
  401e78:	add	x8, x8, w27, sxtw
  401e7c:	ldurb	w27, [x8, #-64]
  401e80:	ldur	w9, [x29, #-8]
  401e84:	sub	w8, w27, #0x20
  401e88:	cmp	w8, #0x5f
  401e8c:	add	w9, w21, w9
  401e90:	add	w8, w9, #0x3
  401e94:	sxtw	x8, w8
  401e98:	mov	w9, #0x2e                  	// #46
  401e9c:	add	x10, x8, w28, sxtw
  401ea0:	add	w28, w28, #0x1
  401ea4:	csel	w9, w27, w9, cc  // cc = lo, ul, last
  401ea8:	add	x10, x19, x10
  401eac:	cmp	w28, w23
  401eb0:	strb	w9, [x10, #16]
  401eb4:	b.ne	401cb0 <ferror@plt+0xfe0>  // b.any
  401eb8:	ldur	w9, [x29, #-12]
  401ebc:	ldur	x0, [x29, #-24]
  401ec0:	add	x8, x8, w23, sxtw
  401ec4:	mov	w10, #0xa                   	// #10
  401ec8:	cmp	w9, #0x0
  401ecc:	adrp	x9, 414000 <ferror@plt+0x13330>
  401ed0:	add	x9, x9, #0xb88
  401ed4:	strb	w10, [x9, x8]
  401ed8:	add	x8, x9, w8, sxtw
  401edc:	csinc	w1, w25, wzr, ne  // ne = any
  401ee0:	strb	wzr, [x8, #1]
  401ee4:	bl	402600 <ferror@plt+0x1930>
  401ee8:	mov	w28, wzr
  401eec:	mov	w25, wzr
  401ef0:	b	401cb0 <ferror@plt+0xfe0>
  401ef4:	mov	x19, #0xffffffffffffffff    	// #-1
  401ef8:	add	x19, x19, #0x1
  401efc:	cmp	x24, x19
  401f00:	b.eq	402000 <ferror@plt+0x1330>  // b.none
  401f04:	mov	x0, x22
  401f08:	bl	400c20 <getc@plt>
  401f0c:	cmn	w0, #0x1
  401f10:	b.ne	401ef8 <ferror@plt+0x1228>  // b.any
  401f14:	mov	x0, x22
  401f18:	bl	400cd0 <ferror@plt>
  401f1c:	cbnz	w0, 402338 <ferror@plt+0x1668>
  401f20:	adrp	x8, 414000 <ferror@plt+0x13330>
  401f24:	ldr	x0, [x8, #320]
  401f28:	adrp	x8, 414000 <ferror@plt+0x13330>
  401f2c:	ldr	x2, [x8, #2944]
  401f30:	adrp	x1, 402000 <ferror@plt+0x1330>
  401f34:	add	x1, x1, #0x8d5
  401f38:	bl	400cc0 <fprintf@plt>
  401f3c:	mov	w0, #0x4                   	// #4
  401f40:	b	402310 <ferror@plt+0x1640>
  401f44:	mov	x0, x22
  401f48:	bl	400cd0 <ferror@plt>
  401f4c:	cbnz	w0, 402338 <ferror@plt+0x1668>
  401f50:	cbz	w28, 401f7c <ferror@plt+0x12ac>
  401f54:	ldur	w10, [x29, #-8]
  401f58:	add	w8, w28, w21
  401f5c:	mov	w9, #0xa                   	// #10
  401f60:	mov	w1, #0x1                   	// #1
  401f64:	add	w8, w8, w10
  401f68:	add	w8, w8, #0x3
  401f6c:	add	x8, x19, w8, sxtw
  401f70:	ldur	x19, [x29, #-24]
  401f74:	strh	w9, [x8, #16]
  401f78:	b	401f8c <ferror@plt+0x12bc>
  401f7c:	ldur	w8, [x29, #-12]
  401f80:	ldur	x19, [x29, #-24]
  401f84:	cbz	w8, 401f94 <ferror@plt+0x12c4>
  401f88:	mov	w1, #0xffffffff            	// #-1
  401f8c:	mov	x0, x19
  401f90:	bl	402600 <ferror@plt+0x1930>
  401f94:	mov	x0, x22
  401f98:	bl	400b90 <fclose@plt>
  401f9c:	cbnz	w0, 402338 <ferror@plt+0x1668>
  401fa0:	mov	x0, x19
  401fa4:	b	402308 <ferror@plt+0x1638>
  401fa8:	mov	w23, #0x1e                  	// #30
  401fac:	b	4013d0 <ferror@plt+0x700>
  401fb0:	mov	w23, #0x6                   	// #6
  401fb4:	b	4013d0 <ferror@plt+0x700>
  401fb8:	adrp	x8, 414000 <ferror@plt+0x13330>
  401fbc:	ldr	x0, [x8, #320]
  401fc0:	adrp	x8, 414000 <ferror@plt+0x13330>
  401fc4:	ldr	x2, [x8, #2944]
  401fc8:	adrp	x1, 402000 <ferror@plt+0x1330>
  401fcc:	add	x1, x1, #0x89f
  401fd0:	bl	400cc0 <fprintf@plt>
  401fd4:	ldr	x0, [x20, #16]
  401fd8:	bl	400b50 <perror@plt>
  401fdc:	mov	w0, #0x3                   	// #3
  401fe0:	b	402310 <ferror@plt+0x1640>
  401fe4:	adrp	x8, 414000 <ferror@plt+0x13330>
  401fe8:	ldr	x2, [x8, #2944]
  401fec:	adrp	x1, 402000 <ferror@plt+0x1330>
  401ff0:	add	x1, x1, #0x8a6
  401ff4:	bl	400cc0 <fprintf@plt>
  401ff8:	mov	w0, #0xffffffff            	// #-1
  401ffc:	b	402310 <ferror@plt+0x1640>
  402000:	ldr	w19, [sp, #36]
  402004:	cmp	w19, #0x3
  402008:	b.ne	4017e0 <ferror@plt+0xb10>  // b.any
  40200c:	b	401b84 <ferror@plt+0xeb4>
  402010:	mov	x0, x22
  402014:	bl	400cd0 <ferror@plt>
  402018:	cbnz	w0, 402338 <ferror@plt+0x1668>
  40201c:	cmp	w19, w23
  402020:	b.ge	402038 <ferror@plt+0x1368>  // b.tcont
  402024:	mov	w0, #0xa                   	// #10
  402028:	mov	x1, x24
  40202c:	bl	400b80 <putc@plt>
  402030:	cmn	w0, #0x1
  402034:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  402038:	mov	x0, x22
  40203c:	bl	400b90 <fclose@plt>
  402040:	cbnz	w0, 402338 <ferror@plt+0x1668>
  402044:	mov	x0, x24
  402048:	b	402308 <ferror@plt+0x1638>
  40204c:	adrp	x8, 414000 <ferror@plt+0x13330>
  402050:	ldr	x0, [x8, #320]
  402054:	adrp	x8, 414000 <ferror@plt+0x13330>
  402058:	ldr	x2, [x8, #2944]
  40205c:	adrp	x1, 402000 <ferror@plt+0x1330>
  402060:	add	x1, x1, #0x89f
  402064:	bl	400cc0 <fprintf@plt>
  402068:	ldr	x0, [x20, #8]
  40206c:	bl	400b50 <perror@plt>
  402070:	mov	w0, #0x2                   	// #2
  402074:	b	402310 <ferror@plt+0x1640>
  402078:	mov	w21, #0x1                   	// #1
  40207c:	mov	w23, #0x5f                  	// #95
  402080:	ldr	x9, [x24]
  402084:	and	x10, x8, #0xff
  402088:	ldur	x1, [x29, #-24]
  40208c:	and	w8, w8, #0xff
  402090:	ldrh	w9, [x9, x10, lsl #1]
  402094:	tst	w9, #0x8
  402098:	csel	w0, w23, w8, eq  // eq = none
  40209c:	bl	400b80 <putc@plt>
  4020a0:	cmn	w0, #0x1
  4020a4:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  4020a8:	ldr	x8, [x20, #8]
  4020ac:	ldrb	w8, [x8, x21]
  4020b0:	add	x21, x21, #0x1
  4020b4:	cbnz	w8, 402080 <ferror@plt+0x13b0>
  4020b8:	ldur	x1, [x29, #-24]
  4020bc:	adrp	x0, 402000 <ferror@plt+0x1330>
  4020c0:	add	x0, x0, #0x901
  4020c4:	bl	400b30 <fputs@plt>
  4020c8:	cmn	w0, #0x1
  4020cc:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  4020d0:	cbz	x27, 402168 <ferror@plt+0x1498>
  4020d4:	stur	w28, [x29, #-12]
  4020d8:	adrp	x26, 414000 <ferror@plt+0x13330>
  4020dc:	adrp	x19, 402000 <ferror@plt+0x1330>
  4020e0:	adrp	x28, 402000 <ferror@plt+0x1330>
  4020e4:	adrp	x21, 402000 <ferror@plt+0x1330>
  4020e8:	adrp	x25, 402000 <ferror@plt+0x1330>
  4020ec:	mov	x24, xzr
  4020f0:	adrp	x23, 414000 <ferror@plt+0x13330>
  4020f4:	add	x26, x26, #0x115
  4020f8:	add	x19, x19, #0x912
  4020fc:	add	x28, x28, #0x909
  402100:	add	x21, x21, #0x91e
  402104:	add	x25, x25, #0x91b
  402108:	mov	x0, x22
  40210c:	bl	400c20 <getc@plt>
  402110:	cmn	w0, #0x1
  402114:	b.eq	402178 <ferror@plt+0x14a8>  // b.none
  402118:	ldr	x8, [x23, #312]
  40211c:	ldur	x10, [x29, #-8]
  402120:	mov	w3, w0
  402124:	ldur	x0, [x29, #-24]
  402128:	cmp	x8, x26
  40212c:	sdiv	w9, w24, w10
  402130:	csel	x1, x28, x19, eq  // eq = none
  402134:	cmp	x24, #0x0
  402138:	msub	w9, w9, w10, w24
  40213c:	cset	w8, eq  // eq = none
  402140:	add	x8, x21, w8, uxtw #1
  402144:	cmp	w9, #0x0
  402148:	csel	x2, x8, x25, eq  // eq = none
  40214c:	bl	400cc0 <fprintf@plt>
  402150:	tbnz	w0, #31, 402330 <ferror@plt+0x1660>
  402154:	add	x24, x24, #0x1
  402158:	cmp	x27, x24
  40215c:	b.ne	402108 <ferror@plt+0x1438>  // b.any
  402160:	mov	x24, x27
  402164:	b	402184 <ferror@plt+0x14b4>
  402168:	ldur	x19, [x29, #-24]
  40216c:	mov	w24, wzr
  402170:	adrp	x21, 414000 <ferror@plt+0x13330>
  402174:	b	4021c4 <ferror@plt+0x14f4>
  402178:	mov	x0, x22
  40217c:	bl	400cd0 <ferror@plt>
  402180:	cbnz	w0, 402338 <ferror@plt+0x1668>
  402184:	ldur	w28, [x29, #-12]
  402188:	adrp	x25, 402000 <ferror@plt+0x1330>
  40218c:	adrp	x26, 402000 <ferror@plt+0x1330>
  402190:	add	x25, x25, #0x8fe
  402194:	add	x26, x26, #0xe2f
  402198:	adrp	x21, 414000 <ferror@plt+0x13330>
  40219c:	cbz	w24, 4021c0 <ferror@plt+0x14f0>
  4021a0:	ldur	x19, [x29, #-24]
  4021a4:	adrp	x0, 402000 <ferror@plt+0x1330>
  4021a8:	add	x0, x0, #0xe2e
  4021ac:	mov	x1, x19
  4021b0:	bl	400b30 <fputs@plt>
  4021b4:	cmn	w0, #0x1
  4021b8:	b.ne	4021c4 <ferror@plt+0x14f4>  // b.any
  4021bc:	b	402330 <ferror@plt+0x1660>
  4021c0:	ldur	x19, [x29, #-24]
  4021c4:	ldr	x8, [x21, #336]
  4021c8:	mov	w9, #0x3                   	// #3
  4021cc:	mov	x1, x19
  4021d0:	cmp	x22, x8
  4021d4:	csel	x8, x9, xzr, eq  // eq = none
  4021d8:	adrp	x9, 402000 <ferror@plt+0x1330>
  4021dc:	add	x9, x9, #0x923
  4021e0:	add	x0, x9, x8
  4021e4:	bl	400b30 <fputs@plt>
  4021e8:	cmn	w0, #0x1
  4021ec:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  4021f0:	ldr	x8, [x21, #336]
  4021f4:	cmp	x22, x8
  4021f8:	b.eq	4022f8 <ferror@plt+0x1628>  // b.none
  4021fc:	bl	400c70 <__ctype_b_loc@plt>
  402200:	ldr	x8, [x20, #8]
  402204:	ldr	x9, [x0]
  402208:	mov	x19, x0
  40220c:	ldur	x0, [x29, #-24]
  402210:	ldrb	w8, [x8]
  402214:	adrp	x1, 402000 <ferror@plt+0x1330>
  402218:	add	x1, x1, #0x927
  40221c:	ldrh	w8, [x9, x8, lsl #1]
  402220:	tst	w8, #0x800
  402224:	csel	x2, x26, x25, eq  // eq = none
  402228:	bl	400cc0 <fprintf@plt>
  40222c:	tbnz	w0, #31, 402330 <ferror@plt+0x1660>
  402230:	ldr	x8, [x20, #8]
  402234:	ldrb	w8, [x8]
  402238:	cbz	w8, 4022c8 <ferror@plt+0x15f8>
  40223c:	mov	w21, #0x1                   	// #1
  402240:	cbz	w28, 40228c <ferror@plt+0x15bc>
  402244:	ldr	x9, [x19]
  402248:	and	x23, x8, #0xff
  40224c:	ldrh	w8, [x9, x23, lsl #1]
  402250:	tbnz	w8, #3, 40225c <ferror@plt+0x158c>
  402254:	mov	w0, #0x5f                  	// #95
  402258:	b	402268 <ferror@plt+0x1598>
  40225c:	bl	400c00 <__ctype_toupper_loc@plt>
  402260:	ldr	x8, [x0]
  402264:	ldr	w0, [x8, x23, lsl #2]
  402268:	ldur	x1, [x29, #-24]
  40226c:	bl	400b80 <putc@plt>
  402270:	cmn	w0, #0x1
  402274:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  402278:	ldr	x8, [x20, #8]
  40227c:	ldrb	w8, [x8, x21]
  402280:	add	x21, x21, #0x1
  402284:	cbnz	w8, 402244 <ferror@plt+0x1574>
  402288:	b	4022c8 <ferror@plt+0x15f8>
  40228c:	mov	w23, #0x5f                  	// #95
  402290:	ldr	x9, [x19]
  402294:	and	x10, x8, #0xff
  402298:	ldur	x1, [x29, #-24]
  40229c:	and	w8, w8, #0xff
  4022a0:	ldrh	w9, [x9, x10, lsl #1]
  4022a4:	tst	w9, #0x8
  4022a8:	csel	w0, w23, w8, eq  // eq = none
  4022ac:	bl	400b80 <putc@plt>
  4022b0:	cmn	w0, #0x1
  4022b4:	b.eq	402330 <ferror@plt+0x1660>  // b.none
  4022b8:	ldr	x8, [x20, #8]
  4022bc:	ldrb	w8, [x8, x21]
  4022c0:	add	x21, x21, #0x1
  4022c4:	cbnz	w8, 402290 <ferror@plt+0x15c0>
  4022c8:	ldur	x0, [x29, #-24]
  4022cc:	adrp	x8, 402000 <ferror@plt+0x1330>
  4022d0:	adrp	x9, 402000 <ferror@plt+0x1330>
  4022d4:	add	x8, x8, #0x942
  4022d8:	add	x9, x9, #0x946
  4022dc:	cmp	w28, #0x0
  4022e0:	adrp	x1, 402000 <ferror@plt+0x1330>
  4022e4:	csel	x2, x9, x8, eq  // eq = none
  4022e8:	add	x1, x1, #0x937
  4022ec:	mov	w3, w24
  4022f0:	bl	400cc0 <fprintf@plt>
  4022f4:	tbnz	w0, #31, 402330 <ferror@plt+0x1660>
  4022f8:	mov	x0, x22
  4022fc:	bl	400b90 <fclose@plt>
  402300:	cbnz	w0, 402338 <ferror@plt+0x1668>
  402304:	ldur	x0, [x29, #-24]
  402308:	bl	400b90 <fclose@plt>
  40230c:	cbnz	w0, 402330 <ferror@plt+0x1660>
  402310:	ldp	x20, x19, [sp, #160]
  402314:	ldp	x22, x21, [sp, #144]
  402318:	ldp	x24, x23, [sp, #128]
  40231c:	ldp	x26, x25, [sp, #112]
  402320:	ldp	x28, x27, [sp, #96]
  402324:	ldp	x29, x30, [sp, #80]
  402328:	add	sp, sp, #0xb0
  40232c:	ret
  402330:	mov	w0, #0x3                   	// #3
  402334:	bl	4025c0 <ferror@plt+0x18f0>
  402338:	mov	w0, #0x2                   	// #2
  40233c:	bl	4025c0 <ferror@plt+0x18f0>
  402340:	adrp	x8, 414000 <ferror@plt+0x13330>
  402344:	ldr	x0, [x8, #320]
  402348:	adrp	x8, 414000 <ferror@plt+0x13330>
  40234c:	ldr	x2, [x8, #2944]
  402350:	adrp	x1, 402000 <ferror@plt+0x1330>
  402354:	add	x1, x1, #0x837
  402358:	mov	w3, #0x100                 	// #256
  40235c:	bl	400cc0 <fprintf@plt>
  402360:	mov	w0, #0x1                   	// #1
  402364:	bl	400b40 <exit@plt>
  402368:	bl	4023bc <ferror@plt+0x16ec>
  40236c:	adrp	x8, 414000 <ferror@plt+0x13330>
  402370:	ldr	x0, [x8, #320]
  402374:	adrp	x1, 402000 <ferror@plt+0x1330>
  402378:	adrp	x2, 414000 <ferror@plt+0x13330>
  40237c:	adrp	x3, 414000 <ferror@plt+0x13330>
  402380:	add	x1, x1, #0x801
  402384:	add	x2, x2, #0xf0
  402388:	add	x3, x3, #0x160
  40238c:	bl	400cc0 <fprintf@plt>
  402390:	mov	w0, wzr
  402394:	bl	400b40 <exit@plt>
  402398:	adrp	x8, 414000 <ferror@plt+0x13330>
  40239c:	ldr	x0, [x8, #320]
  4023a0:	adrp	x8, 414000 <ferror@plt+0x13330>
  4023a4:	ldr	x2, [x8, #2944]
  4023a8:	adrp	x1, 402000 <ferror@plt+0x1330>
  4023ac:	add	x1, x1, #0x861
  4023b0:	bl	400cc0 <fprintf@plt>
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	bl	400b40 <exit@plt>
  4023bc:	stp	x29, x30, [sp, #-32]!
  4023c0:	stp	x20, x19, [sp, #16]
  4023c4:	adrp	x19, 414000 <ferror@plt+0x13330>
  4023c8:	adrp	x20, 414000 <ferror@plt+0x13330>
  4023cc:	ldr	x0, [x19, #320]
  4023d0:	ldr	x2, [x20, #2944]
  4023d4:	adrp	x1, 402000 <ferror@plt+0x1330>
  4023d8:	add	x1, x1, #0x951
  4023dc:	mov	x29, sp
  4023e0:	bl	400cc0 <fprintf@plt>
  4023e4:	ldr	x0, [x19, #320]
  4023e8:	ldr	x2, [x20, #2944]
  4023ec:	adrp	x1, 402000 <ferror@plt+0x1330>
  4023f0:	add	x1, x1, #0x980
  4023f4:	bl	400cc0 <fprintf@plt>
  4023f8:	ldr	x3, [x19, #320]
  4023fc:	adrp	x0, 402000 <ferror@plt+0x1330>
  402400:	add	x0, x0, #0x9c7
  402404:	mov	w1, #0x9                   	// #9
  402408:	mov	w2, #0x1                   	// #1
  40240c:	bl	400c90 <fwrite@plt>
  402410:	ldr	x3, [x19, #320]
  402414:	adrp	x0, 402000 <ferror@plt+0x1330>
  402418:	add	x0, x0, #0x9d1
  40241c:	mov	w1, #0x4f                  	// #79
  402420:	mov	w2, #0x1                   	// #1
  402424:	bl	400c90 <fwrite@plt>
  402428:	ldr	x3, [x19, #320]
  40242c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402430:	add	x0, x0, #0xa21
  402434:	mov	w1, #0x4e                  	// #78
  402438:	mov	w2, #0x1                   	// #1
  40243c:	bl	400c90 <fwrite@plt>
  402440:	ldr	x3, [x19, #320]
  402444:	adrp	x0, 402000 <ferror@plt+0x1330>
  402448:	add	x0, x0, #0xa70
  40244c:	mov	w1, #0x48                  	// #72
  402450:	mov	w2, #0x1                   	// #1
  402454:	bl	400c90 <fwrite@plt>
  402458:	ldr	x3, [x19, #320]
  40245c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402460:	add	x0, x0, #0xab9
  402464:	mov	w1, #0x4d                  	// #77
  402468:	mov	w2, #0x1                   	// #1
  40246c:	bl	400c90 <fwrite@plt>
  402470:	ldr	x3, [x19, #320]
  402474:	adrp	x0, 402000 <ferror@plt+0x1330>
  402478:	add	x0, x0, #0xb07
  40247c:	mov	w1, #0x3a                  	// #58
  402480:	mov	w2, #0x1                   	// #1
  402484:	bl	400c90 <fwrite@plt>
  402488:	ldr	x3, [x19, #320]
  40248c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402490:	add	x0, x0, #0xb42
  402494:	mov	w1, #0x42                  	// #66
  402498:	mov	w2, #0x1                   	// #1
  40249c:	bl	400c90 <fwrite@plt>
  4024a0:	ldr	x3, [x19, #320]
  4024a4:	adrp	x0, 402000 <ferror@plt+0x1330>
  4024a8:	add	x0, x0, #0xb85
  4024ac:	mov	w1, #0x50                  	// #80
  4024b0:	mov	w2, #0x1                   	// #1
  4024b4:	bl	400c90 <fwrite@plt>
  4024b8:	ldr	x3, [x19, #320]
  4024bc:	adrp	x0, 402000 <ferror@plt+0x1330>
  4024c0:	add	x0, x0, #0xbd6
  4024c4:	mov	w1, #0x24                  	// #36
  4024c8:	mov	w2, #0x1                   	// #1
  4024cc:	bl	400c90 <fwrite@plt>
  4024d0:	ldr	x3, [x19, #320]
  4024d4:	adrp	x0, 402000 <ferror@plt+0x1330>
  4024d8:	add	x0, x0, #0xbfb
  4024dc:	mov	w1, #0x30                  	// #48
  4024e0:	mov	w2, #0x1                   	// #1
  4024e4:	bl	400c90 <fwrite@plt>
  4024e8:	ldr	x3, [x19, #320]
  4024ec:	adrp	x0, 402000 <ferror@plt+0x1330>
  4024f0:	add	x0, x0, #0xc2c
  4024f4:	mov	w1, #0x29                  	// #41
  4024f8:	mov	w2, #0x1                   	// #1
  4024fc:	bl	400c90 <fwrite@plt>
  402500:	ldr	x3, [x19, #320]
  402504:	adrp	x0, 402000 <ferror@plt+0x1330>
  402508:	add	x0, x0, #0xc56
  40250c:	mov	w1, #0x3a                  	// #58
  402510:	mov	w2, #0x1                   	// #1
  402514:	bl	400c90 <fwrite@plt>
  402518:	ldr	x3, [x19, #320]
  40251c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402520:	add	x0, x0, #0xc91
  402524:	mov	w1, #0x3a                  	// #58
  402528:	mov	w2, #0x1                   	// #1
  40252c:	bl	400c90 <fwrite@plt>
  402530:	ldr	x3, [x19, #320]
  402534:	adrp	x0, 402000 <ferror@plt+0x1330>
  402538:	add	x0, x0, #0xccc
  40253c:	mov	w1, #0x4b                  	// #75
  402540:	mov	w2, #0x1                   	// #1
  402544:	bl	400c90 <fwrite@plt>
  402548:	ldr	x3, [x19, #320]
  40254c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402550:	add	x0, x0, #0xd18
  402554:	mov	w1, #0x4c                  	// #76
  402558:	mov	w2, #0x1                   	// #1
  40255c:	bl	400c90 <fwrite@plt>
  402560:	ldr	x0, [x19, #320]
  402564:	adrp	x1, 402000 <ferror@plt+0x1330>
  402568:	adrp	x2, 402000 <ferror@plt+0x1330>
  40256c:	adrp	x3, 402000 <ferror@plt+0x1330>
  402570:	add	x1, x1, #0xd65
  402574:	add	x2, x2, #0xda1
  402578:	add	x3, x3, #0xda8
  40257c:	bl	400cc0 <fprintf@plt>
  402580:	ldr	x3, [x19, #320]
  402584:	adrp	x0, 402000 <ferror@plt+0x1330>
  402588:	add	x0, x0, #0xdb6
  40258c:	mov	w1, #0x2c                  	// #44
  402590:	mov	w2, #0x1                   	// #1
  402594:	bl	400c90 <fwrite@plt>
  402598:	ldr	x0, [x19, #320]
  40259c:	adrp	x1, 402000 <ferror@plt+0x1330>
  4025a0:	adrp	x2, 414000 <ferror@plt+0x13330>
  4025a4:	adrp	x3, 414000 <ferror@plt+0x13330>
  4025a8:	add	x1, x1, #0xde3
  4025ac:	add	x2, x2, #0xf0
  4025b0:	add	x3, x3, #0x160
  4025b4:	bl	400cc0 <fprintf@plt>
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	bl	400b40 <exit@plt>
  4025c0:	stp	x29, x30, [sp, #-32]!
  4025c4:	adrp	x8, 414000 <ferror@plt+0x13330>
  4025c8:	adrp	x9, 414000 <ferror@plt+0x13330>
  4025cc:	ldr	x8, [x8, #320]
  4025d0:	ldr	x2, [x9, #2944]
  4025d4:	adrp	x1, 402000 <ferror@plt+0x1330>
  4025d8:	str	x19, [sp, #16]
  4025dc:	mov	w19, w0
  4025e0:	add	x1, x1, #0x89f
  4025e4:	mov	x0, x8
  4025e8:	mov	x29, sp
  4025ec:	bl	400cc0 <fprintf@plt>
  4025f0:	mov	x0, xzr
  4025f4:	bl	400b50 <perror@plt>
  4025f8:	mov	w0, w19
  4025fc:	bl	400b40 <exit@plt>
  402600:	stp	x29, x30, [sp, #-48]!
  402604:	stp	x22, x21, [sp, #16]
  402608:	adrp	x21, 414000 <ferror@plt+0x13330>
  40260c:	ldr	w8, [x21, #2936]
  402610:	stp	x20, x19, [sp, #32]
  402614:	mov	w20, w1
  402618:	mov	x19, x0
  40261c:	mov	x29, sp
  402620:	cbnz	w1, 40264c <ferror@plt+0x197c>
  402624:	cmp	w8, #0x1
  402628:	b.ne	40264c <ferror@plt+0x197c>  // b.any
  40262c:	adrp	x20, 414000 <ferror@plt+0x13330>
  402630:	add	x20, x20, #0xb78
  402634:	adrp	x0, 414000 <ferror@plt+0x13330>
  402638:	add	x1, x20, #0x10
  40263c:	add	x0, x0, #0x161
  402640:	bl	400cb0 <strcpy@plt>
  402644:	ldr	w8, [x20]
  402648:	b	402670 <ferror@plt+0x19a0>
  40264c:	cbz	w20, 402670 <ferror@plt+0x19a0>
  402650:	tbnz	w20, #31, 402694 <ferror@plt+0x19c4>
  402654:	cmp	w8, #0x2
  402658:	b.eq	4026a4 <ferror@plt+0x19d4>  // b.none
  40265c:	cmp	w8, #0x3
  402660:	b.ge	4026c8 <ferror@plt+0x19f8>  // b.tcont
  402664:	mov	w22, #0x1                   	// #1
  402668:	tbnz	w20, #31, 4026ec <ferror@plt+0x1a1c>
  40266c:	b	4026f4 <ferror@plt+0x1a24>
  402670:	add	w9, w8, #0x1
  402674:	str	w9, [x21, #2936]
  402678:	cbz	w8, 40268c <ferror@plt+0x19bc>
  40267c:	ldp	x20, x19, [sp, #32]
  402680:	ldp	x22, x21, [sp, #16]
  402684:	ldp	x29, x30, [sp], #48
  402688:	ret
  40268c:	mov	w22, wzr
  402690:	b	4026f4 <ferror@plt+0x1a24>
  402694:	sub	w8, w8, #0x1
  402698:	str	w8, [x21, #2936]
  40269c:	cmp	w8, #0x2
  4026a0:	b.ne	40265c <ferror@plt+0x198c>  // b.any
  4026a4:	adrp	x0, 414000 <ferror@plt+0x13330>
  4026a8:	add	x0, x0, #0x161
  4026ac:	mov	x1, x19
  4026b0:	bl	400b30 <fputs@plt>
  4026b4:	cmn	w0, #0x1
  4026b8:	b.eq	402724 <ferror@plt+0x1a54>  // b.none
  4026bc:	ldr	w8, [x21, #2936]
  4026c0:	cmp	w8, #0x3
  4026c4:	b.lt	402664 <ferror@plt+0x1994>  // b.tstop
  4026c8:	adrp	x0, 402000 <ferror@plt+0x1330>
  4026cc:	add	x0, x0, #0xe2d
  4026d0:	mov	x1, x19
  4026d4:	bl	400b30 <fputs@plt>
  4026d8:	cmn	w0, #0x1
  4026dc:	b.eq	402724 <ferror@plt+0x1a54>  // b.none
  4026e0:	ldr	w8, [x21, #2936]
  4026e4:	mov	w22, #0x1                   	// #1
  4026e8:	tbz	w20, #31, 4026f4 <ferror@plt+0x1a24>
  4026ec:	cmp	w8, #0x1
  4026f0:	b.lt	402710 <ferror@plt+0x1a40>  // b.tstop
  4026f4:	adrp	x0, 414000 <ferror@plt+0x13330>
  4026f8:	add	x0, x0, #0xb88
  4026fc:	mov	x1, x19
  402700:	bl	400b30 <fputs@plt>
  402704:	cmn	w0, #0x1
  402708:	b.eq	402724 <ferror@plt+0x1a54>  // b.none
  40270c:	cbz	w22, 40267c <ferror@plt+0x19ac>
  402710:	str	wzr, [x21, #2936]
  402714:	ldp	x20, x19, [sp, #32]
  402718:	ldp	x22, x21, [sp, #16]
  40271c:	ldp	x29, x30, [sp], #48
  402720:	ret
  402724:	mov	w0, #0x3                   	// #3
  402728:	bl	4025c0 <ferror@plt+0x18f0>
  40272c:	nop
  402730:	stp	x29, x30, [sp, #-64]!
  402734:	mov	x29, sp
  402738:	stp	x19, x20, [sp, #16]
  40273c:	adrp	x20, 413000 <ferror@plt+0x12330>
  402740:	add	x20, x20, #0xdf0
  402744:	stp	x21, x22, [sp, #32]
  402748:	adrp	x21, 413000 <ferror@plt+0x12330>
  40274c:	add	x21, x21, #0xde8
  402750:	sub	x20, x20, x21
  402754:	mov	w22, w0
  402758:	stp	x23, x24, [sp, #48]
  40275c:	mov	x23, x1
  402760:	mov	x24, x2
  402764:	bl	400ae0 <strtoul@plt-0x40>
  402768:	cmp	xzr, x20, asr #3
  40276c:	b.eq	402798 <ferror@plt+0x1ac8>  // b.none
  402770:	asr	x20, x20, #3
  402774:	mov	x19, #0x0                   	// #0
  402778:	ldr	x3, [x21, x19, lsl #3]
  40277c:	mov	x2, x24
  402780:	add	x19, x19, #0x1
  402784:	mov	x1, x23
  402788:	mov	w0, w22
  40278c:	blr	x3
  402790:	cmp	x20, x19
  402794:	b.ne	402778 <ferror@plt+0x1aa8>  // b.any
  402798:	ldp	x19, x20, [sp, #16]
  40279c:	ldp	x21, x22, [sp, #32]
  4027a0:	ldp	x23, x24, [sp, #48]
  4027a4:	ldp	x29, x30, [sp], #64
  4027a8:	ret
  4027ac:	nop
  4027b0:	ret

Disassembly of section .fini:

00000000004027b4 <.fini>:
  4027b4:	stp	x29, x30, [sp, #-16]!
  4027b8:	mov	x29, sp
  4027bc:	ldp	x29, x30, [sp], #16
  4027c0:	ret
