<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
	<meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
	<title>VHDL SD2100 UCF FILE GENERATOR</title>
	<script type="text/javascript" src="./reference/jquery-1.11.1.min.js"></script>
	<script type="text/javascript" src="./reference/sd2100.json.js"></script>
	<script type="text/javascript" src='./ucf.js'></script>
</head>


<body>
<h1>SD2100 UCF 文件生成器</h1>

<p>像写元件例化一样写UCF（作者 ： Michael liu  HIT）</p>
<p>更具体的说明见 <a href="https://github.com/liu946/CStool_ucf_generator">github repo</a></p>
<hr>

<h5>填空完成对元件的testbench的书写即可生成UCF文件</h5>
<hr>
<pre><code class="language-vhdl">entity FPGA is 
  PORT(
  s0,s1,s2,s3,s4,s5:STD_LOGIC_VECTOR(7 downto 0); -- 数码管显示脚
  a,b,c:STD_LOGIC_VECTOR(7 downto 0); -- LED显示脚
  k0,k1,k2,k3,k4:STD_LOGIC_VECTOR(7 downto 0); -- 开关输入
  data,addr:STD_LOGIC_VECTOR(15 downto 0); -- 数据，地址线
  ctrl:STD_LOGIC_VECTOR(4 downto 0); -- 访存控制，注意顺序(也可使用下面的独立引脚)
  cs,wr,rd,bh,bl:STD_LOGIC; -- 访存控制
  clock,int,txd,rxd:STD_LOGIC; -- 时钟，终端，串口控制
  );
end entity FPGA;

architecture bhv of FPGA is
component YOURCOMPONENT
  PORT(
  <textarea id="component" style="height: 100px;width: 80%;">
	clk:in STD_LOGIC; -- 单映射到clock
    mcs,mwr,mrd,mbh,mbl: out STD_LOGIC; -- 固定顺序的话可以直接映射到ctrl，也可以写开 cs,wr,rd,bh,bl
    addr16,data16:INOUT STD_LOGIC_VECTOR(15 downto 0):=(others =>'Z') -- address bus; data bus 
	</textarea>
 );
end component;
begin
union:YOURCOMPONENT port map(
<textarea id="portmap" style="height: 50px;width: 80%;" >clock,ctrl,addr,data</textarea>
);
end;
</code></pre>
<hr><hr>
<button id='generate'> 生成UCF </button><br>
<textarea id="ucf"  style="height: 300px;width: 80%;"></textarea>
<h2>其他</h2>

<p><a href="http://liu946.github.io/">Michael Liu HIT</a></p>

<p><a href="https://github.com/liu946/CStool_ucf_generator">github repo</a></p>

</body>
</html>