# single-stage-pipeline-register-
Implementation of a single-stage pipeline register in System-Verilog using a standard valid/ready handshake.
