;redcode
;assert 1
	SPL 0, <501
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT -7, -20
	JMP 1, 30
	ADD 210, 30
	JMP 1, 30
	ADD 210, 30
	MOV <-539, <-10
	DAT #-7, #-20
	JMP 1, 30
	DJN -539, @-10
	SUB <1, 5
	SUB <1, 5
	SUB @3, @2
	SUB @107, 107
	SUB @121, 103
	ADD #270, <1
	SUB -612, -33
	SUB -612, -33
	SUB #129, -336
	ADD 27, 340
	ADD 27, 140
	SPL -270, 400
	SPL 270, 400
	MOV 3, 20
	SPL 270, 400
	SUB <1, 5
	MOV <-539, <-10
	SUB -7, <2
	SUB <1, 5
	JMZ 822, #305
	JMZ 822, #305
	SPL -812, @14
	JMZ @822, #305
	JMP -812, @14
	ADD 27, 140
	JMZ -521, 57
	SLT 20, @12
	JMN -221, 50
	MOV <-539, <-10
	JMN -221, 50
	SLT 721, 0
	ADD #270, <1
	SLT 721, 0
	ADD #270, <1
	SPL 0, <501
