

================================================================
== Vivado HLS Report for 'pix_subtract'
================================================================
* Date:           Tue Jan 23 17:36:55 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.534|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10246|  10246|  10246|  10246|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  10244|  10244|         6|          1|          1|  10240|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arbitrator_load = load i1* @arbitrator, align 1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:183]   --->   Operation 13 'load' 'arbitrator_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.83ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i14 [ 0, %codeRepl ], [ %i_2, %.loopexit394 ]"   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.01ns)   --->   "%tmp_s = icmp eq i14 %i, -6144" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.38ns)   --->   "%i_2 = add i14 %i, 1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 18 'add' 'i_2' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i2 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 20 'zext' 'i2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr [10240 x i12]* @buf_V_0, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 21 'getelementptr' 'buf_V_0_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 22 [3/3] (0.83ns)   --->   "%buf_V_0_load = load i12* %buf_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 22 'load' 'buf_V_0_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr [10240 x i12]* @buf_V_1, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 23 'getelementptr' 'buf_V_1_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (0.83ns)   --->   "%buf_V_1_load = load i12* %buf_V_1_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 24 'load' 'buf_V_1_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr [10240 x i12]* @buf_V_2, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 25 'getelementptr' 'buf_V_2_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (0.83ns)   --->   "%buf_V_2_load = load i12* %buf_V_2_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 26 'load' 'buf_V_2_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_V_3_addr = getelementptr [10240 x i12]* @buf_V_3, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 27 'getelementptr' 'buf_V_3_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (0.83ns)   --->   "%buf_V_3_load = load i12* %buf_V_3_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 28 'load' 'buf_V_3_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf_V_4_addr = getelementptr [10240 x i12]* @buf_V_4, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 29 'getelementptr' 'buf_V_4_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (0.83ns)   --->   "%buf_V_4_load = load i12* %buf_V_4_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 30 'load' 'buf_V_4_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_V_5_addr = getelementptr [10240 x i12]* @buf_V_5, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 31 'getelementptr' 'buf_V_5_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (0.83ns)   --->   "%buf_V_5_load = load i12* %buf_V_5_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 32 'load' 'buf_V_5_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf_V_6_addr = getelementptr [10240 x i12]* @buf_V_6, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 33 'getelementptr' 'buf_V_6_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (0.83ns)   --->   "%buf_V_6_load = load i12* %buf_V_6_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 34 'load' 'buf_V_6_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buf_V_7_addr = getelementptr [10240 x i12]* @buf_V_7, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 35 'getelementptr' 'buf_V_7_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.83ns)   --->   "%buf_V_7_load = load i12* %buf_V_7_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 36 'load' 'buf_V_7_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 37 [1/1] (0.69ns)   --->   "%empty_13 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 37 'read' 'empty_13' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_Data_V = extractvalue { i128, i4 } %empty_13, 0" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 38 'extractvalue' 'tmp_Data_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty_13, 1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 39 'extractvalue' 'tmp_User_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %arbitrator_load, label %_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0, label %.preheader393.0" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:183]   --->   Operation 40 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i3 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 41 'zext' 'i3' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_V_0_addr_1 = getelementptr [10240 x i12]* @buf_V_0, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 42 'getelementptr' 'buf_V_0_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i128 %tmp_Data_V to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 43 'trunc' 'tmp_31' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.83ns)   --->   "store i12 %tmp_31, i12* %buf_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 44 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buf_V_1_addr_1 = getelementptr [10240 x i12]* @buf_V_1, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 45 'getelementptr' 'buf_V_1_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_1 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 16, i32 27)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 46 'partselect' 'p_Result_16_trunc_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_1, i12* %buf_V_1_addr_1, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 47 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buf_V_2_addr_1 = getelementptr [10240 x i12]* @buf_V_2, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 48 'getelementptr' 'buf_V_2_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_2 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 32, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 49 'partselect' 'p_Result_16_trunc_2' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_2, i12* %buf_V_2_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 50 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_V_3_addr_1 = getelementptr [10240 x i12]* @buf_V_3, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 51 'getelementptr' 'buf_V_3_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_3 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 48, i32 59)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 52 'partselect' 'p_Result_16_trunc_3' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_3, i12* %buf_V_3_addr_1, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 53 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buf_V_4_addr_1 = getelementptr [10240 x i12]* @buf_V_4, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 54 'getelementptr' 'buf_V_4_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_4 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 64, i32 75)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 55 'partselect' 'p_Result_16_trunc_4' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_4, i12* %buf_V_4_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 56 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buf_V_5_addr_1 = getelementptr [10240 x i12]* @buf_V_5, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 57 'getelementptr' 'buf_V_5_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_5 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 80, i32 91)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 58 'partselect' 'p_Result_16_trunc_5' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_5, i12* %buf_V_5_addr_1, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 59 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%buf_V_6_addr_1 = getelementptr [10240 x i12]* @buf_V_6, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 60 'getelementptr' 'buf_V_6_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_6 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 96, i32 107)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 61 'partselect' 'p_Result_16_trunc_6' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_6, i12* %buf_V_6_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 62 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%buf_V_7_addr_1 = getelementptr [10240 x i12]* @buf_V_7, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 63 'getelementptr' 'buf_V_7_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_7 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 112, i32 123)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 64 'partselect' 'p_Result_16_trunc_7' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_7, i12* %buf_V_7_addr_1, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 65 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 66 [1/1] (0.83ns)   --->   "br label %.loopexit394"   --->   Operation 66 'br' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83>
ST_3 : Operation 67 [2/3] (0.83ns)   --->   "%buf_V_0_load = load i12* %buf_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 67 'load' 'buf_V_0_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 68 [2/3] (0.83ns)   --->   "%buf_V_1_load = load i12* %buf_V_1_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 68 'load' 'buf_V_1_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 69 [2/3] (0.83ns)   --->   "%buf_V_2_load = load i12* %buf_V_2_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 69 'load' 'buf_V_2_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 70 [2/3] (0.83ns)   --->   "%buf_V_3_load = load i12* %buf_V_3_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 70 'load' 'buf_V_3_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 71 [2/3] (0.83ns)   --->   "%buf_V_4_load = load i12* %buf_V_4_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 71 'load' 'buf_V_4_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 72 [2/3] (0.83ns)   --->   "%buf_V_5_load = load i12* %buf_V_5_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 72 'load' 'buf_V_5_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 73 [2/3] (0.83ns)   --->   "%buf_V_6_load = load i12* %buf_V_6_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 73 'load' 'buf_V_6_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 74 [2/3] (0.83ns)   --->   "%buf_V_7_load = load i12* %buf_V_7_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 74 'load' 'buf_V_7_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 75 [1/3] (0.83ns)   --->   "%buf_V_0_load = load i12* %buf_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 75 'load' 'buf_V_0_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 76 [1/3] (0.83ns)   --->   "%buf_V_1_load = load i12* %buf_V_1_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 76 'load' 'buf_V_1_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 77 [1/3] (0.83ns)   --->   "%buf_V_2_load = load i12* %buf_V_2_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 77 'load' 'buf_V_2_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 78 [1/3] (0.83ns)   --->   "%buf_V_3_load = load i12* %buf_V_3_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 78 'load' 'buf_V_3_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 79 [1/3] (0.83ns)   --->   "%buf_V_4_load = load i12* %buf_V_4_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 79 'load' 'buf_V_4_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 80 [1/3] (0.83ns)   --->   "%buf_V_5_load = load i12* %buf_V_5_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 80 'load' 'buf_V_5_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 81 [1/3] (0.83ns)   --->   "%buf_V_6_load = load i12* %buf_V_6_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 81 'load' 'buf_V_6_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 82 [1/3] (0.83ns)   --->   "%buf_V_7_load = load i12* %buf_V_7_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 82 'load' 'buf_V_7_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>

State 5 <SV = 4> <Delay = 1.41>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i128 %tmp_Data_V to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 83 'trunc' 'tmp_8' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %tmp_8 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 84 'zext' 'lhs_V' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V = zext i12 %buf_V_0_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 85 'zext' 'rhs_V' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.41ns)   --->   "%ret_V_9 = sub i17 %lhs_V, %rhs_V" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 86 'sub' 'ret_V_9' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 87 'bitselect' 'tmp_10' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i17 %ret_V_9 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 88 'trunc' 'tmp_12' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_18_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 16, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 89 'partselect' 'p_Result_18_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i16 %p_Result_18_1 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 90 'zext' 'lhs_V_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i12 %buf_V_1_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 91 'zext' 'rhs_V_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.41ns)   --->   "%ret_V_9_1 = sub i17 %lhs_V_1, %rhs_V_1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 92 'sub' 'ret_V_9_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_1, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 93 'bitselect' 'tmp_14' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i17 %ret_V_9_1 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 94 'trunc' 'tmp_16' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_18_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 32, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 95 'partselect' 'p_Result_18_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i16 %p_Result_18_2 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 96 'zext' 'lhs_V_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i12 %buf_V_2_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 97 'zext' 'rhs_V_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.41ns)   --->   "%ret_V_9_2 = sub i17 %lhs_V_2, %rhs_V_2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 98 'sub' 'ret_V_9_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_2, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 99 'bitselect' 'tmp_19' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i17 %ret_V_9_2 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 100 'trunc' 'tmp_20' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_18_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 48, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 101 'partselect' 'p_Result_18_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i16 %p_Result_18_3 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 102 'zext' 'lhs_V_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i12 %buf_V_3_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 103 'zext' 'rhs_V_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.41ns)   --->   "%ret_V_9_3 = sub i17 %lhs_V_3, %rhs_V_3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 104 'sub' 'ret_V_9_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_3, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 105 'bitselect' 'tmp_21' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i17 %ret_V_9_3 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 106 'trunc' 'tmp_22' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_18_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 64, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 107 'partselect' 'p_Result_18_4' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i16 %p_Result_18_4 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 108 'zext' 'lhs_V_4' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i12 %buf_V_4_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 109 'zext' 'rhs_V_4' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.41ns)   --->   "%ret_V_9_4 = sub i17 %lhs_V_4, %rhs_V_4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 110 'sub' 'ret_V_9_4' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_4, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 111 'bitselect' 'tmp_23' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i17 %ret_V_9_4 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 112 'trunc' 'tmp_24' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_18_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 80, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 113 'partselect' 'p_Result_18_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i16 %p_Result_18_5 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 114 'zext' 'lhs_V_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i12 %buf_V_5_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 115 'zext' 'rhs_V_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.41ns)   --->   "%ret_V_9_5 = sub i17 %lhs_V_5, %rhs_V_5" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 116 'sub' 'ret_V_9_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_5, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 117 'bitselect' 'tmp_25' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i17 %ret_V_9_5 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 118 'trunc' 'tmp_26' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_18_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 96, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 119 'partselect' 'p_Result_18_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_6 = zext i16 %p_Result_18_6 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 120 'zext' 'lhs_V_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i12 %buf_V_6_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 121 'zext' 'rhs_V_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.41ns)   --->   "%ret_V_9_6 = sub i17 %lhs_V_6, %rhs_V_6" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 122 'sub' 'ret_V_9_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_6, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 123 'bitselect' 'tmp_27' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i17 %ret_V_9_6 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 124 'trunc' 'tmp_28' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_18_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 112, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 125 'partselect' 'p_Result_18_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V_7 = zext i16 %p_Result_18_7 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 126 'zext' 'lhs_V_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V_7 = zext i12 %buf_V_7_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 127 'zext' 'rhs_V_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.41ns)   --->   "%ret_V_9_7 = sub i17 %lhs_V_7, %rhs_V_7" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 128 'sub' 'ret_V_9_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_7, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 129 'bitselect' 'tmp_29' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i17 %ret_V_9_7 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 130 'trunc' 'tmp_30' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 131 [1/1] (0.37ns)   --->   "%tmp_5 = select i1 %tmp_10, i12 0, i12 %tmp_12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 131 'select' 'tmp_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_V_0_trunc = zext i12 %tmp_5 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 132 'zext' 'tmp_V_0_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.37ns)   --->   "%tmp_7 = select i1 %tmp_14, i12 0, i12 %tmp_16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 133 'select' 'tmp_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_V_1_trunc = zext i12 %tmp_7 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 134 'zext' 'tmp_V_1_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.37ns)   --->   "%tmp_9 = select i1 %tmp_19, i12 0, i12 %tmp_20" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 135 'select' 'tmp_9' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_V_2_trunc = zext i12 %tmp_9 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 136 'zext' 'tmp_V_2_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.37ns)   --->   "%tmp_2 = select i1 %tmp_21, i12 0, i12 %tmp_22" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 137 'select' 'tmp_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_3_trunc = zext i12 %tmp_2 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 138 'zext' 'tmp_V_3_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.37ns)   --->   "%tmp_1 = select i1 %tmp_23, i12 0, i12 %tmp_24" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 139 'select' 'tmp_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V_4_trunc = zext i12 %tmp_1 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 140 'zext' 'tmp_V_4_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.37ns)   --->   "%tmp_3 = select i1 %tmp_25, i12 0, i12 %tmp_26" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 141 'select' 'tmp_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_5_trunc = zext i12 %tmp_3 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 142 'zext' 'tmp_V_5_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.37ns)   --->   "%tmp_6 = select i1 %tmp_27, i12 0, i12 %tmp_28" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 143 'select' 'tmp_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_V_6_trunc = zext i12 %tmp_6 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 144 'zext' 'tmp_V_6_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.37ns)   --->   "%tmp_11 = select i1 %tmp_29, i12 0, i12 %tmp_30" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 145 'select' 'tmp_11' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_13 = call i124 @_ssdm_op_BitConcatenate.i124.i12.i16.i16.i16.i16.i16.i16.i16(i12 %tmp_11, i16 %tmp_V_6_trunc, i16 %tmp_V_5_trunc, i16 %tmp_V_4_trunc, i16 %tmp_V_3_trunc, i16 %tmp_V_2_trunc, i16 %tmp_V_1_trunc, i16 %tmp_V_0_trunc)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 146 'bitconcatenate' 'tmp_13' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_22_7 = zext i124 %tmp_13 to i128" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 147 'zext' 'p_Result_22_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.83ns)   --->   "br label %.loopexit394"   --->   Operation 148 'br' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 149 'specregionbegin' 'tmp' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:179]   --->   Operation 150 'specpipeline' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_Data_V_4 = phi i128 [ %p_Result_22_7, %_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0 ], [ %tmp_Data_V, %.preheader393.0 ]"   --->   Operation 151 'phi' 'tmp_Data_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_4, i4 %tmp_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 152 'write' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:200]   --->   Operation 153 'specregionend' 'empty_14' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 154 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.33>
ST_8 : Operation 155 [1/1] (0.33ns)   --->   "%tmp_4 = xor i1 %arbitrator_load, true" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 155 'xor' 'tmp_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "store i1 %tmp_4, i1* @arbitrator, align 1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:203]   --->   Operation 157 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.25ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178) [21]  (0.835 ns)

 <State 2>: 1.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178) [21]  (0 ns)
	'add' operation ('i', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178) [24]  (1.39 ns)

 <State 3>: 1.53ns
The critical path consists of the following:
	fifo read on port 'StreamIn_V_Data_V' (/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181) [29]  (0.698 ns)
	'store' operation (/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187) of variable 'tmp_31', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181 on array 'buf_V_0' [37]  (0.836 ns)

 <State 4>: 0.836ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193) on array 'buf_V_0' [65]  (0.836 ns)

 <State 5>: 1.42ns
The critical path consists of the following:
	'sub' operation ('ret_V_9', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193) [67]  (1.42 ns)

 <State 6>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.Data.V') with incoming values : ('tmp.Data.V', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181) ('p_Result_22_7', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194) [145]  (0.835 ns)

 <State 7>: 0.698ns
The critical path consists of the following:
	'phi' operation ('tmp.Data.V') with incoming values : ('tmp.Data.V', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181) ('p_Result_22_7', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194) [145]  (0 ns)
	fifo write on port 'StreamOut_V_Data_V' (/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:199) [146]  (0.698 ns)

 <State 8>: 0.337ns
The critical path consists of the following:
	'xor' operation ('tmp_4', /home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:202) [150]  (0.337 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
