Timing Analyzer report for pdp8_top
Sat Jul 03 12:36:20 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 14. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 15. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 16. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 19. Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 22. Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 23. Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 24. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 25. Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 35. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 36. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 37. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 38. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 39. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 40. Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 41. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 43. Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 44. Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 45. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 46. Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 54. Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 55. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 56. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 57. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 58. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 59. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 60. Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 61. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 62. Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 63. Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 64. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 65. Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 66. Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pdp8_top                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.57        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.5%      ;
;     Processor 3            ;  18.9%      ;
;     Processor 4            ;  15.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] }                                                                          ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
; CLOCK_50                                                                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                 ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ePDP8:iPDP8|eCPU:iCPU|rdb }                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 66.99 MHz  ; 66.99 MHz       ; CLOCK_50                                                                                                                                 ;                                                ;
; 126.17 MHz ; 126.17 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 837.52 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                                                 ; -13.927 ; -10019.308    ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.951  ; -109.841      ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -7.061  ; -208.378      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.194  ; -1.041        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.308 ; 0.000         ;
; CLOCK_50                                                                                                                                 ; 0.431 ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.475 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.196 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                   ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -3.480 ; -2870.493     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -2.502 ; -24.675       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.926 ; -6.450        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                   ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0.779 ; 0.000         ;
; CLOCK_50                                                        ; 0.883 ; 0.000         ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.975 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -4.000 ; -2820.731     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -62.884       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.424  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.927 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 15.291     ;
; -13.886 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 15.231     ;
; -13.846 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 15.210     ;
; -13.808 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 15.153     ;
; -13.800 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.288      ; 15.136     ;
; -13.747 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 15.092     ;
; -13.734 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 15.079     ;
; -13.727 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 15.072     ;
; -13.708 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 15.072     ;
; -13.685 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 15.030     ;
; -13.634 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 14.503     ;
; -13.630 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.994     ;
; -13.569 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.933     ;
; -13.561 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 14.430     ;
; -13.556 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.920     ;
; -13.549 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.913     ;
; -13.529 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 14.874     ;
; -13.507 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 14.852     ;
; -13.507 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.871     ;
; -13.496 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.861     ;
; -13.456 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 14.801     ;
; -13.426 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 14.771     ;
; -13.414 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.779     ;
; -13.398 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.763     ;
; -13.380 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 14.697     ;
; -13.358 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.723     ;
; -13.351 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.715     ;
; -13.349 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.306      ; 14.703     ;
; -13.348 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 14.693     ;
; -13.313 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.299      ; 14.660     ;
; -13.278 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.642     ;
; -13.214 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.198     ; 14.064     ;
; -13.201 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.566     ;
; -13.171 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 14.544     ;
; -13.170 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.534     ;
; -13.148 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.306      ; 14.502     ;
; -13.141 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.198     ; 13.991     ;
; -13.117 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 14.482     ;
; -13.084 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.306      ; 14.438     ;
; -13.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.444     ;
; -13.076 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 14.422     ;
; -13.066 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.306      ; 14.420     ;
; -13.054 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.306      ; 14.408     ;
; -12.994 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 14.340     ;
; -12.978 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 14.324     ;
; -12.970 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 14.343     ;
; -12.966 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 13.498     ;
; -12.963 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 13.835     ;
; -12.961 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 13.448     ;
; -12.938 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 14.284     ;
; -12.906 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 14.279     ;
; -12.899 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 14.244     ;
; -12.893 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.280      ; 14.221     ;
; -12.888 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 14.261     ;
; -12.876 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 14.249     ;
; -12.858 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 13.405     ;
; -12.857 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 13.404     ;
; -12.856 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 13.403     ;
; -12.853 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.499     ; 13.355     ;
; -12.852 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.499     ; 13.354     ;
; -12.851 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.499     ; 13.353     ;
; -12.823 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 13.353     ;
; -12.822 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 13.352     ;
; -12.822 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 13.352     ;
; -12.822 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 13.352     ;
; -12.818 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 13.303     ;
; -12.817 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 13.302     ;
; -12.817 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 13.302     ;
; -12.817 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 13.302     ;
; -12.807 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.487     ; 13.321     ;
; -12.781 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 14.127     ;
; -12.753 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 13.286     ;
; -12.748 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 13.236     ;
; -12.731 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 13.278     ;
; -12.726 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.499     ; 13.228     ;
; -12.721 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.085     ;
; -12.699 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 13.228     ;
; -12.698 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 13.227     ;
; -12.697 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 13.226     ;
; -12.697 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 14.043     ;
; -12.664 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 13.176     ;
; -12.664 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 13.194     ;
; -12.664 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 13.194     ;
; -12.663 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 13.175     ;
; -12.663 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 13.175     ;
; -12.663 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 13.175     ;
; -12.662 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 14.005     ;
; -12.659 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 13.144     ;
; -12.659 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 13.144     ;
; -12.650 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 13.546     ;
; -12.646 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 13.176     ;
; -12.641 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 13.126     ;
; -12.630 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 13.995     ;
; -12.594 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.486     ; 13.109     ;
; -12.589 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 13.468     ;
; -12.578 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 13.105     ;
; -12.576 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 13.108     ;
; -12.574 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 13.106     ;
; -12.572 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 13.101     ;
; -12.572 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 13.104     ;
+---------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.951 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.588      ; 9.879      ;
; -9.929 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.560      ; 9.829      ;
; -9.792 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.570      ; 9.702      ;
; -9.720 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.692      ; 9.567      ;
; -9.698 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.664      ; 9.517      ;
; -9.618 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.969      ; 9.927      ;
; -9.563 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.583      ; 9.486      ;
; -9.561 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.674      ; 9.390      ;
; -9.557 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.952      ; 9.849      ;
; -9.508 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.420      ; 9.268      ;
; -9.505 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.952      ; 9.797      ;
; -9.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.972      ; 9.760      ;
; -9.447 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.473      ; 9.260      ;
; -9.411 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.952      ; 9.703      ;
; -9.387 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.587      ; 9.288      ;
; -9.387 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.073      ; 9.615      ;
; -9.371 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.420      ; 9.131      ;
; -9.365 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.559      ; 9.238      ;
; -9.357 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.420      ; 9.117      ;
; -9.332 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.687      ; 9.174      ;
; -9.326 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.056      ; 9.537      ;
; -9.301 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.970      ; 9.611      ;
; -9.277 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.524      ; 8.956      ;
; -9.274 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.056      ; 9.485      ;
; -9.262 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.952      ; 9.554      ;
; -9.252 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.952      ; 9.544      ;
; -9.228 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.569      ; 9.111      ;
; -9.217 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.076      ; 9.448      ;
; -9.216 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.577      ; 8.948      ;
; -9.200 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.545      ; 9.055      ;
; -9.180 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.056      ; 9.391      ;
; -9.161 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a5~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.581      ; 9.082      ;
; -9.150 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.377      ; 8.975      ;
; -9.140 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.524      ; 8.819      ;
; -9.128 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.349      ; 8.925      ;
; -9.126 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.524      ; 8.805      ;
; -9.122 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.952      ; 9.414      ;
; -9.101 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.972      ; 9.413      ;
; -9.087 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.581      ; 8.986      ;
; -9.070 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.074      ; 9.299      ;
; -9.065 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.553      ; 8.936      ;
; -9.064 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.952      ; 9.356      ;
; -9.064 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a17~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.594      ; 8.998      ;
; -9.061 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.553      ; 8.924      ;
; -9.054 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.968      ; 9.336      ;
; -9.041 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.372      ; 8.901      ;
; -9.041 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.952      ; 9.333      ;
; -9.039 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.525      ; 8.874      ;
; -9.031 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.056      ; 9.242      ;
; -9.030 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.430      ; 8.942      ;
; -9.021 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.056      ; 9.232      ;
; -9.008 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.402      ; 8.892      ;
; -8.999 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.582      ; 8.895      ;
; -8.993 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.951      ; 9.258      ;
; -8.991 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.359      ; 8.798      ;
; -8.972 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.533      ; 8.815      ;
; -8.946 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.672      ; 8.787      ;
; -8.944 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.419      ; 8.677      ;
; -8.941 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.401      ; 8.789      ;
; -8.941 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.951      ; 9.206      ;
; -8.928 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.563      ; 8.809      ;
; -8.902 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.535      ; 8.747      ;
; -8.891 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.056      ; 9.102      ;
; -8.884 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.971      ; 9.169      ;
; -8.883 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 8.669      ;
; -8.883 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.345      ; 8.716      ;
; -8.871 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.412      ; 8.765      ;
; -8.870 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.076      ; 9.101      ;
; -8.847 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.951      ; 9.112      ;
; -8.833 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.056      ; 9.044      ;
; -8.821 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.680      ; 8.670      ;
; -8.817 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.758      ; 9.023      ;
; -8.811 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.410      ; 8.668      ;
; -8.810 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.056      ; 9.021      ;
; -8.807 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.419      ; 8.540      ;
; -8.799 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.620      ;
; -8.798 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.672      ; 8.639      ;
; -8.793 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.419      ; 8.526      ;
; -8.791 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.580      ; 8.676      ;
; -8.773 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.420      ; 8.533      ;
; -8.772 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a10~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.418      ; 8.637      ;
; -8.762 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.372      ; 8.582      ;
; -8.756 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.741      ; 8.945      ;
; -8.754 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.962      ; 9.034      ;
; -8.743 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a45~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.358      ; 8.549      ;
; -8.741 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.369      ; 8.558      ;
; -8.737 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.969      ; 9.020      ;
; -8.728 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.934      ; 8.972      ;
; -8.709 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.413      ; 8.604      ;
; -8.707 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.209      ; 8.364      ;
; -8.704 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.741      ; 8.893      ;
; -8.699 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.576      ; 8.593      ;
; -8.698 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.951      ; 8.963      ;
; -8.697 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.811      ; 8.990      ;
; -8.694 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a29~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.568      ; 8.602      ;
; -8.693 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.945      ; 8.956      ;
; -8.688 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.951      ; 8.953      ;
; -8.680 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.061      ; 8.910      ;
; -8.673 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.548      ; 8.531      ;
; -8.667 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.917      ; 8.894      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -7.061 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 9.649      ;
; -7.016 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.082      ; 9.589      ;
; -6.687 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.081      ; 9.259      ;
; -6.646 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.081      ; 9.218      ;
; -6.487 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 9.075      ;
; -6.284 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 8.872      ;
; -6.224 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.081      ; 8.796      ;
; -6.182 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.081      ; 8.754      ;
; -6.176 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 8.764      ;
; -6.157 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.082      ; 8.730      ;
; -6.144 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 8.732      ;
; -6.118 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.082      ; 8.691      ;
; -5.990 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 8.578      ;
; -5.903 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.081      ; 8.475      ;
; -5.902 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.078      ; 8.471      ;
; -5.901 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.081      ; 8.473      ;
; -5.802 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.082      ; 8.375      ;
; -5.793 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.099      ; 8.383      ;
; -5.737 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 8.325      ;
; -5.561 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 8.149      ;
; -5.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.536      ;
; -5.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.536      ;
; -5.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.536      ;
; -5.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.536      ;
; -5.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.536      ;
; -5.245 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.258      ;
; -5.245 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.258      ;
; -5.245 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.258      ;
; -5.156 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.506      ; 8.153      ;
; -5.114 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.506      ; 8.111      ;
; -5.045 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.099      ; 7.635      ;
; -5.017 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.507      ; 8.015      ;
; -4.887 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.507      ; 7.885      ;
; -4.689 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.507      ; 7.687      ;
; -4.631 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.507      ; 7.629      ;
; -4.537 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.423     ; 5.115      ;
; -4.532 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.454      ;
; -4.522 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.444      ;
; -4.519 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 5.442      ;
; -4.517 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.506      ; 7.514      ;
; -4.502 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.423     ; 5.080      ;
; -4.501 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.423     ; 5.079      ;
; -4.484 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.423     ; 5.062      ;
; -4.476 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.506      ; 7.473      ;
; -4.442 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.506      ; 7.439      ;
; -4.441 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.423     ; 5.019      ;
; -4.440 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.506      ; 7.437      ;
; -4.438 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.423     ; 5.016      ;
; -4.435 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.423     ; 5.013      ;
; -4.428 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.423     ; 5.006      ;
; -4.394 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.097      ; 6.982      ;
; -4.379 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.238      ; 5.665      ;
; -4.280 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.503      ; 7.274      ;
; -4.252 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 5.175      ;
; -4.230 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 7.243      ;
; -4.165 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.087      ;
; -4.111 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.237      ; 5.396      ;
; -4.101 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.237      ; 5.386      ;
; -4.088 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 5.011      ;
; -3.996 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.238      ; 5.282      ;
; -3.983 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.237      ; 5.268      ;
; -3.925 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.848      ;
; -3.894 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.524      ; 6.909      ;
; -3.894 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.524      ; 6.909      ;
; -3.879 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.803      ;
; -3.877 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.801      ;
; -3.877 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.801      ;
; -3.871 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.794      ;
; -3.870 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.793      ;
; -3.869 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.207      ; 7.114      ;
; -3.868 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.791      ;
; -3.856 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.238      ; 5.142      ;
; -3.749 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.094      ; 6.334      ;
; -3.705 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.632      ; 7.375      ;
; -3.600 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.523      ;
; -3.591 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.513      ;
; -3.587 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.509      ;
; -3.586 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.508      ;
; -3.585 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.519      ; 6.595      ;
; -3.554 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.478      ;
; -3.552 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.476      ;
; -3.552 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.476      ;
; -3.546 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.469      ;
; -3.545 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.468      ;
; -3.545 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.468      ;
; -3.543 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.466      ;
; -3.543 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.466      ;
; -3.543 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.466      ;
; -3.541 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.464      ;
; -3.540 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.463      ;
; -3.539 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.462      ;
; -3.539 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.462      ;
; -3.538 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.461      ;
; -3.538 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.461      ;
; -3.537 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.459      ;
; -3.536 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.458      ;
; -3.534 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.456      ;
; -3.533 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.455      ;
; -3.532 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.454      ;
; -3.532 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.454      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.194 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.118      ;
; -0.175 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.076     ; 1.100      ;
; -0.168 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.092      ;
; -0.157 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.081      ;
; -0.140 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.064      ;
; -0.132 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.055      ;
; -0.064 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.517      ; 1.072      ;
; -0.011 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.935      ;
; 0.016  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.908      ;
; 0.016  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.908      ;
; 0.034  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.890      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.308 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.841      ; 2.891      ;
; 0.452 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.846      ; 3.040      ;
; 0.454 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.857      ; 3.053      ;
; 0.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.503 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.430      ; 2.675      ;
; 0.562 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.825      ; 3.129      ;
; 0.678 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.394      ; 2.814      ;
; 0.685 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.841      ; 3.268      ;
; 0.773 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.334      ; 2.849      ;
; 0.792 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.399      ; 2.933      ;
; 0.816 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.745      ; 3.803      ;
; 0.817 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.107      ;
; 0.818 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.108      ;
; 0.820 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.110      ;
; 0.822 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.112      ;
; 0.823 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.113      ;
; 0.823 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.113      ;
; 0.824 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.114      ;
; 0.825 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.115      ;
; 0.841 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.394      ; 2.977      ;
; 0.854 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.841      ; 3.437      ;
; 0.861 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.846      ; 3.449      ;
; 0.864 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.353      ; 2.959      ;
; 0.870 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.378      ; 2.990      ;
; 0.877 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.856      ; 3.475      ;
; 0.905 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.355      ; 3.002      ;
; 0.932 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.745      ; 3.919      ;
; 0.934 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.745      ; 3.921      ;
; 0.939 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.825      ; 3.506      ;
; 0.945 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.859      ; 3.546      ;
; 0.956 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.745      ; 3.943      ;
; 0.966 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.392      ; 3.100      ;
; 0.980 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.397      ; 3.119      ;
; 1.006 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.376      ; 3.124      ;
; 1.009 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.375      ; 3.126      ;
; 1.028 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.825      ; 3.595      ;
; 1.049 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.138      ; 0.919      ;
; 1.051 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.840      ; 3.633      ;
; 1.058 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.392      ; 3.192      ;
; 1.064 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.353      ; 3.159      ;
; 1.065 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.375      ; 3.182      ;
; 1.084 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.846      ; 3.672      ;
; 1.091 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.841      ; 3.674      ;
; 1.105 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.841      ; 3.688      ;
; 1.109 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.373      ; 3.224      ;
; 1.127 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.355      ; 3.224      ;
; 1.127 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.844      ; 3.713      ;
; 1.141 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.745      ; 4.128      ;
; 1.146 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.745      ; 4.133      ;
; 1.162 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.825      ; 3.729      ;
; 1.166 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.138      ; 1.036      ;
; 1.171 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.745      ; 4.158      ;
; 1.174 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.148      ;
; 1.199 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.825      ; 3.766      ;
; 1.221 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.195      ;
; 1.230 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.392      ; 3.364      ;
; 1.241 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.844      ; 3.827      ;
; 1.246 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.838      ; 3.826      ;
; 1.248 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.827      ; 3.817      ;
; 1.250 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.827      ; 3.819      ;
; 1.251 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.841      ; 3.834      ;
; 1.265 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.825      ; 3.832      ;
; 1.268 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.242      ;
; 1.273 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.338      ; 3.353      ;
; 1.276 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.843      ; 3.861      ;
; 1.294 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.268      ;
; 1.295 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.411      ; 3.448      ;
; 1.301 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.838      ; 3.881      ;
; 1.301 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.843      ; 3.886      ;
; 1.305 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.843      ; 3.890      ;
; 1.318 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.337      ; 3.397      ;
; 1.327 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.745      ; 4.314      ;
; 1.333 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.733      ; 4.308      ;
; 1.333 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.733      ; 4.308      ;
; 1.335 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.733      ; 4.310      ;
; 1.340 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.314      ;
; 1.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.316      ;
; 1.343 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.317      ;
; 1.350 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.411      ; 3.503      ;
; 1.358 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.359      ; 3.459      ;
; 1.362 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.353      ; 3.457      ;
; 1.365 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.339      ;
; 1.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.351      ;
; 1.381 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.828      ; 3.951      ;
; 1.391 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.392      ; 3.525      ;
; 1.400 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.828      ; 3.970      ;
; 1.412 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.822      ; 3.976      ;
; 1.412 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.844      ; 3.998      ;
; 1.424 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 4.398      ;
; 1.431 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.353      ; 3.526      ;
; 1.451 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.841      ; 4.034      ;
; 1.452 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.357      ; 3.551      ;
; 1.452 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.844      ; 4.038      ;
; 1.453 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.844      ; 4.039      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.431 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 0.746      ;
; 0.433 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                   ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                   ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                   ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                             ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                       ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                       ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                      ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                           ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                           ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.475 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.786      ; 1.003      ;
; 0.511 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.800      ;
; 0.530 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.819      ;
; 0.530 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.819      ;
; 0.555 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.844      ;
; 0.654 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.943      ;
; 0.660 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.949      ;
; 0.708 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.076      ; 0.996      ;
; 0.715 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.004      ;
; 0.729 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.018      ;
; 0.747 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.037      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.196 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.010      ; 1.736      ;
; 1.253 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.241      ; 2.024      ;
; 1.553 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.239      ; 2.322      ;
; 1.622 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.767      ; 1.919      ;
; 1.720 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.988      ; 2.238      ;
; 1.729 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.314      ; 2.573      ;
; 1.761 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.710      ; 2.001      ;
; 1.813 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.349      ; 2.692      ;
; 1.862 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.219      ; 2.611      ;
; 1.909 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.218      ; 2.657      ;
; 2.248 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.860      ; 2.638      ;
; 2.443 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.763      ; 2.736      ;
; 2.544 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.201      ; 3.275      ;
; 2.661 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.236      ; 3.427      ;
; 2.668 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.214      ; 3.412      ;
; 2.684 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.329      ; 3.543      ;
; 2.687 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.729      ; 2.946      ;
; 2.688 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.236      ; 3.454      ;
; 2.722 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.758      ; 3.010      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.012      ; 3.272      ;
; 2.750 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.198      ; 3.478      ;
; 2.758 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.012      ; 3.300      ;
; 2.804 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 2.935      ;
; 2.848 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 3.219      ;
; 2.857 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.546      ; 2.933      ;
; 2.866 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.347      ; 3.743      ;
; 2.872 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.983      ; 3.385      ;
; 2.876 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.764      ; 3.170      ;
; 2.887 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.309      ; 3.726      ;
; 2.944 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.327      ; 3.801      ;
; 2.969 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.178      ; 3.677      ;
; 3.041 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.237      ; 3.808      ;
; 3.062 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.873      ; 3.465      ;
; 3.096 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.243      ; 3.869      ;
; 3.097 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.006      ; 3.633      ;
; 3.110 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.230      ; 3.870      ;
; 3.112 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.062      ; 3.704      ;
; 3.113 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.244      ; 3.887      ;
; 3.113 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.239      ; 3.882      ;
; 3.124 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.207      ; 3.861      ;
; 3.129 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.007      ; 3.666      ;
; 3.129 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.342      ; 4.001      ;
; 3.137 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.181      ; 3.848      ;
; 3.140 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.243      ; 3.913      ;
; 3.157 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.207      ; 3.894      ;
; 3.192 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.190      ; 3.912      ;
; 3.193 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.226      ; 3.949      ;
; 3.238 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.070      ; 3.838      ;
; 3.263 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.717      ; 3.510      ;
; 3.266 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.309      ; 4.105      ;
; 3.278 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.351      ; 4.159      ;
; 3.290 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.015      ; 3.835      ;
; 3.292 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.062      ; 3.884      ;
; 3.312 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.233      ; 4.075      ;
; 3.332 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.213      ; 4.075      ;
; 3.334 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.226      ; 4.090      ;
; 3.337 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.235      ; 4.102      ;
; 3.337 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.334      ; 4.201      ;
; 3.345 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.234      ; 4.109      ;
; 3.357 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.345      ; 4.232      ;
; 3.357 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.739      ; 3.626      ;
; 3.386 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.733      ; 3.649      ;
; 3.394 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.241      ; 4.165      ;
; 3.397 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.338      ; 4.265      ;
; 3.407 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.201      ; 4.138      ;
; 3.426 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.079      ; 4.035      ;
; 3.427 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.225      ; 4.182      ;
; 3.438 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.241      ; 4.209      ;
; 3.443 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.227      ; 4.200      ;
; 3.459 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.219      ; 4.208      ;
; 3.461 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.212      ; 4.203      ;
; 3.462 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.338      ; 4.330      ;
; 3.483 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.560      ; 3.573      ;
; 3.499 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.345      ; 4.374      ;
; 3.502 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.765      ; 3.797      ;
; 3.506 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.321      ; 4.357      ;
; 3.509 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.210      ; 4.249      ;
; 3.542 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.351      ; 4.423      ;
; 3.569 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.234      ; 4.333      ;
; 3.573 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.217      ; 4.320      ;
; 3.591 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.003      ; 4.124      ;
; 3.615 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.832      ; 3.977      ;
; 3.619 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.724      ; 3.873      ;
; 3.629 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.986      ; 4.145      ;
; 3.643 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.321      ; 4.494      ;
; 3.649 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.332      ; 4.511      ;
; 3.653 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.819      ; 4.002      ;
; 3.664 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.008      ; 4.202      ;
; 3.676 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.190      ; 4.396      ;
; 3.691 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.325      ; 4.546      ;
; 3.695 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.505      ; 3.730      ;
; 3.705 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.178      ; 4.413      ;
; 3.708 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.062      ; 4.300      ;
; 3.732 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 4.145      ;
; 3.740 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.207      ; 4.477      ;
; 3.740 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.234      ; 4.504      ;
; 3.741 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.007      ; 4.278      ;
; 3.747 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.243      ; 4.520      ;
; 3.757 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.219      ; 4.506      ;
; 3.766 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.242      ; 4.538      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.480 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.415      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 4.260      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.367 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.168      ;
; -3.285 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.220      ;
; -3.203 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.120      ;
; -3.203 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.120      ;
; -3.203 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.120      ;
; -3.203 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshift                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 4.117      ;
; -3.203 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEwait                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 4.117      ;
; -3.203 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.120      ;
; -3.203 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.120      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.112      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|tirREG                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[10]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.108      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[11]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.108      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[12]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 4.108      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.111      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.116      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[0]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[1]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[2]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadIR                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.115      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchAddr                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateHaltDone                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadData                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadAddr                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDepositWriteData                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIexecute                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.111      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadDataIND                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.111      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOT                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.111      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateContinue                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.113      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.115      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.115      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.115      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.115      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.115      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxdd[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxdd[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStop  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateDone  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStop  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateDone  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
; -3.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.117      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.502 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.979      ; 2.799      ;
; -2.424 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.965      ; 2.707      ;
; -2.383 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.090      ; 2.628      ;
; -2.380 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.078      ; 2.627      ;
; -2.354 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.828      ; 2.629      ;
; -2.319 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.828      ; 2.629      ;
; -2.305 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.076      ; 2.536      ;
; -2.302 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.775      ; 2.525      ;
; -2.302 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.064      ; 2.535      ;
; -2.276 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.814      ; 2.537      ;
; -2.241 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.814      ; 2.537      ;
; -2.225 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.764      ; 2.477      ;
; -2.224 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.761      ; 2.433      ;
; -2.147 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.750      ; 2.385      ;
; -2.127 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.951      ; 2.388      ;
; -2.049 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.937      ; 2.296      ;
; -1.811 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.986      ; 2.102      ;
; -1.733 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.972      ; 2.010      ;
; -1.558 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.985      ; 1.857      ;
; -1.525 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.986      ; 1.851      ;
; -1.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.971      ; 1.741      ;
; -1.424 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.972      ; 1.736      ;
; -1.189 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.984      ; 1.836      ;
; -1.099 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.970      ; 1.732      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.926 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.282      ; 4.199      ;
; -0.926 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.282      ; 4.199      ;
; -0.926 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.282      ; 4.199      ;
; -0.918 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.281      ; 4.190      ;
; -0.918 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.281      ; 4.190      ;
; -0.918 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.281      ; 4.190      ;
; -0.918 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.281      ; 4.190      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.779 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.237      ; 1.546      ;
; 0.787 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.235      ; 1.552      ;
; 0.787 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.236      ; 1.553      ;
; 0.901 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.250      ; 1.681      ;
; 0.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.249      ; 1.687      ;
; 0.911 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.248      ; 1.689      ;
; 0.988 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.237      ; 1.755      ;
; 1.118 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.250      ; 1.898      ;
; 1.350 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.201      ; 2.081      ;
; 1.422 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.345      ; 2.297      ;
; 1.434 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.332      ; 2.296      ;
; 1.480 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.214      ; 2.224      ;
; 1.552 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.358      ; 2.440      ;
; 1.555 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.006      ; 2.091      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.345      ; 2.439      ;
; 1.651 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 2.199      ;
; 1.683 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.230      ; 2.443      ;
; 1.685 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 2.234      ;
; 1.695 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.073      ; 2.298      ;
; 1.695 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.073      ; 2.298      ;
; 1.781 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.031      ; 2.342      ;
; 1.813 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.243      ; 2.586      ;
; 1.825 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.086      ; 2.441      ;
; 1.825 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.086      ; 2.441      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.883 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.668      ;
; 0.883 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.668      ;
; 0.883 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.668      ;
; 0.883 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.668      ;
; 0.883 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.668      ;
; 1.155 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.155 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.155 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.155 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.155 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.155 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.672      ;
; 1.427 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.706      ;
; 1.427 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.706      ;
; 1.427 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.706      ;
; 1.699 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.977      ;
; 1.699 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.977      ;
; 1.699 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.977      ;
; 1.699 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.977      ;
; 1.699 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.977      ;
; 1.699 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.977      ;
; 2.410 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.617      ; 3.239      ;
; 2.410 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.617      ; 3.239      ;
; 2.410 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.617      ; 3.239      ;
; 2.410 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.617      ; 3.239      ;
; 2.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopNOP                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.580      ; 3.236      ;
; 2.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopSET                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.580      ; 3.236      ;
; 2.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.580      ; 3.236      ;
; 2.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopSET                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.580      ; 3.236      ;
; 2.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 3.750      ;
; 2.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 3.750      ;
; 2.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 3.750      ;
; 2.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 3.750      ;
; 2.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 3.750      ;
; 2.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 3.750      ;
; 2.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.655      ; 3.750      ;
; 2.884 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 3.760      ;
; 2.884 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 3.760      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateDecodeInstruction                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 3.751      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq4                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 3.751      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq3                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 3.751      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup3Seq3                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 3.751      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup2Seq2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 3.751      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.650      ; 3.757      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.650      ; 3.757      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.650      ; 3.757      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.650      ; 3.757      ;
; 2.895 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.650      ; 3.757      ;
; 2.896 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIncAddr                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.648      ; 3.756      ;
; 2.896 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eHLTTRP:iHLTTRP|hlttrpREG                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 3.752      ;
; 2.897 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.758      ;
; 2.897 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.758      ;
; 2.897 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.758      ;
; 2.897 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.649      ; 3.758      ;
; 2.899 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEmuy                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 3.738      ;
; 2.899 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEreadDADdata1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 3.738      ;
; 2.899 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEreadDADdata0                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 3.738      ;
; 2.900 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 3.739      ;
; 2.900 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 3.739      ;
; 2.901 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.627      ; 3.740      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.904 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 3.744      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_latKbDV1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 3.251      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 3.251      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.247      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.247      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.247      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.247      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.247      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.247      ;
; 2.908 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.247      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|tirREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 3.757      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 3.757      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 3.757      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 3.757      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 3.757      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eGTF:iGTF|gtfREG                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.636      ; 3.759      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.636      ; 3.759      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.636      ; 3.759      ;
; 2.911 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.636      ; 3.759      ;
; 2.913 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.610      ; 3.735      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.975 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 3.949      ;
; 0.975 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 3.949      ;
; 0.975 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 3.949      ;
; 0.975 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.732      ; 3.949      ;
; 0.983 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.733      ; 3.958      ;
; 0.983 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.733      ; 3.958      ;
; 0.983 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.733      ; 3.958      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 72.81 MHz  ; 72.81 MHz       ; CLOCK_50                                                                                                                                 ;                                                ;
; 136.61 MHz ; 136.61 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 902.53 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                                                 ; -12.735 ; -9286.354     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.340  ; -103.246      ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -6.666  ; -194.482      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.110  ; -0.540        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.281 ; 0.000         ;
; CLOCK_50                                                                                                                                 ; 0.382 ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.480 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.212 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -3.110 ; -2526.068     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -2.447 ; -24.084       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.816 ; -5.680        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.751 ; 0.000         ;
; CLOCK_50                                                        ; 0.814 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0.836 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -4.000 ; -2820.526     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -65.749       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.307  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.735 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 14.052     ;
; -12.719 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 14.036     ;
; -12.677 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 13.968     ;
; -12.639 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.942     ;
; -12.568 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.871     ;
; -12.519 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.822     ;
; -12.458 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.190     ; 13.307     ;
; -12.454 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.757     ;
; -12.452 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.769     ;
; -12.432 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.735     ;
; -12.424 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.727     ;
; -12.390 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.190     ; 13.239     ;
; -12.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.687     ;
; -12.381 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.698     ;
; -12.368 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.671     ;
; -12.361 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.664     ;
; -12.342 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.659     ;
; -12.332 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.649     ;
; -12.326 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 13.603     ;
; -12.297 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.600     ;
; -12.270 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.587     ;
; -12.267 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.584     ;
; -12.252 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.569     ;
; -12.245 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.562     ;
; -12.237 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.554     ;
; -12.224 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.541     ;
; -12.174 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.491     ;
; -12.165 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.468     ;
; -12.159 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.470     ;
; -12.155 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 13.455     ;
; -12.110 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.427     ;
; -12.107 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 12.942     ;
; -12.088 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.405     ;
; -12.039 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 12.874     ;
; -12.012 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.329     ;
; -12.008 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 12.557     ;
; -12.006 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 12.595     ;
; -11.991 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.294     ;
; -11.978 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 13.295     ;
; -11.972 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 13.297     ;
; -11.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.282     ;
; -11.951 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 13.266     ;
; -11.936 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.247     ;
; -11.926 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.237     ;
; -11.919 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.222     ;
; -11.901 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.204     ;
; -11.889 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.200     ;
; -11.873 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.176     ;
; -11.863 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 12.436     ;
; -11.854 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 12.416     ;
; -11.852 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.400     ; 12.454     ;
; -11.852 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 12.414     ;
; -11.852 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 12.414     ;
; -11.850 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.400     ; 12.452     ;
; -11.850 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.400     ; 12.452     ;
; -11.844 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 12.406     ;
; -11.844 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.147     ;
; -11.842 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.400     ; 12.444     ;
; -11.824 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 12.370     ;
; -11.823 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 12.369     ;
; -11.823 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 12.369     ;
; -11.823 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 12.369     ;
; -11.822 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 12.408     ;
; -11.821 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 12.407     ;
; -11.821 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 12.407     ;
; -11.821 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 12.407     ;
; -11.810 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.111     ; 12.701     ;
; -11.808 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.184     ; 12.663     ;
; -11.804 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.247      ; 13.090     ;
; -11.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 13.109     ;
; -11.781 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.452     ; 12.331     ;
; -11.779 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 12.369     ;
; -11.764 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 12.672     ;
; -11.749 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 13.074     ;
; -11.739 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 13.064     ;
; -11.737 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 12.284     ;
; -11.737 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 12.284     ;
; -11.737 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 13.040     ;
; -11.735 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 12.322     ;
; -11.735 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 12.322     ;
; -11.719 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.561     ; 12.160     ;
; -11.709 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 12.295     ;
; -11.707 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 12.293     ;
; -11.707 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 12.293     ;
; -11.702 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 13.027     ;
; -11.699 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 12.285     ;
; -11.679 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 12.249     ;
; -11.678 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 12.248     ;
; -11.678 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 12.248     ;
; -11.678 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 12.248     ;
; -11.673 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.421     ; 12.254     ;
; -11.670 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 12.217     ;
; -11.670 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.111     ; 12.561     ;
; -11.668 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 12.255     ;
; -11.661 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 12.964     ;
; -11.657 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 12.974     ;
; -11.656 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 12.560     ;
; -11.654 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 12.558     ;
; -11.654 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 12.558     ;
; -11.647 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.418     ; 12.231     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.340 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.473      ; 9.244      ;
; -9.327 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.448      ; 9.206      ;
; -9.197 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.457      ; 9.085      ;
; -9.129 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.565      ; 8.960      ;
; -9.129 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.790      ; 9.350      ;
; -9.116 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.540      ; 8.922      ;
; -9.083 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.807      ; 9.321      ;
; -9.038 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.340      ; 8.809      ;
; -8.989 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.790      ; 9.210      ;
; -8.986 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.549      ; 8.801      ;
; -8.981 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.468      ; 8.880      ;
; -8.918 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.882      ; 9.066      ;
; -8.900 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 8.622      ;
; -8.893 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.790      ; 9.114      ;
; -8.886 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.807      ; 9.124      ;
; -8.886 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.811      ; 9.128      ;
; -8.872 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.899      ; 9.037      ;
; -8.842 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 8.723      ;
; -8.829 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.447      ; 8.685      ;
; -8.827 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.432      ; 8.525      ;
; -8.821 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 8.543      ;
; -8.792 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 8.514      ;
; -8.778 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.882      ; 8.926      ;
; -8.770 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.560      ; 8.596      ;
; -8.699 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.456      ; 8.564      ;
; -8.692 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.790      ; 8.913      ;
; -8.689 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.383      ; 8.338      ;
; -8.682 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.882      ; 8.830      ;
; -8.675 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.899      ; 8.840      ;
; -8.675 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.903      ; 8.844      ;
; -8.675 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.790      ; 8.896      ;
; -8.631 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.789      ; 8.829      ;
; -8.620 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.790      ; 8.841      ;
; -8.611 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.440      ; 8.455      ;
; -8.610 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a5~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 8.506      ;
; -8.610 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.383      ; 8.259      ;
; -8.585 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.806      ; 8.800      ;
; -8.583 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.285      ; 8.400      ;
; -8.581 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.383      ; 8.230      ;
; -8.570 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.260      ; 8.362      ;
; -8.553 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.811      ; 8.795      ;
; -8.540 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.339      ; 8.288      ;
; -8.539 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.272      ; 8.377      ;
; -8.535 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.790      ; 8.756      ;
; -8.529 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a17~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.474      ; 8.434      ;
; -8.524 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.790      ; 8.745      ;
; -8.509 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 8.387      ;
; -8.496 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.444      ; 8.349      ;
; -8.491 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.789      ; 8.689      ;
; -8.483 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.467      ; 8.359      ;
; -8.482 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.448      ; 8.334      ;
; -8.481 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.882      ; 8.629      ;
; -8.471 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.329      ; 8.361      ;
; -8.469 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.423      ; 8.296      ;
; -8.464 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.882      ; 8.612      ;
; -8.458 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 8.323      ;
; -8.440 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.269      ; 8.241      ;
; -8.419 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.543      ; 8.241      ;
; -8.413 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.427      ; 8.244      ;
; -8.411 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 8.243      ;
; -8.409 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.882      ; 8.557      ;
; -8.402 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 8.101      ;
; -8.400 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.250      ; 8.216      ;
; -8.395 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.789      ; 8.593      ;
; -8.388 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.806      ; 8.603      ;
; -8.388 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.810      ; 8.607      ;
; -8.372 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.602      ; 8.506      ;
; -8.366 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.453      ; 8.228      ;
; -8.342 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.903      ; 8.511      ;
; -8.339 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.432      ; 8.175      ;
; -8.328 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.313      ; 8.202      ;
; -8.326 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.619      ; 8.477      ;
; -8.324 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.882      ; 8.472      ;
; -8.323 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 8.022      ;
; -8.313 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.882      ; 8.461      ;
; -8.308 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 8.030      ;
; -8.305 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.308      ; 8.144      ;
; -8.298 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.786      ; 8.493      ;
; -8.294 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 7.993      ;
; -8.284 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.462      ; 8.148      ;
; -8.283 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.553      ; 8.115      ;
; -8.282 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a10~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 8.128      ;
; -8.281 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.152      ; 7.965      ;
; -8.277 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.543      ; 8.099      ;
; -8.271 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.765      ; 8.440      ;
; -8.270 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.528      ; 8.077      ;
; -8.260 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.646      ; 8.467      ;
; -8.252 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.803      ; 8.464      ;
; -8.232 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.870      ; 8.381      ;
; -8.232 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.602      ; 8.366      ;
; -8.228 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a45~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.266      ; 8.026      ;
; -8.226 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.887      ; 8.392      ;
; -8.225 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.782      ; 8.411      ;
; -8.224 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.280      ; 8.036      ;
; -8.214 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.438      ;
; -8.208 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.273      ; 8.013      ;
; -8.207 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.336      ; 7.952      ;
; -8.194 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.789      ; 8.392      ;
; -8.187 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.313      ; 8.061      ;
; -8.183 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.254      ; 8.003      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -6.666 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 9.092      ;
; -6.646 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.914      ; 9.052      ;
; -6.303 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.915      ; 8.710      ;
; -6.272 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.915      ; 8.679      ;
; -6.110 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 8.536      ;
; -5.916 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 8.342      ;
; -5.873 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.915      ; 8.280      ;
; -5.841 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.915      ; 8.248      ;
; -5.796 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 8.222      ;
; -5.774 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.914      ; 8.180      ;
; -5.766 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.914      ; 8.172      ;
; -5.766 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 8.192      ;
; -5.646 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 8.072      ;
; -5.574 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.910      ; 7.976      ;
; -5.559 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.915      ; 7.966      ;
; -5.558 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.915      ; 7.965      ;
; -5.445 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.914      ; 7.851      ;
; -5.443 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.939      ; 7.874      ;
; -5.376 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 7.802      ;
; -5.193 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 7.619      ;
; -5.130 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 7.910      ;
; -5.130 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 7.910      ;
; -5.130 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 7.910      ;
; -5.130 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 7.910      ;
; -5.130 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 7.910      ;
; -4.859 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 7.639      ;
; -4.859 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 7.639      ;
; -4.859 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 7.639      ;
; -4.785 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.269      ; 7.546      ;
; -4.747 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.269      ; 7.508      ;
; -4.726 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.939      ; 7.157      ;
; -4.638 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.268      ; 7.398      ;
; -4.515 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.268      ; 7.275      ;
; -4.433 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.268      ; 7.193      ;
; -4.381 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.268      ; 7.141      ;
; -4.177 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.269      ; 6.938      ;
; -4.176 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.269      ; 6.937      ;
; -4.171 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.269      ; 6.932      ;
; -4.158 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 5.089      ;
; -4.141 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 5.072      ;
; -4.133 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.269      ; 6.894      ;
; -4.122 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 5.053      ;
; -4.100 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.372     ; 4.730      ;
; -4.087 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.934      ; 6.513      ;
; -4.066 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.372     ; 4.696      ;
; -4.066 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.372     ; 4.696      ;
; -4.049 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.372     ; 4.679      ;
; -4.033 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.264      ; 6.789      ;
; -4.010 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.208      ; 5.257      ;
; -4.008 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.372     ; 4.638      ;
; -4.002 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.372     ; 4.632      ;
; -4.000 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.372     ; 4.630      ;
; -3.995 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.372     ; 4.625      ;
; -3.888 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.288      ; 6.668      ;
; -3.850 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.781      ;
; -3.836 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.767      ;
; -3.768 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.208      ; 5.015      ;
; -3.749 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.208      ; 4.996      ;
; -3.723 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.654      ;
; -3.711 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.208      ; 4.958      ;
; -3.688 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.208      ; 4.935      ;
; -3.684 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.615      ;
; -3.665 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.597      ;
; -3.663 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.595      ;
; -3.663 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.595      ;
; -3.644 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.575      ;
; -3.643 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.574      ;
; -3.641 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.572      ;
; -3.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.208      ; 4.832      ;
; -3.572 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.293      ; 6.357      ;
; -3.572 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.293      ; 6.357      ;
; -3.474 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.926      ; 5.892      ;
; -3.465 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.101      ; 6.595      ;
; -3.385 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.316      ;
; -3.366 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.298      ;
; -3.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.296      ;
; -3.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.296      ;
; -3.362 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.293      ;
; -3.355 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.286      ;
; -3.345 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.276      ;
; -3.344 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.275      ;
; -3.343 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.275      ;
; -3.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.273      ;
; -3.341 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.273      ;
; -3.341 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.273      ;
; -3.336 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.268      ;
; -3.334 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.266      ;
; -3.334 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.266      ;
; -3.322 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.253      ;
; -3.321 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.252      ;
; -3.319 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.250      ;
; -3.315 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.246      ;
; -3.314 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.245      ;
; -3.312 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.243      ;
; -3.290 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.221      ;
; -3.287 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.280      ; 6.059      ;
; -3.271 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.203      ;
; -3.269 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.201      ;
; -3.269 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.201      ;
; -3.266 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.455      ; 6.750      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.110 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.408      ; 1.010      ;
; -0.108 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.043      ;
; -0.092 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.026      ;
; -0.069 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.003      ;
; -0.060 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 0.993      ;
; -0.055 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.989      ;
; -0.046 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.980      ;
; 0.091  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.843      ;
; 0.116  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.818      ;
; 0.116  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.818      ;
; 0.131  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.803      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.281 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.600      ; 2.606      ;
; 0.376 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.615      ; 2.716      ;
; 0.385 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.608      ; 2.718      ;
; 0.403 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.436 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.215      ; 2.376      ;
; 0.491 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.579      ; 2.795      ;
; 0.597 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.189      ; 2.511      ;
; 0.598 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.414      ;
; 0.621 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.600      ; 2.946      ;
; 0.694 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.117      ; 2.536      ;
; 0.701 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.517      ;
; 0.702 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.518      ;
; 0.706 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.196      ; 2.627      ;
; 0.717 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.533      ;
; 0.744 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.189      ; 2.658      ;
; 0.760 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.608      ; 3.093      ;
; 0.766 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.165      ; 2.656      ;
; 0.768 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.599      ; 3.092      ;
; 0.773 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.039      ;
; 0.774 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.040      ;
; 0.774 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.142      ; 2.641      ;
; 0.778 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.044      ;
; 0.780 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.046      ;
; 0.781 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.047      ;
; 0.781 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.047      ;
; 0.782 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.048      ;
; 0.783 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.049      ;
; 0.791 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.609      ; 3.125      ;
; 0.811 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.148      ; 2.684      ;
; 0.819 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.617      ; 3.161      ;
; 0.831 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.579      ; 3.135      ;
; 0.866 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.190      ; 2.781      ;
; 0.871 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.184      ; 2.780      ;
; 0.883 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.699      ;
; 0.886 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.702      ;
; 0.904 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.163      ; 2.792      ;
; 0.909 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.725      ;
; 0.912 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.579      ; 3.216      ;
; 0.915 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.164      ; 2.804      ;
; 0.926 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.206      ; 0.847      ;
; 0.935 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.589      ; 3.249      ;
; 0.940 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.608      ; 3.273      ;
; 0.960 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.183      ; 2.868      ;
; 0.962 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.599      ; 3.286      ;
; 0.963 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.768      ;
; 0.978 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.164      ; 2.867      ;
; 0.980 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.143      ; 2.848      ;
; 0.982 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.599      ; 3.306      ;
; 0.993 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.158      ; 2.876      ;
; 1.004 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.809      ;
; 1.012 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.603      ; 3.340      ;
; 1.014 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.148      ; 2.887      ;
; 1.018 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.577      ; 3.320      ;
; 1.033 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.838      ;
; 1.036 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.841      ;
; 1.037 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.842      ;
; 1.038 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.843      ;
; 1.038 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.206      ; 0.959      ;
; 1.044 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.849      ;
; 1.046 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.851      ;
; 1.047 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.852      ;
; 1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.867      ;
; 1.066 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.579      ; 3.370      ;
; 1.068 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.873      ;
; 1.079 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.884      ;
; 1.083 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.602      ; 3.410      ;
; 1.093 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.590      ; 3.408      ;
; 1.107 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.583      ; 3.415      ;
; 1.108 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.583      ; 3.416      ;
; 1.114 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.184      ; 3.023      ;
; 1.122 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.599      ; 3.446      ;
; 1.126 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.579      ; 3.430      ;
; 1.128 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.605      ; 3.458      ;
; 1.134 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.939      ;
; 1.136 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.124      ; 2.985      ;
; 1.153 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.190      ; 3.068      ;
; 1.156 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.590      ; 3.471      ;
; 1.159 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.605      ; 3.489      ;
; 1.169 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.605      ; 3.499      ;
; 1.190 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.122      ; 3.037      ;
; 1.209 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.014      ;
; 1.216 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.155      ; 3.096      ;
; 1.216 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.190      ; 3.131      ;
; 1.222 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.582      ; 3.529      ;
; 1.223 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.028      ;
; 1.224 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.029      ;
; 1.225 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.030      ;
; 1.231 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.036      ;
; 1.232 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.037      ;
; 1.233 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.038      ;
; 1.233 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.038      ;
; 1.233 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.143      ; 3.101      ;
; 1.234 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.039      ;
; 1.234 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 4.039      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                   ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                   ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                   ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                       ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.387 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                             ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                       ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                       ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle                                                                       ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle                                                                       ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                       ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE04                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE04                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                      ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                           ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                           ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.480 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.743      ;
; 0.496 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.759      ;
; 0.496 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.759      ;
; 0.520 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.783      ;
; 0.527 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.646      ; 0.898      ;
; 0.612 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.875      ;
; 0.618 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.881      ;
; 0.632 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.894      ;
; 0.637 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.900      ;
; 0.661 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.925      ;
; 0.672 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.935      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.212 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.840      ; 1.582      ;
; 1.227 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.050      ; 1.807      ;
; 1.503 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.047      ; 2.080      ;
; 1.586 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.717      ;
; 1.663 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.113      ; 2.306      ;
; 1.670 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.820      ; 2.020      ;
; 1.710 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.563      ; 1.803      ;
; 1.727 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.146      ; 2.403      ;
; 1.786 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.033      ; 2.349      ;
; 1.824 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.029      ; 2.383      ;
; 2.143 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.688      ; 2.361      ;
; 2.317 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 2.449      ;
; 2.386 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 2.935      ;
; 2.496 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.047      ; 3.073      ;
; 2.502 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.024      ; 3.056      ;
; 2.517 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.047      ; 3.094      ;
; 2.542 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.578      ; 2.650      ;
; 2.565 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.842      ; 2.937      ;
; 2.577 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 2.707      ;
; 2.598 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.016      ; 3.144      ;
; 2.623 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.126      ; 3.279      ;
; 2.644 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.455      ; 2.629      ;
; 2.660 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.673      ; 2.863      ;
; 2.666 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.842      ; 3.038      ;
; 2.680 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.144      ; 3.354      ;
; 2.688 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.409      ; 2.627      ;
; 2.697 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.107      ; 3.334      ;
; 2.697 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.814      ; 3.041      ;
; 2.697 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 2.831      ;
; 2.727 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.126      ; 3.383      ;
; 2.773 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.997      ; 3.300      ;
; 2.833 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.046      ; 3.409      ;
; 2.871 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.701      ; 3.102      ;
; 2.894 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.888      ; 3.312      ;
; 2.897 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.263      ;
; 2.906 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.053      ; 3.489      ;
; 2.906 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.842      ; 3.278      ;
; 2.918 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.052      ; 3.500      ;
; 2.918 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.048      ; 3.496      ;
; 2.920 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.000      ; 3.450      ;
; 2.924 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 3.479      ;
; 2.927 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.139      ; 3.596      ;
; 2.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.052      ; 3.548      ;
; 2.967 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.038      ; 3.535      ;
; 2.979 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 3.520      ;
; 2.990 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.041      ; 3.561      ;
; 3.036 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 3.591      ;
; 3.038 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.148      ; 3.716      ;
; 3.044 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.107      ; 3.681      ;
; 3.069 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.888      ; 3.487      ;
; 3.104 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.043      ; 3.677      ;
; 3.106 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.023      ; 3.659      ;
; 3.108 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.045      ; 3.683      ;
; 3.114 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.558      ; 3.202      ;
; 3.115 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.038      ; 3.683      ;
; 3.122 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.893      ; 3.545      ;
; 3.125 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.134      ; 3.789      ;
; 3.154 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.585      ; 3.269      ;
; 3.165 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 3.714      ;
; 3.165 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.847      ; 3.542      ;
; 3.170 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.577      ; 3.277      ;
; 3.174 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 3.606      ;
; 3.177 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.042      ; 3.749      ;
; 3.185 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.037      ; 3.752      ;
; 3.191 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.049      ; 3.770      ;
; 3.216 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.033      ; 3.779      ;
; 3.218 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.021      ; 3.769      ;
; 3.239 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.142      ; 3.911      ;
; 3.240 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.049      ; 3.819      ;
; 3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.142      ; 3.916      ;
; 3.249 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.135      ; 3.914      ;
; 3.252 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.135      ; 3.917      ;
; 3.267 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.121      ; 3.918      ;
; 3.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.148      ; 3.951      ;
; 3.284 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.605      ; 3.419      ;
; 3.291 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.413      ; 3.234      ;
; 3.311 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.038      ; 3.879      ;
; 3.312 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.027      ; 3.869      ;
; 3.320 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 3.872      ;
; 3.340 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.043      ; 3.913      ;
; 3.346 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.833      ; 3.709      ;
; 3.376 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.817      ; 3.723      ;
; 3.378 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.121      ; 4.029      ;
; 3.379 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.659      ; 3.568      ;
; 3.380 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.563      ; 3.473      ;
; 3.388 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.129      ; 4.047      ;
; 3.408 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.646      ; 3.584      ;
; 3.417 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 3.958      ;
; 3.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.838      ; 3.789      ;
; 3.439 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.888      ; 3.857      ;
; 3.443 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.997      ; 3.970      ;
; 3.455 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.043      ; 4.028      ;
; 3.463 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.842      ; 3.835      ;
; 3.468 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.367      ; 3.365      ;
; 3.477 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.052      ; 4.059      ;
; 3.478 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 4.027      ;
; 3.482 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.030      ; 4.042      ;
; 3.483 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.708      ; 3.721      ;
; 3.492 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.051      ; 4.073      ;
; 3.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 3.969      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 3.918      ;
; -3.085 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.024      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -3.002 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 3.801      ;
; -2.919 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.858      ;
; -2.866 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.791      ;
; -2.866 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.791      ;
; -2.866 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.791      ;
; -2.866 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshift                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.788      ;
; -2.866 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEwait                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.788      ;
; -2.866 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.791      ;
; -2.866 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.791      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|tirREG                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.783      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDepositWriteData                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.783      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.783      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxdd[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxdd[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStop  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateDone  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateDone  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateDone  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.787      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.781      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[10]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.779      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[11]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.779      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[12]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.779      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.781      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[0]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.779      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[1]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.779      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[2]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.779      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadIR                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchAddr                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateHaltDone                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadData                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadAddr                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIexecute                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.780      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadDataIND                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.780      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOT                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.781      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateContinue                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.779      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.779      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.786      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.786      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.786      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.786      ;
; -2.854 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.786      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.447 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.814      ; 2.670      ;
; -2.339 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.805      ; 2.553      ;
; -2.326 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.910      ; 2.502      ;
; -2.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.898      ; 2.501      ;
; -2.298 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.674      ; 2.503      ;
; -2.268 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.674      ; 2.503      ;
; -2.242 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 2.404      ;
; -2.218 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.901      ; 2.385      ;
; -2.216 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.889      ; 2.384      ;
; -2.190 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.665      ; 2.386      ;
; -2.173 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.616      ; 2.355      ;
; -2.160 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.665      ; 2.386      ;
; -2.134 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.621      ; 2.287      ;
; -2.077 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.793      ; 2.274      ;
; -2.065 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.607      ; 2.238      ;
; -1.969 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.784      ; 2.157      ;
; -1.774 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.818      ; 1.994      ;
; -1.666 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 1.877      ;
; -1.500 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.817      ; 1.726      ;
; -1.471 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.818      ; 1.720      ;
; -1.392 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.808      ; 1.609      ;
; -1.363 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 1.603      ;
; -1.184 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.815      ; 1.722      ;
; -1.076 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.806      ; 1.605      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.816 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.166      ; 3.974      ;
; -0.816 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.166      ; 3.974      ;
; -0.816 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.166      ; 3.974      ;
; -0.808 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.165      ; 3.965      ;
; -0.808 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.165      ; 3.965      ;
; -0.808 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.165      ; 3.965      ;
; -0.808 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.165      ; 3.965      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.751 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.556      ;
; 0.751 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.556      ;
; 0.751 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.556      ;
; 0.751 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.556      ;
; 0.760 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.565      ;
; 0.760 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.565      ;
; 0.760 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.580      ; 3.565      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.814 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.531      ; 1.540      ;
; 0.814 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.531      ; 1.540      ;
; 0.814 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.531      ; 1.540      ;
; 0.814 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.531      ; 1.540      ;
; 0.814 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.531      ; 1.540      ;
; 1.058 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.324      ;
; 1.058 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.324      ;
; 1.058 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.324      ;
; 1.058 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.324      ;
; 1.058 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.324      ;
; 1.058 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.324      ;
; 1.274 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.540      ;
; 1.274 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.540      ;
; 1.274 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.540      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.321 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.578      ;
; 1.321 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.578      ;
; 1.321 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.578      ;
; 1.526 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.782      ;
; 1.526 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.782      ;
; 1.526 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.782      ;
; 1.526 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.782      ;
; 1.526 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.782      ;
; 1.526 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.782      ;
; 2.150 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.574      ; 2.919      ;
; 2.150 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.574      ; 2.919      ;
; 2.150 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.574      ; 2.919      ;
; 2.150 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.574      ; 2.919      ;
; 2.182 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopNOP                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.916      ;
; 2.182 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopSET                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.916      ;
; 2.182 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.916      ;
; 2.182 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopSET                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.539      ; 2.916      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.617      ; 3.391      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.617      ; 3.391      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.381      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.381      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.381      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.381      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.381      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.381      ;
; 2.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.381      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.388      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.388      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.388      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.388      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateDecodeInstruction                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.381      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq4                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.381      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq3                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.381      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup3Seq3                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.381      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup2Seq2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.381      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.603      ; 3.387      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.603      ; 3.387      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.603      ; 3.387      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.603      ; 3.387      ;
; 2.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.603      ; 3.387      ;
; 2.590 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIncAddr                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.602      ; 3.387      ;
; 2.590 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eHLTTRP:iHLTTRP|hlttrpREG                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.382      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.587      ; 3.376      ;
; 2.595 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.581      ; 3.371      ;
; 2.595 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEmuy                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.580      ; 3.370      ;
; 2.595 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEreadDADdata1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.580      ; 3.370      ;
; 2.595 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEreadDADdata0                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.580      ; 3.370      ;
; 2.595 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.581      ; 3.371      ;
; 2.595 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.581      ; 3.371      ;
; 2.601 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|tirREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 3.387      ;
; 2.602 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 3.387      ;
; 2.602 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 3.387      ;
; 2.602 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 3.387      ;
; 2.602 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 3.387      ;
; 2.603 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eGTF:iGTF|gtfREG                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 3.389      ;
; 2.603 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 3.389      ;
; 2.603 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 3.389      ;
; 2.603 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 3.389      ;
; 2.604 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.570      ; 3.369      ;
; 2.604 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.570      ; 3.369      ;
; 2.604 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.570      ; 3.369      ;
; 2.604 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG|\UART_CLKDIV:count[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.570      ; 3.369      ;
; 2.612 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateReset                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.585      ; 3.392      ;
; 2.613 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadData                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.580      ; 3.388      ;
; 2.619 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.925      ;
; 2.619 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.925      ;
; 2.619 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.925      ;
; 2.619 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.925      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.836 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.045      ; 1.411      ;
; 0.843 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.042      ; 1.415      ;
; 0.843 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.044      ; 1.417      ;
; 0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.054      ; 1.513      ;
; 0.936 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.051      ; 1.517      ;
; 0.936 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.053      ; 1.519      ;
; 1.016 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.045      ; 1.591      ;
; 1.109 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.054      ; 1.693      ;
; 1.346 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 1.894      ;
; 1.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.141      ; 2.091      ;
; 1.432 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.128      ; 2.090      ;
; 1.439 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.027      ; 1.996      ;
; 1.513 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.150      ; 2.193      ;
; 1.525 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.137      ; 2.192      ;
; 1.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.835      ; 1.902      ;
; 1.623 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.849      ; 2.002      ;
; 1.630 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.844      ; 2.004      ;
; 1.648 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.040      ; 2.218      ;
; 1.666 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.895      ; 2.091      ;
; 1.667 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.895      ; 2.092      ;
; 1.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.858      ; 2.104      ;
; 1.741 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.049      ; 2.320      ;
; 1.759 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.904      ; 2.193      ;
; 1.760 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.904      ; 2.194      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -5.433 ; -3500.436     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -3.892 ; -41.515       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -2.567 ; -69.217       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.391  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                                                                                 ; 0.178 ; 0.000         ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.187 ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.195 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.525 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -1.023 ; -764.611      ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -0.706 ; -5.740        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.134 ; -0.914        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                        ; 0.387 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0.400 ; 0.000         ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.492 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -3.000 ; -2182.225     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.000 ; -41.000       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.353  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.433 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.571      ;
; -5.433 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.571      ;
; -5.426 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.564      ;
; -5.407 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.545      ;
; -5.397 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.547      ;
; -5.369 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.519      ;
; -5.364 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 6.499      ;
; -5.363 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.501      ;
; -5.349 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.498      ;
; -5.349 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.498      ;
; -5.345 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.483      ;
; -5.342 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.491      ;
; -5.323 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.472      ;
; -5.303 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 6.254      ;
; -5.279 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.428      ;
; -5.261 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.410      ;
; -5.255 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.393      ;
; -5.241 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 6.192      ;
; -5.233 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.371      ;
; -5.210 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.349      ;
; -5.188 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 6.339      ;
; -5.183 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.321      ;
; -5.182 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.321      ;
; -5.177 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.115      ; 6.301      ;
; -5.172 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 6.323      ;
; -5.171 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 6.312      ;
; -5.171 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 6.322      ;
; -5.171 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.320      ;
; -5.149 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.298      ;
; -5.134 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.130      ; 6.273      ;
; -5.116 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 6.056      ;
; -5.115 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 6.266      ;
; -5.113 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 6.261      ;
; -5.099 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.248      ;
; -5.099 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 6.240      ;
; -5.095 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 6.236      ;
; -5.087 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.239      ;
; -5.086 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 6.227      ;
; -5.084 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 6.225      ;
; -5.054 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.994      ;
; -5.042 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 6.193      ;
; -5.029 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 6.180      ;
; -5.015 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.167      ;
; -5.011 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.163      ;
; -5.010 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 5.948      ;
; -5.002 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.154      ;
; -5.001 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 6.141      ;
; -5.000 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.152      ;
; -4.985 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 6.125      ;
; -4.984 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 6.124      ;
; -4.978 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 5.930      ;
; -4.975 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.902      ;
; -4.947 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 6.075      ;
; -4.934 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 6.072      ;
; -4.928 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 6.068      ;
; -4.926 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 6.063      ;
; -4.921 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 5.866      ;
; -4.920 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 5.865      ;
; -4.918 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 5.863      ;
; -4.916 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 5.861      ;
; -4.910 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 5.650      ;
; -4.910 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.837      ;
; -4.906 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 5.842      ;
; -4.905 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 5.841      ;
; -4.905 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 5.841      ;
; -4.904 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 5.840      ;
; -4.899 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 5.838      ;
; -4.892 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 5.828      ;
; -4.892 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 5.828      ;
; -4.886 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.820      ;
; -4.885 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.268     ; 5.604      ;
; -4.885 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.819      ;
; -4.883 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.817      ;
; -4.881 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.815      ;
; -4.871 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.796      ;
; -4.870 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.795      ;
; -4.870 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.795      ;
; -4.869 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.794      ;
; -4.868 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 5.640      ;
; -4.868 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.795      ;
; -4.864 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.792      ;
; -4.857 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.782      ;
; -4.857 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.782      ;
; -4.855 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 5.995      ;
; -4.850 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 5.999      ;
; -4.848 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 5.787      ;
; -4.847 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 5.786      ;
; -4.845 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 5.784      ;
; -4.842 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.131      ; 5.982      ;
; -4.837 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 5.775      ;
; -4.831 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.268     ; 5.550      ;
; -4.831 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.268     ; 5.550      ;
; -4.829 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 5.776      ;
; -4.825 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 5.761      ;
; -4.821 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 5.568      ;
; -4.821 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.755      ;
; -4.820 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 5.567      ;
; -4.820 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 5.754      ;
; -4.818 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 5.565      ;
; -4.818 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 5.565      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.595      ; 4.484      ;
; -3.857 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 4.438      ;
; -3.792 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.397      ; 4.186      ;
; -3.792 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 4.373      ;
; -3.767 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.376      ; 4.140      ;
; -3.760 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.419      ; 4.176      ;
; -3.750 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 4.331      ;
; -3.722 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.640      ; 4.265      ;
; -3.721 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.594      ; 4.312      ;
; -3.719 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.595      ; 4.311      ;
; -3.713 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.376      ; 4.086      ;
; -3.713 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.376      ; 4.086      ;
; -3.700 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.404      ; 4.101      ;
; -3.687 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 4.219      ;
; -3.684 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.409      ; 4.090      ;
; -3.623 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 4.204      ;
; -3.622 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.442      ; 3.967      ;
; -3.622 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 4.154      ;
; -3.618 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 4.199      ;
; -3.603 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 4.184      ;
; -3.602 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 4.183      ;
; -3.597 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.421      ; 3.921      ;
; -3.590 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.464      ; 3.957      ;
; -3.586 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 3.997      ;
; -3.580 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 4.112      ;
; -3.553 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.594      ; 4.144      ;
; -3.551 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.639      ; 4.093      ;
; -3.550 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.594      ; 4.127      ;
; -3.549 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.640      ; 4.092      ;
; -3.547 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 4.128      ;
; -3.543 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.421      ; 3.867      ;
; -3.543 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.421      ; 3.867      ;
; -3.530 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.449      ; 3.882      ;
; -3.515 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.583      ; 4.081      ;
; -3.514 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.454      ; 3.871      ;
; -3.495 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.586      ; 4.056      ;
; -3.470 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.573      ; 4.018      ;
; -3.465 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.389      ; 3.829      ;
; -3.460 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.503      ; 3.994      ;
; -3.460 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.575      ; 4.010      ;
; -3.453 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 3.985      ;
; -3.450 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.396      ; 3.829      ;
; -3.450 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.583      ; 4.016      ;
; -3.448 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 3.980      ;
; -3.435 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.562      ; 3.972      ;
; -3.433 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 3.965      ;
; -3.432 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.376      ; 3.805      ;
; -3.432 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 3.964      ;
; -3.430 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a5~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.410      ; 3.837      ;
; -3.425 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.375      ; 3.783      ;
; -3.425 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 3.948      ;
; -3.423 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.529      ; 3.995      ;
; -3.418 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.418      ; 3.819      ;
; -3.416 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.459      ; 3.778      ;
; -3.410 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.633      ; 3.956      ;
; -3.408 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.583      ; 3.974      ;
; -3.395 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.388      ; 3.758      ;
; -3.395 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.575      ; 3.945      ;
; -3.388 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.518      ; 3.949      ;
; -3.383 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.639      ; 3.925      ;
; -3.381 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a17~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 3.794      ;
; -3.379 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.593      ; 3.955      ;
; -3.377 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.594      ; 3.954      ;
; -3.377 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 3.909      ;
; -3.371 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.375      ; 3.729      ;
; -3.371 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.375      ; 3.729      ;
; -3.370 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.375      ; 3.720      ;
; -3.370 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.367      ; 3.712      ;
; -3.370 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.562      ; 3.907      ;
; -3.363 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.410      ; 3.748      ;
; -3.360 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.696      ;
; -3.360 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 3.883      ;
; -3.358 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.403      ; 3.744      ;
; -3.353 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.575      ; 3.903      ;
; -3.352 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.622      ; 3.887      ;
; -3.345 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 3.674      ;
; -3.343 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.595      ; 3.916      ;
; -3.342 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.408      ; 3.733      ;
; -3.338 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.397      ; 3.710      ;
; -3.335 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.562      ; 3.872      ;
; -3.335 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.284      ; 3.650      ;
; -3.328 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.327      ; 3.686      ;
; -3.325 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.594      ; 3.916      ;
; -3.324 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.585      ; 3.884      ;
; -3.323 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 3.697      ;
; -3.323 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.518      ; 3.884      ;
; -3.322 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.586      ; 3.883      ;
; -3.318 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 3.841      ;
; -3.316 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.367      ; 3.658      ;
; -3.316 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.367      ; 3.658      ;
; -3.310 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.435      ; 3.658      ;
; -3.306 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.572      ; 3.853      ;
; -3.303 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.673      ;
; -3.298 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.310      ; 3.651      ;
; -3.297 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.573      ; 3.845      ;
; -3.296 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.335      ; 3.661      ;
; -3.291 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 3.620      ;
; -3.291 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 3.687      ;
; -3.291 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 3.620      ;
; -3.289 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.502      ; 3.822      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.567 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.922      ; 3.966      ;
; -2.565 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.925      ; 3.967      ;
; -2.386 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.926      ; 3.789      ;
; -2.379 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.926      ; 3.782      ;
; -2.335 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.922      ; 3.734      ;
; -2.265 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.922      ; 3.664      ;
; -2.233 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.926      ; 3.636      ;
; -2.226 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.926      ; 3.629      ;
; -2.205 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.925      ; 3.607      ;
; -2.199 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.925      ; 3.601      ;
; -2.179 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.921      ; 3.577      ;
; -2.167 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.922      ; 3.566      ;
; -2.131 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.921      ; 3.529      ;
; -2.117 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.925      ; 3.519      ;
; -2.099 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.922      ; 3.498      ;
; -2.098 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.926      ; 3.501      ;
; -2.096 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.926      ; 3.499      ;
; -2.029 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.926      ; 3.432      ;
; -2.017 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.922      ; 3.416      ;
; -1.976 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.921      ; 3.374      ;
; -1.857 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 3.444      ;
; -1.857 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 3.444      ;
; -1.857 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 3.444      ;
; -1.857 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 3.444      ;
; -1.857 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 3.444      ;
; -1.750 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.109      ; 3.336      ;
; -1.750 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.109      ; 3.336      ;
; -1.750 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.109      ; 3.336      ;
; -1.735 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.926      ; 3.138      ;
; -1.717 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 3.308      ;
; -1.707 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 3.298      ;
; -1.668 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.113      ; 3.258      ;
; -1.613 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.113      ; 3.203      ;
; -1.558 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.113      ; 3.148      ;
; -1.524 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.113      ; 3.114      ;
; -1.459 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 3.050      ;
; -1.457 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 3.048      ;
; -1.438 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.103      ; 2.550      ;
; -1.430 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 3.021      ;
; -1.426 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.377      ;
; -1.419 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 3.010      ;
; -1.398 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.921      ; 2.796      ;
; -1.393 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.344      ;
; -1.386 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.337      ;
; -1.385 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 2.972      ;
; -1.317 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.315     ; 1.489      ;
; -1.303 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.109      ; 2.889      ;
; -1.299 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.250      ;
; -1.288 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.103      ; 2.400      ;
; -1.281 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.103      ; 2.393      ;
; -1.258 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.103      ; 2.370      ;
; -1.257 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.103      ; 2.369      ;
; -1.245 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.196      ;
; -1.232 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.183      ;
; -1.203 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.194     ; 1.996      ;
; -1.201 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.152      ;
; -1.191 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.103      ; 2.303      ;
; -1.190 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.141      ;
; -1.189 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.140      ;
; -1.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.139      ;
; -1.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.194     ; 1.980      ;
; -1.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.194     ; 1.980      ;
; -1.186 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.194     ; 1.979      ;
; -1.170 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.121      ;
; -1.168 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.119      ;
; -1.168 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.119      ;
; -1.165 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.194     ; 1.958      ;
; -1.164 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.194     ; 1.957      ;
; -1.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.194     ; 1.954      ;
; -1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.194     ; 1.953      ;
; -1.158 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 2.749      ;
; -1.158 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 2.749      ;
; -1.142 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.921      ; 2.540      ;
; -1.135 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.921      ; 2.533      ;
; -1.119 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.308     ; 1.298      ;
; -1.108 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.113      ; 2.698      ;
; -1.100 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.933      ; 2.510      ;
; -1.076 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.917      ; 2.470      ;
; -1.069 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.315     ; 1.241      ;
; -1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.002      ;
; -1.051 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.117      ; 2.645      ;
; -1.044 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.995      ;
; -1.040 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.991      ;
; -1.039 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.990      ;
; -1.038 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.989      ;
; -1.033 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.984      ;
; -1.032 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.983      ;
; -1.031 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.982      ;
; -1.025 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.113      ; 2.615      ;
; -1.021 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.972      ;
; -1.021 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_0004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.121      ; 2.619      ;
; -1.020 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.971      ;
; -1.020 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.971      ;
; -1.018 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.969      ;
; -1.018 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.969      ;
; -1.013 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.964      ;
; -1.011 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.962      ;
; -1.011 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.962      ;
; -1.010 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.961      ;
; -1.009 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.374      ; 0.460      ;
; 0.474 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.036     ; 0.477      ;
; 0.485 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.465      ;
; 0.490 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.459      ;
; 0.491 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.459      ;
; 0.495 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.455      ;
; 0.498 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.452      ;
; 0.552 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.398      ;
; 0.565 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.385      ;
; 0.566 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.384      ;
; 0.573 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.377      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                         ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                             ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                                                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|attBold                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                         ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                              ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                            ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                            ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                            ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                              ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart                                                                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[3]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[8]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[8]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[9]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[9]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[4]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[3]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[5]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[7]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[6]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[11]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[11]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[10]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[10]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[13]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[13]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[12]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[12]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[15]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[15]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[14]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[14]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT01                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT01                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.296 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.263      ; 1.173      ;
; 0.333 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.454      ;
; 0.337 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.457      ;
; 0.340 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.340 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.463      ;
; 0.361 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.274      ; 1.249      ;
; 0.379 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.270      ; 1.263      ;
; 0.384 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.100      ; 1.098      ;
; 0.431 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.268      ; 1.313      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.127      ; 1.675      ;
; 0.448 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.263      ; 1.325      ;
; 0.448 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.085      ; 1.147      ;
; 0.483 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.715      ;
; 0.483 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.127      ; 1.724      ;
; 0.484 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.716      ;
; 0.488 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.127      ; 1.729      ;
; 0.488 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.127      ; 1.729      ;
; 0.497 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.085      ; 1.196      ;
; 0.500 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.069      ; 1.183      ;
; 0.505 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.088      ; 1.207      ;
; 0.509 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.270      ; 1.393      ;
; 0.521 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.263      ; 1.398      ;
; 0.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.071      ; 1.208      ;
; 0.532 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.764      ;
; 0.532 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.269      ; 1.415      ;
; 0.534 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.766      ;
; 0.534 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.766      ;
; 0.535 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.767      ;
; 0.535 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.767      ;
; 0.536 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.768      ;
; 0.536 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.768      ;
; 0.538 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.770      ;
; 0.538 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.770      ;
; 0.541 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.066      ; 1.221      ;
; 0.545 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.086      ; 1.245      ;
; 0.553 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.276      ; 1.443      ;
; 0.573 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.081      ; 1.268      ;
; 0.574 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.127      ; 1.815      ;
; 0.579 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.127      ; 1.820      ;
; 0.583 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.067      ; 1.264      ;
; 0.583 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.268      ; 1.465      ;
; 0.583 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.083      ; 1.280      ;
; 0.590 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.127      ; 1.831      ;
; 0.592 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.824      ;
; 0.592 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.071      ; 1.277      ;
; 0.592 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.083      ; 1.289      ;
; 0.594 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.826      ;
; 0.596 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.263      ; 1.473      ;
; 0.598 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.086      ; 1.298      ;
; 0.608 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.269      ; 1.491      ;
; 0.608 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.087      ; 1.309      ;
; 0.609 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.080      ; 1.303      ;
; 0.619 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.275      ; 1.508      ;
; 0.622 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.087      ; 1.323      ;
; 0.628 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.860      ;
; 0.630 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.862      ;
; 0.631 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.863      ;
; 0.632 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.864      ;
; 0.632 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.864      ;
; 0.632 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.270      ; 1.516      ;
; 0.634 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.866      ;
; 0.634 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.866      ;
; 0.635 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.263      ; 1.512      ;
; 0.640 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.266      ; 1.520      ;
; 0.641 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.873      ;
; 0.643 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.875      ;
; 0.644 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.876      ;
; 0.645 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.877      ;
; 0.645 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.877      ;
; 0.647 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.879      ;
; 0.647 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.879      ;
; 0.651 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.127      ; 1.892      ;
; 0.661 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.276      ; 1.551      ;
; 0.661 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.081      ; 1.356      ;
; 0.667 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.071      ; 1.352      ;
; 0.675 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.276      ; 1.565      ;
; 0.678 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.268      ; 1.560      ;
; 0.678 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.268      ; 1.560      ;
; 0.681 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.272      ; 1.567      ;
; 0.682 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.914      ;
; 0.682 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.272      ; 1.568      ;
; 0.683 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.915      ;
; 0.683 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.269      ; 1.566      ;
; 0.684 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.916      ;
; 0.684 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.102      ; 1.400      ;
; 0.685 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.917      ;
; 0.685 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.917      ;
; 0.686 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.918      ;
; 0.686 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.918      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.316      ;
; 0.204 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.325      ;
; 0.217 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.338      ;
; 0.258 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.379      ;
; 0.260 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.381      ;
; 0.265 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.036      ; 0.385      ;
; 0.269 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.390      ;
; 0.276 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.503      ; 0.393      ;
; 0.279 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.400      ;
; 0.282 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.404      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.525 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 0.676      ;
; 0.561 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.723      ; 0.814      ;
; 0.690 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.722      ; 0.942      ;
; 0.743 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.533      ; 0.806      ;
; 0.772 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 0.913      ;
; 0.774 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.502      ; 0.806      ;
; 0.798 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.771      ; 1.099      ;
; 0.798 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.752      ; 1.080      ;
; 0.817 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.708      ; 1.055      ;
; 0.878 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.712      ; 1.120      ;
; 1.005 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.574      ; 1.109      ;
; 1.095 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.534      ; 1.159      ;
; 1.133 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.697      ; 1.360      ;
; 1.158 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.717      ; 1.405      ;
; 1.167 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.717      ; 1.414      ;
; 1.182 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.624      ; 1.336      ;
; 1.193 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.512      ; 1.235      ;
; 1.203 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.708      ; 1.441      ;
; 1.206 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.526      ; 1.262      ;
; 1.215 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.698      ; 1.443      ;
; 1.232 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.465      ; 1.227      ;
; 1.251 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 1.387      ;
; 1.255 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.769      ; 1.554      ;
; 1.256 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.624      ; 1.410      ;
; 1.258 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.438      ; 1.226      ;
; 1.265 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.563      ; 1.358      ;
; 1.267 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.760      ; 1.557      ;
; 1.277 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.747      ; 1.554      ;
; 1.287 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.534      ; 1.351      ;
; 1.299 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.761      ; 1.590      ;
; 1.302 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.685      ; 1.517      ;
; 1.305 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.618      ; 1.453      ;
; 1.308 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.720      ; 1.558      ;
; 1.345 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.647      ; 1.522      ;
; 1.352 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 1.502      ;
; 1.354 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.582      ; 1.466      ;
; 1.356 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.726      ; 1.612      ;
; 1.358 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.694      ; 1.582      ;
; 1.363 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.703      ; 1.596      ;
; 1.368 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.717      ; 1.615      ;
; 1.376 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.768      ; 1.674      ;
; 1.379 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.722      ; 1.631      ;
; 1.380 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.688      ; 1.598      ;
; 1.395 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.727      ; 1.652      ;
; 1.399 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.711      ; 1.640      ;
; 1.402 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.512      ; 1.444      ;
; 1.414 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.647      ; 1.591      ;
; 1.424 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.764      ; 1.718      ;
; 1.427 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.726      ; 1.683      ;
; 1.433 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.719      ; 1.682      ;
; 1.439 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.703      ; 1.672      ;
; 1.441 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.717      ; 1.688      ;
; 1.446 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.747      ; 1.723      ;
; 1.457 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.515      ; 1.502      ;
; 1.460 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.773      ; 1.763      ;
; 1.460 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.715      ; 1.705      ;
; 1.468 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.697      ; 1.695      ;
; 1.468 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.708      ; 1.706      ;
; 1.473 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.716      ; 1.719      ;
; 1.483 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.725      ; 1.738      ;
; 1.483 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.765      ; 1.778      ;
; 1.488 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.451      ; 1.469      ;
; 1.488 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.516      ; 1.534      ;
; 1.491 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.707      ; 1.728      ;
; 1.507 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.651      ; 1.688      ;
; 1.510 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.756      ; 1.796      ;
; 1.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.767      ; 1.817      ;
; 1.522 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.656      ; 1.708      ;
; 1.529 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.624      ; 1.683      ;
; 1.536 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.707      ; 1.773      ;
; 1.537 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.568      ; 1.635      ;
; 1.539 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.773      ; 1.842      ;
; 1.542 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.694      ; 1.766      ;
; 1.543 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 1.693      ;
; 1.547 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.712      ; 1.789      ;
; 1.552 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.765      ; 1.847      ;
; 1.552 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.702      ; 1.784      ;
; 1.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.725      ; 1.809      ;
; 1.554 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.560      ; 1.644      ;
; 1.555 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.609      ; 1.694      ;
; 1.557 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.767      ; 1.854      ;
; 1.558 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.711      ; 1.799      ;
; 1.562 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.521      ; 1.613      ;
; 1.566 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.756      ; 1.852      ;
; 1.567 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.759      ; 1.856      ;
; 1.569 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.424      ; 1.523      ;
; 1.570 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.619      ; 1.719      ;
; 1.571 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.535      ; 1.636      ;
; 1.582 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.720      ; 1.832      ;
; 1.593 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.721      ; 1.844      ;
; 1.599 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.725      ; 1.854      ;
; 1.615 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.647      ; 1.792      ;
; 1.618 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.585      ; 1.733      ;
; 1.618 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 1.768      ;
; 1.626 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.520      ; 1.676      ;
; 1.631 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.714      ; 1.875      ;
; 1.634 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.685      ; 1.849      ;
; 1.635 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.756      ; 1.921      ;
; 1.639 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.656      ; 1.825      ;
; 1.641 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.711      ; 1.882      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.023 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 1.929      ;
; -1.000 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.955      ;
; -0.975 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.930      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.936 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 1.835      ;
; -0.935 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.880      ;
; -0.935 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.880      ;
; -0.935 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.880      ;
; -0.935 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshift                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.877      ;
; -0.935 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEwait                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.877      ;
; -0.935 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[4]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.880      ;
; -0.935 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[5]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.880      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.872      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.875      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[0]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.871      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[1]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.871      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[2]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.871      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadIR                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.874      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchAddr                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.874      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateHaltDone                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.874      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.874      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadData                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.874      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadAddr                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.874      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadAddr                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.865      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOT                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.872      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateContinue                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.874      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.871      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.871      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.871      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[9]                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.867      ;
; -0.929 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[6]                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.867      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.872      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|tirREG                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.875      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.873      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDepositWriteData                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.873      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIexecute                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.871      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadDataIND                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.871      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.873      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[2]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.874      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.875      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.875      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.875      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.875      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxdd[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxdd[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStop  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateDone  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStop  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateDone  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
; -0.928 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.877      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.706 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.588      ; 1.269      ;
; -0.636 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.642      ; 1.181      ;
; -0.632 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.635      ; 1.180      ;
; -0.622 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.531      ; 1.183      ;
; -0.618 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.581      ; 1.174      ;
; -0.608 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.531      ; 1.182      ;
; -0.583 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.505      ; 1.119      ;
; -0.553 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.499      ; 1.110      ;
; -0.548 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.635      ; 1.086      ;
; -0.544 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.628      ; 1.085      ;
; -0.534 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.524      ; 1.088      ;
; -0.523 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.575      ; 1.073      ;
; -0.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.524      ; 1.087      ;
; -0.495 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.498      ; 1.024      ;
; -0.465 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 1.015      ;
; -0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.568      ; 0.978      ;
; -0.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.597      ; 0.912      ;
; -0.249 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.590      ; 0.817      ;
; -0.242 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.596      ; 0.821      ;
; -0.221 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.597      ; 0.815      ;
; -0.154 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.589      ; 0.726      ;
; -0.133 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.590      ; 0.720      ;
; -0.077 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.596      ; 0.812      ;
; 0.011  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.589      ; 0.717      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.134 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.917      ; 2.028      ;
; -0.134 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.917      ; 2.028      ;
; -0.134 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.917      ; 2.028      ;
; -0.128 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.917      ; 2.022      ;
; -0.128 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.917      ; 2.022      ;
; -0.128 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.917      ; 2.022      ;
; -0.128 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.917      ; 2.022      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.704      ;
; 0.387 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.704      ;
; 0.387 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.704      ;
; 0.387 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.704      ;
; 0.387 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.704      ;
; 0.507 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.627      ;
; 0.584 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.704      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.603 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.716      ;
; 0.603 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.716      ;
; 0.603 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.716      ;
; 0.712 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.825      ;
; 0.712 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.825      ;
; 0.712 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.825      ;
; 0.712 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.825      ;
; 0.712 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.825      ;
; 0.712 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.825      ;
; 1.123 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.450      ;
; 1.123 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.450      ;
; 1.123 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.450      ;
; 1.123 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.450      ;
; 1.133 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopNOP                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.447      ;
; 1.133 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopSET                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.447      ;
; 1.133 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.447      ;
; 1.133 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopSET                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.447      ;
; 1.314 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.459      ;
; 1.314 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.459      ;
; 1.315 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.455      ;
; 1.315 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.455      ;
; 1.315 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.455      ;
; 1.315 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.455      ;
; 1.315 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.455      ;
; 1.315 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.455      ;
; 1.315 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.455      ;
; 1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.454      ;
; 1.323 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.451      ;
; 1.323 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiOP.spiTR                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.450      ;
; 1.323 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT00              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.451      ;
; 1.323 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiOP.spiCSH                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[4][1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[4][1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[3][1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[3][1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[3][3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[3][3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[3][4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[3][4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[4][7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[4][7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[3][5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[3][5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[3][2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[3][2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD24[4][2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdCMD17[4][2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT01              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiOP.spiCSL                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT02              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateRESET               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT05              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINFAIL              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD09              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.452      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT06              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT03              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT10              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT04              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE09             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.452      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE08             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.452      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.451      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[11]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
; 1.324 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkcm[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.450      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.400 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.717      ; 0.647      ;
; 0.405 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.716      ; 0.651      ;
; 0.406 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.716      ; 0.652      ;
; 0.406 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.724      ; 0.660      ;
; 0.412 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.723      ; 0.665      ;
; 0.412 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.723      ; 0.665      ;
; 0.488 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.717      ; 0.735      ;
; 0.492 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.724      ; 0.746      ;
; 0.678 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.694      ; 0.902      ;
; 0.682 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.701      ; 0.913      ;
; 0.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.764      ; 1.000      ;
; 0.710 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.771      ; 1.011      ;
; 0.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.756      ; 0.999      ;
; 0.717 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.763      ; 1.010      ;
; 0.755 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 0.900      ;
; 0.759 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.622      ; 0.911      ;
; 0.810 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 0.960      ;
; 0.814 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.627      ; 0.971      ;
; 0.824 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.647      ; 1.001      ;
; 0.824 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.647      ; 1.001      ;
; 0.828 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.654      ; 1.012      ;
; 0.828 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.654      ; 1.012      ;
; 0.832 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.708      ; 1.070      ;
; 0.836 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.715      ; 1.081      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.492 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.724      ;
; 0.492 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.724      ;
; 0.492 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.724      ;
; 0.492 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.724      ;
; 0.496 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.728      ;
; 0.496 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.728      ;
; 0.496 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.118      ; 1.728      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-----------+---------+---------------------+
; Clock                                                                                                                                     ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack                                                                                                                          ; -13.927    ; 0.178 ; -3.480    ; 0.387   ; -4.000              ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -7.061     ; 0.187 ; -0.926    ; 0.492   ; -3.201              ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.194     ; 0.195 ; N/A       ; N/A     ; -1.487              ;
;  CLOCK_50                                                                                                                                 ; -13.927    ; 0.178 ; -3.480    ; 0.387   ; -4.000              ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.951     ; 0.525 ; -2.502    ; 0.400   ; 0.307               ;
; Design-wide TNS                                                                                                                           ; -10338.568 ; 0.0   ; -2901.618 ; 0.0     ; -2902.632           ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -208.378   ; 0.000 ; -6.450    ; 0.000   ; -65.749             ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.041     ; 0.000 ; N/A       ; N/A     ; -16.357             ;
;  CLOCK_50                                                                                                                                 ; -10019.308 ; 0.000 ; -2870.493 ; 0.000   ; -2820.731           ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -109.841   ; 0.000 ; -24.675   ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; LDA_PB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TTY1_CTS_ser            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LINK_SS                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serSelect               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RUN_SS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdCD                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdDO                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DISP_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LDPC_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STEP_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DEP_PB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXAM_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TTY1_RXD_Ser            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 614      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; CLOCK_50                                                                                                                                 ; 194      ; 11222    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLOCK_50                                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; 10779750 ; 0        ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; CLOCK_50                                                                                                                                 ; 30       ; 18076    ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4146     ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 614      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; CLOCK_50                                                                                                                                 ; 194      ; 11222    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLOCK_50                                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; 10779750 ; 0        ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; CLOCK_50                                                                                                                                 ; 30       ; 18076    ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4146     ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                       ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                        ; 1766     ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0        ; 0        ; 24       ; 0        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                        ; 1766     ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0        ; 0        ; 24       ; 0        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 230   ; 230  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                                   ; Clock                                                                                                                                    ; Type ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; Constrained ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; Base ; Constrained ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 03 12:36:14 2021
Info: Command: quartus_sta pdp8_top -c pdp8_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ePDP8:iPDP8|eCPU:iCPU|rdb ePDP8:iPDP8|eCPU:iCPU|rdb
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.927          -10019.308 CLOCK_50 
    Info (332119):    -9.951            -109.841 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -7.061            -208.378 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.194              -1.041 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.431               0.000 CLOCK_50 
    Info (332119):     0.475               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.196               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.480           -2870.493 CLOCK_50 
    Info (332119):    -2.502             -24.675 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.926              -6.450 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.779               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.883               0.000 CLOCK_50 
    Info (332119):     0.975               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2820.731 CLOCK_50 
    Info (332119):    -3.201             -62.884 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.424               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.735           -9286.354 CLOCK_50 
    Info (332119):    -9.340            -103.246 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -6.666            -194.482 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.110              -0.540 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.382               0.000 CLOCK_50 
    Info (332119):     0.480               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.212               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.110           -2526.068 CLOCK_50 
    Info (332119):    -2.447             -24.084 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.816              -5.680 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.751               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.814               0.000 CLOCK_50 
    Info (332119):     0.836               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2820.526 CLOCK_50 
    Info (332119):    -3.201             -65.749 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.307               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.433           -3500.436 CLOCK_50 
    Info (332119):    -3.892             -41.515 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -2.567             -69.217 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.391               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.195               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.525               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -1.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.023            -764.611 CLOCK_50 
    Info (332119):    -0.706              -5.740 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.134              -0.914 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 CLOCK_50 
    Info (332119):     0.400               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.492               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2182.225 CLOCK_50 
    Info (332119):    -1.000             -41.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.000             -11.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.353               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Sat Jul 03 12:36:20 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


