

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:53:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    51860|   115348|  0.259 ms|  0.577 ms|  51861|  115349|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_110   |main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2   |     2050|     2050|  10.250 us|  10.250 us|   2050|   2050|       no|
        |grp_main_Pipeline_VITIS_LOOP_55_3_fu_120                   |main_Pipeline_VITIS_LOOP_55_3                   |    12097|    12097|  60.485 us|  60.485 us|  12097|  12097|       no|
        |grp_main_Pipeline_VITIS_LOOP_12_1_fu_125                   |main_Pipeline_VITIS_LOOP_12_1                   |    12097|    12097|  60.485 us|  60.485 us|  12097|  12097|       no|
        |grp_main_Pipeline_VITIS_LOOP_65_7_fu_130                   |main_Pipeline_VITIS_LOOP_65_7                   |      364|     1356|   1.820 us|   6.780 us|    364|   1356|       no|
        |grp_main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10_fu_142  |main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10  |     2056|     2056|  10.280 us|  10.280 us|   2056|   2056|       no|
        |grp_main_Pipeline_VITIS_LOOP_26_3_fu_149                   |main_Pipeline_VITIS_LOOP_26_3                   |      364|     1356|   1.820 us|   6.780 us|    364|   1356|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_6  |    11776|    43520|  368 ~ 1360|          -|          -|    32|        no|
        |- VITIS_LOOP_24_2  |    11776|    43520|  368 ~ 1360|          -|          -|    32|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     82|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   67|   26666|  24476|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1946|    -|
|Register         |        -|    -|     144|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   67|   26810|  26504|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   30|      25|     49|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |faddfsub_32ns_32ns_32_10_full_dsp_1_U100                   |faddfsub_32ns_32ns_32_10_full_dsp_1             |        0|   2|   365|   421|    0|
    |fdiv_32ns_32ns_32_30_no_dsp_1_U132                         |fdiv_32ns_32ns_32_30_no_dsp_1                   |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U133                         |fmul_32ns_32ns_32_8_max_dsp_1                   |        0|   3|   199|   324|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U101                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U102                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U103                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U104                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U105                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U106                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U107                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U108                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U109                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U110                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U111                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U112                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U113                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U114                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U115                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U116                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U117                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U118                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U119                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U120                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U121                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U122                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U123                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U124                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U125                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U126                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U127                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U128                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U129                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U130                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |fsub_32ns_32ns_32_10_full_dsp_1_U131                       |fsub_32ns_32ns_32_10_full_dsp_1                 |        0|   2|   365|   421|    0|
    |grp_main_Pipeline_VITIS_LOOP_12_1_fu_125                   |main_Pipeline_VITIS_LOOP_12_1                   |        0|   0|  2780|  2780|    0|
    |grp_main_Pipeline_VITIS_LOOP_26_3_fu_149                   |main_Pipeline_VITIS_LOOP_26_3                   |        0|   0|  4457|  2275|    0|
    |grp_main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_110   |main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2   |        0|   0|    58|   197|    0|
    |grp_main_Pipeline_VITIS_LOOP_55_3_fu_120                   |main_Pipeline_VITIS_LOOP_55_3                   |        0|   0|  2780|  2780|    0|
    |grp_main_Pipeline_VITIS_LOOP_65_7_fu_130                   |main_Pipeline_VITIS_LOOP_65_7                   |        0|   0|  4500|  2273|    0|
    |grp_main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10_fu_142  |main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10  |        0|   0|   212|   375|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |Total                                                      |                                                |        0|  67| 26666| 24476|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |cov_U     |cov_RAM_AUTO_1R1W   |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |cov_s_U   |cov_RAM_AUTO_1R1W   |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |data_U    |data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |data_s_U  |data_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                    |        8|  0|   0|    0|  4096|  128|     4|       131072|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_227_p2   |         +|   0|  0|  14|           6|           1|
    |add_ln36_fu_252_p2   |         +|   0|  0|  12|          11|           6|
    |add_ln64_fu_180_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln24_fu_221_p2  |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln64_fu_174_p2  |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln82_fu_266_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_return            |    select|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  82|          47|          36|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |cov_address0       |  20|          4|   10|         40|
    |cov_ce0            |  20|          4|    1|          4|
    |cov_d0             |  14|          3|   32|         96|
    |cov_s_address0     |  14|          3|   10|         30|
    |cov_s_ce0          |  14|          3|    1|          3|
    |cov_s_we0          |   9|          2|    1|          2|
    |cov_we0            |  14|          3|    1|          3|
    |data_address0      |  25|          5|   10|         50|
    |data_address1      |  14|          3|   10|         30|
    |data_ce0           |  25|          5|    1|          5|
    |data_ce1           |  14|          3|    1|          3|
    |data_d0            |  14|          3|   32|         96|
    |data_s_address0    |  25|          5|   10|         50|
    |data_s_address1    |  14|          3|   10|         30|
    |data_s_ce0         |  25|          5|    1|          5|
    |data_s_ce1         |  14|          3|    1|          3|
    |data_s_d0          |  14|          3|   32|         96|
    |data_s_we0         |  14|          3|    1|          3|
    |data_s_we1         |   9|          2|    1|          2|
    |data_we0           |  14|          3|    1|          3|
    |data_we1           |   9|          2|    1|          2|
    |grp_fu_365_ce      |  25|          5|    1|          5|
    |grp_fu_365_opcode  |  25|          5|    2|         10|
    |grp_fu_365_p0      |  25|          5|   32|        160|
    |grp_fu_365_p1      |  25|          5|   32|        160|
    |grp_fu_369_ce      |  14|          3|    1|          3|
    |grp_fu_369_p0      |  14|          3|   32|         96|
    |grp_fu_369_p1      |  14|          3|   32|         96|
    |grp_fu_373_ce      |  14|          3|    1|          3|
    |grp_fu_373_p0      |  14|          3|   32|         96|
    |grp_fu_373_p1      |  14|          3|   32|         96|
    |grp_fu_377_ce      |  14|          3|    1|          3|
    |grp_fu_377_p0      |  14|          3|   32|         96|
    |grp_fu_377_p1      |  14|          3|   32|         96|
    |grp_fu_381_ce      |  14|          3|    1|          3|
    |grp_fu_381_p0      |  14|          3|   32|         96|
    |grp_fu_381_p1      |  14|          3|   32|         96|
    |grp_fu_385_ce      |  14|          3|    1|          3|
    |grp_fu_385_p0      |  14|          3|   32|         96|
    |grp_fu_385_p1      |  14|          3|   32|         96|
    |grp_fu_389_ce      |  14|          3|    1|          3|
    |grp_fu_389_p0      |  14|          3|   32|         96|
    |grp_fu_389_p1      |  14|          3|   32|         96|
    |grp_fu_393_ce      |  14|          3|    1|          3|
    |grp_fu_393_p0      |  14|          3|   32|         96|
    |grp_fu_393_p1      |  14|          3|   32|         96|
    |grp_fu_397_ce      |  14|          3|    1|          3|
    |grp_fu_397_p0      |  14|          3|   32|         96|
    |grp_fu_397_p1      |  14|          3|   32|         96|
    |grp_fu_401_ce      |  14|          3|    1|          3|
    |grp_fu_401_p0      |  14|          3|   32|         96|
    |grp_fu_401_p1      |  14|          3|   32|         96|
    |grp_fu_405_ce      |  14|          3|    1|          3|
    |grp_fu_405_p0      |  14|          3|   32|         96|
    |grp_fu_405_p1      |  14|          3|   32|         96|
    |grp_fu_409_ce      |  14|          3|    1|          3|
    |grp_fu_409_p0      |  14|          3|   32|         96|
    |grp_fu_409_p1      |  14|          3|   32|         96|
    |grp_fu_413_ce      |  14|          3|    1|          3|
    |grp_fu_413_p0      |  14|          3|   32|         96|
    |grp_fu_413_p1      |  14|          3|   32|         96|
    |grp_fu_417_ce      |  14|          3|    1|          3|
    |grp_fu_417_p0      |  14|          3|   32|         96|
    |grp_fu_417_p1      |  14|          3|   32|         96|
    |grp_fu_421_ce      |  14|          3|    1|          3|
    |grp_fu_421_p0      |  14|          3|   32|         96|
    |grp_fu_421_p1      |  14|          3|   32|         96|
    |grp_fu_425_ce      |  14|          3|    1|          3|
    |grp_fu_425_p0      |  14|          3|   32|         96|
    |grp_fu_425_p1      |  14|          3|   32|         96|
    |grp_fu_429_ce      |  14|          3|    1|          3|
    |grp_fu_429_p0      |  14|          3|   32|         96|
    |grp_fu_429_p1      |  14|          3|   32|         96|
    |grp_fu_433_ce      |  14|          3|    1|          3|
    |grp_fu_433_p0      |  14|          3|   32|         96|
    |grp_fu_433_p1      |  14|          3|   32|         96|
    |grp_fu_437_ce      |  14|          3|    1|          3|
    |grp_fu_437_p0      |  14|          3|   32|         96|
    |grp_fu_437_p1      |  14|          3|   32|         96|
    |grp_fu_441_ce      |  14|          3|    1|          3|
    |grp_fu_441_p0      |  14|          3|   32|         96|
    |grp_fu_441_p1      |  14|          3|   32|         96|
    |grp_fu_445_ce      |  14|          3|    1|          3|
    |grp_fu_445_p0      |  14|          3|   32|         96|
    |grp_fu_445_p1      |  14|          3|   32|         96|
    |grp_fu_449_ce      |  14|          3|    1|          3|
    |grp_fu_449_p0      |  14|          3|   32|         96|
    |grp_fu_449_p1      |  14|          3|   32|         96|
    |grp_fu_453_ce      |  14|          3|    1|          3|
    |grp_fu_453_p0      |  14|          3|   32|         96|
    |grp_fu_453_p1      |  14|          3|   32|         96|
    |grp_fu_457_ce      |  14|          3|    1|          3|
    |grp_fu_457_p0      |  14|          3|   32|         96|
    |grp_fu_457_p1      |  14|          3|   32|         96|
    |grp_fu_461_ce      |  14|          3|    1|          3|
    |grp_fu_461_p0      |  14|          3|   32|         96|
    |grp_fu_461_p1      |  14|          3|   32|         96|
    |grp_fu_465_ce      |  14|          3|    1|          3|
    |grp_fu_465_p0      |  14|          3|   32|         96|
    |grp_fu_465_p1      |  14|          3|   32|         96|
    |grp_fu_469_ce      |  14|          3|    1|          3|
    |grp_fu_469_p0      |  14|          3|   32|         96|
    |grp_fu_469_p1      |  14|          3|   32|         96|
    |grp_fu_473_ce      |  14|          3|    1|          3|
    |grp_fu_473_p0      |  14|          3|   32|         96|
    |grp_fu_473_p1      |  14|          3|   32|         96|
    |grp_fu_477_ce      |  14|          3|    1|          3|
    |grp_fu_477_p0      |  14|          3|   32|         96|
    |grp_fu_477_p1      |  14|          3|   32|         96|
    |grp_fu_481_ce      |  14|          3|    1|          3|
    |grp_fu_481_p0      |  14|          3|   32|         96|
    |grp_fu_481_p1      |  14|          3|   32|         96|
    |grp_fu_485_ce      |  14|          3|    1|          3|
    |grp_fu_485_p0      |  14|          3|   32|         96|
    |grp_fu_485_p1      |  14|          3|   32|         96|
    |grp_fu_489_ce      |  14|          3|    1|          3|
    |grp_fu_489_p0      |  14|          3|   32|         96|
    |grp_fu_489_p1      |  14|          3|   32|         96|
    |grp_fu_493_ce      |  25|          5|    1|          5|
    |grp_fu_493_p0      |  25|          5|   32|        160|
    |grp_fu_493_p1      |  25|          5|   32|        160|
    |grp_fu_497_ce      |  14|          3|    1|          3|
    |grp_fu_497_p0      |  14|          3|   32|         96|
    |grp_fu_497_p1      |  14|          3|   32|         96|
    |ii_fu_78           |   9|          2|   11|         22|
    |j_4_fu_82          |   9|          2|    6|         12|
    |j_fu_54            |   9|          2|    6|         12|
    +-------------------+----+-----------+-----+-----------+
    |Total              |1946|        415| 2404|       7518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |  15|   0|   15|          0|
    |data_load_32_16_reg_350                                                 |  32|   0|   32|          0|
    |data_load_32_reg_324                                                    |  32|   0|   32|          0|
    |grp_main_Pipeline_VITIS_LOOP_12_1_fu_125_ap_start_reg                   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_26_3_fu_149_ap_start_reg                   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_110_ap_start_reg   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_55_3_fu_120_ap_start_reg                   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_65_7_fu_130_ap_start_reg                   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |ii_fu_78                                                                |  11|   0|   11|          0|
    |ii_load_reg_355                                                         |  11|   0|   11|          0|
    |j_4_fu_82                                                               |   6|   0|    6|          0|
    |j_fu_54                                                                 |   6|   0|    6|          0|
    |tmp_6_reg_329                                                           |   5|   0|   10|          5|
    |trunc_ln24_1_reg_360                                                    |  10|   0|   10|          0|
    |trunc_ln24_reg_334                                                      |   5|   0|    5|          0|
    |trunc_ln64_reg_293                                                      |   5|   0|    5|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 144|   0|  149|          5|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

