// Seed: 4090437747
module module_0;
  assign id_0 = 1;
  reg id_1;
  type_8 id_2 (
      1,
      1'h0,
      1
  );
  always id_1 <= id_1;
  logic id_3;
  tri id_4, id_5;
  type_11 id_6 (id_5[{1}]);
endmodule
`define pp_0 0
