{"files":[{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2023 Intel Corporation. All rights reserved.\n+ * Copyright (c) 2021, 2023, Intel Corporation. All rights reserved.\n@@ -26,0 +26,3 @@\n+\n+\/\/ This implementation is based on x86-simd-sort(https:\/\/github.com\/intel\/x86-simd-sort)\n+\n","filename":"src\/java.base\/linux\/native\/libavx512_x86_64\/avx512-32bit-qsort.hpp","additions":4,"deletions":1,"binary":false,"changes":5,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2023 Intel Corporation. All rights reserved.\n+ * Copyright (c) 2021, 2023, Intel Corporation. All rights reserved.\n@@ -27,0 +27,2 @@\n+\/\/ This implementation is based on x86-simd-sort(https:\/\/github.com\/intel\/x86-simd-sort)\n+\n","filename":"src\/java.base\/linux\/native\/libavx512_x86_64\/avx512-64bit-qsort.hpp","additions":3,"deletions":1,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -2,1 +2,2 @@\n- * Copyright (c) 2023 Intel Corporation. All rights reserved.\n+ * Copyright (c) 2021, 2023, Intel Corporation. All rights reserved.\n+ * Copyright (c) 2021 Serge Sans Paille. All rights reserved.\n@@ -27,0 +28,2 @@\n+\/\/ This implementation is based on x86-simd-sort(https:\/\/github.com\/intel\/x86-simd-sort)\n+\n","filename":"src\/java.base\/linux\/native\/libavx512_x86_64\/avx512-common-qsort.h","additions":4,"deletions":1,"binary":false,"changes":5,"status":"modified"},{"patch":"@@ -59,1 +59,1 @@\n-    @Param({\"10\", \"100\", \"1000\", \"10000\", \"100000\", \"1000000\"})\n+    @Param({\"100\", \"1000\", \"10000\", \"100000\"})\n","filename":"test\/micro\/org\/openjdk\/bench\/java\/util\/ArraysSort.java","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}