

================================================================
== Synthesis Summary Report of 'sparse_matrix_multiply_HLS'
================================================================
+ General Information: 
    * Date:           Sun May 11 13:11:57 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        sparse_matrix_multiply_HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+
    |                                  Modules                                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |         |           |            |     |
    |                                  & Loops                                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +--------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+
    |+ sparse_matrix_multiply_HLS                                              |     -|  0.44|  8528332|  4.264e+07|         -|  8528333|     -|        no|  18 (~0%)|  1 (~0%)|  956 (~0%)|  1575 (~0%)|    -|
    | + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1                    |     -|  2.45|       67|    335.000|         -|       67|     -|        no|         -|        -|   17 (~0%)|    62 (~0%)|    -|
    |  o VITIS_LOOP_28_1                                                       |     -|  3.65|       65|    325.000|         2|        1|    65|       yes|         -|        -|          -|           -|    -|
    | + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3                    |     -|  2.45|       67|    335.000|         -|       67|     -|        no|         -|        -|   17 (~0%)|    62 (~0%)|    -|
    |  o VITIS_LOOP_39_3                                                       |     -|  3.65|       65|    325.000|         2|        1|    65|       yes|         -|        -|          -|           -|    -|
    | + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6    |     -|  0.66|     4098|  2.049e+04|         -|     4098|     -|        no|         -|        -|   29 (~0%)|   167 (~0%)|    -|
    |  o VITIS_LOOP_50_5_VITIS_LOOP_51_6                                       |     -|  3.65|     4096|  2.048e+04|         1|        1|  4096|       yes|         -|        -|          -|           -|    -|
    | + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2                    |     -|  0.77|      258|  1.290e+03|         -|      258|     -|        no|         -|        -|   29 (~0%)|    78 (~0%)|    -|
    |  o VITIS_LOOP_32_2                                                       |     -|  3.65|      256|  1.280e+03|         2|        1|   256|       yes|         -|        -|          -|           -|    -|
    | + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4                    |     -|  0.77|      258|  1.290e+03|         -|      258|     -|        no|         -|        -|   29 (~0%)|    78 (~0%)|    -|
    |  o VITIS_LOOP_43_4                                                       |     -|  3.65|      256|  1.280e+03|         2|        1|   256|       yes|         -|        -|          -|           -|    -|
    | + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11  |     -|  0.66|     4098|  2.049e+04|         -|     4098|     -|        no|         -|        -|   42 (~0%)|   178 (~0%)|    -|
    |  o VITIS_LOOP_76_10_VITIS_LOOP_77_11                                     |     -|  3.65|     4096|  2.048e+04|         2|        1|  4096|       yes|         -|        -|          -|           -|    -|
    | o VITIS_LOOP_57_7                                                        |     -|  3.65|  8519872|  4.260e+07|    133123|        -|    64|        no|         -|        -|          -|           -|    -|
    |  o VITIS_LOOP_60_8                                                       |     -|  3.65|   133120|  6.656e+05|       520|        -|   256|        no|         -|        -|          -|           -|    -|
    |   + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9                  |     -|  0.44|      516|  2.580e+03|         -|      516|     -|        no|         -|  1 (~0%)|  348 (~0%)|   248 (~0%)|    -|
    |    o VITIS_LOOP_66_9                                                     |    II|  3.65|      514|  2.570e+03|         5|        2|   256|       yes|         -|        -|          -|           -|    -|
    +--------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------------+----------+
| Interface                 | Bitwidth |
+---------------------------+----------+
| C_address0                | 12       |
| C_d0                      | 16       |
| col_ptr_B_address0        | 7        |
| col_ptr_B_q0              | 32       |
| column_indices_A_address0 | 12       |
| column_indices_A_q0       | 32       |
| row_indices_B_address0    | 12       |
| row_indices_B_q0          | 32       |
| row_ptr_A_address0        | 7        |
| row_ptr_A_q0              | 32       |
| values_A_address0         | 12       |
| values_A_q0               | 16       |
| values_B_address0         | 12       |
| values_B_q0               | 16       |
+---------------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+--------------------------------------+
| Argument         | Direction | Datatype                             |
+------------------+-----------+--------------------------------------+
| values_A         | in        | ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>* |
| column_indices_A | in        | int*                                 |
| row_ptr_A        | in        | int*                                 |
| values_B         | in        | ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>* |
| row_indices_B    | in        | int*                                 |
| col_ptr_B        | in        | int*                                 |
| C                | out       | ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>* |
+------------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+------------------+---------------------------+---------+----------+
| Argument         | HW Interface              | HW Type | HW Usage |
+------------------+---------------------------+---------+----------+
| values_A         | values_A_address0         | port    | offset   |
| values_A         | values_A_ce0              | port    |          |
| values_A         | values_A_q0               | port    |          |
| column_indices_A | column_indices_A_address0 | port    | offset   |
| column_indices_A | column_indices_A_ce0      | port    |          |
| column_indices_A | column_indices_A_q0       | port    |          |
| row_ptr_A        | row_ptr_A_address0        | port    | offset   |
| row_ptr_A        | row_ptr_A_ce0             | port    |          |
| row_ptr_A        | row_ptr_A_q0              | port    |          |
| values_B         | values_B_address0         | port    | offset   |
| values_B         | values_B_ce0              | port    |          |
| values_B         | values_B_q0               | port    |          |
| row_indices_B    | row_indices_B_address0    | port    | offset   |
| row_indices_B    | row_indices_B_ce0         | port    |          |
| row_indices_B    | row_indices_B_q0          | port    |          |
| col_ptr_B        | col_ptr_B_address0        | port    | offset   |
| col_ptr_B        | col_ptr_B_ce0             | port    |          |
| col_ptr_B        | col_ptr_B_q0              | port    |          |
| C                | C_address0                | port    | offset   |
| C                | C_ce0                     | port    |          |
| C                | C_we0                     | port    |          |
| C                | C_d0                      | port    |          |
+------------------+---------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                                     | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + sparse_matrix_multiply_HLS                                             | 1   |        |            |     |        |         |
|   add_ln59_fu_299_p2                                                     | -   |        | add_ln59   | add | fabric | 0       |
|   add_ln65_fu_350_p2                                                     | -   |        | add_ln65   | add | fabric | 0       |
|   add_ln60_fu_335_p2                                                     | -   |        | add_ln60   | add | fabric | 0       |
|  + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1                   | 0   |        |            |     |        |         |
|    add_ln28_fu_81_p2                                                     | -   |        | add_ln28   | add | fabric | 0       |
|  + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3                   | 0   |        |            |     |        |         |
|    add_ln39_fu_81_p2                                                     | -   |        | add_ln39   | add | fabric | 0       |
|  + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6   | 0   |        |            |     |        |         |
|    add_ln50_1_fu_92_p2                                                   | -   |        | add_ln50_1 | add | fabric | 0       |
|    add_ln50_fu_104_p2                                                    | -   |        | add_ln50   | add | fabric | 0       |
|    add_ln52_fu_148_p2                                                    | -   |        | add_ln52   | add | fabric | 0       |
|    add_ln51_fu_159_p2                                                    | -   |        | add_ln51   | add | fabric | 0       |
|  + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2                   | 0   |        |            |     |        |         |
|    add_ln32_fu_127_p2                                                    | -   |        | add_ln32   | add | fabric | 0       |
|  + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4                   | 0   |        |            |     |        |         |
|    add_ln43_fu_127_p2                                                    | -   |        | add_ln43   | add | fabric | 0       |
|  + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 | 0   |        |            |     |        |         |
|    add_ln76_1_fu_111_p2                                                  | -   |        | add_ln76_1 | add | fabric | 0       |
|    add_ln76_fu_123_p2                                                    | -   |        | add_ln76   | add | fabric | 0       |
|    add_ln78_fu_167_p2                                                    | -   |        | add_ln78   | add | fabric | 0       |
|    add_ln77_fu_178_p2                                                    | -   |        | add_ln77   | add | fabric | 0       |
|  + sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9                   | 1   |        |            |     |        |         |
|    mac_muladd_16s_16s_27ns_27_4_1_U16                                    | 1   |        | mul_ln1347 | mul | dsp48  | 3       |
|    add_ln837_fu_174_p2                                                   | -   |        | add_ln837  | add | fabric | 0       |
|    mac_muladd_16s_16s_27ns_27_4_1_U16                                    | 1   |        | ret_V      | add | dsp48  | 3       |
|    add_ln66_fu_198_p2                                                    | -   |        | add_ln66   | add | fabric | 0       |
+--------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                         | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+------------------------------+------+------+--------+------------------------+---------+------+---------+
| + sparse_matrix_multiply_HLS | 18   | 0    |        |                        |         |      |         |
|   local_values_A_V_U         | 4    | -    |        | local_values_A_V       | ram_1p  | auto | 1       |
|   local_column_indices_A_U   | 2    | -    |        | local_column_indices_A | ram_1p  | auto | 1       |
|   local_row_ptr_A_U          | -    | -    |        | local_row_ptr_A        | ram_s2p | auto | 1       |
|   local_values_B_V_U         | 4    | -    |        | local_values_B_V       | ram_1p  | auto | 1       |
|   local_row_indices_B_U      | 4    | -    |        | local_row_indices_B    | ram_1p  | auto | 1       |
|   local_col_ptr_B_U          | -    | -    |        | local_col_ptr_B        | ram_s2p | auto | 1       |
|   accum_V_U                  | 4    | -    |        | accum_V                | ram_1p  | auto | 1       |
+------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+----------------+----------------------------------------------------------------------+
| Type           | Options        | Location                                                             |
+----------------+----------------+----------------------------------------------------------------------+
| loop_tripcount | min= 1 max=256 | sparse_matrix_multiply_HLS_slow.cpp:33 in sparse_matrix_multiply_hls |
| loop_tripcount | min= 1 max=256 | sparse_matrix_multiply_HLS_slow.cpp:44 in sparse_matrix_multiply_hls |
| loop_tripcount | min= 1 max=256 | sparse_matrix_multiply_HLS_slow.cpp:61 in sparse_matrix_multiply_hls |
| loop_tripcount | min= 1 max=256 | sparse_matrix_multiply_HLS_slow.cpp:67 in sparse_matrix_multiply_hls |
+----------------+----------------+----------------------------------------------------------------------+


