# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/Router.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:55 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/Router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 19:22:55 on Sep 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:55 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:22:55 on Sep 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/Control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:55 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 19:22:55 on Sep 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/compute.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:55 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/compute.sv 
# -- Compiling module compute
# 
# Top level modules:
# 	compute
# End time: 19:22:56 on Sep 20,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/Reg_8.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:56 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 19:22:56 on Sep 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/sync.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:56 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/sync.sv 
# -- Compiling module sync
# 
# Top level modules:
# 	sync
# End time: 19:22:56 on Sep 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/Register_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:56 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 19:22:57 on Sep 20,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/Processor.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:57 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 19:22:57 on Sep 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/ece385-master/8BitLogicProcessor {E:/ece385-master/8BitLogicProcessor/testbench_8.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:22:57 on Sep 20,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/ece385-master/8BitLogicProcessor" E:/ece385-master/8BitLogicProcessor/testbench_8.sv 
# -- Compiling module testbench_8
# 
# Top level modules:
# 	testbench_8
# End time: 19:22:57 on Sep 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Test Bench 8
# vsim -gui "+altera" -l msim_transcript -do "Processor_run_msim_rtl_verilog.do" 
# Start time: 19:22:57 on Sep 20,2016
# ** Error: (vsim-3170) Could not find 'E:/ece385-master/8BitLogicProcessor/simulation/modelsim/rtl_work.Test'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Processor_run_msim_rtl_verilog.do PAUSED at line 19
# End time: 19:26:15 on Sep 20,2016, Elapsed time: 0:03:18
# Errors: 1, Warnings: 0
