Time resolution is 1 ps
$stop called at time : 110 ns : File "D:/VeriLogProjects/SerialInSerialOutBiDirectionalRegister/SerialInSerialOutBiDirectionalRegister.srcs/sim_1/new/testbench.v" Line 36
