$date
	Thu Oct 29 18:54:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! dato [12:0] $end
$var reg 7 " addres [6:0] $end
$scope module zucker $end
$var wire 7 # addr [6:0] $end
$var reg 13 $ data [12:0] $end
$var reg 13 % dato [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000001000 %
b1000000001000 $
b0 #
b0 "
b1000000001000 !
$end
#2
b100000001000 !
b100000001000 $
b100000001000 %
b101 "
b101 #
#4
b1000000001000 !
b1000000001000 $
b1000000001000 %
b1 "
b1 #
#6
b1101 "
b1101 #
#8
b100000001000 !
b100000001000 $
b100000001000 %
b1001 "
b1001 #
#10
b1001000010 !
b1001000010 $
b1001000010 %
b10001 "
b10001 #
#12
b1001001100000 !
b1001001100000 $
b1001001100000 %
b11001 "
b11001 #
#14
b11010000010 !
b11010000010 $
b11010000010 %
b100001 "
b100001 #
#16
b11010000100 !
b11010000100 $
b11010000100 %
b101001 "
b101001 #
#18
b1011010100000 !
b1011010100000 $
b1011010100000 %
b110001 "
b110001 #
#20
b1000000111000 !
b1000000111000 $
b1000000111000 %
b111001 "
b111001 #
#22
b100000001000 !
b100000001000 $
b100000001000 %
b1000011 "
b1000011 #
#24
b1000000001000 !
b1000000001000 $
b1000000001000 %
b1000001 "
b1000001 #
#25
