$date
	Mon Sep  1 16:29:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module eight_one_to_sixteen_one_mux_tb $end
$var wire 1 ! op $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [15:0] $end
$scope module mux $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [15:0] $end
$var wire 1 ! op $end
$var wire 1 & mux1_op $end
$var wire 1 ' mux0_op $end
$scope module mux $end
$var wire 1 ( s $end
$var wire 2 ) w [1:0] $end
$var reg 1 ! op_2 $end
$upscope $end
$scope module mux0 $end
$var wire 3 * s [2:0] $end
$var wire 8 + w [7:0] $end
$var reg 1 ' op $end
$upscope $end
$scope module mux1 $end
$var wire 3 , s [2:0] $end
$var wire 8 - w [7:0] $end
$var reg 1 & op $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 -
b0 ,
b10101010 +
b0 *
b0 )
0(
0'
0&
b1010101010101010 %
b0 $
b1010101010101010 #
b0 "
0!
$end
#10
1!
1'
b11 )
1&
b1 *
b1 ,
b1 "
b1 $
#20
b11 *
b11 ,
b11 "
b11 $
#30
0!
0'
b0 )
0&
b100 *
b100 ,
b100 "
b100 $
#40
1!
1'
b11 )
1&
b101 *
b101 ,
b101 "
b101 $
#50
0!
0'
b0 )
0&
b110 *
b110 ,
b110 "
b110 $
#60
b0 *
b0 ,
1(
b1000 "
b1000 $
#70
