<html><body><samp><pre>
<!@TC:1505818173>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: ACTEL-25

# Tue Sep 19 13:49:33 2017

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1505818173> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1505818173> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1505818173> | Setting time resolution to ps
@N: : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\MyFirstProject.vhd:17:7:17:21:@N::@XP_MSG">MyFirstProject.vhd(17)</a><!@TM:1505818173> | Top entity is set to MyFirstProject.
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject_MSS\MyFirstProject_MSS_syn.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject_MSS\MyFirstProject_MSS.vhd changed - recompiling
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd changed - recompiling
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\MyFirstProject.vhd changed - recompiling
VHDL syntax check successful!
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject_MSS\MyFirstProject_MSS_syn.vhd changed - recompiling
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject_MSS\MyFirstProject_MSS.vhd changed - recompiling
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd changed - recompiling
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\MyFirstProject.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1505818173> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\MyFirstProject.vhd:17:7:17:21:@N:CD630:@XP_MSG">MyFirstProject.vhd(17)</a><!@TM:1505818173> | Synthesizing work.myfirstproject.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1505818173> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd:8:7:8:31:@N:CD630:@XP_MSG">MyFirstProject_OSC_0_OSC.vhd(8)</a><!@TM:1505818173> | Synthesizing work.myfirstproject_osc_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1505818173> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1505818173> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1505818173> | Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.myfirstproject_osc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">MyFirstProject_OSC_0_OSC.vhd(16)</a><!@TM:1505818173> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">MyFirstProject_OSC_0_OSC.vhd(15)</a><!@TM:1505818173> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">MyFirstProject_OSC_0_OSC.vhd(14)</a><!@TM:1505818173> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">MyFirstProject_OSC_0_OSC.vhd(13)</a><!@TM:1505818173> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd:11:10:11:28:@W:CL240:@XP_MSG">MyFirstProject_OSC_0_OSC.vhd(11)</a><!@TM:1505818173> | Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject_MSS\MyFirstProject_MSS.vhd:17:7:17:25:@N:CD630:@XP_MSG">MyFirstProject_MSS.vhd(17)</a><!@TM:1505818173> | Synthesizing work.myfirstproject_mss.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject_MSS\MyFirstProject_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">MyFirstProject_MSS_syn.vhd(10)</a><!@TM:1505818173> | Synthesizing work.mss_010.def_arch.
Post processing for work.mss_010.def_arch
Post processing for work.myfirstproject_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\hdl\MyCounter.vhd:6:7:6:16:@N:CD630:@XP_MSG">MyCounter.vhd(6)</a><!@TM:1505818173> | Synthesizing work.mycounter.behavioral.
Post processing for work.mycounter.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:191:10:191:14:@N:CD630:@XP_MSG">smartfusion2.vhd(191)</a><!@TM:1505818173> | Synthesizing smartfusion2.and2.syn_black_box.
Post processing for smartfusion2.and2.syn_black_box
Post processing for work.myfirstproject.rtl
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\component\work\MyFirstProject\OSC_0\MyFirstProject_OSC_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">MyFirstProject_OSC_0_OSC.vhd(10)</a><!@TM:1505818173> | Input XTL is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 19 13:49:33 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1505818173> | Running in 64-bit mode 
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 19 13:49:33 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 19 13:49:33 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1505818175> | Running in 64-bit mode 
File E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\synwork\MyFirstProject_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 19 13:49:35 2017

###########################################################]
Pre-mapping Report

# Tue Sep 19 13:49:35 2017

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\designer\MyFirstProject\synthesis.fdc
Linked File: <a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\MyFirstProject_scck.rpt:@XP_FILE">MyFirstProject_scck.rpt</a>
Printing clock  summary report in "E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\MyFirstProject_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1505818175> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1505818175> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)

syn_allowed_resources : blockrams=21  set on top level netlist MyFirstProject

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                               Requested     Requested     Clock        Clock                   Clock
Clock                                                               Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------
MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     24   
==========================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\projects\actel\actelkit\m2s\refdes\3\115200\myfirstproject\hdl\mycounter.vhd:18:4:18:6:@W:MT530:@XP_MSG">mycounter.vhd(18)</a><!@TM:1505818175> | Found inferred clock MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 24 sequential elements including MyCounter_0.Qaux[22:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1505818175> | Writing default property annotation file E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\MyFirstProject.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 19 13:49:35 2017

###########################################################]
Map & Optimize Report

# Tue Sep 19 13:49:35 2017

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1505818177> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1505818177> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\projects\actel\actelkit\m2s\refdes\3\115200\myfirstproject\hdl\mycounter.vhd:18:4:18:6:@N:MO231:@XP_MSG">mycounter.vhd(18)</a><!@TM:1505818177> | Found counter in view:work.MyFirstProject(rtl) instance MyCounter_0.Qaux[22:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.37ns		  25 /        23
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1505818177> | Promoting Net AND2_0_Y on CLKINT  I_2  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 instances converted, 24 sequential instances remain driven by gated/generated clocks

============================================================================= Gated/Generated Clocks =============================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                         Explanation                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:OSC_0.I_RCOSC_25_50MHZ@|E:MyFirstProject_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       OSC_0.I_RCOSC_25_50MHZ     RCOSC_25_50MHZ         24         MyFirstProject_MSS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_010
==================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 135MB)

Writing Analyst data base E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\synwork\MyFirstProject_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1505818177> | Writing EDF file: E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\MyFirstProject.edn 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1505818177> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1505818177> | Synopsys Constraint File capacitance units using default value of 1pF  
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1505818177> | Found inferred clock MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:OSC_0.N_RCOSC_25_50MHZ_CLKOUT"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Sep 19 13:49:37 2017
#


Top view:               MyFirstProject
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\designer\MyFirstProject\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1505818177> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1505818177> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 7.088

                                                                    Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                      Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     343.4 MHz     10.000        2.912         7.088     inferred     Inferred_clkgroup_0
======================================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.088  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                         Starting                                                                                            Arrival          
Instance                 Reference                                                           Type     Pin     Net            Time        Slack
                         Clock                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
MyCounter_0.Qaux[22]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       FPGA_LED_c     0.108       7.088
MyCounter_0.Qaux[0]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[0]        0.108       7.229
MyCounter_0.Qaux[1]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[1]        0.108       7.335
MyCounter_0.Qaux[2]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[2]        0.108       7.351
MyCounter_0.Qaux[3]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[3]        0.108       7.367
MyCounter_0.Qaux[4]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[4]        0.108       7.383
MyCounter_0.Qaux[5]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[5]        0.108       7.400
MyCounter_0.Qaux[6]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[6]        0.108       7.416
MyCounter_0.Qaux[7]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[7]        0.108       7.432
MyCounter_0.Qaux[8]      MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       Qaux[8]        0.108       7.449
==============================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                                                                            Required          
Instance                 Reference                                                           Type     Pin     Net            Time         Slack
                         Clock                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------
MyCounter_0.Qaux[22]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[22]     9.745        7.088
MyCounter_0.Qaux[21]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[21]     9.745        7.245
MyCounter_0.Qaux[20]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[20]     9.745        7.261
MyCounter_0.Qaux[19]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[19]     9.745        7.278
MyCounter_0.Qaux[18]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[18]     9.745        7.294
MyCounter_0.Qaux[17]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[17]     9.745        7.310
MyCounter_0.Qaux[16]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[16]     9.745        7.327
MyCounter_0.Qaux[15]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[15]     9.745        7.343
MyCounter_0.Qaux[14]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[14]     9.745        7.359
MyCounter_0.Qaux[13]     MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       Qaux_s[13]     9.745        7.376
===============================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\MyFirstProject.srr:srsfE:\Projects\Actel\ActelKit\M2S\RefDes\3\115200\MyFirstProject\synthesis\MyFirstProject.srs:fp:27461:27983:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.656
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.088

    Number of logic level(s):                1
    Starting point:                          MyCounter_0.Qaux[22] / Q
    Ending point:                            MyCounter_0.Qaux[22] / D
    The start point is clocked by            MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
MyCounter_0.Qaux[22]       SLE      Q        Out     0.108     0.108       -         
FPGA_LED_c                 Net      -        -       1.123     -           2         
MyCounter_0.Qaux_s[22]     ARI1     B        In      -         1.231       -         
MyCounter_0.Qaux_s[22]     ARI1     S        Out     0.308     1.539       -         
Qaux_s[22]                 Net      -        -       1.117     -           1         
MyCounter_0.Qaux[22]       SLE      D        In      -         2.656       -         
=====================================================================================
Total path delay (propagation time + setup) of 2.912 is 0.672(23.1%) logic and 2.240(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for MyFirstProject </a>

Mapping to part: m2s010tq144std
Cell usage:
AND2            1 use
CLKINT          2 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
CFG1           1 use

Carry cells:
ARI1            23 uses - used for arithmetic functions


Sequential Cells: 
SLE            23 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 6
I/O primitives: 5
INBUF          2 uses
OUTBUF         3 uses


Global Clock Buffers: 2 of 8 (25%)


Total LUTs:    24

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  23 + 0 + 0 + 0 = 23;
Total number of LUTs after P&R:  24 + 0 + 0 + 0 = 24;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 19 13:49:37 2017

###########################################################]

</pre></samp></body></html>
