$comment
	File created using the following command:
		vcd file lab1_4.msim.vcd -direction
$end
$date
	Fri Feb 22 15:02:44 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab1_4_vlg_vec_tst $end
$var reg 2 ! sw [1:0] $end
$var wire 1 " led [3] $end
$var wire 1 # led [2] $end
$var wire 1 $ led [1] $end
$var wire 1 % led [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , led[0]~output_o $end
$var wire 1 - led[1]~output_o $end
$var wire 1 . led[2]~output_o $end
$var wire 1 / led[3]~output_o $end
$var wire 1 0 sw[0]~input_o $end
$var wire 1 1 sw[1]~input_o $end
$var wire 1 2 led~0_combout $end
$var wire 1 3 led~1_combout $end
$var wire 1 4 led~2_combout $end
$var wire 1 5 led~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1%
0$
0#
0"
0&
1'
x(
1)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
$end
#200000
b1 !
10
12
13
1-
0,
0%
1$
#400000
b11 !
b10 !
00
11
14
03
0-
1.
1#
0$
#600000
b11 !
10
15
04
0.
1/
1"
0#
#800000
b1 !
b0 !
00
01
02
05
0/
1,
1%
0"
#1000000
