Quartus Prime Archive log --	C:/Users/FZ/Documents/lab/lab8_tmp_archive.qarlog

Archive:	C:/Users/FZ/Documents/lab/lab8_tmp_archive.qar
Date:		Sat Mar 28 22:44:38 2020
Quartus Prime		18.0.0 Build 614 04/24/2018 SJ Lite Edition

	=========== Files Selected: ===========
C:/Users/FZ/Documents/lab/Color_Mapper.sv
C:/Users/FZ/Documents/lab/HexDriver.sv
C:/Users/FZ/Documents/lab/PLLJ_PLLSPE_INFO.txt
C:/Users/FZ/Documents/lab/VGA_controller.sv
C:/Users/FZ/Documents/lab/__lab7_usb.auto.qarlog
C:/Users/FZ/Documents/lab/ball.sv
C:/Users/FZ/Documents/lab/hpi_io_intf.sv
C:/Users/FZ/Documents/lab/lab7_usb.qsf
C:/Users/FZ/Documents/lab/lab8.qpf
C:/Users/FZ/Documents/lab/lab8.qsf
C:/Users/FZ/Documents/lab/lab8.sdc
C:/Users/FZ/Documents/lab/lab8.sv
C:/Users/FZ/Documents/lab/lab8_assignment_defaults.qdf
C:/Users/FZ/Documents/lab/lab8_soc.qsys
C:/Users/FZ/Documents/lab/lab8_soc.sopcinfo
C:/Users/FZ/Documents/lab/lab8_soc/lab8_soc.cmp
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/lab8_soc.debuginfo
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/lab8_soc.qip
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/lab8_soc.regmap
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/lab8_soc.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_default_burst_converter.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_incr_burst_converter.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_address_alignment.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_merlin_width_adapter.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_reset_controller.sdc
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_reset_controller.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_keycode.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0.sdc
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_jtag_debug_module_tck.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_oci_test_bench.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_ociram_default_contents.mif
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_rf_ram_a.mif
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_rf_ram_b.mif
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_test_bench.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_sdram.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
C:/Users/FZ/Documents/lab/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
C:/Users/FZ/Documents/lab/lab8_tmp_archive.qarlog
C:/Users/FZ/Documents/lab/vga_clk.ppf
C:/Users/FZ/Documents/lab/vga_clk.qip
C:/Users/FZ/Documents/lab/vga_clk.v
c:/intelfpga_lite/18.0/quartus/bin64/assignment_defaults.qdf
	======= Total: 89 files to archive =======

