Protel Design System Design Rule Check
PCB File : E:\DATN\trunk\inverter\PCB1.PcbDoc
Date     : 5/11/2020
Time     : 12:25:11 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=196.85mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.774mil < 10mil) Between Area Fill (9199mil,6075.189mil) (9637mil,6357.189mil) on Top Solder And Arc (9561.334mil,6066.524mil) on Top Solder [Top Solder] Mask Sliver [9.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.774mil < 10mil) Between Area Fill (9199mil,6075.189mil) (9637mil,6357.189mil) on Top Solder And Arc (9561.334mil,6066.524mil) on Top Solder [Top Solder] Mask Sliver [9.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.774mil < 10mil) Between Area Fill (9199mil,6075.189mil) (9637mil,6357.189mil) on Top Solder And Arc (9561.334mil,6366.524mil) on Top Solder [Top Solder] Mask Sliver [9.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.774mil < 10mil) Between Area Fill (9199mil,6075.189mil) (9637mil,6357.189mil) on Top Solder And Arc (9561.334mil,6366.524mil) on Top Solder [Top Solder] Mask Sliver [9.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.774mil < 10mil) Between Area Fill (8916mil,7257.189mil) (9354mil,7539.189mil) on Top Solder And Arc (9278.334mil,7248.524mil) on Top Solder [Top Solder] Mask Sliver [9.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.774mil < 10mil) Between Area Fill (8916mil,7257.189mil) (9354mil,7539.189mil) on Top Solder And Arc (9278.334mil,7248.524mil) on Top Solder [Top Solder] Mask Sliver [9.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.774mil < 10mil) Between Area Fill (8916mil,7257.189mil) (9354mil,7539.189mil) on Top Solder And Arc (9278.334mil,7548.524mil) on Top Solder [Top Solder] Mask Sliver [9.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.774mil < 10mil) Between Area Fill (8916mil,7257.189mil) (9354mil,7539.189mil) on Top Solder And Arc (9278.334mil,7548.524mil) on Top Solder [Top Solder] Mask Sliver [9.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.832mil < 10mil) Between Via (6098mil,6235mil) from Top Layer to Bottom Layer And Pad R23-2(6100mil,6329.811mil) on Multi-Layer [Top Solder] Mask Sliver [1.832mil] / [Bottom Solder] Mask Sliver [1.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.02mil < 10mil) Between Via (6098mil,6235mil) from Top Layer to Bottom Layer And Pad R11-2(6100mil,6134mil) on Multi-Layer [Top Solder] Mask Sliver [8.02mil] / [Bottom Solder] Mask Sliver [8.02mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (9494.667mil,5995.254mil)(9544.667mil,5995.254mil) on Top Solder And Track (9557.111mil,6004.654mil)(9573.77mil,6062.96mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.428mil < 10mil) Between Track (9272mil,5993mil)(9547mil,5993mil) on Top Solder And Track (9557.111mil,6004.654mil)(9573.77mil,6062.96mil) on Top Solder [Top Solder] Mask Sliver [5.428mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (9494.667mil,6437.794mil)(9544.667mil,6437.794mil) on Top Solder And Track (9557.111mil,6428.395mil)(9573.77mil,6370.088mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.457mil < 10mil) Between Area Fill (9199mil,6075.189mil) (9637mil,6357.189mil) on Top Solder And Track (9272mil,6437.589mil)(9272.206mil,6437.794mil) on Top Solder [Top Solder] Mask Sliver [0.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (9211.667mil,7177.254mil)(9261.667mil,7177.254mil) on Top Solder And Track (9274.111mil,7186.654mil)(9290.77mil,7244.96mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
Rule Violations :15

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (9429mil,5732mil) on Top Overlay And Pad C26-2(9429mil,5682mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (9429mil,5732mil) on Top Overlay And Pad C26-1(9429mil,5782mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.848mil < 10mil) Between Arc (3062.619mil,7102.381mil) on Top Overlay And Pad C7-3(3062.619mil,7102.381mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (3060mil,7305mil) on Top Overlay And Pad C7-2(3060mil,7305mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (3060mil,7505mil) on Top Overlay And Pad C7-1(3060mil,7505mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Arc (9051.835mil,4716.158mil) on Top Overlay And Pad U1-1(9092.307mil,4716.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (8870mil,4679mil) on Top Overlay And Pad C24-1(8870mil,4629mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (8870mil,4679mil) on Top Overlay And Pad C24-2(8870mil,4729mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4693mil,4784.997mil) on Top Overlay And Pad C19-1(4694mil,4684mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4693mil,4784.997mil) on Top Overlay And Pad C19-2(4693mil,4883mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (8008.003mil,5140mil) on Top Overlay And Pad C13-2(7910mil,5140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (8008.003mil,5140mil) on Top Overlay And Pad C13-1(8109mil,5141mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6280mil,7872.997mil) on Top Overlay And Pad C17-1(6281mil,7772mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6280mil,7872.997mil) on Top Overlay And Pad C17-2(6280mil,7971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6344.997mil,6333mil) on Top Overlay And Pad C11-1(6244mil,6332mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6344.997mil,6333mil) on Top Overlay And Pad C11-2(6443mil,6333mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3251.997mil,7915mil) on Top Overlay And Pad C10-1(3151mil,7914mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3251.997mil,7915mil) on Top Overlay And Pad C10-2(3350mil,7915mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3254.997mil,6410mil) on Top Overlay And Pad C9-1(3154mil,6409mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3254.997mil,6410mil) on Top Overlay And Pad C9-2(3353mil,6410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3232.997mil,5747mil) on Top Overlay And Pad C8-1(3132mil,5746mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3232.997mil,5747mil) on Top Overlay And Pad C8-2(3331mil,5747mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (4902mil,4884mil) on Top Overlay And Pad C20-2(4902mil,4883mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (4902mil,4783mil) on Top Overlay And Pad C20-1(4902mil,4783mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (6137mil,8089mil) on Top Overlay And Pad C18-2(6137mil,8090mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (6137mil,8190mil) on Top Overlay And Pad C18-1(6137mil,8190mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (7552mil,5073mil) on Top Overlay And Pad C14-2(7552mil,5072mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (7552mil,4972mil) on Top Overlay And Pad C14-1(7552mil,4972mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (5849mil,7443mil) on Top Overlay And Pad C12-2(5850mil,7443mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (5950mil,7443mil) on Top Overlay And Pad C12-1(5950mil,7443mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.083mil < 10mil) Between Arc (8929mil,5307mil) on Top Overlay And Pad VR1-2(8929mil,5207mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.547mil < 10mil) Between Arc (8929mil,5307mil) on Top Overlay And Pad VR1-1(9029mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.338mil < 10mil) Between Arc (8929mil,5306mil) on Top Overlay And Pad VR1-2(8929mil,5207mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Arc (8929mil,5306mil) on Top Overlay And Pad VR1-3(8829mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (9129mil,8240mil) on Top Overlay And Pad JP1-1(9129mil,8240mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (9129mil,8440mil) on Top Overlay And Pad JP1-2(9129mil,8440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (8464mil,8288mil) on Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (8464mil,8318mil) on Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.261mil < 10mil) Between Arc (8464mil,8318mil) on Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (8464mil,8288mil) on Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (8048mil,6620.997mil) on Top Overlay And Pad C21-2(8048mil,6719mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (8048mil,6620.997mil) on Top Overlay And Pad C21-1(8049mil,6520mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (9119mil,5789.003mil) on Top Overlay And Pad C22-2(9119mil,5691mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (9119mil,5789.003mil) on Top Overlay And Pad C22-1(9118mil,5890mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (9499mil,5307mil) on Top Overlay And Pad LM317-2(9499mil,5307mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (7600.003mil,6970mil) on Top Overlay And Pad C1-2(7502mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (7600.003mil,6970mil) on Top Overlay And Pad C1-1(7701mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (7285.503mil,6970mil) on Top Overlay And Pad C2-2(7187.5mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (7285.503mil,6970mil) on Top Overlay And Pad C2-1(7386.5mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6971.003mil,6970mil) on Top Overlay And Pad C3-2(6873mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6971.003mil,6970mil) on Top Overlay And Pad C3-1(7072mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (7012mil,8185mil) on Top Overlay And Pad C6-1(7012mil,8235mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (7012mil,8185mil) on Top Overlay And Pad C6-2(7012mil,8135mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6789mil,8368.003mil) on Top Overlay And Pad C4-2(6789mil,8270mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6789mil,8368.003mil) on Top Overlay And Pad C4-1(6788mil,8469mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6787mil,8727.997mil) on Top Overlay And Pad C5-1(6788mil,8627mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6787mil,8727.997mil) on Top Overlay And Pad C5-2(6787mil,8826mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LM317" (9178mil,5643mil) on Top Overlay And Pad C26-2(9429mil,5682mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3021mil,7145mil)(3105mil,7060mil) on Top Overlay And Pad C7-3(3062.619mil,7102.381mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3018mil,7547mil)(3103mil,7462mil) on Top Overlay And Pad C7-1(3060mil,7505mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3018.5mil,7346.5mil)(3103mil,7262mil) on Top Overlay And Pad C7-2(3060mil,7305mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4562mil,6558mil)(4600mil,6558mil) on Top Overlay And Pad R2-2(4639mil,6559mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4184mil,6554mil)(4234mil,6554mil) on Top Overlay And Pad R2-1(4159mil,6554mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6236mil,7364mil)(6236mil,7414mil) on Top Overlay And Pad R28-1(6236mil,7439mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6240mil,6998mil)(6240mil,7036mil) on Top Overlay And Pad R28-2(6241mil,6959mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9325mil,6966mil)(9325mil,7016mil) on Top Overlay And Pad R48-1(9325mil,7041mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9329mil,6600mil)(9329mil,6638mil) on Top Overlay And Pad R48-2(9330mil,6561mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9123mil,6581mil)(9123mil,6631mil) on Top Overlay And Pad R47-1(9123mil,6556mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Buck1" (8898mil,6487mil) on Top Overlay And Pad R47-1(9123mil,6556mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9119mil,6959mil)(9119mil,6997mil) on Top Overlay And Pad R47-2(9118mil,7036mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (4693mil,4808mil)(4693mil,4838mil) on Top Overlay And Pad C19-2(4693mil,4883mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (4693mil,4808mil)(4693mil,4838mil) on Top Overlay And Pad C19-2(4693mil,4883mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4690mil,4729mil)(4690mil,4759mil) on Top Overlay And Pad C19-1(4694mil,4684mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4690mil,4729mil)(4690mil,4759mil) on Top Overlay And Pad C19-1(4694mil,4684mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (7955mil,5140mil)(7985mil,5140mil) on Top Overlay And Pad C13-2(7910mil,5140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (7955mil,5140mil)(7985mil,5140mil) on Top Overlay And Pad C13-2(7910mil,5140mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (8034mil,5137mil)(8064mil,5137mil) on Top Overlay And Pad C13-1(8109mil,5141mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (8034mil,5137mil)(8064mil,5137mil) on Top Overlay And Pad C13-1(8109mil,5141mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6280mil,7896mil)(6280mil,7926mil) on Top Overlay And Pad C17-2(6280mil,7971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6280mil,7896mil)(6280mil,7926mil) on Top Overlay And Pad C17-2(6280mil,7971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6277mil,7817mil)(6277mil,7847mil) on Top Overlay And Pad C17-1(6281mil,7772mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6277mil,7817mil)(6277mil,7847mil) on Top Overlay And Pad C17-1(6281mil,7772mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6368mil,6333mil)(6398mil,6333mil) on Top Overlay And Pad C11-2(6443mil,6333mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6368mil,6333mil)(6398mil,6333mil) on Top Overlay And Pad C11-2(6443mil,6333mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6289mil,6336mil)(6319mil,6336mil) on Top Overlay And Pad C11-1(6244mil,6332mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6289mil,6336mil)(6319mil,6336mil) on Top Overlay And Pad C11-1(6244mil,6332mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (3275mil,7915mil)(3305mil,7915mil) on Top Overlay And Pad C10-2(3350mil,7915mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (3275mil,7915mil)(3305mil,7915mil) on Top Overlay And Pad C10-2(3350mil,7915mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3196mil,7918mil)(3226mil,7918mil) on Top Overlay And Pad C10-1(3151mil,7914mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3196mil,7918mil)(3226mil,7918mil) on Top Overlay And Pad C10-1(3151mil,7914mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (3278mil,6410mil)(3308mil,6410mil) on Top Overlay And Pad C9-2(3353mil,6410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (3278mil,6410mil)(3308mil,6410mil) on Top Overlay And Pad C9-2(3353mil,6410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3199mil,6413mil)(3229mil,6413mil) on Top Overlay And Pad C9-1(3154mil,6409mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3199mil,6413mil)(3229mil,6413mil) on Top Overlay And Pad C9-1(3154mil,6409mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (3256mil,5747mil)(3286mil,5747mil) on Top Overlay And Pad C8-2(3331mil,5747mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (3256mil,5747mil)(3286mil,5747mil) on Top Overlay And Pad C8-2(3331mil,5747mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3177mil,5750mil)(3207mil,5750mil) on Top Overlay And Pad C8-1(3132mil,5746mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3177mil,5750mil)(3207mil,5750mil) on Top Overlay And Pad C8-1(3132mil,5746mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (8523mil,4811mil)(8551mil,4811mil) on Top Overlay And Pad L3.3V-1(8606mil,4822mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (8257mil,4810mil)(8285mil,4810mil) on Top Overlay And Pad L5V-1(8340mil,4821mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (8103mil,6322mil)(8131mil,6322mil) on Top Overlay And Pad L15V-1(8048mil,6311mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (8535mil,8734mil)(8535mil,8762mil) on Top Overlay And Pad L24V-1(8546mil,8679mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5332mil,6336mil)(5382mil,6336mil) on Top Overlay And Pad R25-1(5407mil,6336mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4966mil,6332mil)(5004mil,6332mil) on Top Overlay And Pad R25-2(4927mil,6331mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R26" (4890mil,6232mil) on Top Overlay And Pad R25-2(4927mil,6331mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5182mil,8779mil)(5232mil,8779mil) on Top Overlay And Pad R8-1(5257mil,8779mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4816mil,8775mil)(4854mil,8775mil) on Top Overlay And Pad R8-2(4777mil,8774mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5788mil,8784mil)(5838mil,8784mil) on Top Overlay And Pad R9-1(5863mil,8784mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5422mil,8780mil)(5460mil,8780mil) on Top Overlay And Pad R9-2(5383mil,8779mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4184mil,8570mil)(4234mil,8570mil) on Top Overlay And Pad R7-1(4159mil,8570mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4562mil,8574mil)(4600mil,8574mil) on Top Overlay And Pad R7-2(4639mil,8575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "TP3" (4549mil,8150mil) on Top Overlay And Pad RS3-1(4590.85mil,8234mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4184mil,7227mil)(4234mil,7227mil) on Top Overlay And Pad R6-1(4159mil,7227mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4562mil,7231mil)(4600mil,7231mil) on Top Overlay And Pad R6-2(4639mil,7232mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4184mil,5884mil)(4234mil,5884mil) on Top Overlay And Pad R5-1(4159mil,5884mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4562mil,5888mil)(4600mil,5888mil) on Top Overlay And Pad R5-2(4639mil,5889mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.158mil < 10mil) Between Text "TP2" (4500mil,6842mil) on Top Overlay And Pad RS2-1(4532.85mil,6950mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4184mil,7900mil)(4234mil,7900mil) on Top Overlay And Pad R4-1(4159mil,7900mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4562mil,7904mil)(4600mil,7904mil) on Top Overlay And Pad R4-2(4639mil,7905mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7005mil,8758mil)(7005mil,8808mil) on Top Overlay And Pad R3-1(7005mil,8833mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7009mil,8392mil)(7009mil,8430mil) on Top Overlay And Pad R3-2(7010mil,8353mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C6" (6923mil,8314mil) on Top Overlay And Pad R3-2(7010mil,8353mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4184mil,5211mil)(4234mil,5211mil) on Top Overlay And Pad R1-1(4159mil,5211mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4562mil,5215mil)(4600mil,5215mil) on Top Overlay And Pad R1-2(4639mil,5216mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7213mil,6316mil)(7243mil,6316mil) on Top Overlay And Pad D3-2(7178mil,6316mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7213mil,6316mil)(7243mil,6316mil) on Top Overlay And Pad D3-2(7178mil,6316mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7513mil,6316mil)(7543mil,6316mil) on Top Overlay And Pad D3-1(7578mil,6316mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7513mil,6316mil)(7543mil,6316mil) on Top Overlay And Pad D3-1(7578mil,6316mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7213mil,6528mil)(7243mil,6528mil) on Top Overlay And Pad D2-2(7178mil,6528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7213mil,6528mil)(7243mil,6528mil) on Top Overlay And Pad D2-2(7178mil,6528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7513mil,6528mil)(7543mil,6528mil) on Top Overlay And Pad D2-1(7578mil,6528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7513mil,6528mil)(7543mil,6528mil) on Top Overlay And Pad D2-1(7578mil,6528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7212mil,6749mil)(7242mil,6749mil) on Top Overlay And Pad D1-2(7177mil,6749mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7212mil,6749mil)(7242mil,6749mil) on Top Overlay And Pad D1-2(7177mil,6749mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7512mil,6749mil)(7542mil,6749mil) on Top Overlay And Pad D1-1(7577mil,6749mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7512mil,6749mil)(7542mil,6749mil) on Top Overlay And Pad D1-1(7577mil,6749mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5888mil,4705mil)(5888mil,4755mil) on Top Overlay And Pad R46-1(5888mil,4680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5884mil,5083mil)(5884mil,5121mil) on Top Overlay And Pad R46-2(5883mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5371mil,5495.594mil)(5421mil,5495.594mil) on Top Overlay And Pad R45-1(5446mil,5495.594mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5005mil,5491.594mil)(5043mil,5491.594mil) on Top Overlay And Pad R45-2(4966mil,5490.594mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R44" (4929mil,5398mil) on Top Overlay And Pad R45-2(4966mil,5490.594mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5371mil,5296mil)(5421mil,5296mil) on Top Overlay And Pad R44-1(5446mil,5296mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5005mil,5292mil)(5043mil,5292mil) on Top Overlay And Pad R44-2(4966mil,5291mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6111mil,4705mil)(6111mil,4755mil) on Top Overlay And Pad R43-1(6111mil,4680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6107mil,5083mil)(6107mil,5121mil) on Top Overlay And Pad R43-2(6106mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6009mil,5500mil)(6059mil,5500mil) on Top Overlay And Pad R42-1(6084mil,5500mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5643mil,5496mil)(5681mil,5496mil) on Top Overlay And Pad R42-2(5604mil,5495mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5084mil,4720mil)(5484mil,4720mil) on Top Overlay And Pad IC4-5(5134mil,4770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5084mil,4720mil)(5484mil,4720mil) on Top Overlay And Pad IC4-6(5234mil,4770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5084mil,4720mil)(5484mil,4720mil) on Top Overlay And Pad IC4-7(5334mil,4770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5084mil,4720mil)(5484mil,4720mil) on Top Overlay And Pad IC4-8(5434mil,4770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5084mil,5120mil)(5484mil,5120mil) on Top Overlay And Pad IC4-4(5134mil,5070mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5084mil,5120mil)(5484mil,5120mil) on Top Overlay And Pad IC4-3(5234mil,5070mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5084mil,5120mil)(5484mil,5120mil) on Top Overlay And Pad IC4-2(5334mil,5070mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (5084mil,5120mil)(5484mil,5120mil) on Top Overlay And Pad IC4-1(5434mil,5070mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5331mil,8383.449mil)(5381mil,8383.449mil) on Top Overlay And Pad R40-1(5406mil,8383.449mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4965mil,8379.449mil)(5003mil,8379.449mil) on Top Overlay And Pad R40-2(4926mil,8378.449mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R38" (4889mil,8289mil) on Top Overlay And Pad R40-2(4926mil,8378.449mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6049mil,8389mil)(6099mil,8389mil) on Top Overlay And Pad R41-1(6124mil,8389mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.088mil < 10mil) Between Text "C18" (6104mil,8280mil) on Top Overlay And Pad R41-1(6124mil,8389mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5683mil,8385mil)(5721mil,8385mil) on Top Overlay And Pad R41-2(5644mil,8384mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "IC3" (5598mil,8287mil) on Top Overlay And Pad R41-2(5644mil,8384mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5631mil,5085mil)(5631mil,5135mil) on Top Overlay And Pad R39-1(5631mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5635mil,4719mil)(5635mil,4757mil) on Top Overlay And Pad R39-2(5636mil,4680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (4862mil,4783mil)(4862mil,4883mil) on Top Overlay And Pad C20-2(4902mil,4883mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (4942mil,4783mil)(4942mil,4883mil) on Top Overlay And Pad C20-2(4902mil,4883mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (4862mil,4783mil)(4862mil,4883mil) on Top Overlay And Pad C20-1(4902mil,4783mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (4942mil,4783mil)(4942mil,4883mil) on Top Overlay And Pad C20-1(4902mil,4783mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5331mil,8186.276mil)(5381mil,8186.276mil) on Top Overlay And Pad R38-1(5406mil,8186.276mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4965mil,8182.276mil)(5003mil,8182.276mil) on Top Overlay And Pad R38-2(4926mil,8181.276mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R37" (4889mil,8090mil) on Top Overlay And Pad R38-2(4926mil,8181.276mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5331mil,7987.913mil)(5381mil,7987.913mil) on Top Overlay And Pad R37-1(5406mil,7987.913mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4965mil,7983.913mil)(5003mil,7983.913mil) on Top Overlay And Pad R37-2(4926mil,7982.913mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R35" (4889mil,7892mil) on Top Overlay And Pad R37-2(4926mil,7982.913mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5992mil,7839mil)(5992mil,8239mil) on Top Overlay And Pad IC3-5(5942mil,7889mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5992mil,7839mil)(5992mil,8239mil) on Top Overlay And Pad IC3-6(5942mil,7989mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5992mil,7839mil)(5992mil,8239mil) on Top Overlay And Pad IC3-7(5942mil,8089mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5992mil,7839mil)(5992mil,8239mil) on Top Overlay And Pad IC3-8(5942mil,8189mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5592mil,7839mil)(5592mil,8239mil) on Top Overlay And Pad IC3-4(5642mil,7889mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5592mil,7839mil)(5592mil,8239mil) on Top Overlay And Pad IC3-3(5642mil,7989mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5592mil,7839mil)(5592mil,8239mil) on Top Overlay And Pad IC3-2(5642mil,8089mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (5592mil,7839mil)(5592mil,8239mil) on Top Overlay And Pad IC3-1(5642mil,8189mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6352mil,4695mil)(6352mil,4745mil) on Top Overlay And Pad R36-1(6352mil,4670mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6348mil,5073mil)(6348mil,5111mil) on Top Overlay And Pad R36-2(6347mil,5150mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5636mil,7664mil)(5686mil,7664mil) on Top Overlay And Pad R34-1(5611mil,7664mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6014mil,7668mil)(6052mil,7668mil) on Top Overlay And Pad R34-2(6091mil,7669mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5331mil,7789.551mil)(5381mil,7789.551mil) on Top Overlay And Pad R35-1(5406mil,7789.551mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4965mil,7785.551mil)(5003mil,7785.551mil) on Top Overlay And Pad R35-2(4926mil,7784.551mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (6097mil,8090mil)(6097mil,8190mil) on Top Overlay And Pad C18-2(6137mil,8090mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (6177mil,8090mil)(6177mil,8190mil) on Top Overlay And Pad C18-2(6137mil,8090mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C17" (6155mil,8041mil) on Top Overlay And Pad C18-2(6137mil,8090mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (6097mil,8090mil)(6097mil,8190mil) on Top Overlay And Pad C18-1(6137mil,8190mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (6177mil,8090mil)(6177mil,8190mil) on Top Overlay And Pad C18-1(6137mil,8190mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6570mil,5368mil)(6570mil,5418mil) on Top Overlay And Pad R33-1(6570mil,5343mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.444mil < 10mil) Between Text "R27" (6515mil,5231mil) on Top Overlay And Pad R33-1(6570mil,5343mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.444mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6566mil,5746mil)(6566mil,5784mil) on Top Overlay And Pad R33-2(6565mil,5823mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6347mil,5372mil)(6347mil,5422mil) on Top Overlay And Pad R32-1(6347mil,5347mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6343mil,5750mil)(6343mil,5788mil) on Top Overlay And Pad R32-2(6342mil,5827mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6747mil,5749mil)(6747mil,5799mil) on Top Overlay And Pad R31-1(6747mil,5824mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6751mil,5383mil)(6751mil,5421mil) on Top Overlay And Pad R31-2(6752mil,5344mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.364mil < 10mil) Between Text "R30" (6757mil,5231mil) on Top Overlay And Pad R31-2(6752mil,5344mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6426mil,6986mil)(6426mil,7036mil) on Top Overlay And Pad R29-1(6426mil,6961mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6422mil,7364mil)(6422mil,7402mil) on Top Overlay And Pad R29-2(6421mil,7441mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6830mil,4699mil)(6830mil,4749mil) on Top Overlay And Pad R30-1(6830mil,4674mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6826mil,5077mil)(6826mil,5115mil) on Top Overlay And Pad R30-2(6825mil,5154mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6577mil,5080mil)(6577mil,5130mil) on Top Overlay And Pad R27-1(6577mil,5155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6581mil,4714mil)(6581mil,4752mil) on Top Overlay And Pad R27-2(6582mil,4675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5332mil,6130mil)(5382mil,6130mil) on Top Overlay And Pad R26-1(5407mil,6130mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4966mil,6126mil)(5004mil,6126mil) on Top Overlay And Pad R26-2(4927mil,6125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5645mil,6324.811mil)(5695mil,6324.811mil) on Top Overlay And Pad R23-1(5620mil,6324.811mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R11" (5584mil,6242.594mil) on Top Overlay And Pad R23-1(5620mil,6324.811mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6023mil,6328.811mil)(6061mil,6328.811mil) on Top Overlay And Pad R23-2(6100mil,6329.811mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5645mil,6551mil)(5695mil,6551mil) on Top Overlay And Pad R24-1(5620mil,6551mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Text "R23" (5583mil,6437.811mil) on Top Overlay And Pad R24-1(5620mil,6551mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6023mil,6555mil)(6061mil,6555mil) on Top Overlay And Pad R24-2(6100mil,6556mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8033mil,5620mil)(8083mil,5620mil) on Top Overlay And Pad R22-1(8108mil,5620mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7667mil,5616mil)(7705mil,5616mil) on Top Overlay And Pad R22-2(7628mil,5615mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R13" (7593mil,5529mil) on Top Overlay And Pad R22-2(7628mil,5615mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4952mil,7198.449mil)(5002mil,7198.449mil) on Top Overlay And Pad R20-1(4927mil,7198.449mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R15" (4890mil,7113.276mil) on Top Overlay And Pad R20-1(4927mil,7198.449mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5330mil,7202.449mil)(5368mil,7202.449mil) on Top Overlay And Pad R20-2(5407mil,7203.449mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7360mil,5621mil)(7410mil,5621mil) on Top Overlay And Pad R19-1(7435mil,5621mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6994mil,5617mil)(7032mil,5617mil) on Top Overlay And Pad R19-2(6955mil,5616mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R18" (6919mil,5529mil) on Top Overlay And Pad R19-2(6955mil,5616mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7360mil,5427.189mil)(7410mil,5427.189mil) on Top Overlay And Pad R18-1(7435mil,5427.189mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6994mil,5423.189mil)(7032mil,5423.189mil) on Top Overlay And Pad R18-2(6955mil,5422.189mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8021mil,5817mil)(8071mil,5817mil) on Top Overlay And Pad R17-1(8096mil,5817mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7655mil,5813mil)(7693mil,5813mil) on Top Overlay And Pad R17-2(7616mil,5812mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R22" (7591mil,5722mil) on Top Overlay And Pad R17-2(7616mil,5812mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5332mil,7011.276mil)(5382mil,7011.276mil) on Top Overlay And Pad R15-1(5407mil,7011.276mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4966mil,7007.276mil)(5004mil,7007.276mil) on Top Overlay And Pad R15-2(4927mil,7006.276mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R14" (4890mil,6914.913mil) on Top Overlay And Pad R15-2(4927mil,7006.276mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6980mil,5807mil)(7030mil,5807mil) on Top Overlay And Pad R16-1(6955mil,5807mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R19" (6919mil,5723mil) on Top Overlay And Pad R16-1(6955mil,5807mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7358mil,5811mil)(7396mil,5811mil) on Top Overlay And Pad R16-2(7435mil,5812mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (7000mil,4782mil)(7400mil,4782mil) on Top Overlay And Pad IC2-5(7050mil,4832mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (7000mil,4782mil)(7400mil,4782mil) on Top Overlay And Pad IC2-6(7150mil,4832mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (7000mil,4782mil)(7400mil,4782mil) on Top Overlay And Pad IC2-7(7250mil,4832mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (7000mil,4782mil)(7400mil,4782mil) on Top Overlay And Pad IC2-8(7350mil,4832mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (7000mil,5182mil)(7400mil,5182mil) on Top Overlay And Pad IC2-4(7050mil,5132mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (7000mil,5182mil)(7400mil,5182mil) on Top Overlay And Pad IC2-3(7150mil,5132mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (7000mil,5182mil)(7400mil,5182mil) on Top Overlay And Pad IC2-2(7250mil,5132mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (7000mil,5182mil)(7400mil,5182mil) on Top Overlay And Pad IC2-1(7350mil,5132mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5332mil,6812.913mil)(5382mil,6812.913mil) on Top Overlay And Pad R14-1(5407mil,6812.913mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4966mil,6808.913mil)(5004mil,6808.913mil) on Top Overlay And Pad R14-2(4927mil,6807.913mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5999mil,6807mil)(5999mil,7207mil) on Top Overlay And Pad IC5-5(5949mil,6857mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5999mil,6807mil)(5999mil,7207mil) on Top Overlay And Pad IC5-6(5949mil,6957mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5999mil,6807mil)(5999mil,7207mil) on Top Overlay And Pad IC5-7(5949mil,7057mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5999mil,6807mil)(5999mil,7207mil) on Top Overlay And Pad IC5-8(5949mil,7157mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5599mil,6807mil)(5599mil,7207mil) on Top Overlay And Pad IC5-4(5649mil,6857mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5599mil,6807mil)(5599mil,7207mil) on Top Overlay And Pad IC5-3(5649mil,6957mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (5599mil,6807mil)(5599mil,7207mil) on Top Overlay And Pad IC5-2(5649mil,7057mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (5599mil,6807mil)(5599mil,7207mil) on Top Overlay And Pad IC5-1(5649mil,7157mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7655mil,5416mil)(7705mil,5416mil) on Top Overlay And Pad R13-1(7630mil,5416mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8033mil,5420mil)(8071mil,5420mil) on Top Overlay And Pad R13-2(8110mil,5421mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (7512mil,4972mil)(7512mil,5072mil) on Top Overlay And Pad C14-2(7552mil,5072mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (7592mil,4972mil)(7592mil,5072mil) on Top Overlay And Pad C14-2(7552mil,5072mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (7512mil,4972mil)(7512mil,5072mil) on Top Overlay And Pad C14-1(7552mil,4972mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (7592mil,4972mil)(7592mil,5072mil) on Top Overlay And Pad C14-1(7552mil,4972mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5645mil,6129mil)(5695mil,6129mil) on Top Overlay And Pad R11-1(5620mil,6129mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6023mil,6133mil)(6061mil,6133mil) on Top Overlay And Pad R11-2(6100mil,6134mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5332mil,6570mil)(5382mil,6570mil) on Top Overlay And Pad R12-1(5407mil,6570mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4966mil,6566mil)(5004mil,6566mil) on Top Overlay And Pad R12-2(4927mil,6565mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (5850mil,7403mil)(5950mil,7403mil) on Top Overlay And Pad C12-2(5850mil,7443mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (5850mil,7483mil)(5950mil,7483mil) on Top Overlay And Pad C12-2(5850mil,7443mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (5850mil,7403mil)(5950mil,7403mil) on Top Overlay And Pad C12-1(5950mil,7443mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (5850mil,7483mil)(5950mil,7483mil) on Top Overlay And Pad C12-1(5950mil,7443mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8811mil,8688mil)(8861mil,8688mil) on Top Overlay And Pad R51-1(8786mil,8688mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9189mil,8692mil)(9227mil,8692mil) on Top Overlay And Pad R51-2(9266mil,8693mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8315mil,5742mil)(8365mil,5742mil) on Top Overlay And Pad R52-1(8290mil,5742mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8693mil,5746mil)(8731mil,5746mil) on Top Overlay And Pad R52-2(8770mil,5747mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8339mil,5070mil)(8339mil,5120mil) on Top Overlay And Pad R53-1(8339mil,5045mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L5V" (8227mil,5003mil) on Top Overlay And Pad R53-1(8339mil,5045mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8335mil,5448mil)(8335mil,5486mil) on Top Overlay And Pad R53-2(8334mil,5525mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8607mil,5080mil)(8607mil,5130mil) on Top Overlay And Pad R54-1(8607mil,5055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L3.3V" (8492mil,5004mil) on Top Overlay And Pad R54-1(8607mil,5055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8603mil,5458mil)(8603mil,5496mil) on Top Overlay And Pad R54-2(8602mil,5535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Track (8798mil,5451mil)(8849mil,5451mil) on Top Overlay And Pad VR1-3(8829mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.863mil < 10mil) Between Track (8799mil,5200mil)(8799mil,5375mil) on Top Overlay And Pad VR1-3(8829mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.917mil < 10mil) Between Track (8862mil,5378mil)(8997mil,5378mil) on Top Overlay And Pad VR1-3(8829mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.863mil < 10mil) Between Track (8861mil,5437mil)(8998mil,5437mil) on Top Overlay And Pad VR1-3(8829mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.071mil < 10mil) Between Text "R50" (8878mil,5388mil) on Top Overlay And Pad VR1-3(8829mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.983mil < 10mil) Between Track (8887.5mil,5161mil)(8975mil,5161mil) on Top Overlay And Pad VR1-2(8929mil,5207mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.824mil < 10mil) Between Track (9060mil,5201mil)(9060mil,5376mil) on Top Overlay And Pad VR1-1(9029mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Track (9007mil,5451mil)(9058mil,5451mil) on Top Overlay And Pad VR1-1(9029mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.178mil < 10mil) Between Track (8862mil,5378mil)(8997mil,5378mil) on Top Overlay And Pad VR1-1(9029mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.135mil < 10mil) Between Track (8861mil,5437mil)(8998mil,5437mil) on Top Overlay And Pad VR1-1(9029mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R50" (8878mil,5388mil) on Top Overlay And Pad VR1-1(9029mil,5407mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.484mil < 10mil) Between Track (9409mil,4891mil)(9443mil,4891mil) on Top Overlay And Pad R49-2(9491mil,4891mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "TP7" (9383mil,4807mil) on Top Overlay And Pad R49-2(9491mil,4891mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.484mil < 10mil) Between Track (9189mil,4891mil)(9224mil,4891mil) on Top Overlay And Pad R49-1(9141mil,4891mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "U1" (9054mil,4799mil) on Top Overlay And Pad R49-1(9141mil,4891mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (8659mil,8303mil)(8704mil,8303mil) on Top Overlay And Pad C_in_1-1(8614mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.096mil < 10mil) Between Track (8509mil,8278mil)(8514mil,8278mil) on Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (8419mil,8288mil)(8419mil,8323mil) on Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (8509mil,8273mil)(8509mil,8323mil) on Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (8514mil,8138mil)(8514mil,8468mil) on Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C_in_1-2(8464mil,8303mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.043mil < 10mil) Between Track (9311mil,7795mil)(9311mil,8035mil) on Top Overlay And Pad FUSE1-1(9254.63mil,7915mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.043mil < 10mil) Between Track (8358mil,7795mil)(8358mil,8035mil) on Top Overlay And Pad FUSE1-2(8414.37mil,7915mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R7" (4123mil,8683mil) on Top Overlay And Pad R10-2(4164.15mil,8772mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8439mil,7500mil)(8439mil,7530mil) on Top Overlay And Pad DS1-2(8439mil,7565mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8439mil,7500mil)(8439mil,7530mil) on Top Overlay And Pad DS1-2(8439mil,7565mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8439mil,7200mil)(8439mil,7230mil) on Top Overlay And Pad DS1-1(8439mil,7165mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8439mil,7200mil)(8439mil,7230mil) on Top Overlay And Pad DS1-1(8439mil,7165mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8320mil,6062mil)(8350mil,6062mil) on Top Overlay And Pad DS2-2(8285mil,6062mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8320mil,6062mil)(8350mil,6062mil) on Top Overlay And Pad DS2-2(8285mil,6062mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8620mil,6062mil)(8650mil,6062mil) on Top Overlay And Pad DS2-1(8685mil,6062mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8620mil,6062mil)(8650mil,6062mil) on Top Overlay And Pad DS2-1(8685mil,6062mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.981mil < 10mil) Between Track (8410mil,6349mil)(8410mil,6359mil) on Top Overlay And Pad L5-1(8410mil,6409mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.981mil < 10mil) Between Track (8410mil,6259mil)(8410mil,6269mil) on Top Overlay And Pad L5-2(8410mil,6209mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "DS2" (8256mil,6150mil) on Top Overlay And Pad L5-2(8410mil,6209mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (8045mil,6565mil)(8045mil,6595mil) on Top Overlay And Pad C21-1(8049mil,6520mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (8045mil,6565mil)(8045mil,6595mil) on Top Overlay And Pad C21-1(8049mil,6520mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L15V" (7934mil,6420mil) on Top Overlay And Pad C21-1(8049mil,6520mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (8048mil,6644mil)(8048mil,6674mil) on Top Overlay And Pad C21-2(8048mil,6719mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (8048mil,6644mil)(8048mil,6674mil) on Top Overlay And Pad C21-2(8048mil,6719mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.981mil < 10mil) Between Track (8413mil,6789mil)(8413mil,6799mil) on Top Overlay And Pad L4-1(8413mil,6849mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.981mil < 10mil) Between Track (8413mil,6699mil)(8413mil,6709mil) on Top Overlay And Pad L4-2(8413mil,6649mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.484mil < 10mil) Between Track (9037mil,5539mil)(9071mil,5539mil) on Top Overlay And Pad R50-2(9119mil,5539mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.484mil < 10mil) Between Track (8817mil,5539mil)(8852mil,5539mil) on Top Overlay And Pad R50-1(8769mil,5539mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VR1" (8732mil,5484mil) on Top Overlay And Pad R50-1(8769mil,5539mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (9122mil,5815mil)(9122mil,5845mil) on Top Overlay And Pad C22-1(9118mil,5890mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (9122mil,5815mil)(9122mil,5845mil) on Top Overlay And Pad C22-1(9118mil,5890mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (9119mil,5736mil)(9119mil,5766mil) on Top Overlay And Pad C22-2(9119mil,5691mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (9119mil,5736mil)(9119mil,5766mil) on Top Overlay And Pad C22-2(9119mil,5691mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9542.591mil,5273.409mil)(9559mil,5257mil) on Top Overlay And Pad LM317-2(9499mil,5307mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9543mil,5341mil)(9559mil,5357mil) on Top Overlay And Pad LM317-2(9499mil,5307mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5332mil,7483mil)(5382mil,7483mil) on Top Overlay And Pad R21-1(5407mil,7483mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4966mil,7479mil)(5004mil,7479mil) on Top Overlay And Pad R21-2(4927mil,7478mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (7626mil,6967mil)(7656mil,6967mil) on Top Overlay And Pad C1-1(7701mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (7626mil,6967mil)(7656mil,6967mil) on Top Overlay And Pad C1-1(7701mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (7547mil,6970mil)(7577mil,6970mil) on Top Overlay And Pad C1-2(7502mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (7547mil,6970mil)(7577mil,6970mil) on Top Overlay And Pad C1-2(7502mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (7311.5mil,6967mil)(7341.5mil,6967mil) on Top Overlay And Pad C2-1(7386.5mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (7311.5mil,6967mil)(7341.5mil,6967mil) on Top Overlay And Pad C2-1(7386.5mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (7232.5mil,6970mil)(7262.5mil,6970mil) on Top Overlay And Pad C2-2(7187.5mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (7232.5mil,6970mil)(7262.5mil,6970mil) on Top Overlay And Pad C2-2(7187.5mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6997mil,6967mil)(7027mil,6967mil) on Top Overlay And Pad C3-1(7072mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6997mil,6967mil)(7027mil,6967mil) on Top Overlay And Pad C3-1(7072mil,6971mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6918mil,6970mil)(6948mil,6970mil) on Top Overlay And Pad C3-2(6873mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6918mil,6970mil)(6948mil,6970mil) on Top Overlay And Pad C3-2(6873mil,6970mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L4" (8233mil,6946mil) on Top Overlay And Pad TP5-TP1(8210mil,6992mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6792mil,8394mil)(6792mil,8424mil) on Top Overlay And Pad C4-1(6788mil,8469mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6792mil,8394mil)(6792mil,8424mil) on Top Overlay And Pad C4-1(6788mil,8469mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6789mil,8315mil)(6789mil,8345mil) on Top Overlay And Pad C4-2(6789mil,8270mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6789mil,8315mil)(6789mil,8345mil) on Top Overlay And Pad C4-2(6789mil,8270mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6784mil,8672mil)(6784mil,8702mil) on Top Overlay And Pad C5-1(6788mil,8627mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (6784mil,8672mil)(6784mil,8702mil) on Top Overlay And Pad C5-1(6788mil,8627mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C4" (6664mil,8539mil) on Top Overlay And Pad C5-1(6788mil,8627mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6787mil,8751mil)(6787mil,8781mil) on Top Overlay And Pad C5-2(6787mil,8826mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Track (6787mil,8751mil)(6787mil,8781mil) on Top Overlay And Pad C5-2(6787mil,8826mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-28(7607mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-27(7557mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-26(7507mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-25(7457mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-24(7407mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-23(7357mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-22(7307mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-21(7257mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-20(7207mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-19(7157mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-18(7107mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-17(7057mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-16(7007mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7459.142mil)(7634.362mil,7459.142mil) on Top Overlay And Pad IC1-15(6957mil,7407.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-14(6957mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-13(7007mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-12(7057mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-11(7107mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-10(7157mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-9(7207mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-8(7257mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-7(7307mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-6(7357mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-5(7407mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-4(7457mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-3(7507mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-2(7557mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7633.575mil,7740.638mil)(7633.575mil,7816.425mil) on Top Overlay And Pad IC1-1(7607mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (6929.638mil,7726.858mil)(7634.362mil,7726.858mil) on Top Overlay And Pad IC1-1(7607mil,7778.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
Rule Violations :381

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM317" (9178mil,5643mil) on Top Overlay And Arc (9429mil,5732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP6" (8564.5mil,4712.5mil) on Top Overlay And Arc (8606mil,4867mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C_in_1" (8376mil,8516mil) on Top Overlay And Arc (8591mil,8679mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (3102mil,5912mil) on Top Overlay And Arc (3180mil,6075mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (6155mil,8041mil) on Top Overlay And Arc (6137mil,8089mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "FUSE1" (8363mil,8070mil) on Top Overlay And Arc (8539mil,8303mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DS2" (8256mil,6150mil) on Top Overlay And Arc (8410mil,6309mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.019mil < 10mil) Between Text "L15V" (7934mil,6420mil) on Top Overlay And Arc (8048mil,6620.997mil) on Top Overlay Silk Text to Silk Clearance [1.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L5" (8232mil,6527mil) on Top Overlay And Arc (8413mil,6749mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM317" (9178mil,5643mil) on Top Overlay And Arc (9119mil,5789.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (7148mil,6837mil) on Top Overlay And Arc (7285.503mil,6970mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (6923mil,8314mil) on Top Overlay And Arc (6789mil,8368.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (6664mil,8539mil) on Top Overlay And Arc (6787mil,8727.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.307mil < 10mil) Between Text "L2" (3068.213mil,6927.213mil) on Top Overlay And Track (2960mil,7005mil)(3211mil,7005mil) on Top Overlay Silk Text to Silk Clearance [9.307mil]
   Violation between Silk To Silk Clearance Constraint: (9.399mil < 10mil) Between Text "L2" (3068.213mil,6927.213mil) on Top Overlay And Track (3160mil,7005mil)(3160mil,7605mil) on Top Overlay Silk Text to Silk Clearance [9.399mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (4753mil,4733mil) on Top Overlay And Track (4693mil,4758mil)(4723mil,4758mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (4753mil,4733mil) on Top Overlay And Track (4723mil,4758mil)(4723mil,4773mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (8060mil,5200mil) on Top Overlay And Track (8035mil,5140mil)(8035mil,5170mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (8060mil,5200mil) on Top Overlay And Track (8020mil,5170mil)(8035mil,5170mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (6340mil,7821mil) on Top Overlay And Track (6280mil,7846mil)(6310mil,7846mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (6340mil,7821mil) on Top Overlay And Track (6310mil,7846mil)(6310mil,7861mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (6293mil,6273mil) on Top Overlay And Track (6318mil,6303mil)(6318mil,6333mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (6293mil,6273mil) on Top Overlay And Track (6318mil,6303mil)(6333mil,6303mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (3200mil,7855mil) on Top Overlay And Track (3225mil,7885mil)(3225mil,7915mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (3200mil,7855mil) on Top Overlay And Track (3225mil,7885mil)(3240mil,7885mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (3203mil,6350mil) on Top Overlay And Track (3228mil,6380mil)(3228mil,6410mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (3203mil,6350mil) on Top Overlay And Track (3228mil,6380mil)(3243mil,6380mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (3181mil,5687mil) on Top Overlay And Track (3206mil,5717mil)(3206mil,5747mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (3181mil,5687mil) on Top Overlay And Track (3206mil,5717mil)(3221mil,5717mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R26" (4890mil,6232mil) on Top Overlay And Track (5004mil,6256mil)(5332mil,6256mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R26" (4890mil,6232mil) on Top Overlay And Track (5004mil,6256mil)(5004mil,6404.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R44" (4929mil,5398mil) on Top Overlay And Track (5043mil,5415.594mil)(5371mil,5415.594mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R44" (4929mil,5398mil) on Top Overlay And Track (5043mil,5415.594mil)(5043mil,5564.406mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC4" (5086mil,5153mil) on Top Overlay And Track (5043mil,5216mil)(5371mil,5216mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R38" (4889mil,8289mil) on Top Overlay And Track (5003mil,8303.449mil)(5331mil,8303.449mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R38" (4889mil,8289mil) on Top Overlay And Track (5003mil,8303.449mil)(5003mil,8452.26mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC3" (5598mil,8287mil) on Top Overlay And Track (5721mil,8309mil)(6049mil,8309mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC3" (5598mil,8287mil) on Top Overlay And Track (5721mil,8309mil)(5721mil,8457.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R37" (4889mil,8090mil) on Top Overlay And Track (5003mil,8106.276mil)(5331mil,8106.276mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R37" (4889mil,8090mil) on Top Overlay And Track (5003mil,8106.276mil)(5003mil,8255.087mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R35" (4889mil,7892mil) on Top Overlay And Track (5003mil,7907.913mil)(5331mil,7907.913mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R35" (4889mil,7892mil) on Top Overlay And Track (5003mil,7907.913mil)(5003mil,8056.725mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R34" (5574mil,7777mil) on Top Overlay And Track (5592mil,7839mil)(5592mil,8239mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R34" (5574mil,7777mil) on Top Overlay And Track (5592mil,7839mil)(5992mil,7839mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.708mil < 10mil) Between Text "C12" (5790mil,7517mil) on Top Overlay And Track (5686mil,7595.189mil)(6014mil,7595.189mil) on Top Overlay Silk Text to Silk Clearance [9.708mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (6155mil,8041mil) on Top Overlay And Track (6177mil,8090mil)(6177mil,8190mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (5584mil,6242.594mil) on Top Overlay And Track (5695mil,6256mil)(5695mil,6404.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (5584mil,6242.594mil) on Top Overlay And Track (5695mil,6256mil)(6023mil,6256mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R23" (5583mil,6437.811mil) on Top Overlay And Track (5695mil,6482.189mil)(5695mil,6631mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R23" (5583mil,6437.811mil) on Top Overlay And Track (5695mil,6482.189mil)(6023mil,6482.189mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (7593mil,5529mil) on Top Overlay And Track (7705mil,5540mil)(8033mil,5540mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (7593mil,5529mil) on Top Overlay And Track (7705mil,5540mil)(7705mil,5688.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (4890mil,7113.276mil) on Top Overlay And Track (5002mil,7129.638mil)(5002mil,7278.449mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (4890mil,7113.276mil) on Top Overlay And Track (5002mil,7129.638mil)(5330mil,7129.638mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (6919mil,5529mil) on Top Overlay And Track (7032mil,5541mil)(7360mil,5541mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (6919mil,5529mil) on Top Overlay And Track (7032mil,5541mil)(7032mil,5689.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (7591mil,5722mil) on Top Overlay And Track (7693mil,5737mil)(8021mil,5737mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (7591mil,5722mil) on Top Overlay And Track (7693mil,5737mil)(7693mil,5885.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (4890mil,6914.913mil) on Top Overlay And Track (5004mil,6931.276mil)(5332mil,6931.276mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (4890mil,6914.913mil) on Top Overlay And Track (5004mil,6931.276mil)(5004mil,7080.087mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (6919mil,5723mil) on Top Overlay And Track (7030mil,5738.189mil)(7030mil,5887mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (6919mil,5723mil) on Top Overlay And Track (7030mil,5738.189mil)(7358mil,5738.189mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (4891mil,6672mil) on Top Overlay And Track (5004mil,6732.913mil)(5332mil,6732.913mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (4891mil,6672mil) on Top Overlay And Track (5004mil,6732.913mil)(5004mil,6881.725mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (7880mil,5305mil) on Top Overlay And Track (8033mil,5347.189mil)(8033mil,5496mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (7880mil,5305mil) on Top Overlay And Track (7705mil,5347.189mil)(8033mil,5347.189mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R25" (4891mil,6438mil) on Top Overlay And Track (5004mil,6490mil)(5332mil,6490mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R25" (4891mil,6438mil) on Top Overlay And Track (5004mil,6490mil)(5004mil,6638.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP1" (8935mil,8574mil) on Top Overlay And Track (8861mil,8619.189mil)(9189mil,8619.189mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.708mil < 10mil) Between Text "R53" (8266mil,5602mil) on Top Overlay And Track (8365mil,5673.189mil)(8365mil,5822mil) on Top Overlay Silk Text to Silk Clearance [2.708mil]
   Violation between Silk To Silk Clearance Constraint: (1.2mil < 10mil) Between Text "R54" (8533.5mil,5611.5mil) on Top Overlay And Track (8693mil,5673.189mil)(8693mil,5822mil) on Top Overlay Silk Text to Silk Clearance [1.2mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R54" (8533.5mil,5611.5mil) on Top Overlay And Track (8365mil,5673.189mil)(8693mil,5673.189mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.708mil < 10mil) Between Text "R53" (8266mil,5602mil) on Top Overlay And Track (8365mil,5673.189mil)(8693mil,5673.189mil) on Top Overlay Silk Text to Silk Clearance [2.708mil]
   Violation between Silk To Silk Clearance Constraint: (0.614mil < 10mil) Between Text "L5V" (8227mil,5003mil) on Top Overlay And Track (8339mil,5070mil)(8339mil,5120mil) on Top Overlay Silk Text to Silk Clearance [0.614mil]
   Violation between Silk To Silk Clearance Constraint: (1.5mil < 10mil) Between Text "R50" (8878mil,5388mil) on Top Overlay And Track (8862mil,5378mil)(8997mil,5378mil) on Top Overlay Silk Text to Silk Clearance [1.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (8878mil,5388mil) on Top Overlay And Track (8861mil,5437mil)(8998mil,5437mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (8878mil,5388mil) on Top Overlay And Track (9007mil,5451mil)(9058mil,5451mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP7" (9383mil,4807mil) on Top Overlay And Track (9409mil,4853mil)(9409mil,4929mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP7" (9383mil,4807mil) on Top Overlay And Track (9224mil,4853mil)(9409mil,4853mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C22" (8994mil,5960mil) on Top Overlay And Track (8893.26mil,5979.779mil)(9601.921mil,5979.779mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C22" (8994mil,5960mil) on Top Overlay And Track (9153mil,6008.191mil)(9169.666mil,6024.858mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C22" (8994mil,5960mil) on Top Overlay And Track (9153mil,6008.191mil)(9494.666mil,6008.191mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C22" (8994mil,5960mil) on Top Overlay And Track (9153mil,6008.191mil)(9153mil,6424.857mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "FUSE1" (8363mil,8070mil) on Top Overlay And Track (8514mil,8138mil)(8514mil,8468mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (8108mil,6569mil) on Top Overlay And Track (8078mil,6594mil)(8078mil,6609mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (8108mil,6569mil) on Top Overlay And Track (8048mil,6594mil)(8078mil,6594mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (8732mil,5484mil) on Top Overlay And Track (8852mil,5501mil)(8852mil,5577mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (8732mil,5484mil) on Top Overlay And Track (8852mil,5501mil)(9037mil,5501mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (8732mil,5484mil) on Top Overlay And Track (8817mil,5539mil)(8852mil,5539mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (9059mil,5841mil) on Top Overlay And Track (9089mil,5801mil)(9089mil,5816mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (9059mil,5841mil) on Top Overlay And Track (9089mil,5816mil)(9119mil,5816mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R49" (9111mil,4968mil) on Top Overlay And Track (9174mil,5032mil)(9409mil,5032mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R49" (9111mil,4968mil) on Top Overlay And Track (9174mil,5007mil)(9174mil,5032mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R49" (9111mil,4968mil) on Top Overlay And Track (9174mil,5007mil)(9599mil,5007mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (7652mil,7030mil) on Top Overlay And Track (7612mil,7000mil)(7627mil,7000mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (7652mil,7030mil) on Top Overlay And Track (7627mil,6970mil)(7627mil,7000mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (7337.5mil,7030mil) on Top Overlay And Track (7297.5mil,7000mil)(7312.5mil,7000mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (7337.5mil,7030mil) on Top Overlay And Track (7312.5mil,6970mil)(7312.5mil,7000mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (7023mil,7030mil) on Top Overlay And Track (6983mil,7000mil)(6998mil,7000mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (7023mil,7030mil) on Top Overlay And Track (6998mil,6970mil)(6998mil,7000mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (6729mil,8420mil) on Top Overlay And Track (6759mil,8380mil)(6759mil,8395mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (6729mil,8420mil) on Top Overlay And Track (6759mil,8395mil)(6789mil,8395mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (6847mil,8676mil) on Top Overlay And Track (6817mil,8701mil)(6817mil,8716mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
   Violation between Silk To Silk Clearance Constraint: (4.006mil < 10mil) Between Text "+" (6847mil,8676mil) on Top Overlay And Track (6787mil,8701mil)(6817mil,8701mil) on Top Overlay Silk Text to Silk Clearance [4.006mil]
Rule Violations :104

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room Source (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Source'))
Rule Violations :0

Processing Rule : Room Sheet1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Sheet1'))
Rule Violations :0

Processing Rule : Room Sheet2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Sheet2'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:05