--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_ADD32.twx Top_ADD32.ncd -o Top_ADD32.twr Top_ADD32.pcf

Design file:              Top_ADD32.ncd
Physical constraint file: Top_ADD32.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126514 paths analyzed, 1381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.141ns.
--------------------------------------------------------------------------------

Paths for end point M61/GPIOf0_5 (SLICE_X34Y30.BX), 256 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_6 (FF)
  Destination:          M61/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 5)
  Clock Path Skew:      -0.110ns (0.992 - 1.102)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_6 to M61/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y11.CQ      Tcko                  0.223   Bi<6>
                                                       M4/Bi_6
    SLICE_X61Y11.B3      net (fanout=7)        0.404   Bi<6>
    SLICE_X61Y11.B       Tilo                  0.043   Bi<7>
                                                       M8/XLXI_45/A2/XLXI_1
    SLICE_X58Y13.A2      net (fanout=6)        0.631   M8/XLXI_45/XLXN_9
    SLICE_X58Y13.A       Tilo                  0.043   M8/XLXI_45/XLXN_7
                                                       M8/XLXI_45/CLA0/XLXI_23
    SLICE_X58Y13.B5      net (fanout=1)        0.161   M8/XLXI_45/CLA0/XLXN_163
    SLICE_X58Y13.B       Tilo                  0.043   M8/XLXI_45/XLXN_7
                                                       M8/XLXI_45/CLA0/XLXI_26
    SLICE_X52Y14.B3      net (fanout=3)        0.560   M8/XLXN_325
    SLICE_X52Y14.B       Tilo                  0.043   M8/XLXN_349
                                                       M8/CLA2/XLXI_26
    SLICE_X40Y26.B3      net (fanout=8)        0.851   M8/XLXN_349
    SLICE_X40Y26.B       Tilo                  0.043   M6/GPIOf0<7>
                                                       M8/XLXI_34
    SLICE_X34Y30.BX      net (fanout=1)        0.330   Co
    SLICE_X34Y30.CLK     Tdick                 0.027   M61/GPIOf0<7>
                                                       M61/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (0.465ns logic, 2.937ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Ai_23 (FF)
  Destination:          M61/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.422ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.553 - 0.590)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Ai_23 to M61/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.AQ      Tcko                  0.223   Ai<23>
                                                       M4/Ai_23
    SLICE_X47Y16.C4      net (fanout=5)        0.486   Ai<23>
    SLICE_X47Y16.C       Tilo                  0.043   Bi<23>
                                                       M8/XLXI_41/A3/XLXI_1
    SLICE_X46Y17.C1      net (fanout=4)        0.550   M8/XLXI_41/XLXN_11
    SLICE_X46Y17.C       Tilo                  0.043   M8/XLXN_363
                                                       M8/XLXI_41/CLA0/XLXI_23
    SLICE_X46Y17.D4      net (fanout=1)        0.255   M8/XLXI_41/CLA0/XLXN_163
    SLICE_X46Y17.D       Tilo                  0.043   M8/XLXN_363
                                                       M8/XLXI_41/CLA0/XLXI_26
    SLICE_X47Y21.D5      net (fanout=3)        0.652   M8/XLXN_363
    SLICE_X47Y21.D       Tilo                  0.043   M8/XLXN_308
                                                       M8/CLA1/XLXI_26
    SLICE_X40Y26.B2      net (fanout=1)        0.684   M8/XLXN_308
    SLICE_X40Y26.B       Tilo                  0.043   M6/GPIOf0<7>
                                                       M8/XLXI_34
    SLICE_X34Y30.BX      net (fanout=1)        0.330   Co
    SLICE_X34Y30.CLK     Tdick                 0.027   M61/GPIOf0<7>
                                                       M61/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.465ns logic, 2.957ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_20 (FF)
  Destination:          M61/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.553 - 0.588)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_20 to M61/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.AQ      Tcko                  0.223   Bi<22>
                                                       M4/Bi_20
    SLICE_X46Y20.B2      net (fanout=8)        0.669   Bi<20>
    SLICE_X46Y20.B       Tilo                  0.043   XLXN_225<21>
                                                       M8/XLXI_41/A0/XLXI_1
    SLICE_X46Y20.A2      net (fanout=5)        0.559   M8/XLXI_41/XLXN_180
    SLICE_X46Y20.A       Tilo                  0.043   XLXN_225<21>
                                                       M8/XLXI_41/CLA0/XLXI_22
    SLICE_X47Y21.C1      net (fanout=5)        0.452   M8/XLXN_362
    SLICE_X47Y21.C       Tilo                  0.043   M8/XLXN_308
                                                       M8/CLA1/XLXI_23
    SLICE_X47Y21.D4      net (fanout=1)        0.236   M8/CLA1/XLXN_163
    SLICE_X47Y21.D       Tilo                  0.043   M8/XLXN_308
                                                       M8/CLA1/XLXI_26
    SLICE_X40Y26.B2      net (fanout=1)        0.684   M8/XLXN_308
    SLICE_X40Y26.B       Tilo                  0.043   M6/GPIOf0<7>
                                                       M8/XLXI_34
    SLICE_X34Y30.BX      net (fanout=1)        0.330   Co
    SLICE_X34Y30.CLK     Tdick                 0.027   M61/GPIOf0<7>
                                                       M61/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.465ns logic, 2.930ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point M6/GPIOf0_5 (SLICE_X40Y26.B3), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_6 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.977ns (Levels of Logic = 5)
  Clock Path Skew:      -0.117ns (0.985 - 1.102)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_6 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y11.CQ      Tcko                  0.223   Bi<6>
                                                       M4/Bi_6
    SLICE_X61Y11.B3      net (fanout=7)        0.404   Bi<6>
    SLICE_X61Y11.B       Tilo                  0.043   Bi<7>
                                                       M8/XLXI_45/A2/XLXI_1
    SLICE_X58Y13.A2      net (fanout=6)        0.631   M8/XLXI_45/XLXN_9
    SLICE_X58Y13.A       Tilo                  0.043   M8/XLXI_45/XLXN_7
                                                       M8/XLXI_45/CLA0/XLXI_23
    SLICE_X58Y13.B5      net (fanout=1)        0.161   M8/XLXI_45/CLA0/XLXN_163
    SLICE_X58Y13.B       Tilo                  0.043   M8/XLXI_45/XLXN_7
                                                       M8/XLXI_45/CLA0/XLXI_26
    SLICE_X52Y14.B3      net (fanout=3)        0.560   M8/XLXN_325
    SLICE_X52Y14.B       Tilo                  0.043   M8/XLXN_349
                                                       M8/CLA2/XLXI_26
    SLICE_X40Y26.B3      net (fanout=8)        0.851   M8/XLXN_349
    SLICE_X40Y26.CLK     Tas                  -0.025   M6/GPIOf0<7>
                                                       M8/XLXI_34
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (0.370ns logic, 2.607ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Ai_6 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 5)
  Clock Path Skew:      -0.117ns (0.985 - 1.102)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Ai_6 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y12.CQ      Tcko                  0.223   Ai<6>
                                                       M4/Ai_6
    SLICE_X61Y11.B6      net (fanout=7)        0.225   Ai<6>
    SLICE_X61Y11.B       Tilo                  0.043   Bi<7>
                                                       M8/XLXI_45/A2/XLXI_1
    SLICE_X58Y13.A2      net (fanout=6)        0.631   M8/XLXI_45/XLXN_9
    SLICE_X58Y13.A       Tilo                  0.043   M8/XLXI_45/XLXN_7
                                                       M8/XLXI_45/CLA0/XLXI_23
    SLICE_X58Y13.B5      net (fanout=1)        0.161   M8/XLXI_45/CLA0/XLXN_163
    SLICE_X58Y13.B       Tilo                  0.043   M8/XLXI_45/XLXN_7
                                                       M8/XLXI_45/CLA0/XLXI_26
    SLICE_X52Y14.B3      net (fanout=3)        0.560   M8/XLXN_325
    SLICE_X52Y14.B       Tilo                  0.043   M8/XLXN_349
                                                       M8/CLA2/XLXI_26
    SLICE_X40Y26.B3      net (fanout=8)        0.851   M8/XLXN_349
    SLICE_X40Y26.CLK     Tas                  -0.025   M6/GPIOf0<7>
                                                       M8/XLXI_34
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.370ns logic, 2.428ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_7 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.117ns (0.985 - 1.102)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_7 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y11.AQ      Tcko                  0.223   Bi<7>
                                                       M4/Bi_7
    SLICE_X58Y12.C1      net (fanout=5)        0.488   Bi<7>
    SLICE_X58Y12.C       Tilo                  0.043   M5/MUX1_DispData/MUX8180/MUX4412/D2
                                                       M8/XLXI_45/A3/XLXI_1
    SLICE_X59Y11.C3      net (fanout=4)        0.364   M8/XLXI_45/XLXN_11
    SLICE_X59Y11.C       Tilo                  0.043   M8/XLXI_45/XLXN_180
                                                       M8/XLXI_45/CLA0/XLXI_22
    SLICE_X52Y14.A3      net (fanout=3)        0.560   M8/XLXN_324
    SLICE_X52Y14.A       Tilo                  0.043   M8/XLXN_349
                                                       M8/CLA2/XLXI_23
    SLICE_X52Y14.B5      net (fanout=1)        0.159   M8/CLA2/XLXN_163
    SLICE_X52Y14.B       Tilo                  0.043   M8/XLXN_349
                                                       M8/CLA2/XLXI_26
    SLICE_X40Y26.B3      net (fanout=8)        0.851   M8/XLXN_349
    SLICE_X40Y26.CLK     Tas                  -0.025   M6/GPIOf0<7>
                                                       M8/XLXI_34
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.370ns logic, 2.422ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point M6/GPIOf0_5 (SLICE_X40Y26.B2), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Ai_23 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.997ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.546 - 0.590)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Ai_23 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.AQ      Tcko                  0.223   Ai<23>
                                                       M4/Ai_23
    SLICE_X47Y16.C4      net (fanout=5)        0.486   Ai<23>
    SLICE_X47Y16.C       Tilo                  0.043   Bi<23>
                                                       M8/XLXI_41/A3/XLXI_1
    SLICE_X46Y17.C1      net (fanout=4)        0.550   M8/XLXI_41/XLXN_11
    SLICE_X46Y17.C       Tilo                  0.043   M8/XLXN_363
                                                       M8/XLXI_41/CLA0/XLXI_23
    SLICE_X46Y17.D4      net (fanout=1)        0.255   M8/XLXI_41/CLA0/XLXN_163
    SLICE_X46Y17.D       Tilo                  0.043   M8/XLXN_363
                                                       M8/XLXI_41/CLA0/XLXI_26
    SLICE_X47Y21.D5      net (fanout=3)        0.652   M8/XLXN_363
    SLICE_X47Y21.D       Tilo                  0.043   M8/XLXN_308
                                                       M8/CLA1/XLXI_26
    SLICE_X40Y26.B2      net (fanout=1)        0.684   M8/XLXN_308
    SLICE_X40Y26.CLK     Tas                  -0.025   M6/GPIOf0<7>
                                                       M8/XLXI_34
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.370ns logic, 2.627ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_20 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.546 - 0.588)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_20 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.AQ      Tcko                  0.223   Bi<22>
                                                       M4/Bi_20
    SLICE_X46Y20.B2      net (fanout=8)        0.669   Bi<20>
    SLICE_X46Y20.B       Tilo                  0.043   XLXN_225<21>
                                                       M8/XLXI_41/A0/XLXI_1
    SLICE_X46Y20.A2      net (fanout=5)        0.559   M8/XLXI_41/XLXN_180
    SLICE_X46Y20.A       Tilo                  0.043   XLXN_225<21>
                                                       M8/XLXI_41/CLA0/XLXI_22
    SLICE_X47Y21.C1      net (fanout=5)        0.452   M8/XLXN_362
    SLICE_X47Y21.C       Tilo                  0.043   M8/XLXN_308
                                                       M8/CLA1/XLXI_23
    SLICE_X47Y21.D4      net (fanout=1)        0.236   M8/CLA1/XLXN_163
    SLICE_X47Y21.D       Tilo                  0.043   M8/XLXN_308
                                                       M8/CLA1/XLXI_26
    SLICE_X40Y26.B2      net (fanout=1)        0.684   M8/XLXN_308
    SLICE_X40Y26.CLK     Tas                  -0.025   M6/GPIOf0<7>
                                                       M8/XLXI_34
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.370ns logic, 2.600ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M4/Bi_23 (FF)
  Destination:          M6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.924ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.546 - 0.594)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M4/Bi_23 to M6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.BQ      Tcko                  0.223   Bi<23>
                                                       M4/Bi_23
    SLICE_X47Y16.C3      net (fanout=5)        0.413   Bi<23>
    SLICE_X47Y16.C       Tilo                  0.043   Bi<23>
                                                       M8/XLXI_41/A3/XLXI_1
    SLICE_X46Y17.C1      net (fanout=4)        0.550   M8/XLXI_41/XLXN_11
    SLICE_X46Y17.C       Tilo                  0.043   M8/XLXN_363
                                                       M8/XLXI_41/CLA0/XLXI_23
    SLICE_X46Y17.D4      net (fanout=1)        0.255   M8/XLXI_41/CLA0/XLXN_163
    SLICE_X46Y17.D       Tilo                  0.043   M8/XLXN_363
                                                       M8/XLXI_41/CLA0/XLXI_26
    SLICE_X47Y21.D5      net (fanout=3)        0.652   M8/XLXN_363
    SLICE_X47Y21.D       Tilo                  0.043   M8/XLXN_308
                                                       M8/CLA1/XLXI_26
    SLICE_X40Y26.B2      net (fanout=1)        0.684   M8/XLXN_308
    SLICE_X40Y26.CLK     Tas                  -0.025   M6/GPIOf0<7>
                                                       M8/XLXI_34
                                                       M6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (0.370ns logic, 2.554ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M4/Ai_13 (SLICE_X54Y14.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_9 (FF)
  Destination:          M4/Ai_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.667 - 0.477)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_9 to M4/Ai_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y14.BQ      Tcko                  0.100   Ai<10>
                                                       M4/Ai_9
    SLICE_X54Y14.B6      net (fanout=7)        0.172   Ai<9>
    SLICE_X54Y14.CLK     Tah         (-Th)     0.059   Ai<14>
                                                       M4/Ai_13_rstpot
                                                       M4/Ai_13
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.041ns logic, 0.172ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point M4/Bi_13 (SLICE_X55Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Bi_9 (FF)
  Destination:          M4/Bi_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.667 - 0.477)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Bi_9 to M4/Bi_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y13.BQ      Tcko                  0.100   Bi<10>
                                                       M4/Bi_9
    SLICE_X55Y13.B5      net (fanout=7)        0.192   Bi<9>
    SLICE_X55Y13.CLK     Tah         (-Th)     0.032   Bi<14>
                                                       M4/Bi_13_rstpot
                                                       M4/Bi_13
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.068ns logic, 0.192ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point M3/M2/buffer_54 (SLICE_X38Y30.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/M2/buffer_55 (FF)
  Destination:          M3/M2/buffer_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/M2/buffer_55 to M3/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y30.AQ      Tcko                  0.100   M3/M2/buffer<23>
                                                       M3/M2/buffer_55
    SLICE_X38Y30.A5      net (fanout=2)        0.088   M3/M2/buffer<55>
    SLICE_X38Y30.CLK     Tah         (-Th)     0.059   M3/M2/buffer<22>
                                                       M3/M2/buffer_54_rstpot
                                                       M3/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.041ns logic, 0.088ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X23Y31.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X23Y31.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.141|    1.530|    3.547|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 126514 paths, 0 nets, and 3571 connections

Design statistics:
   Minimum period:   7.141ns{1}   (Maximum frequency: 140.036MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 18 00:09:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 770 MB



