
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Mon Jul 21 18:43:09 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.11 seconds. CPU system time: 1.32 seconds. Elapsed time: 9.51 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,498 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70,671 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,958 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,357 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 10, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, 10, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 20 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.29 seconds. CPU system time: 1.14 seconds. Elapsed time: 25.96 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.485 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>4'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>'... converting 361 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>'... converting 361 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2, 2, 3>' (firmware/hls_dummy.cpp:134:6)...340 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 2, 3>' (firmware/hls_dummy.cpp:134:6)...340 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.64 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 10>4' to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,1,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,2,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.29 seconds; current allocated memory: 1.661 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.674 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s' consists of the following:
	'mul' operation of DSP[259] ('mul_ln148_9', firmware/hls_dummy.cpp:148->firmware/hls_dummy.cpp:194) [258]  (0.494 ns)
	'add' operation of DSP[259] ('add_ln148_4', firmware/hls_dummy.cpp:148->firmware/hls_dummy.cpp:194) [259]  (2.039 ns)
	'select' operation ('select_ln134_3', firmware/hls_dummy.cpp:134->firmware/hls_dummy.cpp:194) [261]  (0.303 ns)
	'add' operation ('add_ln194_1', firmware/hls_dummy.cpp:194) [448]  (0.000 ns)
	'add' operation ('add_ln194_2', firmware/hls_dummy.cpp:194) [449]  (0.838 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.54 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_14_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 180 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_5ns_14ns_14_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_14ns_14_1_1': 180 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_14_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 190 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.3 seconds. CPU system time: 0.54 seconds. Elapsed time: 10.24 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.59 seconds. CPU system time: 0.77 seconds. Elapsed time: 12.46 seconds; current allocated memory: 1.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.17 seconds. Elapsed time: 11.6 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.67 seconds. CPU system time: 0.12 seconds. Elapsed time: 14 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.81 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.977 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 272.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 96 seconds. CPU system time: 4.82 seconds. Elapsed time: 124.56 seconds; current allocated memory: 540.832 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h2m4s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.816 ; gain = 115.992 ; free physical = 583572 ; free virtual = 791830
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 158671
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.305 ; gain = 390.613 ; free physical = 578938 ; free virtual = 787196
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1101]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1102]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1103]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1104]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1105]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1106]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1107]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1108]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1109]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1110]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1111]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1112]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1113]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1114]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1115]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1116]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1117]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1118]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1119]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1120]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1121]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1122]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1123]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1124]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1125]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1126]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1127]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1128]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1129]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1130]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1131]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1132]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1133]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1134]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1135]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1136]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1137]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1138]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1139]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1140]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1141]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1142]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1143]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1144]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1145]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1146]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1147]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1148]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1149]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1150]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1151]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1152]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1153]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1154]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1155]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1156]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1157]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1158]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1159]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1160]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1161]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1162]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1163]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1164]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1165]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1166]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1167]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1168]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1169]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1170]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1171]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1172]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1173]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1174]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1175]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1176]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1177]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1178]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1179]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1180]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1181]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1182]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1183]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1184]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1185]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1186]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1187]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1188]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1189]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1190]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2061]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2062]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2063]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2064]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2065]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2066]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2067]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2068]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2069]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:2070]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3066.117 ; gain = 633.426 ; free physical = 582618 ; free virtual = 790874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3066.117 ; gain = 633.426 ; free physical = 582814 ; free virtual = 791069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3074.121 ; gain = 641.430 ; free physical = 582814 ; free virtual = 791069
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3555.480 ; gain = 1122.789 ; free physical = 582287 ; free virtual = 790545
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   14 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 80    
	   3 Input    8 Bit       Adders := 80    
	   5 Input    8 Bit       Adders := 40    
	   2 Input    6 Bit       Adders := 360   
	   3 Input    5 Bit       Adders := 360   
	   2 Input    4 Bit       Adders := 181   
	   4 Input    4 Bit       Adders := 180   
	   2 Input    2 Bit       Adders := 180   
+---XORs : 
	   2 Input      1 Bit         XORs := 141   
+---Registers : 
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 1316  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 134   
	                2 Bit    Registers := 101   
	                1 Bit    Registers := 458   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 621   
	   2 Input    7 Bit        Muxes := 154   
	   2 Input    6 Bit        Muxes := 20    
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 93    
	   2 Input    1 Bit        Muxes := 380   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_3_reg_32091_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12532]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_7_reg_32107_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12533]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_11_reg_32123_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12525]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_15_reg_32139_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12526]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_19_reg_32155_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12527]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_23_reg_32171_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12528]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_27_reg_32187_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12529]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_31_reg_32203_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12530]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_35_reg_32219_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12531]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_reg_32085_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12534]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_32209_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13034]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_32193_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13020]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_32097_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12789]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_32145_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12880]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_32177_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12957]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_32161_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12943]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_32225_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13097]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_32129_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12866]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_32113_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12803]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_32305_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13033]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_32295_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13019]
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_32235_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12788]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_32265_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12879]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_32285_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12956]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_32275_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12942]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_32315_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13096]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_32255_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12865]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_32245_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12802]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_32395_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13152]
WARNING: [Synth 8-6014] Unused sequential element tmp_26_reg_32385_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13145]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_32325_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13103]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_32355_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13124]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_32375_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13138]
WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_32365_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13131]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_32405_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13159]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_32345_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13117]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_32335_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13110]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_32485_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13153]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_32475_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13146]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_32415_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13104]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_32445_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13125]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_32465_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13139]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_reg_32455_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13132]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_32495_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13160]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_32435_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13118]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_32425_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13111]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_32575_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13215]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_32565_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13208]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_32505_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13166]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_32535_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13187]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_32555_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13201]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_32545_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13194]
WARNING: [Synth 8-6014] Unused sequential element tmp_48_reg_32585_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13222]
WARNING: [Synth 8-6014] Unused sequential element tmp_42_reg_32525_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13180]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_32515_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13173]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_32665_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13216]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_32655_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13209]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_32595_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13167]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_32625_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13188]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_32645_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13202]
WARNING: [Synth 8-6014] Unused sequential element tmp_54_reg_32635_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13195]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_32675_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13223]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_32615_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13181]
WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_32605_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13174]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_32755_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13278]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_32745_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13271]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_32685_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13229]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_32715_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13250]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_32735_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13264]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_32725_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13257]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_32765_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13285]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_32705_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13243]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_32695_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13236]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_32845_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13279]
WARNING: [Synth 8-6014] Unused sequential element tmp_76_reg_32835_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13272]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_32775_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13230]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_32805_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13251]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_32825_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13265]
WARNING: [Synth 8-6014] Unused sequential element tmp_74_reg_32815_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13258]
WARNING: [Synth 8-6014] Unused sequential element tmp_78_reg_32855_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13286]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_32795_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13244]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_32785_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13237]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_32935_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13341]
WARNING: [Synth 8-6014] Unused sequential element tmp_86_reg_32925_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13334]
WARNING: [Synth 8-6014] Unused sequential element tmp_79_reg_32865_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13292]
WARNING: [Synth 8-6014] Unused sequential element tmp_82_reg_32895_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13313]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_32915_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13327]
WARNING: [Synth 8-6014] Unused sequential element tmp_84_reg_32905_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13320]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_32945_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13348]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_32885_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13306]
WARNING: [Synth 8-6014] Unused sequential element tmp_80_reg_32875_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13299]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_33025_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13342]
WARNING: [Synth 8-6014] Unused sequential element tmp_96_reg_33015_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13335]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_32955_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13293]
WARNING: [Synth 8-6014] Unused sequential element tmp_92_reg_32985_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13314]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_33005_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13328]
WARNING: [Synth 8-6014] Unused sequential element tmp_94_reg_32995_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13321]
WARNING: [Synth 8-6014] Unused sequential element tmp_98_reg_33035_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13349]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_32975_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13307]
WARNING: [Synth 8-6014] Unused sequential element tmp_90_reg_32965_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:13300]
WARNING: [Synth 8-6014] Unused sequential element tmp_107_reg_33115_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12767]
WARNING: [Synth 8-6014] Unused sequential element tmp_106_reg_33105_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12760]
WARNING: [Synth 8-6014] Unused sequential element tmp_99_reg_33045_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12782]
WARNING: [Synth 8-6014] Unused sequential element tmp_102_reg_33075_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12739]
WARNING: [Synth 8-6014] Unused sequential element tmp_105_reg_33095_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12753]
WARNING: [Synth 8-6014] Unused sequential element tmp_103_reg_33085_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12746]
WARNING: [Synth 8-6014] Unused sequential element tmp_108_reg_33125_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12774]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_33065_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12732]
WARNING: [Synth 8-6014] Unused sequential element tmp_100_reg_33055_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12725]
WARNING: [Synth 8-6014] Unused sequential element tmp_117_reg_33205_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p10-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s.v:12768]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q325_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_15_reg_32214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_13_reg_32198_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U453/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U453/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U453/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U453/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U453/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q333_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_7_reg_32150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q329_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_11_reg_32182_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q331_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_9_reg_32166_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q323_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_17_reg_32230_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q335_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_5_reg_32134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q337_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_3_reg_32118_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q308_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_33_reg_32310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_31_reg_32300_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q316_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_25_reg_32270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q312_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_29_reg_32290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q314_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_27_reg_32280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q306_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_35_reg_32320_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q318_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_23_reg_32260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q320_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_21_reg_32250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q291_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_51_reg_32400_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q293_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_49_reg_32390_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U473/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U473/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U473/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U473/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U473/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q299_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_43_reg_32360_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q295_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_47_reg_32380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_45_reg_32370_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q289_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_53_reg_32410_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q301_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_41_reg_32350_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q303_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_39_reg_32340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q274_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_69_reg_32490_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q276_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_67_reg_32480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q282_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_61_reg_32450_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q278_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_65_reg_32470_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_63_reg_32460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q272_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_71_reg_32500_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q284_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_59_reg_32440_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q286_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_57_reg_32430_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_87_reg_32580_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q259_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_85_reg_32570_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U493/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U493/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U493/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U493/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U493/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q265_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_79_reg_32540_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q261_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_83_reg_32560_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q263_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_81_reg_32550_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q255_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_89_reg_32590_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_77_reg_32530_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q269_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_75_reg_32520_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_105_reg_32670_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q242_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_103_reg_32660_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q248_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_97_reg_32630_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_101_reg_32650_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q246_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_99_reg_32640_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q238_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_107_reg_32680_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_95_reg_32620_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q252_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_93_reg_32610_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q223_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_123_reg_32760_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_121_reg_32750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U513/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U513/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U513/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U513/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U513/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q231_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_115_reg_32720_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_119_reg_32740_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q229_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_117_reg_32730_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q221_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_125_reg_32770_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q233_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_113_reg_32710_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q235_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_111_reg_32700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q206_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_141_reg_32850_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q208_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_139_reg_32840_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_133_reg_32810_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q210_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_137_reg_32830_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q212_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_135_reg_32820_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q204_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_143_reg_32860_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q216_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_131_reg_32800_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q218_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_129_reg_32790_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q189_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_159_reg_32940_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q191_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_157_reg_32930_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U533/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U533/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U533/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U533/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U533/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_151_reg_32900_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q193_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_155_reg_32920_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q195_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_153_reg_32910_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_161_reg_32950_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q199_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_149_reg_32890_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_147_reg_32880_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q172_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_177_reg_33030_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_175_reg_33020_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q180_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_169_reg_32990_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q176_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_173_reg_33010_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q178_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_171_reg_33000_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_179_reg_33040_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q182_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_167_reg_32980_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q184_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_165_reg_32970_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_195_reg_33120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_193_reg_33110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q163_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_187_reg_33080_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_191_reg_33100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_189_reg_33090_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_197_reg_33130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q165_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_185_reg_33070_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_183_reg_33060_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_213_reg_33210_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_211_reg_33200_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_205_reg_33170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_209_reg_33190_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_207_reg_33180_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_215_reg_33220_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_203_reg_33160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_201_reg_33150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_231_reg_33300_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_229_reg_33290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_223_reg_33260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_227_reg_33280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_225_reg_33270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_233_reg_33310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_221_reg_33250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_219_reg_33240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_249_reg_33390_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_247_reg_33380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_241_reg_33350_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_245_reg_33370_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_243_reg_33360_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_251_reg_33400_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_239_reg_33340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_237_reg_33330_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_267_reg_33480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_265_reg_33470_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_259_reg_33440_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_263_reg_33460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_261_reg_33450_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_269_reg_33490_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_257_reg_33430_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_255_reg_33420_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_285_reg_33570_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_283_reg_33560_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_277_reg_33530_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_281_reg_33550_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_279_reg_33540_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_287_reg_33580_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_275_reg_33520_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_273_reg_33510_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_303_reg_33660_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_301_reg_33650_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_295_reg_33620_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_299_reg_33640_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_297_reg_33630_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_305_reg_33670_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_293_reg_33610_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_291_reg_33600_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_321_reg_33750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_319_reg_33740_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_313_reg_33710_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_317_reg_33730_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_315_reg_33720_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_323_reg_33760_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_311_reg_33700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_309_reg_33690_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_339_reg_33840_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_337_reg_33830_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x17).
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_331_reg_33800_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_335_reg_33820_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_333_reg_33810_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_341_reg_33850_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_329_reg_33790_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_327_reg_33780_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_357_reg_33930_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_355_reg_33920_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_349_reg_33890_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_353_reg_33910_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_351_reg_33900_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_359_reg_33940_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_347_reg_33880_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_345_reg_33870_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:09 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 576399 ; free virtual = 784701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | p_0_out    | 64x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B2      | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B2      | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''     | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | C+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A2*B      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B     | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:10 ; elapsed = 00:03:13 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 581259 ; free virtual = 789562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:21 ; elapsed = 00:03:23 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 577598 ; free virtual = 785901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:26 ; elapsed = 00:03:29 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 578335 ; free virtual = 786638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:26 ; elapsed = 00:03:29 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 577669 ; free virtual = 785972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:29 ; elapsed = 00:03:32 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 574245 ; free virtual = 782548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:30 ; elapsed = 00:03:33 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 572285 ; free virtual = 780587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:32 ; elapsed = 00:03:34 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 575918 ; free virtual = 784221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:32 ; elapsed = 00:03:35 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 575917 ; free virtual = 784220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                              | (C+A*B)'    | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  2690|
|3     |DSP48E2 |   190|
|4     |LUT1    |   109|
|5     |LUT2    |  9350|
|6     |LUT3    |  3566|
|7     |LUT4    | 14178|
|8     |LUT5    |  3439|
|9     |LUT6    | 14902|
|10    |MUXF7   |    15|
|11    |FDRE    |  7169|
|12    |FDSE    |   273|
|13    |IBUF    |   804|
|14    |OBUF    |   183|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 56869|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |   160|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |   495|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_938                                                        |   486|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |    89|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_937                                                        |    77|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |   505|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_936                                                        |   495|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |    91|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_935                                                        |    79|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |   522|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_934                                                        |   512|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |    90|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_933                                                        |    79|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |   528|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_932                                                        |   518|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |    90|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_931                                                        |    80|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |   537|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_930                                                        |   527|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |    90|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_929                                                        |    80|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |    72|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_928                                                        |    62|
|25    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_10                                                                  |   472|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_927                                                        |   463|
|27    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_11                                                                  |    77|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_926                                                        |    67|
|29    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_12                                                                  |   467|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_925                                                        |   458|
|31    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_13                                                                  |    79|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_924                                                        |    66|
|33    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_14                                                                  |   486|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_923                                                        |   477|
|35    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_15                                                                  |    80|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_922                                                        |    69|
|37    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_16                                                                  |   485|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_921                                                        |   474|
|39    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_17                                                                  |    76|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_920                                                        |    66|
|41    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_18                                                                  |   480|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_919                                                        |   470|
|43    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |    42|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_918                                                        |    33|
|45    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w8_d2_S_20                                                                  |    45|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_917                                                        |    33|
|47    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                  |    43|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_916                                                        |    33|
|49    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                  |    45|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_915                                                        |    33|
|51    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                  |    43|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_914                                                        |    33|
|53    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                  |    44|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_913                                                        |    33|
|55    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                  |    44|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_912                                                        |    33|
|57    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                  |    43|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_911                                                        |    33|
|59    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                  |    44|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_910                                                        |    33|
|61    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w8_d2_S_28                                                                  |    43|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_909                                                        |    33|
|63    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_29                                                                  |    43|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_908                                                        |    33|
|65    |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_30                                                                  |    42|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_907                                                        |    33|
|67    |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_31                                                                  |    43|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_906                                                        |    33|
|69    |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_32                                                                  |    43|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_905                                                        |    33|
|71    |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_33                                                                  |    46|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_904                                                        |    33|
|73    |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_34                                                                  |    42|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_903                                                        |    33|
|75    |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_35                                                                  |    44|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_902                                                        |    33|
|77    |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_36                                                                  |    43|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_901                                                        |    33|
|79    |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_37                                                                  |    43|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_900                                                        |    33|
|81    |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_38                                                                  |    43|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_899                                                        |    32|
|83    |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_39                                                                  |   847|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_898                                                        |   835|
|85    |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_40                                                                  |   845|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_897                                                        |   835|
|87    |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_41                                                                  |   845|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_896                                                        |   835|
|89    |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_42                                                                  |   847|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_895                                                        |   835|
|91    |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_43                                                                  |   845|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_894                                                        |   836|
|93    |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_44                                                                  |   846|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_893                                                        |   836|
|95    |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_45                                                                  |   846|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_892                                                        |   836|
|97    |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_46                                                                  |   846|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_891                                                        |   836|
|99    |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_47                                                                  |   845|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_890                                                        |   836|
|101   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_48                                                                  |   770|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   760|
|103   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |   107|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_889                                                        |    95|
|105   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_49                                                                  |    23|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_888                                                        |    14|
|107   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_50                                                                  |   109|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_887                                                        |    99|
|109   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_51                                                                  |    22|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_886                                                        |    13|
|111   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_52                                                                  |    95|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_885                                                        |    86|
|113   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_53                                                                  |    22|
|114   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_884                                                        |    13|
|115   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_54                                                                  |   108|
|116   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_883                                                        |    98|
|117   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_55                                                                  |    22|
|118   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_882                                                        |    13|
|119   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_56                                                                  |   143|
|120   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_881                                                        |   134|
|121   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_57                                                                  |    22|
|122   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_880                                                        |    13|
|123   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_58                                                                  |    98|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_879                                                        |    89|
|125   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                                  |    22|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_878                                                        |    13|
|127   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                                  |   142|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_877                                                        |   133|
|129   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                                  |    22|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_876                                                        |    13|
|131   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                                  |    98|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_875                                                        |    88|
|133   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                                  |    22|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_874                                                        |    13|
|135   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                                  |   106|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_873                                                        |    96|
|137   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                                  |    22|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_872                                                        |    13|
|139   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                                  |   108|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_871                                                        |    96|
|141   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                                  |    22|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_870                                                        |    13|
|143   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_68                                                                  |    79|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_869                                                        |    70|
|145   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_69                                                                  |    23|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_868                                                        |    13|
|147   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_70                                                                  |    73|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_867                                                        |    63|
|149   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_71                                                                  |    22|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_866                                                        |    13|
|151   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_72                                                                  |    83|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_865                                                        |    73|
|153   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_73                                                                  |    22|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_864                                                        |    13|
|155   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_74                                                                  |    84|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_863                                                        |    75|
|157   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_75                                                                  |    22|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_862                                                        |    13|
|159   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_76                                                                  |   100|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_861                                                        |    88|
|161   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_77                                                                  |    25|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_860                                                        |    15|
|163   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                                  |   132|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_859                                                        |   122|
|165   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                                  |    26|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_858                                                        |    15|
|167   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                                  |    87|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_857                                                        |    76|
|169   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                                  |    24|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_856                                                        |    13|
|171   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                                  |    92|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_855                                                        |    81|
|173   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                                  |    22|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_854                                                        |    13|
|175   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                                  |    86|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_853                                                        |    76|
|177   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                                  |    22|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_852                                                        |    13|
|179   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_86                                                                  |   117|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_851                                                        |   108|
|181   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_87                                                                  |    22|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    13|
|183   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | 13717|
|184   |    mul_8s_7s_14_1_1_U119                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |     2|
|185   |    mul_8s_7s_14_1_1_U139                                             |hls_dummy_mul_8s_7s_14_1_1_662                                                             |     2|
|186   |    mul_8s_7s_14_1_1_U159                                             |hls_dummy_mul_8s_7s_14_1_1_663                                                             |     2|
|187   |    mul_8s_7s_14_1_1_U179                                             |hls_dummy_mul_8s_7s_14_1_1_664                                                             |     2|
|188   |    mul_8s_7s_14_1_1_U19                                              |hls_dummy_mul_8s_7s_14_1_1_665                                                             |     2|
|189   |    mul_8s_7s_14_1_1_U199                                             |hls_dummy_mul_8s_7s_14_1_1_666                                                             |     2|
|190   |    mul_8s_7s_14_1_1_U39                                              |hls_dummy_mul_8s_7s_14_1_1_667                                                             |     2|
|191   |    mul_8s_7s_14_1_1_U59                                              |hls_dummy_mul_8s_7s_14_1_1_668                                                             |     2|
|192   |    mul_8s_7s_14_1_1_U79                                              |hls_dummy_mul_8s_7s_14_1_1_669                                                             |     2|
|193   |    mul_8s_7s_14_1_1_U99                                              |hls_dummy_mul_8s_7s_14_1_1_670                                                             |     2|
|194   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1_671                                                             |    22|
|195   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_672                                                             |    38|
|196   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_673                                                             |    22|
|197   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_674                                                             |    27|
|198   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_675                                                             |    35|
|199   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_676                                                             |    28|
|200   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_677                                                             |    17|
|201   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_678                                                             |    28|
|202   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_679                                                             |    28|
|203   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_680                                                             |    22|
|204   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_681                                                             |    38|
|205   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_682                                                             |    28|
|206   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_683                                                             |    22|
|207   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_684                                                             |    34|
|208   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_685                                                             |    28|
|209   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_686                                                             |    31|
|210   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_687                                                             |    17|
|211   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_688                                                             |    38|
|212   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_689                                                             |    22|
|213   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_690                                                             |    28|
|214   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_691                                                             |    38|
|215   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_692                                                             |    28|
|216   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_693                                                             |    22|
|217   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_694                                                             |    27|
|218   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_695                                                             |    35|
|219   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_696                                                             |    28|
|220   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_697                                                             |    16|
|221   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_698                                                             |    28|
|222   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_699                                                             |    28|
|223   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_700                                                             |    22|
|224   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_701                                                             |    38|
|225   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_702                                                             |    22|
|226   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_703                                                             |    22|
|227   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_704                                                             |    34|
|228   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_705                                                             |    28|
|229   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_706                                                             |    31|
|230   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_707                                                             |    17|
|231   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_708                                                             |    38|
|232   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_709                                                             |    22|
|233   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_710                                                             |    28|
|234   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_711                                                             |    38|
|235   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_712                                                             |    22|
|236   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_713                                                             |    38|
|237   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_714                                                             |    28|
|238   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_715                                                             |    34|
|239   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_716                                                             |    28|
|240   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_717                                                             |    16|
|241   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_718                                                             |    28|
|242   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_719                                                             |    28|
|243   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_720                                                             |    22|
|244   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_721                                                             |    38|
|245   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_722                                                             |    22|
|246   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_723                                                             |    34|
|247   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_724                                                             |    22|
|248   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_725                                                             |    28|
|249   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_726                                                             |    31|
|250   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_727                                                             |    17|
|251   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_728                                                             |    38|
|252   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_729                                                             |    22|
|253   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_730                                                             |    28|
|254   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_731                                                             |    38|
|255   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_732                                                             |    22|
|256   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_733                                                             |    27|
|257   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_734                                                             |    34|
|258   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_735                                                             |    35|
|259   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_736                                                             |    28|
|260   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_737                                                             |    16|
|261   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_738                                                             |    28|
|262   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_739                                                             |    28|
|263   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_740                                                             |    22|
|264   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_741                                                             |    38|
|265   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_742                                                             |    22|
|266   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_743                                                             |    34|
|267   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_744                                                             |    28|
|268   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_745                                                             |    28|
|269   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_746                                                             |    31|
|270   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_747                                                             |    17|
|271   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_748                                                             |    38|
|272   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_749                                                             |    22|
|273   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_750                                                             |    28|
|274   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_751                                                             |    38|
|275   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_752                                                             |    22|
|276   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_753                                                             |    28|
|277   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_754                                                             |    34|
|278   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_755                                                             |    31|
|279   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_756                                                             |    28|
|280   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_757                                                             |    17|
|281   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_758                                                             |    28|
|282   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_759                                                             |    28|
|283   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_760                                                             |    22|
|284   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_761                                                             |    38|
|285   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_762                                                             |    22|
|286   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_763                                                             |    34|
|287   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_764                                                             |    28|
|288   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_765                                                             |    31|
|289   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_766                                                             |    17|
|290   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_767                                                             |    38|
|291   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_768                                                             |    22|
|292   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_769                                                             |    28|
|293   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_770                                                             |    38|
|294   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_771                                                             |    22|
|295   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_772                                                             |    28|
|296   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_773                                                             |    34|
|297   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_774                                                             |    28|
|298   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_775                                                             |    22|
|299   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_776                                                             |    38|
|300   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_777                                                             |    22|
|301   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_778                                                             |    28|
|302   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_779                                                             |    38|
|303   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_780                                                             |    22|
|304   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_781                                                             |    27|
|305   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_782                                                             |    35|
|306   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_783                                                             |    28|
|307   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_784                                                             |    16|
|308   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_785                                                             |    28|
|309   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_786                                                             |    28|
|310   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_787                                                             |    22|
|311   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_788                                                             |    38|
|312   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_789                                                             |    22|
|313   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_790                                                             |    35|
|314   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_791                                                             |    27|
|315   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_792                                                             |    31|
|316   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_793                                                             |    16|
|317   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_794                                                             |    38|
|318   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_795                                                             |    22|
|319   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_796                                                             |    28|
|320   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_797                                                             |    38|
|321   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_798                                                             |    22|
|322   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_799                                                             |    27|
|323   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_800                                                             |    35|
|324   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_801                                                             |    28|
|325   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_802                                                             |    17|
|326   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_803                                                             |    28|
|327   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_804                                                             |    28|
|328   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_805                                                             |    22|
|329   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_806                                                             |    38|
|330   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_807                                                             |    22|
|331   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_808                                                             |    35|
|332   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_809                                                             |    27|
|333   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_810                                                             |    31|
|334   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_811                                                             |    17|
|335   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_812                                                             |    38|
|336   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_813                                                             |    22|
|337   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_814                                                             |    28|
|338   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_815                                                             |    38|
|339   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_816                                                             |    22|
|340   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_817                                                             |    28|
|341   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_818                                                             |    34|
|342   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_819                                                             |    28|
|343   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_820                                                             |    17|
|344   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_821                                                             |    28|
|345   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_822                                                             |    28|
|346   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_823                                                             |    22|
|347   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_824                                                             |    38|
|348   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_825                                                             |    22|
|349   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_826                                                             |    34|
|350   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_827                                                             |    28|
|351   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_828                                                             |    31|
|352   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_829                                                             |    17|
|353   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_830                                                             |    38|
|354   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_831                                                             |    22|
|355   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_832                                                             |    28|
|356   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_833                                                             |    38|
|357   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_834                                                             |    22|
|358   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_835                                                             |    28|
|359   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_836                                                             |    34|
|360   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_837                                                             |    28|
|361   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_838                                                             |    17|
|362   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_839                                                             |    28|
|363   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_840                                                             |    28|
|364   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_841                                                             |    22|
|365   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_842                                                             |    38|
|366   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_843                                                             |    22|
|367   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_844                                                             |    34|
|368   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_845                                                             |    28|
|369   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_846                                                             |    31|
|370   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_847                                                             |    17|
|371   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_848                                                             |    38|
|372   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_849                                                             |    22|
|373   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_850                                                             |    28|
|374   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb |  5131|
|375   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s               | 20652|
|376   |    mac_muladd_8s_5ns_14ns_14_1_1_U453                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1                                                    |    71|
|377   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_661                                        |    71|
|378   |    mac_muladd_8s_5ns_14ns_14_1_1_U473                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_88                                                 |    70|
|379   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_660                                        |    70|
|380   |    mac_muladd_8s_5ns_14ns_14_1_1_U493                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_89                                                 |    70|
|381   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_659                                        |    70|
|382   |    mac_muladd_8s_5ns_14ns_14_1_1_U513                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_90                                                 |    74|
|383   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_658                                        |    74|
|384   |    mac_muladd_8s_5ns_14ns_14_1_1_U533                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_91                                                 |    71|
|385   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_657                                        |    71|
|386   |    mac_muladd_8s_5ns_14ns_14_1_1_U553                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_92                                                 |    68|
|387   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_656                                        |    68|
|388   |    mac_muladd_8s_5ns_14ns_14_1_1_U573                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_93                                                 |    79|
|389   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_655                                        |    79|
|390   |    mac_muladd_8s_5ns_14ns_14_1_1_U593                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_94                                                 |    72|
|391   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_654                                        |    72|
|392   |    mac_muladd_8s_5ns_14ns_14_1_1_U613                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_95                                                 |    78|
|393   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_653                                        |    78|
|394   |    mac_muladd_8s_5ns_14ns_14_1_1_U633                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_96                                                 |    69|
|395   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                                            |    69|
|396   |    mac_muladd_8s_8s_14ns_14_1_1_U454                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                     |     5|
|397   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_652                                         |     5|
|398   |    mac_muladd_8s_8s_14ns_14_1_1_U455                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_97                                                  |    18|
|399   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_651                                         |    18|
|400   |    mac_muladd_8s_8s_14ns_14_1_1_U456                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_98                                                  |     2|
|401   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_650                                         |     2|
|402   |    mac_muladd_8s_8s_14ns_14_1_1_U457                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_99                                                  |     8|
|403   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_649                                         |     8|
|404   |    mac_muladd_8s_8s_14ns_14_1_1_U458                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_100                                                 |    18|
|405   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_648                                         |    18|
|406   |    mac_muladd_8s_8s_14ns_14_1_1_U459                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_101                                                 |     2|
|407   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_647                                         |     2|
|408   |    mac_muladd_8s_8s_14ns_14_1_1_U460                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_102                                                 |    18|
|409   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_646                                         |    18|
|410   |    mac_muladd_8s_8s_14ns_14_1_1_U461                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_103                                                 |     2|
|411   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_645                                         |     2|
|412   |    mac_muladd_8s_8s_14ns_14_1_1_U462                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_104                                                 |     8|
|413   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_644                                         |     8|
|414   |    mac_muladd_8s_8s_14ns_14_1_1_U463                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_105                                                 |    39|
|415   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_643                                         |    39|
|416   |    mac_muladd_8s_8s_14ns_14_1_1_U464                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_106                                                 |    17|
|417   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_642                                         |    17|
|418   |    mac_muladd_8s_8s_14ns_14_1_1_U465                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_107                                                 |     1|
|419   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_641                                         |     1|
|420   |    mac_muladd_8s_8s_14ns_14_1_1_U466                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_108                                                 |     7|
|421   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_640                                         |     7|
|422   |    mac_muladd_8s_8s_14ns_14_1_1_U467                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_109                                                 |    17|
|423   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_639                                         |    17|
|424   |    mac_muladd_8s_8s_14ns_14_1_1_U468                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_110                                                 |     1|
|425   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_638                                         |     1|
|426   |    mac_muladd_8s_8s_14ns_14_1_1_U469                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_111                                                 |    17|
|427   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_637                                         |    17|
|428   |    mac_muladd_8s_8s_14ns_14_1_1_U470                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_112                                                 |     1|
|429   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_636                                         |     1|
|430   |    mac_muladd_8s_8s_14ns_14_1_1_U471                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_113                                                 |     7|
|431   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_635                                         |     7|
|432   |    mac_muladd_8s_8s_14ns_14_1_1_U472                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_114                                                 |     6|
|433   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_634                                         |     6|
|434   |    mac_muladd_8s_8s_14ns_14_1_1_U474                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_115                                                 |    18|
|435   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_633                                         |    18|
|436   |    mac_muladd_8s_8s_14ns_14_1_1_U475                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_116                                                 |     2|
|437   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_632                                         |     2|
|438   |    mac_muladd_8s_8s_14ns_14_1_1_U476                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_117                                                 |     8|
|439   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_631                                         |     8|
|440   |    mac_muladd_8s_8s_14ns_14_1_1_U477                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_118                                                 |    18|
|441   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_630                                         |    18|
|442   |    mac_muladd_8s_8s_14ns_14_1_1_U478                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_119                                                 |     2|
|443   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_629                                         |     2|
|444   |    mac_muladd_8s_8s_14ns_14_1_1_U479                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_120                                                 |    18|
|445   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_628                                         |    18|
|446   |    mac_muladd_8s_8s_14ns_14_1_1_U480                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_121                                                 |     2|
|447   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_627                                         |     2|
|448   |    mac_muladd_8s_8s_14ns_14_1_1_U481                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_122                                                 |     8|
|449   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_626                                         |     8|
|450   |    mac_muladd_8s_8s_14ns_14_1_1_U482                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_123                                                 |    41|
|451   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_625                                         |    41|
|452   |    mac_muladd_8s_8s_14ns_14_1_1_U483                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_124                                                 |    17|
|453   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_624                                         |    17|
|454   |    mac_muladd_8s_8s_14ns_14_1_1_U484                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_125                                                 |     1|
|455   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_623                                         |     1|
|456   |    mac_muladd_8s_8s_14ns_14_1_1_U485                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_126                                                 |     7|
|457   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_622                                         |     7|
|458   |    mac_muladd_8s_8s_14ns_14_1_1_U486                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_127                                                 |    17|
|459   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_621                                         |    17|
|460   |    mac_muladd_8s_8s_14ns_14_1_1_U487                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_128                                                 |     1|
|461   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_620                                         |     1|
|462   |    mac_muladd_8s_8s_14ns_14_1_1_U488                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_129                                                 |    17|
|463   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_619                                         |    17|
|464   |    mac_muladd_8s_8s_14ns_14_1_1_U489                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_130                                                 |     1|
|465   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_618                                         |     1|
|466   |    mac_muladd_8s_8s_14ns_14_1_1_U490                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_131                                                 |     7|
|467   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_617                                         |     7|
|468   |    mac_muladd_8s_8s_14ns_14_1_1_U491                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_132                                                 |     7|
|469   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_616                                         |     7|
|470   |    mac_muladd_8s_8s_14ns_14_1_1_U492                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_133                                                 |    18|
|471   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_615                                         |    18|
|472   |    mac_muladd_8s_8s_14ns_14_1_1_U494                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_134                                                 |     2|
|473   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_614                                         |     2|
|474   |    mac_muladd_8s_8s_14ns_14_1_1_U495                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_135                                                 |     8|
|475   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_613                                         |     8|
|476   |    mac_muladd_8s_8s_14ns_14_1_1_U496                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_136                                                 |    18|
|477   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_612                                         |    18|
|478   |    mac_muladd_8s_8s_14ns_14_1_1_U497                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_137                                                 |     2|
|479   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_611                                         |     2|
|480   |    mac_muladd_8s_8s_14ns_14_1_1_U498                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_138                                                 |    18|
|481   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_610                                         |    18|
|482   |    mac_muladd_8s_8s_14ns_14_1_1_U499                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_139                                                 |     2|
|483   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_609                                         |     2|
|484   |    mac_muladd_8s_8s_14ns_14_1_1_U500                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_140                                                 |     8|
|485   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_608                                         |     8|
|486   |    mac_muladd_8s_8s_14ns_14_1_1_U501                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_141                                                 |    39|
|487   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_607                                         |    39|
|488   |    mac_muladd_8s_8s_14ns_14_1_1_U502                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_142                                                 |    17|
|489   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_606                                         |    17|
|490   |    mac_muladd_8s_8s_14ns_14_1_1_U503                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_143                                                 |     1|
|491   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_605                                         |     1|
|492   |    mac_muladd_8s_8s_14ns_14_1_1_U504                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_144                                                 |     7|
|493   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_604                                         |     7|
|494   |    mac_muladd_8s_8s_14ns_14_1_1_U505                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_145                                                 |    17|
|495   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_603                                         |    17|
|496   |    mac_muladd_8s_8s_14ns_14_1_1_U506                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_146                                                 |     1|
|497   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_602                                         |     1|
|498   |    mac_muladd_8s_8s_14ns_14_1_1_U507                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_147                                                 |    17|
|499   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_601                                         |    17|
|500   |    mac_muladd_8s_8s_14ns_14_1_1_U508                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_148                                                 |     1|
|501   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_600                                         |     1|
|502   |    mac_muladd_8s_8s_14ns_14_1_1_U509                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_149                                                 |     7|
|503   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_599                                         |     7|
|504   |    mac_muladd_8s_8s_14ns_14_1_1_U510                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_150                                                 |     6|
|505   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_598                                         |     6|
|506   |    mac_muladd_8s_8s_14ns_14_1_1_U511                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_151                                                 |    18|
|507   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_597                                         |    18|
|508   |    mac_muladd_8s_8s_14ns_14_1_1_U512                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_152                                                 |     2|
|509   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_596                                         |     2|
|510   |    mac_muladd_8s_8s_14ns_14_1_1_U514                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_153                                                 |     8|
|511   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_595                                         |     8|
|512   |    mac_muladd_8s_8s_14ns_14_1_1_U515                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_154                                                 |    18|
|513   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_594                                         |    18|
|514   |    mac_muladd_8s_8s_14ns_14_1_1_U516                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_155                                                 |     2|
|515   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_593                                         |     2|
|516   |    mac_muladd_8s_8s_14ns_14_1_1_U517                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_156                                                 |    18|
|517   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_592                                         |    18|
|518   |    mac_muladd_8s_8s_14ns_14_1_1_U518                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_157                                                 |     2|
|519   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_591                                         |     2|
|520   |    mac_muladd_8s_8s_14ns_14_1_1_U519                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_158                                                 |     8|
|521   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_590                                         |     8|
|522   |    mac_muladd_8s_8s_14ns_14_1_1_U520                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_159                                                 |    37|
|523   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_589                                         |    37|
|524   |    mac_muladd_8s_8s_14ns_14_1_1_U521                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_160                                                 |    17|
|525   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_588                                         |    17|
|526   |    mac_muladd_8s_8s_14ns_14_1_1_U522                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_161                                                 |     1|
|527   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_587                                         |     1|
|528   |    mac_muladd_8s_8s_14ns_14_1_1_U523                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_162                                                 |     7|
|529   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_586                                         |     7|
|530   |    mac_muladd_8s_8s_14ns_14_1_1_U524                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_163                                                 |    17|
|531   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_585                                         |    17|
|532   |    mac_muladd_8s_8s_14ns_14_1_1_U525                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_164                                                 |     1|
|533   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_584                                         |     1|
|534   |    mac_muladd_8s_8s_14ns_14_1_1_U526                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_165                                                 |    17|
|535   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_583                                         |    17|
|536   |    mac_muladd_8s_8s_14ns_14_1_1_U527                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_166                                                 |     1|
|537   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_582                                         |     1|
|538   |    mac_muladd_8s_8s_14ns_14_1_1_U528                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_167                                                 |     7|
|539   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_581                                         |     7|
|540   |    mac_muladd_8s_8s_14ns_14_1_1_U529                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_168                                                 |     6|
|541   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_580                                         |     6|
|542   |    mac_muladd_8s_8s_14ns_14_1_1_U530                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_169                                                 |    18|
|543   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_579                                         |    18|
|544   |    mac_muladd_8s_8s_14ns_14_1_1_U531                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_170                                                 |     2|
|545   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_578                                         |     2|
|546   |    mac_muladd_8s_8s_14ns_14_1_1_U532                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_171                                                 |     8|
|547   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_577                                         |     8|
|548   |    mac_muladd_8s_8s_14ns_14_1_1_U534                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_172                                                 |    18|
|549   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_576                                         |    18|
|550   |    mac_muladd_8s_8s_14ns_14_1_1_U535                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_173                                                 |     2|
|551   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_575                                         |     2|
|552   |    mac_muladd_8s_8s_14ns_14_1_1_U536                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_174                                                 |    18|
|553   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_574                                         |    18|
|554   |    mac_muladd_8s_8s_14ns_14_1_1_U537                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_175                                                 |     2|
|555   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_573                                         |     2|
|556   |    mac_muladd_8s_8s_14ns_14_1_1_U538                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_176                                                 |     8|
|557   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_572                                         |     8|
|558   |    mac_muladd_8s_8s_14ns_14_1_1_U539                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_177                                                 |    37|
|559   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_571                                         |    37|
|560   |    mac_muladd_8s_8s_14ns_14_1_1_U540                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_178                                                 |    17|
|561   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_570                                         |    17|
|562   |    mac_muladd_8s_8s_14ns_14_1_1_U541                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_179                                                 |     1|
|563   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_569                                         |     1|
|564   |    mac_muladd_8s_8s_14ns_14_1_1_U542                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_180                                                 |     7|
|565   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_568                                         |     7|
|566   |    mac_muladd_8s_8s_14ns_14_1_1_U543                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_181                                                 |    17|
|567   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_567                                         |    17|
|568   |    mac_muladd_8s_8s_14ns_14_1_1_U544                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_182                                                 |     1|
|569   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_566                                         |     1|
|570   |    mac_muladd_8s_8s_14ns_14_1_1_U545                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_183                                                 |    17|
|571   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_565                                         |    17|
|572   |    mac_muladd_8s_8s_14ns_14_1_1_U546                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_184                                                 |     1|
|573   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_564                                         |     1|
|574   |    mac_muladd_8s_8s_14ns_14_1_1_U547                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_185                                                 |     7|
|575   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_563                                         |     7|
|576   |    mac_muladd_8s_8s_14ns_14_1_1_U548                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_186                                                 |     6|
|577   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_562                                         |     6|
|578   |    mac_muladd_8s_8s_14ns_14_1_1_U549                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_187                                                 |    18|
|579   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_561                                         |    18|
|580   |    mac_muladd_8s_8s_14ns_14_1_1_U550                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_188                                                 |     2|
|581   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_560                                         |     2|
|582   |    mac_muladd_8s_8s_14ns_14_1_1_U551                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_189                                                 |     8|
|583   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_559                                         |     8|
|584   |    mac_muladd_8s_8s_14ns_14_1_1_U552                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_190                                                 |    18|
|585   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_558                                         |    18|
|586   |    mac_muladd_8s_8s_14ns_14_1_1_U554                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_191                                                 |     2|
|587   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_557                                         |     2|
|588   |    mac_muladd_8s_8s_14ns_14_1_1_U555                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_192                                                 |    18|
|589   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_556                                         |    18|
|590   |    mac_muladd_8s_8s_14ns_14_1_1_U556                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_193                                                 |     2|
|591   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_555                                         |     2|
|592   |    mac_muladd_8s_8s_14ns_14_1_1_U557                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_194                                                 |     8|
|593   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_554                                         |     8|
|594   |    mac_muladd_8s_8s_14ns_14_1_1_U558                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_195                                                 |    37|
|595   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_553                                         |    37|
|596   |    mac_muladd_8s_8s_14ns_14_1_1_U559                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_196                                                 |    17|
|597   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_552                                         |    17|
|598   |    mac_muladd_8s_8s_14ns_14_1_1_U560                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_197                                                 |     1|
|599   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_551                                         |     1|
|600   |    mac_muladd_8s_8s_14ns_14_1_1_U561                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_198                                                 |     7|
|601   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_550                                         |     7|
|602   |    mac_muladd_8s_8s_14ns_14_1_1_U562                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_199                                                 |    17|
|603   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_549                                         |    17|
|604   |    mac_muladd_8s_8s_14ns_14_1_1_U563                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_200                                                 |     1|
|605   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_548                                         |     1|
|606   |    mac_muladd_8s_8s_14ns_14_1_1_U564                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_201                                                 |    17|
|607   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_547                                         |    17|
|608   |    mac_muladd_8s_8s_14ns_14_1_1_U565                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_202                                                 |     1|
|609   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_546                                         |     1|
|610   |    mac_muladd_8s_8s_14ns_14_1_1_U566                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_203                                                 |     7|
|611   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_545                                         |     7|
|612   |    mac_muladd_8s_8s_14ns_14_1_1_U567                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_204                                                 |     5|
|613   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_544                                         |     5|
|614   |    mac_muladd_8s_8s_14ns_14_1_1_U568                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_205                                                 |    18|
|615   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_543                                         |    18|
|616   |    mac_muladd_8s_8s_14ns_14_1_1_U569                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_206                                                 |     2|
|617   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_542                                         |     2|
|618   |    mac_muladd_8s_8s_14ns_14_1_1_U570                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_207                                                 |     8|
|619   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_541                                         |     8|
|620   |    mac_muladd_8s_8s_14ns_14_1_1_U571                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_208                                                 |    18|
|621   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_540                                         |    18|
|622   |    mac_muladd_8s_8s_14ns_14_1_1_U572                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_209                                                 |     2|
|623   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_539                                         |     2|
|624   |    mac_muladd_8s_8s_14ns_14_1_1_U574                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_210                                                 |    18|
|625   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_538                                         |    18|
|626   |    mac_muladd_8s_8s_14ns_14_1_1_U575                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_211                                                 |     2|
|627   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_537                                         |     2|
|628   |    mac_muladd_8s_8s_14ns_14_1_1_U576                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_212                                                 |     8|
|629   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_536                                         |     8|
|630   |    mac_muladd_8s_8s_14ns_14_1_1_U577                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_213                                                 |    37|
|631   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_535                                         |    37|
|632   |    mac_muladd_8s_8s_14ns_14_1_1_U578                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_214                                                 |    17|
|633   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_534                                         |    17|
|634   |    mac_muladd_8s_8s_14ns_14_1_1_U579                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_215                                                 |     1|
|635   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_533                                         |     1|
|636   |    mac_muladd_8s_8s_14ns_14_1_1_U580                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_216                                                 |     7|
|637   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_532                                         |     7|
|638   |    mac_muladd_8s_8s_14ns_14_1_1_U581                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_217                                                 |    17|
|639   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_531                                         |    17|
|640   |    mac_muladd_8s_8s_14ns_14_1_1_U582                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_218                                                 |     1|
|641   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_530                                         |     1|
|642   |    mac_muladd_8s_8s_14ns_14_1_1_U583                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_219                                                 |    17|
|643   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_529                                         |    17|
|644   |    mac_muladd_8s_8s_14ns_14_1_1_U584                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_220                                                 |     1|
|645   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_528                                         |     1|
|646   |    mac_muladd_8s_8s_14ns_14_1_1_U585                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_221                                                 |     7|
|647   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_527                                         |     7|
|648   |    mac_muladd_8s_8s_14ns_14_1_1_U586                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_222                                                 |     6|
|649   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_526                                         |     6|
|650   |    mac_muladd_8s_8s_14ns_14_1_1_U587                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_223                                                 |    18|
|651   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_525                                         |    18|
|652   |    mac_muladd_8s_8s_14ns_14_1_1_U588                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_224                                                 |     2|
|653   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_524                                         |     2|
|654   |    mac_muladd_8s_8s_14ns_14_1_1_U589                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_225                                                 |     8|
|655   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_523                                         |     8|
|656   |    mac_muladd_8s_8s_14ns_14_1_1_U590                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_226                                                 |    18|
|657   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_522                                         |    18|
|658   |    mac_muladd_8s_8s_14ns_14_1_1_U591                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_227                                                 |     2|
|659   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_521                                         |     2|
|660   |    mac_muladd_8s_8s_14ns_14_1_1_U592                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_228                                                 |    18|
|661   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_520                                         |    18|
|662   |    mac_muladd_8s_8s_14ns_14_1_1_U594                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_229                                                 |     2|
|663   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_519                                         |     2|
|664   |    mac_muladd_8s_8s_14ns_14_1_1_U595                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_230                                                 |     8|
|665   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_518                                         |     8|
|666   |    mac_muladd_8s_8s_14ns_14_1_1_U596                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_231                                                 |    37|
|667   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_517                                         |    37|
|668   |    mac_muladd_8s_8s_14ns_14_1_1_U597                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_232                                                 |    17|
|669   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_516                                         |    17|
|670   |    mac_muladd_8s_8s_14ns_14_1_1_U598                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_233                                                 |     1|
|671   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_515                                         |     1|
|672   |    mac_muladd_8s_8s_14ns_14_1_1_U599                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_234                                                 |     7|
|673   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_514                                         |     7|
|674   |    mac_muladd_8s_8s_14ns_14_1_1_U600                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_235                                                 |    17|
|675   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_513                                         |    17|
|676   |    mac_muladd_8s_8s_14ns_14_1_1_U601                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_236                                                 |     1|
|677   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_512                                         |     1|
|678   |    mac_muladd_8s_8s_14ns_14_1_1_U602                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_237                                                 |    17|
|679   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_511                                         |    17|
|680   |    mac_muladd_8s_8s_14ns_14_1_1_U603                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_238                                                 |     1|
|681   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_510                                         |     1|
|682   |    mac_muladd_8s_8s_14ns_14_1_1_U604                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_239                                                 |     7|
|683   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_509                                         |     7|
|684   |    mac_muladd_8s_8s_14ns_14_1_1_U605                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_240                                                 |     6|
|685   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_508                                         |     6|
|686   |    mac_muladd_8s_8s_14ns_14_1_1_U606                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_241                                                 |    18|
|687   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_507                                         |    18|
|688   |    mac_muladd_8s_8s_14ns_14_1_1_U607                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_242                                                 |     2|
|689   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_506                                         |     2|
|690   |    mac_muladd_8s_8s_14ns_14_1_1_U608                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_243                                                 |     8|
|691   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_505                                         |     8|
|692   |    mac_muladd_8s_8s_14ns_14_1_1_U609                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_244                                                 |    18|
|693   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_504                                         |    18|
|694   |    mac_muladd_8s_8s_14ns_14_1_1_U610                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_245                                                 |     2|
|695   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_503                                         |     2|
|696   |    mac_muladd_8s_8s_14ns_14_1_1_U611                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_246                                                 |    18|
|697   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_502                                         |    18|
|698   |    mac_muladd_8s_8s_14ns_14_1_1_U612                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_247                                                 |     2|
|699   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_501                                         |     2|
|700   |    mac_muladd_8s_8s_14ns_14_1_1_U614                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_248                                                 |     8|
|701   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_500                                         |     8|
|702   |    mac_muladd_8s_8s_14ns_14_1_1_U615                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_249                                                 |    37|
|703   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_499                                         |    37|
|704   |    mac_muladd_8s_8s_14ns_14_1_1_U616                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_250                                                 |    17|
|705   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_498                                         |    17|
|706   |    mac_muladd_8s_8s_14ns_14_1_1_U617                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_251                                                 |     1|
|707   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_497                                         |     1|
|708   |    mac_muladd_8s_8s_14ns_14_1_1_U618                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_252                                                 |     7|
|709   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_496                                         |     7|
|710   |    mac_muladd_8s_8s_14ns_14_1_1_U619                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_253                                                 |    17|
|711   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_495                                         |    17|
|712   |    mac_muladd_8s_8s_14ns_14_1_1_U620                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_254                                                 |     1|
|713   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_494                                         |     1|
|714   |    mac_muladd_8s_8s_14ns_14_1_1_U621                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_255                                                 |    17|
|715   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_493                                         |    17|
|716   |    mac_muladd_8s_8s_14ns_14_1_1_U622                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_256                                                 |     1|
|717   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_492                                         |     1|
|718   |    mac_muladd_8s_8s_14ns_14_1_1_U623                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_257                                                 |     7|
|719   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_491                                         |     7|
|720   |    mac_muladd_8s_8s_14ns_14_1_1_U624                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_258                                                 |     6|
|721   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_490                                         |     6|
|722   |    mac_muladd_8s_8s_14ns_14_1_1_U625                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_259                                                 |    25|
|723   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_489                                         |    25|
|724   |    mac_muladd_8s_8s_14ns_14_1_1_U626                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_260                                                 |     8|
|725   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_488                                         |     8|
|726   |    mac_muladd_8s_8s_14ns_14_1_1_U627                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_261                                                 |    14|
|727   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_487                                         |    14|
|728   |    mac_muladd_8s_8s_14ns_14_1_1_U628                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_262                                                 |    29|
|729   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_486                                         |    29|
|730   |    mac_muladd_8s_8s_14ns_14_1_1_U629                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_263                                                 |    13|
|731   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_485                                         |    13|
|732   |    mac_muladd_8s_8s_14ns_14_1_1_U630                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_264                                                 |    31|
|733   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_484                                         |    31|
|734   |    mac_muladd_8s_8s_14ns_14_1_1_U631                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_265                                                 |     5|
|735   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_483                                         |     5|
|736   |    mac_muladd_8s_8s_14ns_14_1_1_U632                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_266                                                 |    11|
|737   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_482                                         |    11|
|738   |    mac_muladd_8s_8s_14ns_14_1_1_U634                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_267                                                 |    37|
|739   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_481                                         |    37|
|740   |    mac_muladd_8s_8s_14ns_14_1_1_U635                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_268                                                 |    23|
|741   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_480                                         |    23|
|742   |    mac_muladd_8s_8s_14ns_14_1_1_U636                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_269                                                 |    10|
|743   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_479                                         |    10|
|744   |    mac_muladd_8s_8s_14ns_14_1_1_U637                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_270                                                 |    16|
|745   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_478                                         |    16|
|746   |    mac_muladd_8s_8s_14ns_14_1_1_U638                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_271                                                 |    23|
|747   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_477                                         |    23|
|748   |    mac_muladd_8s_8s_14ns_14_1_1_U639                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_272                                                 |     4|
|749   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_476                                         |     4|
|750   |    mac_muladd_8s_8s_14ns_14_1_1_U640                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_273                                                 |    20|
|751   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_475                                         |    20|
|752   |    mac_muladd_8s_8s_14ns_14_1_1_U641                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_274                                                 |    13|
|753   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_474                                         |    13|
|754   |    mac_muladd_8s_8s_14ns_14_1_1_U642                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_275                                                 |    24|
|755   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1                                             |    24|
|756   |    mul_8s_8ns_14_1_1_U434                                            |hls_dummy_mul_8s_8ns_14_1_1                                                                |    20|
|757   |    mul_8s_8ns_14_1_1_U436                                            |hls_dummy_mul_8s_8ns_14_1_1_276                                                            |    18|
|758   |    mul_8s_8ns_14_1_1_U438                                            |hls_dummy_mul_8s_8ns_14_1_1_277                                                            |    20|
|759   |    mul_8s_8ns_14_1_1_U440                                            |hls_dummy_mul_8s_8ns_14_1_1_278                                                            |    18|
|760   |    mul_8s_8ns_14_1_1_U442                                            |hls_dummy_mul_8s_8ns_14_1_1_279                                                            |    20|
|761   |    mul_8s_8ns_14_1_1_U444                                            |hls_dummy_mul_8s_8ns_14_1_1_280                                                            |    20|
|762   |    mul_8s_8ns_14_1_1_U446                                            |hls_dummy_mul_8s_8ns_14_1_1_281                                                            |    20|
|763   |    mul_8s_8ns_14_1_1_U448                                            |hls_dummy_mul_8s_8ns_14_1_1_282                                                            |    18|
|764   |    mul_8s_8ns_14_1_1_U450                                            |hls_dummy_mul_8s_8ns_14_1_1_283                                                            |    20|
|765   |    mul_8s_8ns_14_1_1_U452                                            |hls_dummy_mul_8s_8ns_14_1_1_284                                                            |    18|
|766   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    17|
|767   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_285                                                             |    17|
|768   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_286                                                             |    17|
|769   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_287                                                             |    17|
|770   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_288                                                             |    17|
|771   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_289                                                             |    17|
|772   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_290                                                             |    17|
|773   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_291                                                             |    17|
|774   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_292                                                             |    17|
|775   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_293                                                             |    17|
|776   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_294                                                             |    19|
|777   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_295                                                             |    17|
|778   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_296                                                             |    19|
|779   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_297                                                             |    19|
|780   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_298                                                             |    19|
|781   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_299                                                             |    17|
|782   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_300                                                             |    17|
|783   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_301                                                             |    17|
|784   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_302                                                             |    17|
|785   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_303                                                             |    19|
|786   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_304                                                             |    17|
|787   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_305                                                             |    19|
|788   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_306                                                             |    19|
|789   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_307                                                             |    19|
|790   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_308                                                             |    17|
|791   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_309                                                             |    17|
|792   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_310                                                             |    17|
|793   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_311                                                             |    16|
|794   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_312                                                             |    19|
|795   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_313                                                             |    17|
|796   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_314                                                             |    19|
|797   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_315                                                             |    19|
|798   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_316                                                             |    19|
|799   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_317                                                             |    17|
|800   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_318                                                             |    17|
|801   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_319                                                             |    17|
|802   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_320                                                             |    16|
|803   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_321                                                             |    16|
|804   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_322                                                             |    17|
|805   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_323                                                             |    19|
|806   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_324                                                             |    19|
|807   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_325                                                             |    19|
|808   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_326                                                             |    17|
|809   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_327                                                             |    17|
|810   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_328                                                             |    17|
|811   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_329                                                             |    16|
|812   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_330                                                             |    16|
|813   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_331                                                             |    17|
|814   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_332                                                             |    19|
|815   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_333                                                             |    19|
|816   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_334                                                             |    19|
|817   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_335                                                             |    17|
|818   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_336                                                             |    17|
|819   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_337                                                             |    17|
|820   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_338                                                             |    16|
|821   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_339                                                             |    16|
|822   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_340                                                             |    17|
|823   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_341                                                             |    19|
|824   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_342                                                             |    19|
|825   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_343                                                             |    19|
|826   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_344                                                             |    17|
|827   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_345                                                             |    17|
|828   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_346                                                             |    17|
|829   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_347                                                             |    16|
|830   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_348                                                             |    16|
|831   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_349                                                             |    17|
|832   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_350                                                             |    19|
|833   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_351                                                             |    19|
|834   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_352                                                             |    19|
|835   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_353                                                             |    17|
|836   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_354                                                             |    17|
|837   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_355                                                             |    17|
|838   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_356                                                             |    16|
|839   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_357                                                             |    16|
|840   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_358                                                             |    17|
|841   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_359                                                             |    16|
|842   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_360                                                             |    19|
|843   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_361                                                             |    19|
|844   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_362                                                             |    17|
|845   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_363                                                             |    17|
|846   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_364                                                             |    17|
|847   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_365                                                             |    16|
|848   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_366                                                             |    16|
|849   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_367                                                             |    17|
|850   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_368                                                             |    16|
|851   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_369                                                             |    19|
|852   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_370                                                             |    19|
|853   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_371                                                             |    17|
|854   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_372                                                             |    17|
|855   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_373                                                             |    17|
|856   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_374                                                             |    16|
|857   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_375                                                             |    16|
|858   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_376                                                             |    17|
|859   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_377                                                             |    16|
|860   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_378                                                             |    17|
|861   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_379                                                             |    19|
|862   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_380                                                             |    17|
|863   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_381                                                             |    17|
|864   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_382                                                             |    17|
|865   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_383                                                             |    16|
|866   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_384                                                             |    16|
|867   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_385                                                             |    17|
|868   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_386                                                             |    16|
|869   |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_387                                                             |    17|
|870   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_388                                                             |    19|
|871   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_389                                                             |    17|
|872   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_390                                                             |    17|
|873   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_391                                                             |    17|
|874   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |    16|
|875   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_393                                                             |    16|
|876   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |    17|
|877   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |    16|
|878   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |    17|
|879   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_397                                                             |    17|
|880   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |    17|
|881   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |    17|
|882   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |    17|
|883   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |    16|
|884   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |    16|
|885   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |    17|
|886   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |    16|
|887   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |    17|
|888   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |    17|
|889   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |    17|
|890   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |    17|
|891   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |    17|
|892   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |    16|
|893   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |    16|
|894   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |    17|
|895   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |    16|
|896   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |    17|
|897   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |    17|
|898   |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |    17|
|899   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |    17|
|900   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_418                                                             |    17|
|901   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |    16|
|902   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |    16|
|903   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |    17|
|904   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |    16|
|905   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |    17|
|906   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |    17|
|907   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |    17|
|908   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |    17|
|909   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |    17|
|910   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |    16|
|911   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_429                                                             |    16|
|912   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |    17|
|913   |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |    16|
|914   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |    17|
|915   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |    17|
|916   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |    17|
|917   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_435                                                             |    16|
|918   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |    17|
|919   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |    16|
|920   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |    16|
|921   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_439                                                             |    17|
|922   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_440                                                             |    16|
|923   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |    17|
|924   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |    17|
|925   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |    17|
|926   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_444                                                             |    16|
|927   |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |    17|
|928   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_446                                                             |    16|
|929   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |    16|
|930   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |    17|
|931   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |    16|
|932   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_450                                                             |    17|
|933   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_451                                                             |    17|
|934   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_452                                                             |    17|
|935   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_453                                                             |    16|
|936   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_454                                                             |    16|
|937   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_455                                                             |    16|
|938   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_456                                                             |    16|
|939   |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_457                                                             |    17|
|940   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_458                                                             |    16|
|941   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_459                                                             |    17|
|942   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_460                                                             |    17|
|943   |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_461                                                             |    17|
|944   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_462                                                             |    16|
|945   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_463                                                             |    16|
|946   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_464                                                             |     1|
|947   |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_465                                                             |     1|
|948   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_466                                                             |     1|
|949   |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_467                                                             |     1|
|950   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_468                                                             |     1|
|951   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_469                                                             |     1|
|952   |    mul_8s_8s_14_1_1_U445                                             |hls_dummy_mul_8s_8s_14_1_1_470                                                             |     1|
|953   |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_471                                                             |     1|
|954   |    mul_8s_8s_14_1_1_U449                                             |hls_dummy_mul_8s_8s_14_1_1_472                                                             |     1|
|955   |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_473                                                             |     1|
|956   |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_2_3_s_w4_ROM_AUTcud | 10670|
|957   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4                   |  3723|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:32 ; elapsed = 00:03:35 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 575918 ; free virtual = 784221
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 355 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:32 ; elapsed = 00:03:35 . Memory (MB): peak = 4727.598 ; gain = 2294.906 ; free physical = 575918 ; free virtual = 784221
Synthesis Optimization Complete : Time (s): cpu = 00:03:32 ; elapsed = 00:03:35 . Memory (MB): peak = 4727.605 ; gain = 2294.906 ; free physical = 575918 ; free virtual = 784221
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4727.605 ; gain = 0.000 ; free physical = 581137 ; free virtual = 789441
INFO: [Netlist 29-17] Analyzing 3700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4783.625 ; gain = 0.000 ; free physical = 581573 ; free virtual = 789876
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 995 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 190 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 6002dabd
INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:49 ; elapsed = 00:03:50 . Memory (MB): peak = 4783.625 ; gain = 2374.809 ; free physical = 581577 ; free virtual = 789880
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4378.748; main = 4104.938; forked = 368.358
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5694.961; main = 4783.629; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4847.656 ; gain = 64.031 ; free physical = 581148 ; free virtual = 789452

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10d917d64

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 4902.078 ; gain = 54.422 ; free physical = 574938 ; free virtual = 783241

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 52ee5653

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 581448 ; free virtual = 789751
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11dbe398d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 580340 ; free virtual = 788644
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6a8f337a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 578668 ; free virtual = 786971
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: a396dd3b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 575143 ; free virtual = 783446
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 8caf7970

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 576228 ; free virtual = 784531
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               5  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 547fb323

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 576222 ; free virtual = 784525

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 547fb323

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 575988 ; free virtual = 784291

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 547fb323

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 575988 ; free virtual = 784291

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 575988 ; free virtual = 784291
Ending Netlist Obfuscation Task | Checksum: 547fb323

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4902.078 ; gain = 0.000 ; free physical = 575988 ; free virtual = 784291
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 4902.078 ; gain = 118.453 ; free physical = 575988 ; free virtual = 784291
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 18:49:36 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h4m18s *****
INFO: [HLS 200-112] Total CPU user time: 373.18 seconds. Total CPU system time: 22.62 seconds. Total elapsed time: 388.36 seconds; peak allocated memory: 1.977 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul 21 18:49:37 2025...
