// Seed: 2590781974
module module_0 (
    output wor id_0,
    output uwire id_1,
    output uwire void id_2,
    output uwire id_3,
    id_7,
    input tri id_4,
    output supply1 id_5
);
  assign id_2 = -1;
  assign id_0 = -1'd0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output tri1  id_2
);
  wire id_4, id_5;
  parameter id_6 = 1;
  xor primCall (id_2, id_1, id_6, id_5);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2;
  always if (id_1) id_2 <= -1;
  assign id_1 = id_2;
  assign id_1 = 1;
  wire id_3;
  assign module_0.id_1 = 0;
endmodule
