Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: LCD_Control_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_Control_Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_Control_Test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : LCD_Control_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\one_pulse.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <one_pulse>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\debounce_circuit.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <debounce_circuit>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\add3.v" into library work
Parsing module <add3>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\volumn_counter.v" into library work
Parsing module <volumn_counter>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\System_State_Controll.v" into library work
Parsing module <SystemState>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\speaker_control.v" into library work
Parsing module <speaker_control>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\sound_counter.v" into library work
Parsing module <sound_counter>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\scan_ctl.v" into library work
Parsing verilog file "global.v" included at line 11.
Parsing module <scan_ctl>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\RAM_ctrl.v" into library work
Parsing module <RAM_ctrl>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\push_button.v" into library work
Parsing module <push_button>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_control.v" into library work
Parsing module <LCD_control>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\keypad_scan.v" into library work
Parsing verilog file "global.v" included at line 7.
Parsing module <keypad_scan>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\GameRAMControll.v" into library work
Parsing verilog file "global.v" included at line 14.
Parsing module <GameRAMControll>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\ftsdDisplayChoose.v" into library work
Parsing verilog file "global.v" included at line 14.
Parsing module <ftsdDisplayChoose>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\ftsd.v" into library work
Parsing verilog file "global.v" included at line 11.
Parsing module <ftsd>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\freqdiv.v" into library work
Parsing verilog file "global.v" included at line 11.
Parsing module <freqdiv>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\ct_clkdivider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\clock_generator.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <clock_generator>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\clk_generator.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <clk_generator>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\buzzer_control.v" into library work
Parsing module <buzzer_control>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\bcd_converter.v" into library work
Parsing module <binary_to_BCD>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" into library work
Parsing module <LCD_Control_Test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" Line 200: Port addr_in is not connected to this instance

Elaborating module <LCD_Control_Test>.

Elaborating module <clock_divider(half_cycle=200,counter_width=8)>.

Elaborating module <clock_generator>.
WARNING:HDLCompiler:1127 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" Line 93: Assignment to clk_6 ignored, since the identifier is never used

Elaborating module <SystemState>.
WARNING:HDLCompiler:413 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\System_State_Controll.v" Line 147: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" Line 100: Size mismatch in connection of port <stat_sync>. Formal port size is 1-bit while actual signal size is 3-bit.

Elaborating module <keypad_scan>.

Elaborating module <one_pulse>.

Elaborating module <push_button>.

Elaborating module <debounce_circuit>.

Elaborating module <GameRAMControll>.

Elaborating module <binary_to_BCD>.

Elaborating module <add3>.

Elaborating module <ftsdDisplayChoose>.
WARNING:HDLCompiler:189 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" Line 170: Size mismatch in connection of port <score_send>. Formal port size is 8-bit while actual signal size is 6-bit.

Elaborating module <scan_ctl>.

Elaborating module <ftsd>.

Elaborating module <freqdiv>.
WARNING:HDLCompiler:413 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\freqdiv.v" Line 38: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:1127 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" Line 195: Assignment to buffer ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" Line 196: Assignment to clk_debounce ignored, since the identifier is never used

Elaborating module <RAM_ctrl>.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

Elaborating module <LCD_control>.

Elaborating module <buzzer_control>.

Elaborating module <speaker_control>.

Elaborating module <volumn_counter>.

Elaborating module <sound_counter>.

Elaborating module <clk_generator>.
WARNING:HDLCompiler:1127 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" Line 297: Assignment to clk100Hz ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" Line 200: Input port addr_in[3] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LCD_Control_Test>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v".
WARNING:Xst:2898 - Port 'addr_in', unconnected in block instance 'ram_c', is tied to GND.
WARNING:Xst:647 - Input <state_in<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" line 88: Output port <clk_6> of the instance <clk_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" line 124: Output port <pb_out> of the instance <pb_proc_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" line 132: Output port <game_sendLine> of the instance <game_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" line 149: Output port <HUNDREDS> of the instance <BCD_converter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" line 156: Output port <HUNDREDS> of the instance <BCD_converter_send> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" line 192: Output port <clk_1> of the instance <freqdiv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" line 192: Output port <clk_debounce> of the instance <freqdiv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_Control_Test.v" line 293: Output port <clk_100Hz> of the instance <clk_gener> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LCD_Control_Test> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\ct_clkdivider.v".
        counter_width = 8
        half_cycle = 200
    Found 8-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 8-bit adder for signal <count[7]_GND_2_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\clock_generator.v".
    Found 22-bit register for signal <count_3333333>.
    Found 23-bit register for signal <count_6666666>.
    Found 18-bit register for signal <count_200K>.
    Found 25-bit register for signal <count_20M>.
    Found 1-bit register for signal <clk_1>.
    Found 1-bit register for signal <clk_6>.
    Found 1-bit register for signal <clk_3>.
    Found 1-bit register for signal <clk_100>.
    Found 25-bit adder for signal <count_20M[24]_GND_3_o_add_1_OUT> created at line 49.
    Found 22-bit adder for signal <count_3333333[21]_GND_3_o_add_5_OUT> created at line 79.
    Found 23-bit adder for signal <count_6666666[22]_GND_3_o_add_9_OUT> created at line 107.
    Found 18-bit adder for signal <count_200K[17]_GND_3_o_add_13_OUT> created at line 136.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <clock_generator> synthesized.

Synthesizing Unit <SystemState>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\System_State_Controll.v".
WARNING:Xst:647 - Input <stat_game> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <led>.
    Found 3-bit register for signal <stat_out>.
    Found 7-bit register for signal <game_time>.
    Found finite state machine <FSM_0> for signal <stat_out>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <game_time[6]_GND_4_o_sub_10_OUT> created at line 131.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SystemState> synthesized.

Synthesizing Unit <mod_7u_3u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_5_o_b[2]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_5_o_b[2]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_5_o_b[2]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_b[2]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_5_o_add_9_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_5_o_add_11_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_5_o_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_5_o_add_15_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <mod_7u_3u> synthesized.

Synthesizing Unit <keypad_scan>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\keypad_scan.v".
    Found 4-bit register for signal <pause_delay>.
    Found 4-bit register for signal <key>.
    Found 5-bit register for signal <press_shift>.
    Found 2-bit register for signal <sel>.
    Found 1-bit register for signal <keypad_state>.
    Found 1-bit register for signal <pressed_scn>.
    Found 1-bit register for signal <pressed>.
    Found 2-bit adder for signal <sel_next> created at line 42.
    Found 4-bit adder for signal <pause_delay[3]_GND_7_o_add_25_OUT> created at line 178.
    Found 4x4-bit Read Only RAM for signal <row_scn>
    Found 5-bit comparator greater for signal <GND_7_o_press_shift[4]_LessThan_32_o> created at line 214
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <keypad_scan> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\one_pulse.v".
    Found 1-bit register for signal <out_pulse>.
    Found 1-bit register for signal <in_trig_delay>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <one_pulse> synthesized.

Synthesizing Unit <push_button>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\push_button.v".
    Summary:
	no macro.
Unit <push_button> synthesized.

Synthesizing Unit <debounce_circuit>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\debounce_circuit.v".
    Found 4-bit register for signal <debounce_window>.
    Found 1-bit register for signal <pb_debounced>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.

Synthesizing Unit <GameRAMControll>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\GameRAMControll.v".
WARNING:Xst:647 - Input <clk_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <game_addLine> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <game_sendLine> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <state>.
    Found 2-bit register for signal <block_rotate>.
    Found 8-bit register for signal <score>.
    Found 100-bit register for signal <game_table>.
    Found 4-bit register for signal <clear_counter>.
    Found 3-bit register for signal <block_gen_type>.
    Found 7-bit register for signal <block_A>.
    Found 7-bit register for signal <block_B>.
    Found 7-bit register for signal <block_C>.
    Found 7-bit register for signal <block_D>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 38                                             |
    | Inputs             | 27                                             |
    | Outputs            | 9                                              |
    | Clock              | clk_6 (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <block_A[6]_GND_11_o_sub_35_OUT> created at line 204.
    Found 7-bit subtractor for signal <block_D[6]_GND_11_o_sub_38_OUT> created at line 207.
    Found 7-bit subtractor for signal <block_B[6]_GND_11_o_sub_64_OUT> created at line 231.
    Found 7-bit subtractor for signal <block_B[6]_GND_11_o_sub_68_OUT> created at line 232.
    Found 7-bit subtractor for signal <block_C[6]_GND_11_o_sub_108_OUT> created at line 246.
    Found 7-bit subtractor for signal <block_D[6]_GND_11_o_sub_109_OUT> created at line 246.
    Found 7-bit subtractor for signal <block_A[6]_GND_11_o_sub_110_OUT> created at line 247.
    Found 7-bit subtractor for signal <block_C[6]_GND_11_o_sub_111_OUT> created at line 247.
    Found 7-bit subtractor for signal <block_D[6]_GND_11_o_sub_112_OUT> created at line 247.
    Found 7-bit subtractor for signal <block_A[6]_GND_11_o_sub_113_OUT> created at line 248.
    Found 7-bit subtractor for signal <block_A[6]_GND_11_o_sub_119_OUT> created at line 251.
    Found 7-bit subtractor for signal <block_B[6]_GND_11_o_sub_126_OUT> created at line 253.
    Found 7-bit subtractor for signal <block_C[6]_GND_11_o_sub_127_OUT> created at line 253.
    Found 7-bit subtractor for signal <block_A[6]_GND_11_o_sub_128_OUT> created at line 254.
    Found 7-bit subtractor for signal <block_B[6]_GND_11_o_sub_129_OUT> created at line 254.
    Found 7-bit subtractor for signal <block_C[6]_GND_11_o_sub_130_OUT> created at line 254.
    Found 7-bit subtractor for signal <block_D[6]_GND_11_o_sub_134_OUT> created at line 256.
    Found 7-bit subtractor for signal <block_C[6]_GND_11_o_sub_137_OUT> created at line 257.
    Found 7-bit subtractor for signal <block_D[6]_GND_11_o_sub_138_OUT> created at line 257.
    Found 7-bit subtractor for signal <block_A[6]_GND_11_o_sub_139_OUT> created at line 258.
    Found 7-bit subtractor for signal <block_B[6]_GND_11_o_sub_140_OUT> created at line 258.
    Found 7-bit subtractor for signal <block_C[6]_GND_11_o_sub_141_OUT> created at line 258.
    Found 7-bit subtractor for signal <block_A[6]_GND_11_o_sub_143_OUT> created at line 259.
    Found 7-bit subtractor for signal <block_B[6]_GND_11_o_sub_144_OUT> created at line 259.
    Found 4-bit subtractor for signal <clear_counter[3]_GND_11_o_sub_386_OUT> created at line 470.
    Found 7-bit adder for signal <block_A[6]_GND_11_o_add_25_OUT> created at line 184.
    Found 7-bit adder for signal <block_D[6]_GND_11_o_add_28_OUT> created at line 187.
    Found 7-bit adder for signal <block_A[6]_GND_11_o_add_50_OUT> created at line 223.
    Found 7-bit adder for signal <block_B[6]_GND_11_o_add_53_OUT> created at line 223.
    Found 7-bit adder for signal <block_C[6]_GND_11_o_add_56_OUT> created at line 223.
    Found 7-bit adder for signal <block_D[6]_GND_11_o_add_59_OUT> created at line 223.
    Found 7-bit adder for signal <block_B[6]_GND_11_o_add_71_OUT> created at line 233.
    Found 7-bit adder for signal <block_B[6]_GND_11_o_add_75_OUT> created at line 234.
    Found 7-bit adder for signal <block_A[6]_GND_11_o_add_106_OUT> created at line 246.
    Found 7-bit adder for signal <block_C[6]_GND_11_o_add_113_OUT> created at line 248.
    Found 7-bit adder for signal <block_D[6]_GND_11_o_add_114_OUT> created at line 248.
    Found 7-bit adder for signal <block_A[6]_GND_11_o_add_115_OUT> created at line 249.
    Found 7-bit adder for signal <block_C[6]_GND_11_o_add_116_OUT> created at line 249.
    Found 7-bit adder for signal <block_D[6]_GND_11_o_add_117_OUT> created at line 249.
    Found 7-bit adder for signal <block_B[6]_GND_11_o_add_119_OUT> created at line 251.
    Found 7-bit adder for signal <block_C[6]_GND_11_o_add_120_OUT> created at line 251.
    Found 7-bit adder for signal <block_A[6]_GND_11_o_add_121_OUT> created at line 252.
    Found 7-bit adder for signal <block_B[6]_GND_11_o_add_122_OUT> created at line 252.
    Found 7-bit adder for signal <block_C[6]_GND_11_o_add_123_OUT> created at line 252.
    Found 7-bit adder for signal <block_A[6]_GND_11_o_add_124_OUT> created at line 253.
    Found 7-bit adder for signal <block_A[6]_GND_11_o_add_130_OUT> created at line 256.
    Found 7-bit adder for signal <block_B[6]_GND_11_o_add_131_OUT> created at line 256.
    Found 7-bit adder for signal <block_A[6]_GND_11_o_add_134_OUT> created at line 257.
    Found 7-bit adder for signal <block_D[6]_GND_11_o_add_141_OUT> created at line 258.
    Found 7-bit adder for signal <block_C[6]_GND_11_o_add_144_OUT> created at line 259.
    Found 7-bit adder for signal <block_D[6]_GND_11_o_add_145_OUT> created at line 259.
    Found 2-bit adder for signal <block_rotate[1]_GND_11_o_add_150_OUT> created at line 270.
    Found 8-bit adder for signal <score[7]_GND_11_o_add_328_OUT> created at line 335.
    Found 32x1-bit Read Only RAM for signal <block_type[2]_PWR_14_o_Mux_176_o>
    Found 8x19-bit Read Only RAM for signal <_n2252>
    Found 1-bit 100-to-1 multiplexer for signal <block_gen_type[2]_X_9_o_Mux_8_o> created at line 133.
    Found 1-bit 100-to-1 multiplexer for signal <block_gen_type[2]_X_9_o_Mux_9_o> created at line 133.
    Found 1-bit 100-to-1 multiplexer for signal <block_gen_type[2]_X_9_o_Mux_10_o> created at line 133.
    Found 1-bit 100-to-1 multiplexer for signal <block_gen_type[2]_X_9_o_Mux_11_o> created at line 133.
    Found 1-bit 100-to-1 multiplexer for signal <block_next_A[6]_X_9_o_Mux_393_o> created at line 478.
    Found 1-bit 100-to-1 multiplexer for signal <block_next_B[6]_X_9_o_Mux_403_o> created at line 479.
    Found 1-bit 100-to-1 multiplexer for signal <block_next_C[6]_X_9_o_Mux_413_o> created at line 480.
    Found 1-bit 100-to-1 multiplexer for signal <block_next_D[6]_X_9_o_Mux_423_o> created at line 481.
WARNING:Xst:737 - Found 1-bit latch for signal <move_available>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_rotate_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_rotate_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_type<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_type<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_type<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7-bit comparator greater for signal <block_A[6]_PWR_11_o_LessThan_30_o> created at line 190
    Found 7-bit comparator greater for signal <block_B[6]_PWR_11_o_LessThan_31_o> created at line 190
    Found 7-bit comparator greater for signal <block_C[6]_PWR_11_o_LessThan_32_o> created at line 190
    Found 7-bit comparator greater for signal <block_D[6]_PWR_11_o_LessThan_33_o> created at line 190
    Found 7-bit comparator equal for signal <block_next_A[6]_block_A[6]_equal_390_o> created at line 478
    Found 7-bit comparator equal for signal <block_next_A[6]_block_B[6]_equal_391_o> created at line 478
    Found 7-bit comparator equal for signal <block_next_A[6]_block_C[6]_equal_392_o> created at line 478
    Found 7-bit comparator equal for signal <block_next_A[6]_block_D[6]_equal_393_o> created at line 478
    Found 7-bit comparator equal for signal <block_next_B[6]_block_A[6]_equal_400_o> created at line 479
    Found 7-bit comparator equal for signal <block_next_B[6]_block_B[6]_equal_401_o> created at line 479
    Found 7-bit comparator equal for signal <block_next_B[6]_block_C[6]_equal_402_o> created at line 479
    Found 7-bit comparator equal for signal <block_next_B[6]_block_D[6]_equal_403_o> created at line 479
    Found 7-bit comparator equal for signal <block_next_C[6]_block_A[6]_equal_410_o> created at line 480
    Found 7-bit comparator equal for signal <block_next_C[6]_block_B[6]_equal_411_o> created at line 480
    Found 7-bit comparator equal for signal <block_next_C[6]_block_C[6]_equal_412_o> created at line 480
    Found 7-bit comparator equal for signal <block_next_C[6]_block_D[6]_equal_413_o> created at line 480
    Found 7-bit comparator equal for signal <block_next_D[6]_block_A[6]_equal_420_o> created at line 481
    Found 7-bit comparator equal for signal <block_next_D[6]_block_B[6]_equal_421_o> created at line 481
    Found 7-bit comparator equal for signal <block_next_D[6]_block_C[6]_equal_422_o> created at line 481
    Found 7-bit comparator equal for signal <block_next_D[6]_block_D[6]_equal_423_o> created at line 481
    Summary:
	inferred   2 RAM(s).
	inferred  53 Adder/Subtractor(s).
	inferred 145 D-type flip-flop(s).
	inferred  34 Latch(s).
	inferred  20 Comparator(s).
	inferred 2105 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GameRAMControll> synthesized.

Synthesizing Unit <mod_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_12_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_12_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_12_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_12_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_12_o_add_11_OUT> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_12_o_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <n0229> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_12_o_add_15_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <mod_7u_4u> synthesized.

Synthesizing Unit <binary_to_BCD>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\bcd_converter.v".
    Summary:
	no macro.
Unit <binary_to_BCD> synthesized.

Synthesizing Unit <add3>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\add3.v".
    Found 16x4-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <add3> synthesized.

Synthesizing Unit <ftsdDisplayChoose>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\ftsdDisplayChoose.v".
    Found 8-bit comparator greater for signal <score_send[7]_score_self[7]_LessThan_3_o> created at line 43
    Summary:
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ftsdDisplayChoose> synthesized.

Synthesizing Unit <scan_ctl>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\scan_ctl.v".
    Found 4x4-bit Read Only RAM for signal <ftsd_ctl>
    Found 6-bit 4-to-1 multiplexer for signal <ftsd_in> created at line 34.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <scan_ctl> synthesized.

Synthesizing Unit <ftsd>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\ftsd.v".
    Found 64x15-bit Read Only RAM for signal <display>
    Summary:
	inferred   1 RAM(s).
Unit <ftsd> synthesized.

Synthesizing Unit <freqdiv>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\freqdiv.v".
    Found 2-bit register for signal <clk_ftsd_scan>.
    Found 2-bit register for signal <cnt_m>.
    Found 4-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_debounce>.
    Found 1-bit register for signal <clk_1>.
    Found 26-bit adder for signal <n0011> created at line 38.
    WARNING:Xst:2404 -  FFs/Latches <cnt_m<2:2>> (without init value) have a constant value of 0 in block <freqdiv>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <freqdiv> synthesized.

Synthesizing Unit <RAM_ctrl>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\RAM_ctrl.v".
        IDLE = 2'b00
        WRITE = 2'b01
        GETDATA = 2'b10
        TRANSDATA = 2'b11
WARNING:Xst:647 - Input <addr_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wen>.
    Found 4-bit register for signal <cnt>.
    Found 512-bit register for signal <mem>.
    Found 2-bit register for signal <state>.
    Found 6-bit register for signal <counter_word>.
    Found 6-bit register for signal <addr>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <temp_change>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_54_o_GND_54_o_sub_586_OUT> created at line 226.
    Found 9-bit subtractor for signal <GND_54_o_GND_54_o_sub_588_OUT> created at line 227.
    Found 8-bit subtractor for signal <GND_54_o_GND_54_o_sub_590_OUT> created at line 228.
    Found 7-bit subtractor for signal <GND_54_o_GND_54_o_sub_592_OUT> created at line 229.
    Found 4-bit adder for signal <cnt[3]_GND_54_o_add_55_OUT> created at line 204.
    Found 6-bit adder for signal <addr_next> created at line 209.
    Found 6-bit adder for signal <counter_word[5]_GND_54_o_add_576_OUT> created at line 220.
    Found 3-bit subtractor for signal <GND_54_o_GND_54_o_sub_63_OUT<2:0>> created at line 215.
    Found 9-bit subtractor for signal <GND_54_o_GND_54_o_sub_578_OUT<8:0>> created at line 222.
    Found 9-bit subtractor for signal <GND_54_o_GND_54_o_sub_580_OUT<8:0>> created at line 223.
    Found 9-bit subtractor for signal <GND_54_o_GND_54_o_sub_582_OUT<8:0>> created at line 224.
    Found 9-bit subtractor for signal <GND_54_o_GND_54_o_sub_584_OUT<8:0>> created at line 225.
    Found 10-bit 12-to-1 multiplexer for signal <data> created at line 47.
    Found 1-bit 512-to-1 multiplexer for signal <GND_54_o_mem[511]_Mux_578_o> created at line 222.
    Found 1-bit 512-to-1 multiplexer for signal <GND_54_o_mem[511]_Mux_580_o> created at line 223.
    Found 1-bit 512-to-1 multiplexer for signal <GND_54_o_mem[511]_Mux_582_o> created at line 224.
    Found 1-bit 512-to-1 multiplexer for signal <GND_54_o_mem[511]_Mux_584_o> created at line 225.
    Found 1-bit 512-to-1 multiplexer for signal <GND_54_o_mem[511]_Mux_586_o> created at line 226.
    Found 1-bit 512-to-1 multiplexer for signal <GND_54_o_mem[511]_Mux_588_o> created at line 227.
    Found 1-bit 512-to-1 multiplexer for signal <GND_54_o_mem[511]_Mux_590_o> created at line 228.
    Found 1-bit 512-to-1 multiplexer for signal <GND_54_o_mem[511]_Mux_592_o> created at line 229.
    Found 3-bit comparator lessequal for signal <n0076> created at line 214
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 540 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 528 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RAM_ctrl> synthesized.

Synthesizing Unit <LCD_control>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\LCD_control.v".
        SETDSL = 3'b000
        SetY = 3'b001
        SetX = 3'b010
        Display = 3'b011
        IDLE = 3'b100
        EARSE = 3'b101
    Found 1-bit register for signal <LCD_en>.
    Found 8-bit register for signal <LCD_data>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <x_cnt>.
    Found 6-bit register for signal <y_cnt>.
    Found 2-bit register for signal <flag>.
    Found 1-bit register for signal <en_tran>.
    Found 1-bit register for signal <LCD_di>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <flag[1]_GND_57_o_add_19_OUT> created at line 115.
    Found 3-bit adder for signal <x_cnt[2]_GND_57_o_add_21_OUT> created at line 122.
    Found 6-bit adder for signal <y_cnt[5]_GND_57_o_add_22_OUT> created at line 124.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LCD_control> synthesized.

Synthesizing Unit <buzzer_control>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\buzzer_control.v".
    Found 20-bit register for signal <clk_cnt>.
    Found 1-bit register for signal <b_clk>.
    Found 20-bit adder for signal <clk_cnt[19]_GND_59_o_add_2_OUT> created at line 63.
    Found 20-bit comparator equal for signal <clk_cnt[19]_note_div[19]_equal_2_o> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <buzzer_control> synthesized.

Synthesizing Unit <speaker_control>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\speaker_control.v".
    Found 5-bit register for signal <audio_data_next>.
    Found 8-bit register for signal <count_128>.
    Found 32-bit register for signal <audio_data_tmp>.
    Found 3-bit register for signal <count_4>.
    Found 1-bit register for signal <audio_bck>.
    Found 1-bit register for signal <audio_ws>.
    Found 1-bit register for signal <audio_data>.
    Found 5-bit subtractor for signal <audio_data_next2> created at line 107.
    Found 3-bit adder for signal <count_4[2]_GND_60_o_add_1_OUT> created at line 59.
    Found 8-bit adder for signal <count_128[7]_GND_60_o_add_5_OUT> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <audio_data_next[4]_audio_data_tmp[31]_Mux_11_o> created at line 119.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <speaker_control> synthesized.

Synthesizing Unit <volumn_counter>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\volumn_counter.v".
    Found 8-bit register for signal <volumn_value>.
    Found 8-bit subtractor for signal <volumn_value[7]_GND_62_o_sub_2_OUT> created at line 43.
    Found 8-bit adder for signal <volumn_value[7]_GND_62_o_add_0_OUT> created at line 41.
    Found 16x16-bit Read Only RAM for signal <_n0065>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <volumn_counter> synthesized.

Synthesizing Unit <sound_counter>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\sound_counter.v".
    Found 6-bit register for signal <count>.
    Found 6-bit adder for signal <count_next> created at line 35.
    Found 64x20-bit Read Only RAM for signal <sound>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sound_counter> synthesized.

Synthesizing Unit <clk_generator>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test_2\clk_generator.v".
    Found 23-bit register for signal <count_5M>.
    Found 18-bit register for signal <count_200K>.
    Found 1-bit register for signal <clk_100Hz>.
    Found 1-bit register for signal <clk_4Hz>.
    Found 18-bit adder for signal <count_200K[17]_GND_64_o_add_1_OUT> created at line 50.
    Found 23-bit adder for signal <count_5M[22]_GND_64_o_add_5_OUT> created at line 80.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clk_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 16x16-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 14
 32x1-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 2
 64x15-bit single-port Read Only RAM                   : 1
 64x20-bit single-port Read Only RAM                   : 1
 8x19-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 221
 10-bit adder                                          : 17
 11-bit adder                                          : 16
 18-bit adder                                          : 2
 2-bit adder                                           : 3
 20-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 7-bit adder                                           : 95
 7-bit subtractor                                      : 26
 8-bit adder                                           : 20
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 17
 9-bit subtractor                                      : 6
# Registers                                            : 75
 1-bit register                                        : 30
 100-bit register                                      : 1
 15-bit register                                       : 1
 16-bit register                                       : 1
 18-bit register                                       : 2
 2-bit register                                        : 5
 20-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 2
 25-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 1
 4-bit register                                        : 8
 5-bit register                                        : 2
 512-bit register                                      : 1
 6-bit register                                        : 4
 7-bit register                                        : 5
 8-bit register                                        : 6
# Latches                                              : 34
 1-bit latch                                           : 34
# Comparators                                          : 96
 10-bit comparator lessequal                           : 9
 11-bit comparator lessequal                           : 8
 20-bit comparator equal                               : 1
 3-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 16
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 37
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 9
 9-bit comparator lessequal                            : 9
# Multiplexers                                         : 3133
 1-bit 100-to-1 multiplexer                            : 8
 1-bit 2-to-1 multiplexer                              : 2537
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 12-to-1 multiplexer                            : 1
 10-bit 2-to-1 multiplexer                             : 1
 100-bit 2-to-1 multiplexer                            : 11
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 3
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 2
 23-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 14
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 12
 6-bit 4-to-1 multiplexer                              : 1
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 451
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 13
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Loading core <RAM> for timing and area information for instance <R1>.
WARNING:Xst:1290 - Hierarchical block <PB_2> is unconnected in block <pb_proc_ctrl>.
   It will be removed from the design.

Synthesizing (advanced) Unit <GameRAMControll>.
The following registers are absorbed into counter <score>: 1 register on signal <score>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2252> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 19-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <block_gen_type> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_block_type[2]_PWR_14_o_Mux_176_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(block_type,block_rotate)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <GameRAMControll> synthesized (advanced).

Synthesizing (advanced) Unit <LCD_control>.
The following registers are absorbed into counter <x_cnt>: 1 register on signal <x_cnt>.
Unit <LCD_control> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_ctrl>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <counter_word>: 1 register on signal <counter_word>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
Unit <RAM_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <SystemState>.
The following registers are absorbed into counter <game_time>: 1 register on signal <game_time>.
Unit <SystemState> synthesized (advanced).

Synthesizing (advanced) Unit <add3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <add3> synthesized (advanced).

Synthesizing (advanced) Unit <buzzer_control>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
Unit <buzzer_control> synthesized (advanced).

Synthesizing (advanced) Unit <clk_generator>.
The following registers are absorbed into counter <count_5M>: 1 register on signal <count_5M>.
The following registers are absorbed into counter <count_200K>: 1 register on signal <count_200K>.
Unit <clk_generator> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <clock_generator>.
The following registers are absorbed into counter <count_3333333>: 1 register on signal <count_3333333>.
The following registers are absorbed into counter <count_6666666>: 1 register on signal <count_6666666>.
The following registers are absorbed into counter <count_200K>: 1 register on signal <count_200K>.
The following registers are absorbed into counter <count_20M>: 1 register on signal <count_20M>.
Unit <clock_generator> synthesized (advanced).

Synthesizing (advanced) Unit <ftsd>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_display> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <display>       |          |
    -----------------------------------------------------------------------
Unit <ftsd> synthesized (advanced).

Synthesizing (advanced) Unit <keypad_scan>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_row_scn> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <row_scn>       |          |
    -----------------------------------------------------------------------
Unit <keypad_scan> synthesized (advanced).

Synthesizing (advanced) Unit <scan_ctl>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ftsd_ctl> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ftsd_ctl_en>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ftsd_ctl>      |          |
    -----------------------------------------------------------------------
Unit <scan_ctl> synthesized (advanced).

Synthesizing (advanced) Unit <sound_counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sound> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sound>         |          |
    -----------------------------------------------------------------------
Unit <sound_counter> synthesized (advanced).

Synthesizing (advanced) Unit <speaker_control>.
The following registers are absorbed into counter <count_128>: 1 register on signal <count_128>.
The following registers are absorbed into counter <count_4>: 1 register on signal <count_4>.
The following registers are absorbed into counter <audio_data_next>: 1 register on signal <audio_data_next>.
Unit <speaker_control> synthesized (advanced).

Synthesizing (advanced) Unit <volumn_counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0065> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <volumn_value<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <volumn_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 16x16-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 14
 32x1-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 2
 64x15-bit single-port distributed Read Only RAM       : 1
 64x20-bit single-port distributed Read Only RAM       : 1
 8x19-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 138
 2-bit adder                                           : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 8
 4-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 33
 7-bit adder carry in                                  : 56
 7-bit subtractor                                      : 25
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 6
# Counters                                             : 19
 18-bit up counter                                     : 2
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 22-bit up counter                                     : 1
 23-bit up counter                                     : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 6-bit up counter                                      : 3
 7-bit down counter                                    : 1
 8-bit up counter                                      : 3
# Registers                                            : 807
 Flip-Flops                                            : 807
# Comparators                                          : 96
 10-bit comparator lessequal                           : 9
 11-bit comparator lessequal                           : 8
 20-bit comparator equal                               : 1
 3-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 16
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 37
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 9
 9-bit comparator lessequal                            : 9
# Multiplexers                                         : 3118
 1-bit 100-to-1 multiplexer                            : 8
 1-bit 2-to-1 multiplexer                              : 2536
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 12-to-1 multiplexer                            : 1
 10-bit 2-to-1 multiplexer                             : 1
 100-bit 2-to-1 multiplexer                            : 11
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 11
 6-bit 4-to-1 multiplexer                              : 1
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 451
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_0> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_16> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_1> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_17> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_2> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_18> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_3> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_19> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_4> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_20> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_10> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_26> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_5> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_21> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_11> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_27> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_6> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_22> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_12> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_28> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_7> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_23> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_13> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_29> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_8> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_24> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_14> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_30> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_9> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_25> 
INFO:Xst:2261 - The FF/Latch <audio_data_tmp_15> in Unit <speaker_control> is equivalent to the following FF/Latch, which will be removed : <audio_data_tmp_31> 
WARNING:Xst:2677 - Node <clk_gen/clk_6> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gener/clk_100Hz> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <pb_proc_ctrl/PB_2/in_trig_delay> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <pb_proc_ctrl/PB_2/out_pulse> of sequential type is unconnected in block <LCD_Control_Test>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ram_c/FSM_2> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LCD_ctrl/FSM_3> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 001   | 001
 011   | 011
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <game_ctrl/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 1100  | 1100
 1011  | 1011
 1010  | 1010
 1001  | 1001
 0100  | 0100
 0011  | 0011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sysStat/FSM_0> on signal <stat_out[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 110   | 110
 111   | 111
-------------------
WARNING:Xst:2677 - Node <cnt_m_23> of sequential type is unconnected in block <freqdiv>.
WARNING:Xst:2677 - Node <cnt_m_24> of sequential type is unconnected in block <freqdiv>.

Optimizing unit <freqdiv> ...

Optimizing unit <LCD_Control_Test> ...

Optimizing unit <keypad_scan> ...

Optimizing unit <speaker_control> ...
WARNING:Xst:1710 - FF/Latch <count_4_2> (without init value) has a constant value of 0 in block <speaker_control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RAM_ctrl> ...

Optimizing unit <LCD_control> ...

Optimizing unit <GameRAMControll> ...

Optimizing unit <SystemState> ...

Optimizing unit <mod_7u_3u> ...

Optimizing unit <volumn_counter> ...
WARNING:Xst:1710 - FF/Latch <speak_con/audio_data_tmp_3> (without init value) has a constant value of 0 in block <LCD_Control_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speak_con/audio_data_tmp_2> (without init value) has a constant value of 0 in block <LCD_Control_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speak_con/audio_data_tmp_1> (without init value) has a constant value of 0 in block <LCD_Control_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speak_con/audio_data_tmp_0> (without init value) has a constant value of 0 in block <LCD_Control_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk_gen/clk_3> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_0> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_1> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_2> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_3> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_4> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_5> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_6> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_7> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_8> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_9> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_10> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_11> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_12> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_13> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_14> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_15> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_16> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_17> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_18> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_19> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_20> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_21> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <clk_gen/count_6666666_22> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <freqdiv/clk_1> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <freqdiv/clk_debounce> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <freqdiv/cnt_h_3> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <freqdiv/cnt_h_2> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <freqdiv/cnt_h_1> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:2677 - Node <freqdiv/cnt_h_0> of sequential type is unconnected in block <LCD_Control_Test>.
WARNING:Xst:1710 - FF/Latch <speak_con/count_128_7> (without init value) has a constant value of 0 in block <LCD_Control_Test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_gen/count_20M_6> in Unit <LCD_Control_Test> is equivalent to the following 2 FFs/Latches, which will be removed : <freqdiv/cnt_l_6> <speak_con/count_128_6> 
INFO:Xst:2261 - The FF/Latch <clk_gen/count_200K_3> in Unit <LCD_Control_Test> is equivalent to the following 4 FFs/Latches, which will be removed : <clk_gen/count_20M_3> <clk_gener/count_5M_3> <freqdiv/cnt_l_3> <speak_con/count_128_3> 
INFO:Xst:2261 - The FF/Latch <clk_gen/count_200K_4> in Unit <LCD_Control_Test> is equivalent to the following 4 FFs/Latches, which will be removed : <clk_gen/count_20M_4> <clk_gener/count_5M_4> <freqdiv/cnt_l_4> <speak_con/count_128_4> 
INFO:Xst:2261 - The FF/Latch <clk_gen/count_200K_5> in Unit <LCD_Control_Test> is equivalent to the following 4 FFs/Latches, which will be removed : <clk_gen/count_20M_5> <clk_gener/count_5M_5> <freqdiv/cnt_l_5> <speak_con/count_128_5> 
INFO:Xst:2261 - The FF/Latch <clk100K/count_0> in Unit <LCD_Control_Test> is equivalent to the following 6 FFs/Latches, which will be removed : <clk_gen/count_20M_0> <clk_gen/count_200K_0> <clk_gener/count_5M_0> <freqdiv/cnt_l_0> <speak_con/count_4_0> <speak_con/count_128_0> 
INFO:Xst:2261 - The FF/Latch <clk100K/count_1> in Unit <LCD_Control_Test> is equivalent to the following 6 FFs/Latches, which will be removed : <clk_gen/count_20M_1> <clk_gen/count_200K_1> <clk_gener/count_5M_1> <freqdiv/cnt_l_1> <speak_con/count_4_1> <speak_con/count_128_1> 
INFO:Xst:2261 - The FF/Latch <speak_con/audio_ws> in Unit <LCD_Control_Test> is equivalent to the following FF/Latch, which will be removed : <clk_gen/count_20M_7> 
INFO:Xst:2261 - The FF/Latch <speak_con/audio_bck> in Unit <LCD_Control_Test> is equivalent to the following FF/Latch, which will be removed : <clk100K/count_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_Control_Test, actual ratio is 47.
FlipFlop game_ctrl/block_A_0 has been replicated 2 time(s)
FlipFlop game_ctrl/block_A_1 has been replicated 1 time(s)
FlipFlop game_ctrl/block_A_2 has been replicated 1 time(s)
FlipFlop game_ctrl/block_A_3 has been replicated 1 time(s)
FlipFlop game_ctrl/block_A_4 has been replicated 1 time(s)
FlipFlop game_ctrl/block_A_5 has been replicated 2 time(s)
FlipFlop game_ctrl/block_A_6 has been replicated 1 time(s)
FlipFlop game_ctrl/block_B_1 has been replicated 1 time(s)
FlipFlop game_ctrl/block_B_2 has been replicated 1 time(s)
FlipFlop game_ctrl/block_B_3 has been replicated 1 time(s)
FlipFlop game_ctrl/block_B_4 has been replicated 1 time(s)
FlipFlop game_ctrl/block_B_5 has been replicated 2 time(s)
FlipFlop game_ctrl/block_B_6 has been replicated 1 time(s)
FlipFlop game_ctrl/block_C_0 has been replicated 3 time(s)
FlipFlop game_ctrl/block_C_1 has been replicated 2 time(s)
FlipFlop game_ctrl/block_C_2 has been replicated 3 time(s)
FlipFlop game_ctrl/block_C_3 has been replicated 2 time(s)
FlipFlop game_ctrl/block_C_4 has been replicated 2 time(s)
FlipFlop game_ctrl/block_C_5 has been replicated 1 time(s)
FlipFlop game_ctrl/block_C_6 has been replicated 1 time(s)
FlipFlop game_ctrl/block_D_0 has been replicated 1 time(s)
FlipFlop game_ctrl/block_D_1 has been replicated 1 time(s)
FlipFlop game_ctrl/block_D_2 has been replicated 1 time(s)
FlipFlop game_ctrl/block_D_3 has been replicated 1 time(s)
FlipFlop game_ctrl/block_D_4 has been replicated 2 time(s)
FlipFlop game_ctrl/block_D_5 has been replicated 2 time(s)
FlipFlop game_ctrl/block_D_6 has been replicated 1 time(s)
FlipFlop game_ctrl/clear_counter_0 has been replicated 1 time(s)
FlipFlop game_ctrl/clear_counter_1 has been replicated 1 time(s)
FlipFlop game_ctrl/state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop game_ctrl/state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop game_ctrl/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop game_ctrl/state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 955
 Flip-Flops                                            : 955

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LCD_Control_Test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3501
#      GND                         : 2
#      INV                         : 26
#      LUT1                        : 86
#      LUT2                        : 151
#      LUT3                        : 321
#      LUT4                        : 212
#      LUT5                        : 952
#      LUT6                        : 1495
#      MUXCY                       : 122
#      MUXF7                       : 30
#      MUXF8                       : 2
#      VCC                         : 2
#      XORCY                       : 100
# FlipFlops/Latches                : 989
#      FDC                         : 183
#      FDCE                        : 676
#      FDE                         : 67
#      FDP                         : 12
#      FDPE                        : 17
#      LD                          : 34
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 83
#      IBUF                        : 16
#      OBUF                        : 67

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             989  out of  18224     5%  
 Number of Slice LUTs:                 3243  out of   9112    35%  
    Number used as Logic:              3243  out of   9112    35%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3317
   Number with an unused Flip Flop:    2328  out of   3317    70%  
   Number with an unused LUT:            74  out of   3317     2%  
   Number of fully used LUT-FF pairs:   915  out of   3317    27%  
   Number of unique control sets:        37

IO Utilization: 
 Number of IOs:                          85
 Number of bonded IOBs:                  83  out of    232    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                 | Load  |
-------------------------------------------------------------------------------------+---------------------------------------+-------+
clk                                                                                  | IBUF+BUFG                             | 99    |
clk_gen/clk_100                                                                      | BUFG                                  | 213   |
clk_gener/clk_4Hz                                                                    | NONE(sound_counter/count_0)           | 6     |
clk100K/clk_div                                                                      | BUFG                                  | 586   |
speak_con/audio_bck                                                                  | NONE(speak_con/audio_data_next_4)     | 6     |
speak_con/audio_ws                                                                   | NONE(speak_con/audio_data_tmp_15)     | 12    |
game_ctrl/state[3]_PWR_13_o_Mux_173_o(game_ctrl/state__n2211<0>1:O)                  | NONE(*)(game_ctrl/move_available)     | 1     |
game_ctrl/state[3]_GND_14_o_Mux_177_o(game_ctrl/Mmux_state[3]_GND_14_o_Mux_177_o1:O) | BUFG(*)(game_ctrl/block_next_C_6)     | 28    |
game_ctrl/state[3]_GND_42_o_Mux_287_o(game_ctrl/Mmux_state[3]_GND_42_o_Mux_287_o11:O)| NONE(*)(game_ctrl/block_rotate_next_1)| 2     |
game_ctrl/state[3]_GND_44_o_Mux_291_o(game_ctrl/state[3]_GND_44_o_Mux_291_o1:O)      | NONE(*)(game_ctrl/block_type_0)       | 3     |
clk_gen/clk_1                                                                        | BUFG                                  | 34    |
-------------------------------------------------------------------------------------+---------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.174ns (Maximum Frequency: 161.976MHz)
   Minimum input arrival time before clock: 4.688ns
   Maximum output required time after clock: 10.814ns
   Maximum combinational path delay: 11.488ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.722ns (frequency: 211.757MHz)
  Total number of paths / destination ports: 7313 / 106
-------------------------------------------------------------------------
Delay:               4.722ns (Levels of Logic = 3)
  Source:            clk100K/count_1 (FF)
  Destination:       clk_gen/clk_100 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk100K/count_1 to clk_gen/clk_100
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.447   1.154  clk100K/count_1 (clk100K/count_1)
     LUT6:I4->O            1   0.203   0.580  clk_gen/GND_3_o_GND_3_o_equal_13_o<17>1 (clk_gen/GND_3_o_GND_3_o_equal_13_o<17>)
     LUT6:I5->O           17   0.205   1.028  clk_gen/GND_3_o_GND_3_o_equal_13_o<17>2 (clk_gen/GND_3_o_GND_3_o_equal_13_o<17>1)
     LUT4:I3->O            1   0.205   0.579  clk_gen/GND_3_o_GND_3_o_equal_13_o<17>4 (clk_gen/GND_3_o_GND_3_o_equal_13_o)
     FDCE:CE                   0.322          clk_gen/clk_100
    ----------------------------------------
    Total                      4.722ns (1.382ns logic, 3.340ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/clk_100'
  Clock period: 6.174ns (frequency: 161.976MHz)
  Total number of paths / destination ports: 24423 / 315
-------------------------------------------------------------------------
Delay:               6.174ns (Levels of Logic = 5)
  Source:            game_ctrl/game_table_84 (FF)
  Destination:       game_ctrl/game_table_29 (FF)
  Source Clock:      clk_gen/clk_100 rising
  Destination Clock: clk_gen/clk_100 rising

  Data Path: game_ctrl/game_table_84 to game_ctrl/game_table_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.201  game_ctrl/game_table_84 (game_ctrl/game_table_84)
     LUT5:I0->O            8   0.203   0.803  game_ctrl/n0140<89>_SW0 (N106)
     LUT6:I5->O           13   0.205   1.161  game_ctrl/n0140<89>_2 (game_ctrl/n0140<89>1)
     LUT6:I3->O           10   0.205   0.857  game_ctrl/SF85111 (game_ctrl/SF8511)
     LUT6:I5->O            1   0.205   0.580  game_ctrl/Mmux_game_table[99]_GND_11_o_mux_369_OUT969 (game_ctrl/Mmux_game_table[99]_GND_11_o_mux_369_OUT969)
     LUT6:I5->O            1   0.205   0.000  game_ctrl/Mmux_game_table[99]_GND_11_o_mux_369_OUT9610 (game_ctrl/game_table[99]_GND_11_o_mux_369_OUT<28>)
     FDCE:D                    0.102          game_ctrl/game_table_28
    ----------------------------------------
    Total                      6.174ns (1.572ns logic, 4.602ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gener/clk_4Hz'
  Clock period: 2.467ns (frequency: 405.367MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               2.467ns (Levels of Logic = 1)
  Source:            sound_counter/count_0 (FF)
  Destination:       sound_counter/count_0 (FF)
  Source Clock:      clk_gener/clk_4Hz rising
  Destination Clock: clk_gener/clk_4Hz rising

  Data Path: sound_counter/count_0 to sound_counter/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.447   1.133  sound_counter/count_0 (sound_counter/count_0)
     INV:I->O              1   0.206   0.579  sound_counter/Mcount_count_xor<0>11_INV_0 (sound_counter/Mcount_count)
     FDC:D                     0.102          sound_counter/count_0
    ----------------------------------------
    Total                      2.467ns (0.755ns logic, 1.712ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100K/clk_div'
  Clock period: 5.667ns (frequency: 176.449MHz)
  Total number of paths / destination ports: 8323 / 1222
-------------------------------------------------------------------------
Delay:               5.667ns (Levels of Logic = 4)
  Source:            ram_c/counter_word_1 (FF)
  Destination:       ram_c/data_out_7 (FF)
  Source Clock:      clk100K/clk_div rising
  Destination Clock: clk100K/clk_div rising

  Data Path: ram_c/counter_word_1 to ram_c/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           134   0.447   2.071  ram_c/counter_word_1 (ram_c/counter_word_1)
     LUT6:I4->O            1   0.203   0.827  ram_c/Mmux_GND_54_o_mem[511]_Mux_592_o_123 (ram_c/Mmux_GND_54_o_mem[511]_Mux_592_o_123)
     LUT6:I2->O            1   0.203   0.827  ram_c/Mmux_GND_54_o_mem[511]_Mux_592_o_71 (ram_c/Mmux_GND_54_o_mem[511]_Mux_592_o_71)
     LUT6:I2->O            1   0.203   0.580  ram_c/Mmux_data_out_next11 (ram_c/Mmux_data_out_next1)
     LUT4:I3->O            1   0.205   0.000  ram_c/Mmux_data_out_next12 (ram_c/data_out_next<0>)
     FDC:D                     0.102          ram_c/data_out_0
    ----------------------------------------
    Total                      5.667ns (1.363ns logic, 4.304ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'speak_con/audio_bck'
  Clock period: 2.697ns (frequency: 370.727MHz)
  Total number of paths / destination ports: 29 / 7
-------------------------------------------------------------------------
Delay:               2.697ns (Levels of Logic = 1)
  Source:            speak_con/audio_data_next_1 (FF)
  Destination:       speak_con/audio_data (FF)
  Source Clock:      speak_con/audio_bck rising
  Destination Clock: speak_con/audio_bck rising

  Data Path: speak_con/audio_data_next_1 to speak_con/audio_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              8   0.447   1.147  speak_con/audio_data_next_1 (speak_con/audio_data_next_1)
     LUT5:I0->O            1   0.203   0.579  speak_con/audio_data_next[4]_GND_60_o_equal_11_o_inv1 (speak_con/audio_data_next[4]_GND_60_o_equal_11_o_inv)
     FDCE:CE                   0.322          speak_con/audio_data
    ----------------------------------------
    Total                      2.697ns (0.972ns logic, 1.725ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/clk_1'
  Clock period: 5.002ns (frequency: 199.932MHz)
  Total number of paths / destination ports: 853 / 49
-------------------------------------------------------------------------
Delay:               5.002ns (Levels of Logic = 3)
  Source:            sysStat/game_time_6 (FF)
  Destination:       sysStat/led_15 (FF)
  Source Clock:      clk_gen/clk_1 rising
  Destination Clock: clk_gen/clk_1 rising

  Data Path: sysStat/game_time_6 to sysStat/led_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.447   1.089  sysStat/game_time_6 (sysStat/game_time_6)
     LUT5:I0->O            2   0.203   0.845  sysStat/game_time[6]_PWR_4_o_mod_15/Mmux_a[3]_a[6]_MUX_197_o11 (sysStat/game_time[6]_PWR_4_o_mod_15/Madd_a[6]_GND_5_o_add_13_OUT_lut<3>)
     LUT6:I3->O            1   0.205   0.684  sysStat/_n0047_inv3 (sysStat/_n0047_inv3)
     LUT4:I2->O           16   0.203   1.004  sysStat/_n0047_inv4 (sysStat/_n0047_inv)
     FDPE:CE                   0.322          sysStat/led_0
    ----------------------------------------
    Total                      5.002ns (1.380ns logic, 3.622ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 99 / 99
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       clk100K/clk_div (FF)
  Destination Clock: clk rising

  Data Path: pb_in_rst to clk100K/clk_div
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O            888   0.206   2.180  clk100K/rst_n_inv1_INV_0 (LCD_ctrl/rst_n_inv)
     FDCE:CLR                  0.430          clk100K/clk_div
    ----------------------------------------
    Total                      4.688ns (1.858ns logic, 2.830ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/clk_100'
  Total number of paths / destination ports: 218 / 218
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       pb_proc_ctrl/PB_1/pb_debounced (FF)
  Destination Clock: clk_gen/clk_100 rising

  Data Path: pb_in_rst to pb_proc_ctrl/PB_1/pb_debounced
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O            888   0.206   2.180  clk100K/rst_n_inv1_INV_0 (LCD_ctrl/rst_n_inv)
     FDC:CLR                   0.430          pb_proc_ctrl/PB_1/debounce_window_0
    ----------------------------------------
    Total                      4.688ns (1.858ns logic, 2.830ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gener/clk_4Hz'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       sound_counter/count_0 (FF)
  Destination Clock: clk_gener/clk_4Hz rising

  Data Path: pb_in_rst to sound_counter/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O            888   0.206   2.180  clk100K/rst_n_inv1_INV_0 (LCD_ctrl/rst_n_inv)
     FDC:CLR                   0.430          sound_counter/count_0
    ----------------------------------------
    Total                      4.688ns (1.858ns logic, 2.830ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100K/clk_div'
  Total number of paths / destination ports: 625 / 595
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       pad_scn/sel_1 (FF)
  Destination Clock: clk100K/clk_div rising

  Data Path: pb_in_rst to pad_scn/sel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O            888   0.206   2.180  clk100K/rst_n_inv1_INV_0 (LCD_ctrl/rst_n_inv)
     FDP:PRE                   0.430          LCD_ctrl/LCD_en
    ----------------------------------------
    Total                      4.688ns (1.858ns logic, 2.830ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'speak_con/audio_bck'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       speak_con/audio_data_next_4 (FF)
  Destination Clock: speak_con/audio_bck rising

  Data Path: pb_in_rst to speak_con/audio_data_next_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O            888   0.206   2.180  clk100K/rst_n_inv1_INV_0 (LCD_ctrl/rst_n_inv)
     FDCE:CLR                  0.430          speak_con/audio_data
    ----------------------------------------
    Total                      4.688ns (1.858ns logic, 2.830ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'speak_con/audio_ws'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       speak_con/audio_data_tmp_15 (FF)
  Destination Clock: speak_con/audio_ws rising

  Data Path: pb_in_rst to speak_con/audio_data_tmp_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O            888   0.206   2.180  clk100K/rst_n_inv1_INV_0 (LCD_ctrl/rst_n_inv)
     FDC:CLR                   0.430          speak_con/audio_data_tmp_4
    ----------------------------------------
    Total                      4.688ns (1.858ns logic, 2.830ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/clk_1'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       game_ctrl/block_gen_type_2 (FF)
  Destination Clock: clk_gen/clk_1 rising

  Data Path: pb_in_rst to game_ctrl/block_gen_type_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O            888   0.206   2.180  clk100K/rst_n_inv1_INV_0 (LCD_ctrl/rst_n_inv)
     FDC:CLR                   0.430          game_ctrl/block_gen_type_0
    ----------------------------------------
    Total                      4.688ns (1.858ns logic, 2.830ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100K/clk_div'
  Total number of paths / destination ports: 18 / 14
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 2)
  Source:            pad_scn/sel_0 (FF)
  Destination:       row_scn<2> (PAD)
  Source Clock:      clk100K/clk_div rising

  Data Path: pad_scn/sel_0 to row_scn<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.961  pad_scn/sel_0 (pad_scn/sel_0)
     LUT2:I0->O            1   0.203   0.579  pad_scn/Mram_row_scn21 (row_scn_2_OBUF)
     OBUF:I->O                 2.571          row_scn_2_OBUF (row_scn<2>)
    ----------------------------------------
    Total                      4.761ns (3.221ns logic, 1.540ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/clk_100'
  Total number of paths / destination ports: 3551 / 23
-------------------------------------------------------------------------
Offset:              10.814ns (Levels of Logic = 7)
  Source:            game_ctrl/score_2 (FF)
  Destination:       display<13> (PAD)
  Source Clock:      clk_gen/clk_100 rising

  Data Path: game_ctrl/score_2 to display<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.247  game_ctrl/score_2 (game_ctrl/score_2)
     LUT6:I0->O            1   0.203   0.808  ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o22 (ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o21)
     LUT3:I0->O            1   0.205   0.684  ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o26_SW0 (N477)
     LUT6:I4->O            6   0.203   0.992  ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o26 (ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o)
     LUT4:I0->O            1   0.203   0.944  scan_control/Mmux_ftsd_in361 (scan_control/Mmux_ftsd_in36)
     LUT6:I0->O           14   0.203   1.322  scan_control/Mmux_ftsd_in38 (ftsd<2>)
     LUT6:I0->O            1   0.203   0.579  displayer/Mram_display131 (display_13_OBUF)
     OBUF:I->O                 2.571          display_13_OBUF (display<13>)
    ----------------------------------------
    Total                     10.814ns (4.238ns logic, 6.576ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 444 / 20
-------------------------------------------------------------------------
Offset:              8.825ns (Levels of Logic = 5)
  Source:            freqdiv/clk_ftsd_scan_1 (FF)
  Destination:       display<13> (PAD)
  Source Clock:      clk rising

  Data Path: freqdiv/clk_ftsd_scan_1 to display<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.447   1.340  freqdiv/clk_ftsd_scan_1 (freqdiv/clk_ftsd_scan_1)
     LUT6:I2->O            1   0.203   0.944  scan_control/Mmux_ftsd_in35 (scan_control/Mmux_ftsd_in34)
     LUT6:I0->O            1   0.203   0.808  scan_control/Mmux_ftsd_in37 (scan_control/Mmux_ftsd_in37)
     LUT6:I3->O           14   0.205   1.322  scan_control/Mmux_ftsd_in38 (ftsd<2>)
     LUT6:I0->O            1   0.203   0.579  displayer/Mram_display131 (display_13_OBUF)
     OBUF:I->O                 2.571          display_13_OBUF (display<13>)
    ----------------------------------------
    Total                      8.825ns (3.832ns logic, 4.993ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/clk_1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            sysStat/led_14 (FF)
  Destination:       led<14> (PAD)
  Source Clock:      clk_gen/clk_1 rising

  Data Path: sysStat/led_14 to led<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.447   0.616  sysStat/led_14 (sysStat/led_14)
     OBUF:I->O                 2.571          led_14_OBUF (led<14>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'speak_con/audio_bck'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            speak_con/audio_data (FF)
  Destination:       audio_data (PAD)
  Source Clock:      speak_con/audio_bck rising

  Data Path: speak_con/audio_data to audio_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.579  speak_con/audio_data (speak_con/audio_data)
     OBUF:I->O                 2.571          audio_data_OBUF (audio_data)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1108 / 16
-------------------------------------------------------------------------
Delay:               11.488ns (Levels of Logic = 8)
  Source:            score_in<2> (PAD)
  Destination:       display<13> (PAD)

  Data Path: score_in<2> to display<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.147  score_in_2_IBUF (score_in_2_IBUF)
     LUT6:I1->O            1   0.203   0.808  ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o22 (ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o21)
     LUT3:I0->O            1   0.205   0.684  ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o26_SW0 (N477)
     LUT6:I4->O            6   0.203   0.992  ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o26 (ftsd_ctrl/score_send[7]_score_self[7]_LessThan_3_o)
     LUT4:I0->O            1   0.203   0.944  scan_control/Mmux_ftsd_in361 (scan_control/Mmux_ftsd_in36)
     LUT6:I0->O           14   0.203   1.322  scan_control/Mmux_ftsd_in38 (ftsd<2>)
     LUT6:I0->O            1   0.203   0.579  displayer/Mram_display131 (display_13_OBUF)
     OBUF:I->O                 2.571          display_13_OBUF (display<13>)
    ----------------------------------------
    Total                     11.488ns (5.013ns logic, 6.475ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    4.722|         |         |         |
clk_gener/clk_4Hz|    5.781|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100K/clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100K/clk_div|    5.667|         |         |         |
clk_gen/clk_100|    4.112|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_gen/clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_gen/clk_1  |    5.002|         |         |         |
clk_gen/clk_100|    5.797|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_gen/clk_100
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100K/clk_div                      |    5.760|         |         |         |
clk_gen/clk_1                        |    7.677|         |         |         |
clk_gen/clk_100                      |    6.174|         |         |         |
game_ctrl/state[3]_GND_14_o_Mux_177_o|         |    7.374|         |         |
game_ctrl/state[3]_GND_42_o_Mux_287_o|         |    1.179|         |         |
game_ctrl/state[3]_PWR_13_o_Mux_173_o|         |    3.644|         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_gener/clk_4Hz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_gener/clk_4Hz|    2.467|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock game_ctrl/state[3]_GND_14_o_Mux_177_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk_gen/clk_1                        |         |         |    3.248|         |
clk_gen/clk_100                      |         |         |   10.181|         |
game_ctrl/state[3]_GND_44_o_Mux_291_o|         |         |    9.804|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock game_ctrl/state[3]_GND_42_o_Mux_287_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_gen/clk_100|         |         |    2.854|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock game_ctrl/state[3]_GND_44_o_Mux_291_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_gen/clk_1  |         |         |    1.718|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock game_ctrl/state[3]_PWR_13_o_Mux_173_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk_gen/clk_100                      |         |         |   11.786|         |
game_ctrl/state[3]_GND_14_o_Mux_177_o|         |         |    9.339|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock speak_con/audio_bck
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
speak_con/audio_bck|    2.697|         |         |         |
speak_con/audio_ws |    1.871|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock speak_con/audio_ws
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.025|         |         |         |
clk_gen/clk_1  |    3.127|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 45.14 secs
 
--> 

Total memory usage is 674732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   96 (   0 filtered)
Number of infos    :   41 (   0 filtered)

