[TOC]

# Intro

**Three characteristics**

* Behavior
    * Input (read once), output (write only, cannot read) ,or storage (can be reread and usually rewritten)
* Partner å¯¹è±¡
    * Either a human or a machine is at the other end of the I/O device, either feeding data on input or reading data on output.
        * æ¯”å¦‚è¯´é”®ç›˜äººä¹Ÿä¸å¯èƒ½æ‘å¤ªå¿«ï¼Œæ‰€ä»¥busä¸éœ€è¦å¤ªå¿«ï¼Œä½†æ˜¯CPUå°±ä¸ä¸€æ ·äº†
* Data rate
    * The **peak** rate at which data can be transferred between the I/O device and the main memory or processor.
        * å³°å€¼/å¹³å‡å€¼



**Throughput**

**Measure of IO bandwidth**

1. How much data can we move through the system in a certain time?
    For example, in many supercomputer applications, most I/O requires are for long streams of data, and transfer bandwidth is an important characteristic.
2. How many I/O operations can we do per unit of time? 
    For example, National Income Tax Service mainly processes <u>large number of small files</u>.
    * Response time (e.g., workstation and PC)
    * Both throughput and response time (e.g., ATM, FileServer, WebServer)

# Disk

* floppy disks
* hard disks
    * larger
    * higher density
    * higher data rate
    * more than one platter



**The organization of hard disk**

* platters(ç›˜ç‰‡): disk consists of a collection  of platters, each of which has two recordable disk surfaces
    * tracks(ç£é“): each disk surface is divided into concentric circles
        * sectors(æ‰‡åŒº): each track is in turn divided into sectors, which is the smallest unit that can be read or written
* cylinder(æŸ±é¢)ï¼šåœ¨æ‰€æœ‰ç›˜ç‰‡çš„æŸä¸€ç»™å®šä½ç½®ä¸‹ï¼Œæ‰€æœ‰è¯»å†™å¤´ä¸‹é¢çš„è½¨é“æ‰€å½¢æˆçš„çš„æŸ±é¢



<u>**Disk Read Time**</u>

* Seek timeï¼šæŠŠç£å¤´å®šä½åˆ°æ­£ç¡®çš„ç£é“
    * ä¸€èˆ¬ä½¿ç”¨avgï¼Œä¸”å®é™…avgä¼šæ˜¯å‚å•†æ‰‹å†Œçš„25%\~33%
    * Cç›˜åœ¨ç£å¤´å¼€å§‹ç§»åŠ¨çš„ä½ç½®ï¼Œå­—æ¯è¶Šå¤§è¶Šè¿œ
* Rotational latencyï¼šå¯»é“åï¼Œç­‰å¾…æ‰‡åŒºè½¬è¿‡æ¥çš„æ—¶é—´
    * ä½¿ç”¨avgï¼Œå³<u>è½¬åŠåœˆæ‰€éœ€æ—¶é—´</u>
* Transfer timeï¼šä¼ è¾“ä¸€å—(ä¸€èˆ¬æ˜¯ä¸€ä¸ªsectorï¼Œæ–°ç£ç›˜æ˜¯å¤šä¸ªsectors)æ‰€éœ€çš„æ—¶é—´
* Controller timeï¼šç£ç›˜å†…éƒ¨çš„IOæ§åˆ¶å™¨æ¶ˆè€—çš„æ—¶é—´

Ex.

==Access Time = Seek time + Rotational Latency + Transfer time + Controller Time==

\\                       = 6ms + 0.5*60,000(ms/min)/10,000(RPM) +0.5KB/(50MB/sec) + 0.2ms = 9.2ms

## D, R, A

**Dependability Reliability Availability** å¯ä¾èµ–æ€§ï¼Œå¯é æ€§ï¼Œå¯ç”¨æ€§

> Def: Computer system **dependability** is the quality of delivered service such that reliance can justifiably be placed on this service. The service delivered by a system is its observed actual behavior as perceived by other system(s) interacting with this systemâ€™s users. Each module also has an ideal specified behavior, where a service specification is an agreed  description of the expected behavior. A system failure occurs when the actual behavior deviates from the specified behavior.



**Measure of Availability**

* MTTF(Mean Time To Failure)ï¼šç£ç›˜å¹³å‡æ•…éšœæ—¶é—´
* MTTR(Mean Time To Repair)ï¼šæœåŠ¡ä¸­æ–­ä¿®ç†æ—¶é—´
* MTBF(Mean Time Between Failures) = MTTF+ MTTR
* å¯ç”¨æ€§Availability=MTTF/(MTTF+MTTR)

**Three way to improve MTTF**

* Fault avoidance:
    preventing fault occurrence by construction(æ„å»ºæŠ€æœ¯)
* Fault tolerance:
    using redundancy(å†—ä½™æŠ€æœ¯) to allow the service to comply with the service specification despite faults occurring, which applies primarily to <u>hardware faults</u>
* Fault forecasting:
    predicting the presence and creation of faults, which applies to hardware and software faults



## RAID

Redundant Arrays of Inexpensive Disks(Take *4 data disks* for example)

|       |                                              | å¤‡æ³¨                                                         | CheckDisk                  | FailSurvï¼Ÿï¼Ÿ | Use    |
| ----- | -------------------------------------------- | ------------------------------------------------------------ | -------------------------- | ------------ | ------ |
| 0     | Non-redundant striped(æ¡å¸¦åŒ–)                | æŠŠæ•°æ®åˆ†æ•£åˆ°å¤šä¸ªç£ç›˜(æ¡å¸¦åŒ–)                                 | 0                          | 0            | Widely |
| 1     | Mirroring                                    | é•œåƒæ‹·è´                                                     | 4                          | 1            |        |
| ~~2~~ | ~~Memory-style ECC~~                         | å¼ƒç”¨                                                         | 3                          | 1            |        |
| 3     | Bit-interleaved(äº¤å‰) parity                 | æ¯æ¬¡éƒ½è¦è¯»æ‰€æœ‰ç›˜                                             | 1                          | 1            |        |
| 4     | Block-interleaved parity                     | å°æ•°æ®é‡è¯»ä¸å¿…è®¿é—®æ‰€æœ‰ç›˜ï¼Ÿï¼Ÿï¼Ÿï¼Œä½†æ˜¯æ¯æ¬¡å†™éƒ½è¦æ›´æ–°æ ¡éªŒç›˜(å‡é€Ÿ) | 1                          | 1            |        |
| 5     | Block-interleaved distributed(åˆ†å¸ƒå¼) parity | å°†æ ¡éªŒä¿¡æ¯åˆ†å¸ƒåˆ°æ‰€æœ‰ç›˜                                       | 1 (é‚£ä¸ºä»€ä¹ˆè¿˜è¦æ ¡éªŒç›˜ï¼Ÿï¼Ÿ) | 1            | Widely |
| 6     | P+Q redundancy                               | æ¯ä¸ªæ ¡éªŒç›˜å¯¹æ•°æ®ç›˜å’Œå¦å¤–ä¸€ä¸ªæ ¡éªŒç›˜è¿›è¡Œå¥‡å¶æ ¡éªŒ               | 2                          | 2            |        |

\*parityï¼šå¥‡å¶æ ¡éªŒ



**RAID**

* ä¸»è¦ç›®çš„ï¼šç”¨å¤šä¸ªå°ç£ç›˜æ›¿ä»£æ‰ä¸€ä¸ªå¤§ç£ç›˜

* å¼Šç«¯
    * Array Reliability of N disks = Reliability of 1 disk / Nï¼Œä¾‹å¦‚72ä¸ª6å¹´çš„ç»„åœ¨ä¸€èµ·å˜æˆ1ä¸ªæœˆï¼Œå› æ­¤éœ€è¦ç»å¸¸æ›´æ¢
* ç‰¹ç‚¹
    * æ–‡ä»¶æ¡å¸¦åŒ–ï¼š
    * Availabilityå¾ˆé«˜ï¼šå› ä¸ºæœ‰å†—ä½™ï¼Œå³ä½¿æŸä¸ªéƒ¨ä»¶åæ‰äº†éƒ½èƒ½ç»§ç»­ç”¨
    * å®¹æ˜“åï¼šå¦‚ä¸Š
    * æ•°æ®å¯ä»¥ä»é˜µåˆ—ä¸­å†—ä½™çš„éƒ¨åˆ†æ¢å¤
        * Capacity penalty to store
        * Bandwidth penalty to update

### Level

[Standard RAID levels - Wikipedia](https://en.wikipedia.org/wiki/Standard_RAID_levels)

* **RAID0**
    * åªæ˜¯æŠŠæ•°æ®åˆ†æ•£åˆ°å¤šä¸ªç£ç›˜(æ¡å¸¦åŒ–)ï¼Œæ²¡æœ‰redundancy
* **RAID1**
    * å®Œå…¨æ‹·è´
    * æœ€æ˜‚è´µ
    * 01å’Œ10çš„åŒºåˆ«
* **RADI3**
    * æŒ‰å­—èŠ‚è¿›è¡Œæ¡å¸¦åŒ–ï¼Ÿ
        * æ— è®ºå¤šå¤§è§„æ¨¡çš„IOéƒ½éœ€è¦æ‰€æœ‰ç›˜
    * å¯¹æ‰€æœ‰ç›˜ï¼ŒæŒ‰ä½è¿›è¡Œå¥‡å¶æ ¡éªŒå­˜åœ¨checkDisk
        * å¦‚æœä¸€ä¸ªæ•°æ®ç›˜å‡ºé”™äº†ï¼Œsubtract P from sum of other disks to find missing information
    * å¯¹RAID4çš„Inspiration
        * RAID 3 relies on parity disk to discover errors on Read
        * Every sector has an error detection field
        * Relies on error detection field to catch errors on read, not on the parity disk
        * Allows independent reads to different disks simultaneously
* **RAID4**
    * æŒ‰å—è¿›è¡Œæ¡å¸¦åŒ–
    * å…è®¸å¹¶è¡Œå‘ç”Ÿå¤šä¸ªæ•°æ®è¯»å–
    * å°æ•°æ®é‡è¯»ä¸å¿…è®¿é—®æ‰€æœ‰ç›˜
    * å°æ•°æ®é‡å†™ä¹Ÿä¸å¿…è®¿é—®æ‰€æœ‰ç›˜
        * åªéœ€è¦åœ¨ç›®æ ‡æ•°æ®ç›˜ä¸Šå†™ï¼Œå¹¶åˆ©ç”¨æ—§çš„Checkç›˜æ›´æ–°å¥‡å¶æ ¡éªŒ(`check' = (data xor data') xor check`)
    * ä½†æ˜¯å†™æ“ä½œä¸èƒ½å¹¶å‘è¿›è¡Œï¼šWrites to DataDisk also write to P disk
* **RAID5**
    * æ”¯æŒäº†å†™æ“ä½œçš„å¹¶å‘è¿›è¡Œ
        * æ¯ä¸ªblockçš„å¥‡å¶æ ¡éªŒæ”¾åœ¨ä¸åŒç›˜ä¸Šäº†
        * æ‰€ä»¥æ˜¯å¦ç›¸å½“äºæ¯ä¸ªç›˜éƒ½æ˜¯æ•°æ®ç›˜ï¼Ÿ
* **RAID6**
    * ä¸¤ä¸ªæ ¡éªŒç›˜ï¼šæ¯ä¸ªæ ¡éªŒç›˜å¯¹æ•°æ®ç›˜å’Œå¦å¤–ä¸€ä¸ªæ ¡éªŒç›˜è¿›è¡Œå¥‡å¶æ ¡éªŒ

#### å›¾ç¤º

<img src="assets/2560px-RAID_3.svg.png" style="zoom:10%;" />

*æ³¨ï¼šä¸€ä¸ªé¢œè‰²ä¸€ä¸ªblockï¼Œä¸€ä¸ªå°å—ä¸€ä¸ªbyte*

<img src="assets/2560px-RAID_4.svg.png" style="zoom:10%;" />

<img src="assets/2560px-RAID_5.svg.png" style="zoom:10%;" />

<img src="assets/2880px-RAID_6.svg.png" style="zoom:10%;" />

### Tech

* Disk Mirroring, Shadowing (RAID 1)
    * Logical write = two physical writes
* Parity Data Bandwidth Array (RAID 3)
* High I/O Rate Parity Array (RAID 5)
    * Logical write = 2 reads>ï¼Ÿï¼Ÿ + 2 writes

Hot swappingï¼šåœ¨ç³»ç»Ÿè¿è¡Œæ—¶æ›¿æ¢æŸä¸ªéƒ¨ä»¶

# Network

Key characteristics of typical networks include the following

* Distance: 0.01 to 10,000 kilometers
* Speed: 0.001MB/sec to 100MB/sec
* Topology: Bus, ring, star, tree
* Shared lines: None (point-to-point) or shared (multidrop)

Type

* Local area network (LAN)
    * e.g., Ethernet
* Packet-switched network ,which are common in long-haul networks 
    * e.g., ARPANET
* TCP/IP is the key to interconnecting different networks
* The bandwidths of networks are probably growing faster than the bandwidth of any other type of device at present.

# Bus, Conc

ä¸èƒ½å…¨æ˜¯ä¸“çº¿ï¼Œå¦åˆ™ä»£ä»·å¤ªé«˜äº†

**Difficulty**

* may be bottleneck
    * æ•°æ®å¤šä¼šé˜»å¡
* length of the bus
    * é•¿åº¦å†³å®šäº†é¢‘ç‡
* number of devices
* trade-offs (fast bus accesses and high bandwidthï¼ŒäºŒè€…ä¸å¯å…¼å¾—ï¼Œå°±åƒå…¬äº¤è½¦äººå¤šä¼šä½¿ä¸Šä¸‹è½¦æ…¢)
* support for many different devices
* cost



**Bus transaction æ€»çº¿äº‹åŠ¡**

* Defï¼šä¸€ç³»åˆ—çš„æ€»çº¿æ“ä½œï¼ŒåŒ…æ‹¬ä¸€ä¸ªè¯·æ±‚ï¼Œä¹Ÿå¯èƒ½åŒ…æ‹¬ä¸€ä¸ªç›¸åº”ï¼ŒäºŒè€…å‡å¯èƒ½æºå¸¦æ•°æ®ã€‚ä¸€ä¸ªäº‹åŠ¡ç”±ä¸€ä¸ªè¯·æ±‚å‘èµ·ï¼Œå¯èƒ½åŒ…æ‹¬å¤šä¸ªç‹¬ç«‹çš„æ€»çº¿æ“ä½œ
* include two parts
    1. sending the address
    2. receiving or sending the data
* two operations
    * **input**: inputting data <u>from the device to memory</u>
    * **output**: outputting data <u>to a device from memory</u>

## Type

**ä¼ è¾“å†…å®¹**

* **Control lines**, which are used to signal requests and acknowledgments, and to indicate what types of information is on the data lines.
* **Data lines**, which carry information (e.g., **data**(æ³¨æ„åœ°å€ä¸æ˜¯æ§åˆ¶æ€»çº¿çš„), addresses, and complex commands) between the source and the destination.

**è¿æ¥ä½ç½®**

* processor-memory å¤„ç†å™¨-å†…å­˜æ€»çº¿
    * (short high speed, custom design)
* [backplane](https://en.wikipedia.org/wiki/Backplane) èƒŒæ¿æ€»çº¿
    * ä½¿å¤„ç†å™¨ï¼Œå†…å­˜ï¼ŒIOè®¾å¤‡èƒ½æ¥åœ¨å•æ ¹æ€»çº¿ä¸Šï¼Œå°±åƒäººçš„backbone
    * (high speed, often standardized, e.g., **PCI**)
* I/O
    * (lengthy, different devices, standardized, e.g., **SCSI**)
    * é€šè¿‡pm/bpæ€»çº¿è¿æ¥åˆ°å†…å­˜ä¸Šè€Œä¸ç›´æ¥ç›¸è¿

Ex.

<img src="assets/image-20200519110342839.png" style="zoom:50%;" />

==**æ ‡å‡†**==

è€ƒè¯•ä¼šè€ƒ

* SCSI (small computer system interface)ï¼šå¤–è®¾
* PCI (peripheral component interconnect)ï¼šèƒŒæ¿
* IPI (intelligent peripheral interface)
* IBMPC-AT, IBMPC-XT
* ISA, EISAï¼šå¤–è®¾ï¼Ÿ
* IDEï¼šå¤–è®¾

### Syn&Asyn

**<u>Synchronous</u>** bus use a clock and a synchronous protocol, fast and small but every device must operate at same rate and clock skew(æ—¶é’Ÿåå·®) requires the bus to be short

* **Output**

    1. Initial a read from memory. Control lines signal a read request(è°çš„requestï¼ŸCPUè¿˜æ˜¯è®¾å¤‡ï¼ŸCPUå§ï¼Œè¿™é‡Œè®¾å¤‡åº”è¯¥ä¸èƒ½ç›´æ¥å’Œå†…å­˜é€šè®¯)  to memory, while the data lines contain the address

        <img src="assets/image-20200527100415745.png" style="zoom:67%;" />

    2. Memory access the data.

        <img src="assets/image-20200527100422993.png" style="zoom:67%;" />

    3. Memory transfers data and signal data is available. The device stores data as it appears on the bus.

        <img src="assets/image-20200527100431821.png" style="zoom: 67%;" />

* **Input**

    1. Control lines indicate a write request(è¿™é‡Œåªèƒ½æ˜¯CPUäº†) for memory, while the data lines contain the address

        <img src="assets/image-20200527100538516.png" style="zoom:67%;" />

    2. When the memory is ready, it signals the device, which then transfers the data. The memory will store the data as it receives it . The device need not wait for the store to be completed.

        <img src="assets/image-20200527100549514.png" style="zoom:67%;" />

å¼Šç«¯ï¼šå¾—æŒ‰æ…¢çš„æ¥(å¼ æ˜æ•å¹¼å„¿å›­åƒé¥­çš„æ•…äº‹)

ä¼˜åŠ¿ï¼šæ¯”è¾ƒç®€å•ï¼Œä¸åƒAsyné‚£ä¹ˆæŠ˜è…¾ï¼Œç®€å•çš„äº‹åŠ¡å¯ä»¥ç”¨åŒæ­¥çš„

---

**<u>Asynchronous</u>** bus donâ€™t use a clock and instead use handshaking

* Handshaking protocol (ä¸ƒæ­¥æ¡æ‰‹åè®®)
    * Our example ,which illustrates how asynchronous buses use handshaking, assumes there are 3 control lines.
        * ReadReq(è¯»è¯·æ±‚): Used to indicate a read request for memory. The <u>address is put on the data lines</u> at the same time.
        * DataRdy(æ•°æ®å°±ç»ª): Used to indicate that data word is now ready on the data lines.
        * Ack(åº”ç­”): Used to acknowledge the ReadReq or the DataRdy signal of the other party(å¦ä¸€æ–¹)

Ex. IOè®¾å¤‡é€šè¿‡å¼‚æ­¥æ¡æ‰‹åè®®ä»å†…å­˜è¯»å–ä¸€ä¸ªå­—çš„æ•°æ®

![](assets/image-20200519111959047.png)

*æ©™çº¿æ˜¯IOè®¾å¤‡å‘å‡ºçš„ï¼Œé»‘çº¿æ˜¯å†…å­˜å‘å‡ºçš„*

1. When memory saw the **ReadReq** line, it reads the address from the data bus, starts the memory read operation, <u>then</u> raises **Ack** to tell the device that the ReadReq signal has been seen.
2. I/O device saw the **Ack** line high and releases the **ReadReq** data lines.
3. Memory sees that **ReadReq** is low and drops the **Ack** line.
4. When the memory has the data ready, it places the data on the data lines and raises **DataRdy**.
5. The I/O device sees **DataRdy**, reads the data from the bus, and signals that it has the data by raising **Ack**.
6. The memory sees **Ack** signals, drops **DataRdy**, and releases the data lines.
7. Finally, the I/O device, seeing **DataRdy** go low, drops the **Ack** line, which indicates that the transmission is completed.

ä¹Ÿå¯ä»¥ç”¨FSMæ¥è¡¨ç¤ºè¿™ä¸ªè¿‡ç¨‹ï¼š

![](assets/image-20200527103233152.png)

==ä¾‹é¢˜ä¸­æ˜¯åªè¯»çš„å¼‚æ­¥æ€»çº¿ï¼Œé‚£å¯è¯»å¯å†™çš„å¼‚æ­¥æ€»çº¿å¦‚ä½•å®ç°ï¼Ÿ==*å°†ReadReqä¿¡å·æ‹“å±•æˆå¤šä¸ªä¿¡å·ã€‚å¯ä»¥å¢åŠ ä¸€æ¡ä¸“é—¨çš„åœ°å€çº¿ï¼Œä¹Ÿå¯ä»¥æ•°æ®çº¿å’Œåœ°å€çº¿å¤ç”¨(ä½†æ˜¯éœ€è¦å¢åŠ é¢å¤–çš„æ§åˆ¶ä¿¡å·)*

## æ€»çº¿åˆ†é…

> *Bus Arbitration* refers to the process by which the current bus master accesses and then leaves the control of the bus and passes it to the another bus requesting processor unit. The controller that has access to a bus at an instance is known as *Bus maste*r.

**Obtaining Access to the Bus**

* â€œWithout any control, multiple device desiring to communicate could each try to assert the control and data lines for different transfers!â€
* So,a bus master is needed. Bus masters initiate and control all bus requests.
    * e.g., <u>processor is always a bus master.</u>
* Example: the initial steps in a bus transaction with a single master (the processor). PPT6.46

 **Bus Arbitration**(ä»²è£)

[BUS Arbitration in Computer Organization - GeeksforGeeks](https://www.geeksforgeeks.org/bus-arbitration-in-computer-organization/)

* <u>Deciding which **bus master**(åº”è¯¥æ˜¯which deviceï¼Ÿ) gets to use the bus next</u>
* In a bus arbitration scheme, a device wanting to use the bus signals a bus request and is later granted the bus. 
* four bus arbitration schemes:
    * daisy chain arbitration (not very fair):èŠèŠ±é“¾ï¼Œé˜»å¡å¼çº§è”
    * centralized, parallel arbitration (requires an arbiter),  e.g., PCI
    * self selection, e.g., NuBus used in Macintosh
    * collision detection, e.g., Ethernet



# Interface

* 3 characteristics of I/O systems
    * shared by multiple programs using the processor.
    * often use interrupts to communicate information about I/O operations.
    * The low-level control of an I/O devices is complex
* 3 types of communication are required:
    * $\rm OS \xrightarrow{commands} I/O\ Device$
    * $\rm I/O\ Device \xrightarrow{Notifications:\ completed\ an\ operation\ or\ has\ encountered\ an\ error} OS$
    * $\rm Memroy \overset{Data} \longleftrightarrow I/O\ Device$

## Giving Commands to I/O Devices

2 methods used to address the device

* memory-mapped I/O
    * portions of the memory address space are assigned to I/O devicesï¼Œç„¶ålwå’Œswæ“ä½œè¢«è§£é‡Šæˆå¯¹IOè®¾å¤‡çš„å‘½ä»¤ï¼Œå¯ä»¥é€šè¿‡å¯¹æŒ‡å®šåœ°å€çš„è¯»æˆ–å†™æ¥ä¼ è¾“æ•°æ®
* special I/O instructions
    * Give a command to an I/O device

command port, data port

* The Status register (a done bit, an error bit(ğŸ–¨ç¼ºçº¸ç­‰)â€¦â€¦)
* The Data register, The command register

## Communication with the Processor

* Polling(è½®è¯¢): The processor periodically checks status bit to see if it is time for the next I/O operation. 
    * å¼€é”€å¤§ï¼šå¤„ç†å™¨æ¯”IOå¿«å¾—å¤šï¼Œå¯èƒ½ä¼šå¤šæ¬¡æ£€æŸ¥IOè®¾å¤‡å´å‘ç°IOè®¾å¤‡è¿ä¸€ä¸ªéƒ½è¿˜æ²¡å®Œæˆ
    * Ex. è€å¸ˆç›´æ¥å‘¨æœŸæ€§é—®å­¦ç”Ÿå†™å®Œäº†æ²¡æœ‰ï¼Œå†™å®Œäº†å°±äº¤
* Interrupt: When an I/O device wants to notify  processor that it has completed some operation or needs attentions, it causes processor to be interrupted.
    * ä¸å¼‚å¸¸ä¸­æ–­çš„åŒºåˆ«ï¼š
        1. ä¸ä»»ä½•æŒ‡ä»¤ä¸ç›¸å…³ï¼Œä¸”ä¸å½±å“æŒ‡ä»¤çš„å®Œæˆã€‚æ§åˆ¶å™¨åªéœ€è¦åœ¨æ¯æ¬¡æ‰§è¡Œæ–°çš„æŒ‡ä»¤ä¹‹å‰æ£€æŸ¥æ˜¯å¦æœ‰æœªå†³çš„I/Oä¸­æ–­å³å¯
        2. I/Oçš„ä¸­æ–­è¯·æ±‚è¿˜åŒ…æ‹¬ï¼šè®¾å¤‡å·ã€ä¼˜å…ˆçº§ç­‰ç­‰ä¿¡æ¯
    * Ex. å­¦ç”Ÿæäº¤ä½œä¸šç»™è€å¸ˆ
* DMA (direct memory access): the device controller transfer data directly to or from memory without involving processor
    * å¼€ä¸€ä¸ªå•ç‹¬çš„è¿›ç¨‹è´Ÿè´£è¿™ä¸ªäº‹æƒ…(æ˜¯ä¸€ç§å†…å­˜è®¿é—®æŠ€æœ¯ï¼Œè½¯ä»¶+ç¡¬ä»¶(DMAæ§åˆ¶å™¨))
        * ==æ¯ä¸ªIOé€šè®¯éƒ½è¦initä¸€æ¬¡ï¼Œä¸æ˜¯initè¿‡ä¸€æ¬¡å°±èƒ½ä¸€ç›´ç”¨çš„==
    * ç¬¬ä¸‰ç‰ˆP388
    * Ex. æ‰¾åŠ©æ•™åŠ©æ•™æ”¶é›†ä½œä¸šï¼Œç»Ÿä¸€äº¤ç»™è€å¸ˆ
        * å¦‚æœä¸€ä¸ªå­¦æœŸäº¤ä¸€æ¬¡ä½œä¸šï¼ŒåŠ©æ•™å°±æœ‰ç‚¹å¤šä½™
        * å¦‚æœä¸€å‘¨ä¸€äº¤ï¼Œå°±æŒºæœ‰ç”¨çš„

**Compare polling, interrupts, DMA**

* The disadvantage of polling:  wasting processor time. ç†ç”±å¦‚ä¸Š
* If the I/O operations is interrupt driven, the OS can work on other tasks while data is being read from or written to the device.
* Because DMA doesnâ€™t need the control of processor, it will not consume much of processor time. (ä¸ºä»€ä¹ˆï¼Ÿï¼Ÿï¼Ÿå› ä¸ºæœ‰è‡ªå·±çš„DMAæ§åˆ¶å™¨ï¼Œä¸å ç”¨CPUæ—¶é—´)

### Interrupt-Driven I/O mode

![](assets/image-20200523114231951.png)

<u>æ‰€ä»¥æ˜¯å¦Start IOåªè¦ä¸€æ¬¡ï¼Ÿ</u> 

### DMA transfer mode

**Direct Memory Access**

DMA ä¼ è¾“å°†æ•°æ®ä»ä¸€ä¸ªåœ°å€ç©ºé—´å¤åˆ¶åˆ°å¦å¤–ä¸€ä¸ªåœ°å€ç©ºé—´ã€‚å½“CPUåˆå§‹åŒ–è¿™ä¸ªä¼ è¾“åŠ¨ä½œï¼Œä¼ è¾“åŠ¨ä½œæœ¬èº«æ˜¯ç”± DMA æ§åˆ¶å™¨æ¥å®è¡Œå’Œå®Œæˆã€‚å…¸å‹çš„ä¾‹å­å°±æ˜¯ç§»åŠ¨ä¸€ä¸ªå¤–éƒ¨å†…å­˜çš„åŒºå—åˆ°èŠ¯ç‰‡å†…éƒ¨æ›´å¿«çš„å†…å­˜åŒºã€‚åƒæ˜¯è¿™æ ·çš„æ“ä½œå¹¶æ²¡æœ‰è®©å¤„ç†å™¨å·¥ä½œæ‹–å»¶ï¼Œåè€Œå¯ä»¥è¢«é‡æ–°æ’ç¨‹å»å¤„ç†å…¶ä»–çš„å·¥ä½œã€‚DMA ä¼ è¾“å¯¹äºé«˜æ•ˆèƒ½åµŒå…¥å¼ç³»ç»Ÿç®—æ³•å’Œç½‘ç»œæ˜¯å¾ˆé‡è¦çš„ã€‚

åœ¨å®ç°DMAä¼ è¾“æ—¶ï¼Œæ˜¯<u>ç”±DMAæ§åˆ¶å™¨ç›´æ¥æŒç®¡æ€»çº¿</u>ï¼Œå› æ­¤ï¼Œå­˜åœ¨ç€ä¸€ä¸ªæ€»çº¿æ§åˆ¶æƒè½¬ç§»é—®é¢˜ã€‚å³DMAä¼ è¾“å‰ï¼ŒCPUè¦æŠŠæ€»çº¿æ§åˆ¶æƒäº¤ç»™DMAæ§åˆ¶å™¨ï¼Œè€Œåœ¨ç»“æŸDMAä¼ è¾“åï¼ŒDMAæ§åˆ¶å™¨åº”ç«‹å³æŠŠæ€»çº¿æ§åˆ¶æƒå†äº¤å›ç»™CPUã€‚ä¸€ä¸ªå®Œæ•´çš„DMAä¼ è¾“è¿‡ç¨‹å¿…é¡»ç»è¿‡<u>DMAè¯·æ±‚ã€DMAå“åº”ã€DMAä¼ è¾“ã€DMAç»“æŸ</u>4ä¸ªæ­¥éª¤ã€‚

```mermaid
classDiagram
    CPU --> DMA : CPU INITIATION DMA
    CPU <..> Memory : No DMA
    DMA <--> Memory : DMA
    DMA <--> IODevice : DMA
    CPU <..> IODevice : No DMA
```

3 Steps

* The processor sets up the DMA by supplying some information, including the identity of the device, the operation, the memory address that is the source or destination of the data to be transferred, and the number of bytes to transfer.

* The DMA starts the operation on the device and <u>arbitrates for the bus</u>. If the request requires more than one transfer on the bus, the DMA unit generates the next memory address and initiates the next transfer.
* Once the DMA transfer is complete, the DMA controller interrupts the processor, which then examines whether errors occur.

# I/O Performance Measures(å…¨æ˜¯ä¾‹é¢˜)

**Write Before**

1. ä¸€èˆ¬å•ä½ï¼šæ—¶é’ŸGHzï¼Œä¼ è¾“é€Ÿç‡GB/s
2. åœ¨IOç³»ç»Ÿä¸­ï¼Œ==è®¡é‡å•ä½çš„åº•æ•°æ˜¯10è€Œä¸æ˜¯2==ï¼Œä¾‹å¦‚1GBæ˜¯1,000,000,000Bè€Œä¸»å­˜ä¸­1GBæ˜¯1,073,741,824B
3. IOé€Ÿç‡ä¸æ•°æ®ä¼ è¾“é€Ÿç‡ä¸åŒ

## Sync & Asyn buses

> The synchronous bus has a clock cycle time of 50 ns, and <u>each bus transmission takes 1 clock cycle</u>. The asynchronous bus requires 40 ns per handshake. The data portion of both buses is <u>32 bits</u> wide.
>
> Question: Find the bandwidth for each bus when reading <u>one word</u> from a 200ns memory.

**Sync**

1. Send the address to memory: 50ns
2. Read the memory: 200ns
3. Send the data to the device: 50ns

the bandwidth = 4bytes/300ns = 13.3MBps

**Asyn**

å…ˆçœ‹[è¿™é‡Œ](# Syn&Asyn)

<img src="assets/image-20200519111959047.png" style="zoom: 50%;" />

Step1: 40ns

Step234: max(2Ã—40ns+40ns, 200ns)=200ns(S1è·å¾—åœ°å€åˆ°S5æ”¾å‡ºæ•°æ®ä¹‹é—´è‡³å°‘200ns)

Step567: 3Ã—40ns=120ns

the maximum bandwidth = 4bytes/360ns = 11.1MB/second

##  â†‘Bandwidth

* Increasing data bus width
* Use separate address and data lines
* transfer multiple words

<font size = "4em">**Ex. Performance Analysis of Two Synchronous Bus Schemes**(é€šè¿‡å¢åŠ blocksizeæ¥å¢åŠ å¸¦å®½)</font>

> Suppose we have a system with the following characteristic:
>
> 1. A memory and bus system supporting block access of 4 to 16(blocksize) 32-bit words
> 2. A 64-bit synchronous bus clocked at 200 MHz(5ns/clk), with each 64-bit transfer taking 1 clock cycle, and 1 clock cycle required to send an address to memory.
> 3. Two clock cycles needed between each bus operation.
> 4. A memory access time for the <u>first four words of 200ns</u>; each <u>additional set of four words can be read in 20 ns</u>. ==Assume that a bus transfer of the most recently read data and a read of the next four words  can be overlapped.==
>
> Find the sustained bandwidth(è¿™æ˜¯ä»€ä¹ˆ>ï¼Ÿ) and the latency for a read of 256 words for transfers that use 4-word blocks and for transfers that use 16-word blocks. Also compute effective number of bus transactions per second for each case.

**4word block **(64 blocks)

For a single block,

1. Send addr: 1clk = 5ns
2. Read mem: 200ns
3. Transfer: 2clk = 10ns
4. Between each bus operation: 2clk = 10ns (è¿™ä¸ªè¦ç®—64æ¬¡è¿˜æ˜¯63æ¬¡ï¼Ÿ)

Total_latency = 256 / 4 \* (225ns) = 14400ns

number of bus transactions per second = 64transactions / 14400ns = 4.44M transactions / second

bandwidth = 1024 bytes / 14400ns = 71.11 MB/sec

**16word block** (16 blocks)

For single block(æˆ‘è§‰å¾—è¿™æ ·ç®—ä¸å®¹æ˜“å‡ºé”™ï¼Œæ²¡å¿…è¦æŒ‰è¯¾ä»¶ä¸Šé‚£æ ·ç®—)

1. Send addr: 1clk = 5ns
2. Read mem: 200ns + 20ns \* 3 = 260ns
3. Transfer: 2clk = 10ns (åªè€ƒè™‘æœ€åä¸€æ¬¡ä¼ è¾“)
4. break: 2clk = 10ns

Total_latency = 16 \* (285ns) = 4560ns

number of bus transactions per second = 16transactions / 4560ns = 3.51M transactions / second

bandwidth = 1024 bytes / 4560ns = 224.56 MB/sec

## Overhead of communication

### Polling

[Read First](# Communication with the Processor)

> Assume: the number of clock cycles for a polling operation is 400 and that processor executes with a 500-MHz(2ns) clock. 
>
> Determine the fraction of CPU time consumed for the mouse, floppy disk, and hard disk.
>
> We assuming that you poll often enough so that no data is ever lost and that those devices are potentially always busy.
>
> We assume again that:
>
> 1. The ğŸ–± must be polled 30 times per second to ensure that we do not miss any movement made by the user.
>  2. The ğŸ’¾ transfers data to the processor in 16-bit units and has a data rate of 50 KB/sec. No data transfer can be missed.
>  3. The hard disk transfers data in four-word chunks and can transfer at 4 MB/sec. Again, no transfer can be missed.

ğŸ–±

clk_per_sec_for_polling = 30 \* 400 = 12,000clk

Fraction_of_CPU_clk_consumed = 12000 / 500M = 0.0024%

ğŸ’¾

num_of_polling_per_sec = 50KB / 16bits = 25K

clk_per_sec_for_polling = 25K \* 400 = 10M(æ³¨æ„è¿™é‡ŒKåº•æ•°æ˜¯10ä¸æ˜¯2)

Fraction_of_CPU_clk_consumed = 10M/500M = 2%

ğŸ’½

num_of_polling_per_sec = 4MB / 4words = 250K

clk_per_sec_for_polling = 100M

Fraction_of_CPU_clk_consumed = 20%

è¯´æ˜ï¼šæ‰€ä»¥ç¡¬ç›˜ä¸èƒ½ç”¨è½®è¯¢ï¼Œä½†æ˜¯é¼ æ ‡ç”¨äº†ä¹Ÿæ— æ‰€è°“

### Interrupt-Driven

[Read First](# Communication with the Processor)

> Suppose we have the same hard disk and processor we used in the former example, but we used interrupt-driven I/O. The overhead for each transfer, including the interrupt, is 500 clock cycles. Find the fraction of the processor consumed if the <u>hard disk</u> is only transferring data 5%(200KBps) of the **time**.

å…ˆç®—æ‰€æœ‰æ—¶é—´éƒ½åœ¨ä¼ è¾“çš„ï¼Œ

clk_per_sec_for_polling = 250K \* 500 = 125M

Fraction_of_CPU_clk_consumed = 125M / 500M = 25%

å†è€ƒè™‘5%çš„ä¼ è¾“æ—¶é—´ï¼Œæ˜¾ç„¶å°±æ˜¯25% \* 5% = 1.25%

è¯´æ˜ï¼š<u>no CPU time is needed when an interrupt-driven I/O device is not actually transferring. This is the major advantage of an interrupt-driven interface versus polling.</u> æ‰€ä»¥è¿™ä¸ªæ–¹å¼æŒºé€‚åˆç¡¬ç›˜ä½¿ç”¨çš„

(ä¸ºä»€ä¹ˆå¯ä»¥ç›´æ¥åœ¨ç»“æœä¸ŠÃ—5%)

### DMA

[Read First](# Communication with the Processor)

> Suppose we have the same hard disk and  processor we used in the former example.
>
> Assume that the initial setup of a DMA transfer takes 1000 clock cycles for the processor, and assume the handling of the interrupt at DMA completion requires 500 clock cycles for the processor.
>
> The hard disk has a transfer rate of 4MB/sec and uses DMA. The average transfer from disk is 8 KB. Assume the disk is actively transferring 100% of the time.
>
> Please find what fraction of the processor time is consumed.

Only consider one 8KB transfer

time_for_transfer = 8KB/4MBps = 2ms

clk_per_sec_for_polling = [(1000 + 500)(clk/transfer)] / [2(ms/transfer)] = 750K(clk/sec)
\\	è¿™é‡Œæ˜¯ä¸ºä»€ä¹ˆï¼Ÿæ˜¯ä¸æ˜¯æ€»å…±æ˜¯1000+500nï¼Œå…¶ä¸­n=æ•°æ®é‡/8KBï¼Œè¿™é‡Œæ°å¥½8KB

Fraction_of_CPU_clk_consumed = 750K / 500M = 0.15%

# Designing an I/O system

 **The general approaches to designing I/O system**

1. Find the weakest link in the I/O system, which is the component in the I/O path that will constrain the design. Both the workload and configuration limits may dictate where the weakest link is located.
2. Configure this component to sustain the required bandwidth.
3. Determine the requirements for the rest of the system and configure them to support this bandwidth.

## Example

[çœ‹ä¸‰ç§æ€»çº¿](# Type)

> Consider the following computer system:  
> 1.  A CPU  sustains *3 billion instructions per second* and it takes average *100,000 instructions* in the operating system per I/O operation.
> 2.  A memory <u>backplane bus</u> is capable of sustaining a transfer rate of *1000 MB/sec*.
> 3.  <u>SCSI</u>-Ultra320 controllers(è¿æ¥è®¾å¤‡çš„) with a transfer rate of *320 MB/sec* and accommodating up to 7 disks.
> 4.  Disk drives with a read/write bandwidth of *75 MB/sec* and an  average seek plus rotational latency of *6 ms*.
>
> If the workload consists of 64-KB reads (assuming the data block is sequential on a track), and the user program need 200,000 instructions per I/O operation, please *find the maximum sustainable I/O rate and the number of disks and SCSI controllers required.*

æ€è·¯ï¼šå…ˆæ‰¾åˆ°bottleneck(ä¸€èˆ¬è¿˜å¾—è€ƒè™‘diskï¼Œä½†è¿™é‡Œå¯ä»¥å¹¶è¡Œdiskæ‰€ä»¥ä¸è€ƒè™‘ï¼Ÿ)ï¼Œå³CPUå’Œbusç«¯å“ªä¸ªæ…¢

max_CPU_IO_rate = 3e+9 / [(100+200) \* 1e+3] = 1e+4 IOps (100+200æ˜¯OSåŠ Userçš„)

max_bus_IO_rate = 1000MB / 64KB = 15625 IOps (è¿™ä¸ªä¸ºä»€ä¹ˆæ˜¯ç”¨1000MBå•Šï¼Ÿé‚£SCSIä¸æ˜¯æ›´æ…¢>ï¼Ÿå› ä¸ºSCSIæ˜¯IOæ€»çº¿ï¼Œè¿æ¥ç£ç›˜ï¼Œå¸¦å®½ä¸å¤Ÿå¯ä»¥é€šè¿‡å¹¶è¡Œè§£å†³(é™¤éæ¯”ç£ç›˜è¿˜æ…¢)ï¼Œè€ŒèƒŒæ¿æ€»çº¿åªæœ‰ä¸€æ ¹ï¼Œå¸¦å®½ç›´æ¥å½±å“äº†æ€»å¸¦å®½)

ç„¶åçœ‹IOæ€»æ¬¡æ•°éœ€è¦å‡ ä¸ªdisk

time_disk_per_IO = 6ns + 64KB / 75MBps = 6.9ms

disk_needed = ceil(max_CPU_IO_rate / max_bus_IO_rate) = ceil(10000 / (1s/6.9ms)IOps) = 69

å†çœ‹è¿™ä¹ˆå¤šç£ç›˜éœ€è¦å¤šå°‘SCSIæ€»çº¿

é¦–å…ˆçœ‹æ¯æ¡SCSIçš„å¸¦å®½å¤Ÿä¸å¤Ÿç”¨ï¼Œå‘ç°7 \* 64KB/6.9ms = 64.93MBps < 320MBpsï¼Œå› æ­¤æ˜¯å¤Ÿç”¨çš„(å¦‚æœä¸å¤Ÿç”¨å°±å¾—ç”¨ æ€»å¸¦å®½/SCSIå¸¦å®½ äº†)

è¿™æ ·æ¡æ•°æ˜¾ç„¶å°±æ˜¯ceil(69 / 7) = 10äº†



## è®¡ç®—é¢˜1

[PPTæ–‡ä»¶](../../Org/ç†è®º_è¯¾ä»¶/PowerPoint/chapter6-zmm-MIPS.pptx)

è€ƒå¯Ÿç£ç›˜IO

* ç¬¬äºŒé—®
    * çš„ç›¸é‚»ç£é“å¯»é“æ—¶é—´æ³¨æ„ä¸€ä¸‹ï¼Œæœ€å°å¯»é“æ—¶é—´æ˜¯åˆ°æœ€é è¿‘ç£å¤´åˆå§‹ä½ç½®çš„ç£é“ï¼Œæœ€å¤§å¯»é“æ—¶é—´æ˜¯åˆ°æœ€è¿œç¦»ç£å¤´åˆå§‹ä½ç½®çš„ç£é“ï¼Œè€Œä¸æ˜¯è¯´åœåœ¨å“ªé‡Œå°±æ˜¯å“ªé‡Œï¼Œæ‰€ä»¥æ‰è¦ä¸¤ä¸ªç›¸åŠ Ã·2Kè€Œä¸æ˜¯ç›´æ¥æŠŠæœ€å¤§å¯»é“æ—¶é—´Ã·2K
    * æ²¡æ»¡ä¸€ä¸ªç£é“çš„è¦æŒ‰æ¯”ä¾‹ç®—ï¼Œä¿ç•™éœ€è¦çš„æ‰‡åŒºå³å¯
    * ä¸€ä¸ªç£é“æ—¶é—´ = (å¯»é“æ—¶é—´+åŠåœˆæ—¶é—´+æ‰‡åŒºæ—¶é—´)ï¼Œå¦å¤–è¿˜æœ‰æ§åˆ¶å™¨æ—¶é—´(ä¸ºä»€ä¹ˆæ§åˆ¶å™¨æ—¶é—´åªç®—ä¸€æ¬¡>ï¼Ÿ) [Disk Read TIme](# DIsk)
    * *Def*ï¼šååç‡ä¸º1ç§’èƒ½è¿›è¡Œå‡ æ¬¡IOæ“ä½œï¼Œå› æ­¤ååç‡=1/17.937=55.75(tpsï¼šæ¯ç§’äº‹åŠ¡æ•°)
* ç¬¬ä¸‰é—®
    * ä¸ºä»€ä¹ˆDç›˜å¹³å‡å¯»é“æ—¶é—´æ˜¯7ms>ï¼šå› ä¸ºé¢˜ç›®æœ‰è¯´C/Dç›˜å„å Â½çš„ç£é“
    * ä¸ºä»€ä¹ˆç£é“è½¬æ¢æ—¶é—´æ˜¯1ms>ï¼šå› ä¸º(8-6)/2 = 1
* ç¬¬å››é—®
    * åè€…æ²¡åˆ†åŒºäº†ï¼Œæ‰€ä»¥å¯»é“æ—¶é—´æ˜¯4+4/4
    * å…¶ä»–æ—¶é—´éƒ½ä¸€æ ·
* zmmå®¶çš„è¿è¿çœ‹ä¸€å…³æœ‰512MBï¼Œå¯ä»¥å æ»¡ä¸€ä¸ªç›˜ç‰‡
* ç¬¬å…«é—®
    * å›å¿†ä¸€ä¸‹æ€ä¹ˆç®—çš„ï¼š`å®é™…CPI = (è¿™æ˜¯ç†æƒ³CPIè¿˜æ˜¯L1_ht>ï¼Ÿï¼šå®é™…ä¸Šç†æƒ³CPIè¯´çš„å°±æ˜¯L1_ht) + L1_mr â€¢ (L2_ht + L2_mr â€¢ (Mem_t + VM_mr â€¢ disk_t))`

## è®¡ç®—é¢˜2

[PPTæ–‡ä»¶](../../Org/ç†è®º_è¯¾ä»¶/PowerPoint/chapter6-zmm-MIPS.pptx)

è€ƒå¯ŸDMAï¼Œccå°±æ˜¯clock cycle

* åŸé¢˜
  
    * è¿™é‡Œè¯´çš„å¤§å°å¯„å­˜å™¨å°±æ˜¯DMAçš„å†…éƒ¨å¯»å€å¯„å­˜å™¨ï¼Œèƒ½å¤Ÿæ±‚å‡ºDMAå¤§å°ä¸º64KBï¼Œå› æ­¤æ‰éœ€è¦256M/64Kä¸ªDMAè¿›ç¨‹
      
    * æµç¨‹
        * 56æ­¥æœ‰ä»€ä¹ˆåŒºåˆ«>ï¼šå› ä¸ºè¦å¥½å¤šæ¬¡DMAï¼ŒDMAå†…éƒ¨åˆæœ‰å¥½å¤šæ¬¡ä¼ è¾“
          
            ```cpp
            for(auto i : data) {
                auto tmpD = new DMA(i);
                for(auto j : *tmpD)
                    transfer(j);
            }
            ```
    * 1-6
        * æ³¨æ„DMAä¸€æ¬¡å®¹é‡æ˜¯æœ‰é™çš„
        * æ¬¡æ•° = data_size / DMA_size
    * 3-5
    
        * æ¬¡æ•° = DMA_size / mem_tran_size
    * `æ€»æ—¶é—´ = DMAæ¬¡æ•° â€¢ (CPUåˆå§‹åŒ–DMAæ—¶é—´ + DMAå‘é€è¯»å–åœ°å€ç»™å†…å­˜æ—¶é—´ + DMAå†…çš„å¾ªç¯æ¬¡æ•° â€¢ (å†…å­˜è¯»å–æ—¶é—´ + æ•°æ®(åˆ†æ¬¡)å‘é€æ—¶é—´))`
    
* å¢åŠ bllockçš„ä½¿ç”¨ï¼šä¸æ”¹å˜ä¼ è¾“æ—¶é—´

* å¢åŠ æ€»çº¿ä½å®½(ä»32åˆ°128)ï¼šæ”¹å˜äº†æ•°æ®(ä¸æ˜¯åœ°å€æˆ–è€…å…¶ä»–)ä¼ è¾“æ—¶é—´(å•æ¬¡ä¼ è¾“æ—¶é—´å‡å°‘ä½†æ˜¯æ€»çš„ä¸å˜)ï¼Œå…¶ä»–ä¸å˜

* å¢åŠ overlaped
    * ä¸€èˆ¬åšæ³•æ˜¯åœ¨ä¸€ä¸ªblockæ“ä½œå†…ï¼Œå†…å­˜è¯»å‡º(ä¸‹ä¸€æ¬¡è¦çš„)ä¸æ•°æ®å‘é€åˆ°æ€»çº¿(æœ¬æ¬¡çš„)è¿™ä¸¤ä¸ªæ“ä½œï¼Œå¯ä»¥é‡å æ‰§è¡Œã€‚
        è¦æ±‚blockå¤§äºå†…å­˜ä¸€æ¬¡è¯»å‡ºçš„æ•°æ®ï¼Œæ„å‘³ç€ä¸€æ¬¡blockæ“ä½œï¼Œä¼šæœ‰å¤šæ¬¡å†…å­˜è¯»ä¸å†…å­˜å‘é€åˆ°æ€»çº¿ã€‚
    * ä¹Ÿæ˜¯åªå½±å“æ•°æ®ä¼ è¾“ï¼Œæ€»æ¬¡æ•°+1ï¼Œç¬¬ä¸€æ¬¡åªè¯»å†…å­˜ï¼Œæœ€åä¸€æ¬¡åªä¼ æ•°æ®ï¼Œä½†æ˜¯æœ¬æ¥å•ç‹¬è¯»å†…å­˜çš„æ—¶é—´çœä¸‹æ¥äº†
    
* ç›®æ ‡è®¾å¤‡

    * ä¾‹å¦‚ï¼šå¢åŠ ç½‘å¡çš„æ•°æ®ï¼Œç½‘å¡ä¸Šæœ‰ä¸ªç¼“å†²åŒºï¼Œå¤§å°ä¸º16bitï¼Œå†™å…¥ç¼“å†²åŒºå°±èƒ½é©¬ä¸Šå‘é€åˆ°ç½‘ç»œä¸Š(å‡è®¾ç½‘ç»œå¸¦å®½è¶³å¤Ÿ)ï¼Œåˆ·æ–°å‘¨æœŸä¸º1ä¸ªclk
    * é‚£ä¹ˆå› ä¸ºæ€»çº¿å®½åº¦æ˜¯32bitï¼Œå› æ­¤åœ¨ç½‘å¡è¿™è¾¹éœ€è¦ç­‰å¾…é¢å¤–çš„1clk

