---
title: VHDL
date: 2022-03-25
tags:
categories: Xidian S6
mathjax: true
---

## Cours Magistral

[Transcription CM1:Introcudction](https://kjle.github.io/files/XidianS6/VHDL_CM_C1.pdf)

[Transcription CM2-11](https://kjle.github.io/files/XidianS6/VHDL_CM_C2-11.pdf)

## Travaux Pratique

[TP](https://kjle.github.io/files/XidianS6/VHDL_TP.pdf)

[Source of TP](https://kjle.github.io/files/XidianS6/VHDL_TP.zip)

## Solution of TP

[Solution of TP](https://kjle.github.io/files/XidianS6/VHDL_TP_Solution.zip) by Prof. Yann Douze


## Exams

[Exam #2019](https://kjle.github.io/files/XidianS6/VHDL_Exam2019_no_correction.pdf) without correction

[Exam Appendice](https://kjle.github.io/files/XidianS6/VHDL_Exam_Appendice.pdf)

## Project: Processeur MonoCycle

[Project](https://kjle.github.io/files/XidianS6/VHDL_Project.pdf)

[Project Hint](https://kjle.github.io/files/XidianS6/VHDL_Project_CM.pdf)

[Report](https://github.com/kjle/VHDL-2022-Spring/blob/main/Report_EN.pdf) and [Source Code](https://github.com/kjle/VHDL-2022-Spring/tree/main/VHDL)
